Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Apr 25 02:23:22 2024
| Host         : samchang-System-Product-Name running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/samchang/NTHU_Project_v3/vivado/vvd_caravel_fpga/timing_report_synthesis.txt
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
DPIR-1     Warning           Asynchronous driver check       1568        
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               684         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4300)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3697)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4300)
---------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

design_1_i/spiflash_0/inst/bitcount_reg[0]/C
design_1_i/spiflash_0/inst/bitcount_reg[1]/C
design_1_i/spiflash_0/inst/bitcount_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[0]/C
design_1_i/spiflash_0/inst/buffer_reg[1]/C
design_1_i/spiflash_0/inst/buffer_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[3]/C
design_1_i/spiflash_0/inst/buffer_reg[4]/C
design_1_i/spiflash_0/inst/buffer_reg[5]/C
design_1_i/spiflash_0/inst/buffer_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[0]/C
design_1_i/spiflash_0/inst/bytecount_reg[10]/C
design_1_i/spiflash_0/inst/bytecount_reg[11]/C
design_1_i/spiflash_0/inst/bytecount_reg[12]/C
design_1_i/spiflash_0/inst/bytecount_reg[1]/C
design_1_i/spiflash_0/inst/bytecount_reg[2]/C
design_1_i/spiflash_0/inst/bytecount_reg[3]/C
design_1_i/spiflash_0/inst/bytecount_reg[4]/C
design_1_i/spiflash_0/inst/bytecount_reg[5]/C
design_1_i/spiflash_0/inst/bytecount_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[7]/C
design_1_i/spiflash_0/inst/bytecount_reg[8]/C
design_1_i/spiflash_0/inst/bytecount_reg[9]/C
design_1_i/spiflash_0/inst/outbuf_reg[0]/C
design_1_i/spiflash_0/inst/outbuf_reg[1]/C
design_1_i/spiflash_0/inst/outbuf_reg[2]/C
design_1_i/spiflash_0/inst/outbuf_reg[3]/C
design_1_i/spiflash_0/inst/outbuf_reg[4]/C
design_1_i/spiflash_0/inst/outbuf_reg[5]/C
design_1_i/spiflash_0/inst/outbuf_reg[6]/C
design_1_i/spiflash_0/inst/outbuf_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[0]/C
design_1_i/spiflash_0/inst/spi_addr_reg[10]/C
design_1_i/spiflash_0/inst/spi_addr_reg[11]/C
design_1_i/spiflash_0/inst/spi_addr_reg[12]/C
design_1_i/spiflash_0/inst/spi_addr_reg[13]/C
design_1_i/spiflash_0/inst/spi_addr_reg[14]/C
design_1_i/spiflash_0/inst/spi_addr_reg[15]/C
design_1_i/spiflash_0/inst/spi_addr_reg[16]/C
design_1_i/spiflash_0/inst/spi_addr_reg[17]/C
design_1_i/spiflash_0/inst/spi_addr_reg[18]/C
design_1_i/spiflash_0/inst/spi_addr_reg[19]/C
design_1_i/spiflash_0/inst/spi_addr_reg[1]/C
design_1_i/spiflash_0/inst/spi_addr_reg[20]/C
design_1_i/spiflash_0/inst/spi_addr_reg[21]/C
design_1_i/spiflash_0/inst/spi_addr_reg[22]/C
design_1_i/spiflash_0/inst/spi_addr_reg[23]/C
design_1_i/spiflash_0/inst/spi_addr_reg[2]/C
design_1_i/spiflash_0/inst/spi_addr_reg[3]/C
design_1_i/spiflash_0/inst/spi_addr_reg[4]/C
design_1_i/spiflash_0/inst/spi_addr_reg[5]/C
design_1_i/spiflash_0/inst/spi_addr_reg[6]/C
design_1_i/spiflash_0/inst/spi_addr_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[8]/C
design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/C

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1_c/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/CLK
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/C

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/C
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/C

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/C
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/C

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/C
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/C
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/C
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/C
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/C
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/C
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/C
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/C
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/C

 There are 352 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FSM_sequential_state_DMA_FIR_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][9]/G

 There are 352 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FSM_sequential_state_DMA_FIR_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][9]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/arvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[10]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[11]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[3]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[4]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[5]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[6]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[7]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[8]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awaddr_reg[9]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/awvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]_rep/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/arready_reg_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rready_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_rvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 324 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][9]/G

 There are 324 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/FSM_sequential_state_DMA_QS_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][9]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][10]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][11]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][12]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][13]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][14]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][15]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][16]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][17]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][18]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][19]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][21]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][22]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][23]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][24]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][25]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][26]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][27]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][28]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][29]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][30]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][31]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][3]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][4]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][5]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][6]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][7]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][8]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][9]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[2]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[3]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/FSM_onehot_c_state_reg[4]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/sm_tvalid_reg/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/G

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/FSM_sequential_state_FIFO_reg[0]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_QS_accept_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/FSM_sequential_state_FIFO_reg[1]/Q (HIGH)

design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/G
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_QS_accept_reg/G

 There are 63 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

design_1_i/spiflash_0/inst/bitcount_reg[0]/C
design_1_i/spiflash_0/inst/bitcount_reg[1]/C
design_1_i/spiflash_0/inst/bitcount_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[0]/C
design_1_i/spiflash_0/inst/buffer_reg[1]/C
design_1_i/spiflash_0/inst/buffer_reg[2]/C
design_1_i/spiflash_0/inst/buffer_reg[3]/C
design_1_i/spiflash_0/inst/buffer_reg[4]/C
design_1_i/spiflash_0/inst/buffer_reg[5]/C
design_1_i/spiflash_0/inst/buffer_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[0]/C
design_1_i/spiflash_0/inst/bytecount_reg[10]/C
design_1_i/spiflash_0/inst/bytecount_reg[11]/C
design_1_i/spiflash_0/inst/bytecount_reg[12]/C
design_1_i/spiflash_0/inst/bytecount_reg[1]/C
design_1_i/spiflash_0/inst/bytecount_reg[2]/C
design_1_i/spiflash_0/inst/bytecount_reg[3]/C
design_1_i/spiflash_0/inst/bytecount_reg[4]/C
design_1_i/spiflash_0/inst/bytecount_reg[5]/C
design_1_i/spiflash_0/inst/bytecount_reg[6]/C
design_1_i/spiflash_0/inst/bytecount_reg[7]/C
design_1_i/spiflash_0/inst/bytecount_reg[8]/C
design_1_i/spiflash_0/inst/bytecount_reg[9]/C
design_1_i/spiflash_0/inst/outbuf_reg[0]/C
design_1_i/spiflash_0/inst/outbuf_reg[1]/C
design_1_i/spiflash_0/inst/outbuf_reg[2]/C
design_1_i/spiflash_0/inst/outbuf_reg[3]/C
design_1_i/spiflash_0/inst/outbuf_reg[4]/C
design_1_i/spiflash_0/inst/outbuf_reg[5]/C
design_1_i/spiflash_0/inst/outbuf_reg[6]/C
design_1_i/spiflash_0/inst/outbuf_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[0]/C
design_1_i/spiflash_0/inst/spi_addr_reg[10]/C
design_1_i/spiflash_0/inst/spi_addr_reg[11]/C
design_1_i/spiflash_0/inst/spi_addr_reg[12]/C
design_1_i/spiflash_0/inst/spi_addr_reg[13]/C
design_1_i/spiflash_0/inst/spi_addr_reg[14]/C
design_1_i/spiflash_0/inst/spi_addr_reg[15]/C
design_1_i/spiflash_0/inst/spi_addr_reg[16]/C
design_1_i/spiflash_0/inst/spi_addr_reg[17]/C
design_1_i/spiflash_0/inst/spi_addr_reg[18]/C
design_1_i/spiflash_0/inst/spi_addr_reg[19]/C
design_1_i/spiflash_0/inst/spi_addr_reg[1]/C
design_1_i/spiflash_0/inst/spi_addr_reg[20]/C
design_1_i/spiflash_0/inst/spi_addr_reg[21]/C
design_1_i/spiflash_0/inst/spi_addr_reg[22]/C
design_1_i/spiflash_0/inst/spi_addr_reg[23]/C
design_1_i/spiflash_0/inst/spi_addr_reg[2]/C
design_1_i/spiflash_0/inst/spi_addr_reg[3]/C
design_1_i/spiflash_0/inst/spi_addr_reg[4]/C
design_1_i/spiflash_0/inst/spi_addr_reg[5]/C
design_1_i/spiflash_0/inst/spi_addr_reg[6]/C
design_1_i/spiflash_0/inst/spi_addr_reg[7]/C
design_1_i/spiflash_0/inst/spi_addr_reg[8]/C
design_1_i/spiflash_0/inst/spi_addr_reg[9]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/C
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3697)
---------------------------------------------------
 There are 3580 pins that are not constrained for maximum delay. (HIGH)

design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_dm_reg[2]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_dm_reg[2]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1_c/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_0/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_1/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_2/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_3/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_4/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/CLR
design_1_i/caravel_0/inst/gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[1]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_1a[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[10]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[11]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[12]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[13]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[14]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[15]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[1]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[2]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[3]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[4]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[5]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[6]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[7]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[8]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[0]/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_dm_reg[2]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/gpio_outenb_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/mgmt_ena_reg/PRE
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/serial_data_out_reg/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[0]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[10]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[11]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[12]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/CLR
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[1]/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[8]_srl7_inst_gpio_control_in_1_c_5/D
design_1_i/caravel_0/inst/gpio_control_in_2[9]/shift_register_reg[9]_inst_gpio_control_in_1_c_6/D
design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/clk1_output_dest_reg/D
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/clk2_output_dest_reg/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[10][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[11][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[12][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[13][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[14][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[15][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[16][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[17][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[18][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[19][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[1][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[20][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[21][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[22][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[23][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[24][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[25][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[26][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[27][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[28][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[29][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[2][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[30][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[31][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[32][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[33][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[34][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[35][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[36][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][12]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[37][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][11]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[3][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[4][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[5][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[6][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[7][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[8][9]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][0]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][10]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][11]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][12]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][1]/PRE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][2]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][3]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][4]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][5]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][6]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][7]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][8]/D
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/CE
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/CLR
design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[9][9]/D
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi_disable_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_1_inputsrc_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_2_inputsrc_reg/D
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/CLR
design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_buf_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[24]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[25]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[26]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[27]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[28]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[29]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[30]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[31]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[32]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[33]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[34]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[35]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[36]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[37]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/CLR
design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pll90_sel_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_bypass_reg/PRE
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_dco_ena_reg/PRE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[2]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_div_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/CLR
design_1_i/caravel_0/inst/housekeeping/pll_ena_reg/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_sel_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[0]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[10]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[11]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/CLR
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[12]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[13]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[14]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[15]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[16]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[17]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[18]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[19]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[1]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[20]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[21]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[22]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[23]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[24]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[25]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[2]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[3]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[4]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[5]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[6]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[7]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[8]/PRE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/CE
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/D
design_1_i/caravel_0/inst/housekeeping/pll_trim_reg[9]/PRE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/pwr_ctrl_out_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/CLR
design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_1_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_data_2_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/CE
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_bb_resetn_reg/D
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/CLR
design_1_i/caravel_0/inst/housekeeping/serial_xfer_reg/D
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/CLR
design_1_i/caravel_0/inst/housekeeping/trap_output_dest_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/CLR
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[10][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[1][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[2][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[3][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[4][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[5][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[6][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[7][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[8][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[9][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/QS_U0/next_cnt_sort_reg[3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[0][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[1][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[2][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[3][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[4][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[5][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[6][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[7][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[8][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][0]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][10]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][11]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][12]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][13]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][14]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][15]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][16]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][17]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][18]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][19]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][1]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][20]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][21]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][22]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][23]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][24]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][25]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][26]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][27]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][28]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][29]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][2]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][30]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][31]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][3]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][4]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][5]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][6]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][7]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][8]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_QS_U0/next_output_buffer_reg[9][9]/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/controller_in_valid_before_FF_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_CPU_accept_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_FIR_accept_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_MM_accept_reg/D
design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_sdram_arbiter/next_request_QS_accept_reg/D
design_1_i/spiflash_0/inst/bitcount_reg[0]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[0]/D
design_1_i/spiflash_0/inst/bitcount_reg[1]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[1]/D
design_1_i/spiflash_0/inst/bitcount_reg[2]/CLR
design_1_i/spiflash_0/inst/bitcount_reg[2]/D
design_1_i/spiflash_0/inst/buffer_reg[0]/CLR
design_1_i/spiflash_0/inst/buffer_reg[0]/D
design_1_i/spiflash_0/inst/buffer_reg[1]/CLR
design_1_i/spiflash_0/inst/buffer_reg[1]/D
design_1_i/spiflash_0/inst/buffer_reg[2]/CLR
design_1_i/spiflash_0/inst/buffer_reg[2]/D
design_1_i/spiflash_0/inst/buffer_reg[3]/CLR
design_1_i/spiflash_0/inst/buffer_reg[3]/D
design_1_i/spiflash_0/inst/buffer_reg[4]/CLR
design_1_i/spiflash_0/inst/buffer_reg[4]/D
design_1_i/spiflash_0/inst/buffer_reg[5]/CLR
design_1_i/spiflash_0/inst/buffer_reg[5]/D
design_1_i/spiflash_0/inst/buffer_reg[6]/CLR
design_1_i/spiflash_0/inst/buffer_reg[6]/D
design_1_i/spiflash_0/inst/bytecount_reg[0]/CE
design_1_i/spiflash_0/inst/bytecount_reg[0]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[0]/D
design_1_i/spiflash_0/inst/bytecount_reg[10]/CE
design_1_i/spiflash_0/inst/bytecount_reg[10]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[10]/D
design_1_i/spiflash_0/inst/bytecount_reg[11]/CE
design_1_i/spiflash_0/inst/bytecount_reg[11]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[11]/D
design_1_i/spiflash_0/inst/bytecount_reg[12]/CE
design_1_i/spiflash_0/inst/bytecount_reg[12]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[12]/D
design_1_i/spiflash_0/inst/bytecount_reg[1]/CE
design_1_i/spiflash_0/inst/bytecount_reg[1]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[1]/D
design_1_i/spiflash_0/inst/bytecount_reg[2]/CE
design_1_i/spiflash_0/inst/bytecount_reg[2]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[2]/D
design_1_i/spiflash_0/inst/bytecount_reg[3]/CE
design_1_i/spiflash_0/inst/bytecount_reg[3]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[3]/D
design_1_i/spiflash_0/inst/bytecount_reg[4]/CE
design_1_i/spiflash_0/inst/bytecount_reg[4]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[4]/D
design_1_i/spiflash_0/inst/bytecount_reg[5]/CE
design_1_i/spiflash_0/inst/bytecount_reg[5]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[5]/D
design_1_i/spiflash_0/inst/bytecount_reg[6]/CE
design_1_i/spiflash_0/inst/bytecount_reg[6]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[6]/D
design_1_i/spiflash_0/inst/bytecount_reg[7]/CE
design_1_i/spiflash_0/inst/bytecount_reg[7]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[7]/D
design_1_i/spiflash_0/inst/bytecount_reg[8]/CE
design_1_i/spiflash_0/inst/bytecount_reg[8]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[8]/D
design_1_i/spiflash_0/inst/bytecount_reg[9]/CE
design_1_i/spiflash_0/inst/bytecount_reg[9]/CLR
design_1_i/spiflash_0/inst/bytecount_reg[9]/D
design_1_i/spiflash_0/inst/outbuf_reg[0]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[0]/D
design_1_i/spiflash_0/inst/outbuf_reg[1]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[1]/D
design_1_i/spiflash_0/inst/outbuf_reg[2]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[2]/D
design_1_i/spiflash_0/inst/outbuf_reg[3]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[3]/D
design_1_i/spiflash_0/inst/outbuf_reg[4]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[4]/D
design_1_i/spiflash_0/inst/outbuf_reg[5]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[5]/D
design_1_i/spiflash_0/inst/outbuf_reg[6]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[6]/D
design_1_i/spiflash_0/inst/outbuf_reg[7]/CLR
design_1_i/spiflash_0/inst/outbuf_reg[7]/D
design_1_i/spiflash_0/inst/spi_addr_reg[0]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[0]/D
design_1_i/spiflash_0/inst/spi_addr_reg[10]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[10]/D
design_1_i/spiflash_0/inst/spi_addr_reg[11]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[11]/D
design_1_i/spiflash_0/inst/spi_addr_reg[12]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[12]/D
design_1_i/spiflash_0/inst/spi_addr_reg[13]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[13]/D
design_1_i/spiflash_0/inst/spi_addr_reg[14]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[14]/D
design_1_i/spiflash_0/inst/spi_addr_reg[15]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[15]/D
design_1_i/spiflash_0/inst/spi_addr_reg[16]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[16]/D
design_1_i/spiflash_0/inst/spi_addr_reg[17]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[17]/D
design_1_i/spiflash_0/inst/spi_addr_reg[18]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[18]/D
design_1_i/spiflash_0/inst/spi_addr_reg[19]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[19]/D
design_1_i/spiflash_0/inst/spi_addr_reg[1]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[1]/D
design_1_i/spiflash_0/inst/spi_addr_reg[20]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[20]/D
design_1_i/spiflash_0/inst/spi_addr_reg[21]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[21]/D
design_1_i/spiflash_0/inst/spi_addr_reg[22]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[22]/D
design_1_i/spiflash_0/inst/spi_addr_reg[23]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[23]/D
design_1_i/spiflash_0/inst/spi_addr_reg[2]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[2]/D
design_1_i/spiflash_0/inst/spi_addr_reg[3]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[3]/D
design_1_i/spiflash_0/inst/spi_addr_reg[4]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[4]/D
design_1_i/spiflash_0/inst/spi_addr_reg[5]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[5]/D
design_1_i/spiflash_0/inst/spi_addr_reg[6]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[6]/D
design_1_i/spiflash_0/inst/spi_addr_reg[7]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[7]/D
design_1_i/spiflash_0/inst/spi_addr_reg[8]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[8]/D
design_1_i/spiflash_0/inst/spi_addr_reg[9]/CE
design_1_i/spiflash_0/inst/spi_addr_reg[9]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[0]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[1]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[2]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[3]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[4]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[5]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[6]/D
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/CE
design_1_i/spiflash_0/inst/spi_cmd_reg[7]/D

 There are 117 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)

design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[0]/PRE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/count_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/fixed_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[0]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/ldata_reg[7]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_delay_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_delay_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_delay_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_delay_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_user_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_mgmt_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_mgmt_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_user_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_user_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[0]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[0]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[1]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[1]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[1]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[2]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[2]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[2]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[3]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[3]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[3]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[4]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[4]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[4]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[5]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[5]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[5]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/CE
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/D
design_1_i/caravel_0/inst/housekeeping/hkspi/rdstb_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/rdstb_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/readmode_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/readmode_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/sdoenb_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/sdoenb_reg/PRE
design_1_i/caravel_0/inst/housekeeping/hkspi/writemode_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/writemode_reg/D
design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg/CLR
design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg/D


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.518        0.000                      0                25829       -0.374      -24.373                    108                25829       11.250        0.000                       0                 10436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.212        0.000                      0                24258       -0.374      -24.373                    108                24258       11.250        0.000                       0                 10436  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.518        0.000                      0                 1571        0.444        0.000                      0                 1571  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.212ns,  Total Violation        0.000ns
Hold  :          108  Failing Endpoints,  Worst Slack       -0.374ns,  Total Violation      -24.373ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.212ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.343ns  (logic 8.997ns (62.726%)  route 5.346ns (37.274%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/CO[3]
                         net (fo=1, unplaced)         0.000    11.093    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_88/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.325 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_88/O[0]
                         net (fo=3, unplaced)         0.759    12.084    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_88_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_71/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.379 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_71/O
                         net (fo=2, unplaced)         0.460    12.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_71_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_36/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.963 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_36/O
                         net (fo=2, unplaced)         0.650    13.613    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.133 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    14.133    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.389 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_8/O[2]
                         net (fo=2, unplaced)         0.916    15.305    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac1[30]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[30]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.301    15.606 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[30]_i_5/O
                         net (fo=1, unplaced)         0.449    16.055    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[30]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[30]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    16.179 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[30]_i_4/O
                         net (fo=1, unplaced)         0.449    16.628    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[30]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[30]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.752 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[30]_i_1/O
                         net (fo=1, unplaced)         0.000    16.752    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[30]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[30]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[30]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.752    
  -------------------------------------------------------------------
                         slack                                 10.212    

Slack (MET) :             10.221ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.334ns  (logic 9.078ns (63.330%)  route 5.256ns (36.670%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000    11.093    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.325 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73/O[0]
                         net (fo=3, unplaced)         0.759    12.084    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.379 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60/O
                         net (fo=2, unplaced)         0.460    12.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.963 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28/O
                         net (fo=2, unplaced)         0.650    13.613    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.133 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    14.133    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.464 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_7/O[3]
                         net (fo=3, unplaced)         0.826    15.290    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac2[31]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[31]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.597 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[31]_i_9/O
                         net (fo=1, unplaced)         0.449    16.046    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[31]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[31]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    16.170 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[31]_i_4/O
                         net (fo=1, unplaced)         0.449    16.619    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[31]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.743 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[31]_i_1/O
                         net (fo=1, unplaced)         0.000    16.743    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[31]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.743    
  -------------------------------------------------------------------
                         slack                                 10.221    

Slack (MET) :             10.307ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.248ns  (logic 9.083ns (63.747%)  route 5.165ns (36.253%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000    11.093    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.325 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73/O[0]
                         net (fo=3, unplaced)         0.759    12.084    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.379 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60/O
                         net (fo=2, unplaced)         0.460    12.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.963 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28/O
                         net (fo=2, unplaced)         0.650    13.613    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.133 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    14.133    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.470 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_7/O[1]
                         net (fo=3, unplaced)         0.735    15.205    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac2[29]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[29]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    15.511 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[29]_i_5/O
                         net (fo=1, unplaced)         0.449    15.960    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[29]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[29]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    16.084 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[29]_i_4/O
                         net (fo=1, unplaced)         0.449    16.533    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[29]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[29]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.657 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[29]_i_1/O
                         net (fo=1, unplaced)         0.000    16.657    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[29]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[29]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[29]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.657    
  -------------------------------------------------------------------
                         slack                                 10.307    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.226ns  (logic 8.880ns (62.419%)  route 5.346ns (37.581%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.208 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/O[0]
                         net (fo=3, unplaced)         0.759    11.967    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.262 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71/O
                         net (fo=2, unplaced)         0.460    12.722    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.846 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36/O
                         net (fo=2, unplaced)         0.650    13.496    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.016 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    14.016    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.272 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8/O[2]
                         net (fo=2, unplaced)         0.916    15.188    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac1[26]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[26]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.301    15.489 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[26]_i_5/O
                         net (fo=1, unplaced)         0.449    15.938    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[26]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[26]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    16.062 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[26]_i_4/O
                         net (fo=1, unplaced)         0.449    16.511    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[26]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[26]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.635 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[26]_i_1/O
                         net (fo=1, unplaced)         0.000    16.635    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[26]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[26]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.635    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.345ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 8.961ns (63.059%)  route 5.249ns (36.941%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.208 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/O[0]
                         net (fo=3, unplaced)         0.759    11.967    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.262 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71/O
                         net (fo=2, unplaced)         0.460    12.722    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.846 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36/O
                         net (fo=2, unplaced)         0.650    13.496    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.016 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    14.016    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.347 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8/O[3]
                         net (fo=2, unplaced)         0.819    15.166    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac1[27]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.473 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_9/O
                         net (fo=1, unplaced)         0.449    15.922    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    16.046 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_4/O
                         net (fo=1, unplaced)         0.449    16.495    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.619 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_1/O
                         net (fo=1, unplaced)         0.000    16.619    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[27]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.619    
  -------------------------------------------------------------------
                         slack                                 10.345    

Slack (MET) :             10.399ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.156ns  (logic 8.967ns (63.342%)  route 5.189ns (36.658%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.093 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/CO[3]
                         net (fo=1, unplaced)         0.000    11.093    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.325 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73/O[0]
                         net (fo=3, unplaced)         0.759    12.084    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_73_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.379 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60/O
                         net (fo=2, unplaced)         0.460    12.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_60_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.963 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28/O
                         net (fo=2, unplaced)         0.650    13.613    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[27]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.133 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    14.133    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.365 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[31]_i_7/O[0]
                         net (fo=3, unplaced)         0.759    15.124    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac2[28]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[28]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.295    15.419 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[28]_i_5/O
                         net (fo=1, unplaced)         0.449    15.868    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[28]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[28]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.992 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[28]_i_4/O
                         net (fo=1, unplaced)         0.449    16.441    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[28]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[28]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.565 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[28]_i_1/O
                         net (fo=1, unplaced)         0.000    16.565    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[28]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[28]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.565    
  -------------------------------------------------------------------
                         slack                                 10.399    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.131ns  (logic 8.966ns (63.447%)  route 5.165ns (36.553%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.208 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/O[0]
                         net (fo=3, unplaced)         0.759    11.967    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_60/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.262 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_60/O
                         net (fo=2, unplaced)         0.460    12.722    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_60_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_28/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_28/O
                         net (fo=2, unplaced)         0.650    13.496    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.016 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    14.016    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.353 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_7/O[1]
                         net (fo=3, unplaced)         0.735    15.088    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac2[25]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[25]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    15.394 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[25]_i_5/O
                         net (fo=1, unplaced)         0.449    15.843    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[25]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[25]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[25]_i_4/O
                         net (fo=1, unplaced)         0.449    16.416    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[25]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[25]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.540 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[25]_i_1/O
                         net (fo=1, unplaced)         0.000    16.540    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[25]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[25]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.523ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.032ns  (logic 8.850ns (63.068%)  route 5.182ns (36.932%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.208 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/O[0]
                         net (fo=3, unplaced)         0.759    11.967    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.262 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71/O
                         net (fo=2, unplaced)         0.460    12.722    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.846 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36/O
                         net (fo=2, unplaced)         0.650    13.496    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.016 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000    14.016    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.248 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_8/O[0]
                         net (fo=2, unplaced)         0.752    15.000    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac1[24]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[24]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.295    15.295 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[24]_i_5/O
                         net (fo=1, unplaced)         0.449    15.744    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[24]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[24]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.868 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[24]_i_4/O
                         net (fo=1, unplaced)         0.449    16.317    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[24]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[24]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.441 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[24]_i_1/O
                         net (fo=1, unplaced)         0.000    16.441    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[24]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[24]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.441    
  -------------------------------------------------------------------
                         slack                                 10.523    

Slack (MET) :             10.532ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.023ns  (logic 8.670ns (61.825%)  route 5.353ns (38.175%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac21__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_106_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_63_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.208 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63/O[0]
                         net (fo=3, unplaced)         0.759    11.967    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_63_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_60/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.262 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_60/O
                         net (fo=2, unplaced)         0.460    12.722    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_60_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_28/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    12.846 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_28/O
                         net (fo=2, unplaced)         0.650    13.496    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_28_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    14.062 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_7/O[2]
                         net (fo=3, unplaced)         0.923    14.985    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac2[22]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[22]_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.301    15.286 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[22]_i_5/O
                         net (fo=1, unplaced)         0.449    15.735    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[22]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[22]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.859 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[22]_i_4/O
                         net (fo=1, unplaced)         0.449    16.308    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[22]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[22]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.432 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[22]_i_1/O
                         net (fo=1, unplaced)         0.000    16.432    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[22]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[22]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.432    
  -------------------------------------------------------------------
                         slack                                 10.532    

Slack (MET) :             10.567ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.988ns  (logic 8.739ns (62.473%)  route 5.249ns (37.527%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 27.044 - 25.000 ) 
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     2.926 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3_reg[16]/Q
                         net (fo=8, unplaced)         0.800     3.726    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/A3[16]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.937 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.992    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__0_n_106
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.510 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1/P[0]
                         net (fo=2, unplaced)         0.800    10.310    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac11__1_n_105
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.434 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118/O
                         net (fo=1, unplaced)         0.000    10.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_118_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.967 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70/CO[3]
                         net (fo=1, unplaced)         0.009    10.976    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_70_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.208 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70/O[0]
                         net (fo=3, unplaced)         0.759    11.967    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[27]_i_70_n_7
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    12.262 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71/O
                         net (fo=2, unplaced)         0.460    12.722    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_71_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.846 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36/O
                         net (fo=2, unplaced)         0.650    13.496    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_36_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    14.125 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]_i_8/O[3]
                         net (fo=2, unplaced)         0.819    14.944    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/mac1[23]
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_9/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    15.251 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_9/O
                         net (fo=1, unplaced)         0.449    15.700    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.824 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_4/O
                         net (fo=1, unplaced)         0.449    16.273    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    16.397 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata[23]_i_1/O
                         net (fo=1, unplaced)         0.000    16.397    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_before_FF[23]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    26.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    27.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]/C
                         clock pessimism              0.219    27.263    
                         clock uncertainty           -0.377    26.887    
                         FDCE (Setup_fdce_C_D)        0.077    26.964    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_MM_U0/mm_U0/sm_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                         26.964    
                         arrival time                         -16.397    
  -------------------------------------------------------------------
                         slack                                 10.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.374ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.117ns (13.919%)  route 0.724ns (86.081%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.618 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.177     0.795    design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0_i_1_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.046     0.841 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.841    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000     0.739    
                         clock uncertainty            0.377     1.115    
                         FDRE (Hold_fdre_C_D)         0.099     1.214    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.374ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.117ns (13.919%)  route 0.724ns (86.081%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.618 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.177     0.795    design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0_i_1_n_0
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.046     0.841 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, unplaced)         0.000     0.841    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000     0.739    
                         clock uncertainty            0.377     1.115    
                         FDRE (Hold_fdre_C_D)         0.099     1.214    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.623ns (67.069%)  route 0.306ns (32.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     1.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[0]/Q
                         net (fo=2, unplaced)         0.306     2.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg_n_0_[0]
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.238     2.434 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[0]_i_1/O
                         net (fo=14, unplaced)        0.000     2.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wdata_reg[31][0]
                         FDSE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDSE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[0]/C
                         clock pessimism             -0.050     2.358    
                         FDSE (Hold_fdse_C_D)         0.330     2.688    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.623ns (67.069%)  route 0.306ns (32.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     1.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[10]/Q
                         net (fo=2, unplaced)         0.306     2.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg_n_0_[10]
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[10]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.238     2.434 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[10]_i_1/O
                         net (fo=14, unplaced)        0.000     2.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wdata_reg[31][10]
                         FDSE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDSE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[10]/C
                         clock pessimism             -0.050     2.358    
                         FDSE (Hold_fdse_C_D)         0.330     2.688    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.623ns (67.069%)  route 0.306ns (32.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     1.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[11]/Q
                         net (fo=2, unplaced)         0.306     2.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg_n_0_[11]
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[11]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.238     2.434 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[11]_i_1/O
                         net (fo=14, unplaced)        0.000     2.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wdata_reg[31][11]
                         FDSE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDSE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[11]/C
                         clock pessimism             -0.050     2.358    
                         FDSE (Hold_fdse_C_D)         0.330     2.688    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.623ns (67.069%)  route 0.306ns (32.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     1.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[12]/Q
                         net (fo=2, unplaced)         0.306     2.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg_n_0_[12]
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[12]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.238     2.434 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[12]_i_1/O
                         net (fo=14, unplaced)        0.000     2.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wdata_reg[31][12]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[12]/C
                         clock pessimism             -0.050     2.358    
                         FDRE (Hold_fdre_C_D)         0.330     2.688    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.623ns (67.069%)  route 0.306ns (32.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     1.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[13]/Q
                         net (fo=2, unplaced)         0.306     2.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg_n_0_[13]
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[13]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.238     2.434 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[13]_i_1/O
                         net (fo=15, unplaced)        0.000     2.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wdata_reg[31][13]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[13]/C
                         clock pessimism             -0.050     2.358    
                         FDRE (Hold_fdre_C_D)         0.330     2.688    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.623ns (67.069%)  route 0.306ns (32.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     1.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[14]/Q
                         net (fo=2, unplaced)         0.306     2.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg_n_0_[14]
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[14]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.238     2.434 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[14]_i_1/O
                         net (fo=15, unplaced)        0.000     2.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wdata_reg[31][14]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[14]/C
                         clock pessimism             -0.050     2.358    
                         FDRE (Hold_fdre_C_D)         0.330     2.688    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.623ns (67.069%)  route 0.306ns (32.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     1.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[15]/Q
                         net (fo=2, unplaced)         0.306     2.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg_n_0_[15]
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[15]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.238     2.434 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[15]_i_1/O
                         net (fo=14, unplaced)        0.000     2.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wdata_reg[31][15]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[15]/C
                         clock pessimism             -0.050     2.358    
                         FDRE (Hold_fdre_C_D)         0.330     2.688    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.254    

Slack (VIOLATED) :        -0.254ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.623ns (67.069%)  route 0.306ns (32.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385     1.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg[16]/Q
                         net (fo=2, unplaced)         0.306     2.196    design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_data_reg_n_0_[16]
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[16]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.238     2.434 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/FIR_base_address_buffer[16]_i_1/O
                         net (fo=15, unplaced)        0.000     2.434    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/wdata_reg[31][16]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     1.824 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.584     2.408    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[16]/C
                         clock pessimism             -0.050     2.358    
                         FDRE (Hold_fdre_C_D)         0.330     2.688    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/FIR_base_address_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.688    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                 -0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank2/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/Bank3/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056               design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250               design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250               design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.518ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.897ns (33.408%)  route 1.788ns (66.592%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 14.544 - 12.500 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
                         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=9, unplaced)         0.352     2.530    design_1_i/caravel_0/inst/soc/resetb
                                                                      r  design_1_i/caravel_0/inst/soc/int_rst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.295     2.825 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     3.345    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.469 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.916     4.385    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    13.260    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    13.351 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    14.005    design_1_i/caravel_0/inst/soc/core/clock
                                                                      f  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100    14.105 f  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439    14.544    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.050    14.594    
                         clock uncertainty           -0.377    14.218    
                         FDCE (Recov_fdce_C_CLR)     -0.314    13.904    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/WB_to_controller_U0/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  9.518    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.773ns (32.727%)  route 1.589ns (67.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 26.505 - 25.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, unplaced)         0.741     2.919    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                                                                      f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     3.214 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, unplaced)        0.848     4.062    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760    25.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091    25.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655    26.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.050    26.555    
                         clock uncertainty           -0.377    26.179    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    25.785    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         25.785    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                 21.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]_rep/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[0]/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[1]/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[3]/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/ap_idle_done_start_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/arready_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/arready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/arready_reg_reg/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/arready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/awready_reg_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/awready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/awready_reg_reg/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/awready_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.245ns (29.278%)  route 0.592ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 f  design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q
                         net (fo=3, unplaced)         0.206     0.926    design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]_0[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.024 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.386     1.410    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                         FDCE                                         f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM_reg[0]/C
                         clock pessimism             -0.021     1.033    
                         FDCE (Remov_fdce_C_CLR)     -0.067     0.966    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/counter_BRAM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.444    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.778ns  (logic 0.813ns (45.726%)  route 0.965ns (54.274%))
  Logic Levels:           2  (FDPE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/C
                         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[0]/Q
                         net (fo=1, unplaced)         0.965     1.483    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg_n_0_[0]
                                                                      f  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     1.778 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, unplaced)         0.000     1.778    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.924ns  (logic 0.124ns (13.424%)  route 0.800ns (86.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
                                                                      f  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     0.924 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.000     0.924    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.045ns (11.777%)  route 0.337ns (88.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
                                                                      f  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, unplaced)         0.000     0.382    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.262ns (48.274%)  route 0.281ns (51.726%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg[2]/Q
                         net (fo=1, unplaced)         0.281     0.445    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/gpio_dm_reg_n_0_[2]
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     0.543 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, unplaced)         0.000     0.543    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.100ns  (logic 1.417ns (23.230%)  route 4.683ns (76.770%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[4]_i_4/O
                         net (fo=13, unplaced)        0.952     4.340    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[30]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.148     4.488 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5/O
                         net (fo=4, unplaced)         0.926     5.414    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_5_n_0
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.538 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_3/O
                         net (fo=33, unplaced)        0.974     6.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_23
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449     7.085    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_3_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     7.209 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[6]_INST_0_i_2/O
                         net (fo=3, unplaced)         0.467     7.676    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_dat_i[0]
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.800 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, unplaced)         0.000     7.800    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.052ns  (logic 0.773ns (37.671%)  route 1.279ns (62.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, unplaced)        0.388     2.566    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
                                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.861 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=186, unplaced)       0.891     3.752    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.052ns  (logic 0.773ns (37.671%)  route 1.279ns (62.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, unplaced)        0.388     2.566    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
                                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.295     2.861 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=186, unplaced)       0.891     3.752    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_enabled_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.290ns (38.286%)  route 0.467ns (61.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_enabled_storage_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/soc/core/uart_enabled_storage_reg/Q
                         net (fo=4, unplaced)         0.291     1.011    design_1_i/caravel_0/inst/soc/core/uart_enabled_storage
                                                                      r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.109 r  design_1_i/caravel_0/inst/soc/core/mprj_o[6]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.177     1.285    design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mgmt_io_out_hk[0]
                                                                      r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     1.330 r  design_1_i/caravel_0/inst/gpio_control_in_1a[4]/mprj_o[6]_INST_0/O
                         net (fo=3, unplaced)         0.000     1.330    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
                         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.245%)  route 0.539ns (68.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, unplaced)        0.164     0.883    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
                                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.981 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=186, unplaced)       0.376     1.357    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.245ns (31.245%)  route 0.539ns (68.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
                         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, unplaced)        0.164     0.883    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
                                                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.981 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=186, unplaced)       0.376     1.357    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
                         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
                         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2196 Endpoints
Min Delay          2196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[7]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[7]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_120
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[15]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_119
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_118
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_118
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.376ns  (logic 0.659ns (15.059%)  route 3.717ns (84.941%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]/Q
                         net (fo=52, unplaced)        0.824     0.824    design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg_n_0_[3]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.119 f  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_4/O
                         net (fo=69, unplaced)        0.992     2.111    design_1_i/caravel_0/inst/housekeeping/hkspi/sel0[4]
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     2.235 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5/O
                         net (fo=2, unplaced)         0.460     2.695    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_5_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/I0
                         LUT4 (Prop_lut4_I0_O)        0.116     2.811 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4/O
                         net (fo=5, unplaced)         0.930     3.741    design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[37]_i_4_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.865 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmt_gpio_data[23]_i_1/O
                         net (fo=8, unplaced)         0.511     4.376    design_1_i/caravel_0/inst/housekeeping/hkspi_n_118
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/shift_register_reg[12]/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1[10]/p_0_in
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1[10]/gpio_dm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_0/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_0/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_0_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_1/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_1/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_1_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_2/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_2/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_2_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_3/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_3/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_3_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_4/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_4/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_4_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_1_c_6/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_5/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_1_c_5/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_1_c_5_n_0
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_1_c_6/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/shift_register_reg[12]/Q
                         net (fo=1, unplaced)         0.141     0.305    design_1_i/caravel_0/inst/gpio_control_in_2[0]/p_0_in
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_in_2[0]/gpio_dm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.098ns (32.002%)  route 0.208ns (67.998%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/hkspi/predata_reg[6]/Q
                         net (fo=4, unplaced)         0.208     0.208    design_1_i/caravel_0/inst/housekeeping/hkspi/idata[7]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     0.306 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][7]_i_2/O
                         net (fo=45, unplaced)        0.000     0.306    design_1_i/caravel_0/inst/housekeeping/hkspi_n_134
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay          3020 Endpoints
Min Delay          3020 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][0]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[0]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][10]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][10]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[10]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][11]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][11]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[11]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][12]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][12]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[12]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][13]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][13]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[13]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][14]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][14]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[14]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][15]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][15]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[15]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][16]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][16]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[16]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][17]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][17]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[17]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.726ns  (logic 1.765ns (20.227%)  route 6.961ns (79.773%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.800     0.800    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.800     1.700    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.178 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]/Q
                         net (fo=145, unplaced)       0.915     3.093    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RAM_reg_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.388 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/slave_sel_r[6]_i_2/O
                         net (fo=17, unplaced)        1.167     4.555    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[28]
                                                                      f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     4.679 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7/O
                         net (fo=4, unplaced)         0.926     5.605    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_7_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_o[31]_INST_0_i_4/O
                         net (fo=39, unplaced)        0.978     6.707    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_22
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.831 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_8/O
                         net (fo=8, unplaced)         0.487     7.318    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_24
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9/O
                         net (fo=1, unplaced)         0.449     7.891    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_9_n_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.015 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_6/O
                         net (fo=4, unplaced)         0.473     8.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_DMA_FIR_reg[1]_0
                                                                      r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_state_Stream_sm[1]_i_3/O
                         net (fo=51, unplaced)        0.985     9.597    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/FSM_sequential_state_Stream_sm_reg[0]_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     9.721 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/i__i_1/O
                         net (fo=360, unplaced)       0.581    10.302    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/wbs_ack_Stream_sm_reg_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][18]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    10.426 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/WB_to_AXI_U0/next_output_buffer_reg[0][18]_i_1/O
                         net (fo=1, unplaced)         0.000    10.426    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer[18]
                         LDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.851    design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register_reg[0][0]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.949 r  design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register[0]_i_1/O
                         net (fo=2, unplaced)         0.000     0.949    design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/D[0]
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_bidir_1[0]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.248ns (65.419%)  route 0.131ns (34.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.851    design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register_reg[0]_0[0]
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register[0]_i_1__0/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     0.952 r  design_1_i/caravel_0/inst/housekeeping/hkspi/shift_register[0]_i_1__0/O
                         net (fo=2, unplaced)         0.000     0.952    design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/D[0]
                         FDCE                                         r  design_1_i/caravel_0/inst/gpio_control_bidir_2[2]/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.756%)  route 0.172ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=92, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg_n_0
                                                                      r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/gpio_configure[3][8]_i_1/O
                         net (fo=92, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/mgmt_gpio_data[0]
                         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.756%)  route 0.172ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=92, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_132
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.756%)  route 0.172ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=92, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][11]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_131
                         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.756%)  route 0.172ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=92, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_2/O
                         net (fo=87, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_130
                         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.756%)  route 0.172ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=92, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][9]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/p_0_in
                         FDPE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.756%)  route 0.172ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=92, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][10]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_132
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.756%)  route 0.172ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=92, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][11]_i_1/O
                         net (fo=88, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_131
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.245ns (58.756%)  route 0.172ns (41.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.210     0.573    design_1_i/caravel_0/inst/housekeeping/clock
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.720 r  design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q
                         net (fo=92, unplaced)        0.172     0.892    design_1_i/caravel_0/inst/housekeeping/hkspi/irq_spi_reg
                                                                      r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.990 r  design_1_i/caravel_0/inst/housekeeping/hkspi/gpio_configure[3][12]_i_2/O
                         net (fo=87, unplaced)        0.000     0.990    design_1_i/caravel_0/inst/housekeeping/hkspi_n_130
                         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/gpio_configure_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          6299 Endpoints
Min Delay          6299 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_0_0/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[0]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_10_10/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[10]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_11_11/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[11]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_12_12/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_12_12/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_12_12/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[12]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_13_13/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_13_13/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_13_13/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[13]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_14_14/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_14_14/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_14_14/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[14]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_15_15/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_15_15/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_15_15/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[15]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_16_16/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_16_16/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_16_16/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[16]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_1_1/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_1_1/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_1_1/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[1]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 1.582ns (26.724%)  route 4.338ns (73.276%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/C
                         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/caravel_0/inst/housekeeping/reset_reg_reg/Q
                         net (fo=7, unplaced)         0.505     1.023    design_1_i/caravel_0/inst/soc/int_rst_reg_0
                                                                      f  design_1_i/caravel_0/inst/soc/int_rst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.295     1.318 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=32, unplaced)        0.520     1.838    design_1_i/caravel_0/inst/soc/core/AS[0]
                                                                      f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.962 f  design_1_i/caravel_0/inst/soc/core/mprj_en[36]_INST_0_i_1/O
                         net (fo=4639, unplaced)      0.589     2.551    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/user_io_oeb[0]
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/I2
                         LUT5 (Prop_lut5_I2_O)        0.116     2.667 f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3/O
                         net (fo=1, unplaced)         0.449     3.116    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_3_n_0
                                                                      f  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.240 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2/O
                         net (fo=1, unplaced)         0.449     3.689    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_2_n_0
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.813 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/last_data_A[3]_i_1/O
                         net (fo=33, unplaced)        1.026     4.839    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_2_2/A1
                                                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_2_2/SP/ADR1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281     5.120 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/data_RAM/RAM_reg_0_15_2_2/SP/O
                         net (fo=2, unplaced)         0.800     5.920    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/rdo0__0[2]
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.760     0.760    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.091     0.851 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.655     1.505    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.100     1.605 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.439     2.044    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/clk
                         DSP48E1                                      r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/U0_MAC/product/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q
                            (internal pin)
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_dq_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.098ns (40.968%)  route 0.141ns (59.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 f  design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q
                         net (fo=4, unplaced)         0.141     0.141    design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt
                                                                      f  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmtsoc_litespisdrphycore_dq_i[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.239 r  design_1_i/caravel_0/inst/housekeeping/hkspi/mgmtsoc_litespisdrphycore_dq_i[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.239    design_1_i/caravel_0/inst/soc/core/flash_io1_di
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_dq_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_dq_i_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/caravel_0/inst/soc/core/multiregimpl134_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.501%)  route 0.148ns (47.499%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/C
                         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/caravel_0/inst/housekeeping/irq_spi_reg/Q
                         net (fo=3, unplaced)         0.148     0.312    design_1_i/caravel_0/inst/soc/core/user_irq[0]
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl134_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/multiregimpl134_regs0_reg/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state[0]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/next_state[1]
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/clk
                         FDCE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/fir_U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][0]/Q
                         net (fo=1, unplaced)         0.140     0.318    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[0][0]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][0]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][10]/Q
                         net (fo=1, unplaced)         0.140     0.318    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[0][10]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][10]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][11]/Q
                         net (fo=1, unplaced)         0.140     0.318    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[0][11]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][11]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][12]/Q
                         net (fo=1, unplaced)         0.140     0.318    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[0][12]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][12]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][13]/Q
                         net (fo=1, unplaced)         0.140     0.318    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[0][13]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][13]/C

Slack:                    inf
  Source:                 design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg[0][14]/Q
                         net (fo=1, unplaced)         0.140     0.318    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/next_output_buffer_reg_n_0_[0][14]
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.355     0.355    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                                                                      r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5620, unplaced)      0.355     0.739    design_1_i/caravel_0/inst/soc/core/clock
                                                                      r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.056     0.795 r  design_1_i/caravel_0/inst/soc/core/FSM_sequential_state_Stream_sm[1]_i_2/O
                         net (fo=4593, unplaced)      0.259     1.054    design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/clk
                         FDRE                                         r  design_1_i/caravel_0/inst/mprj/WB_decoder_U0/DMA_FIR_U0/output_buffer_reg[0][14]/C





