
projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9a0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800bb70  0800bb70  0001bb70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfdc  0800bfdc  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800bfdc  0800bfdc  0001bfdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bfe4  0800bfe4  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfe4  0800bfe4  0001bfe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bfe8  0800bfe8  0001bfe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800bfec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c0  200001d8  0800c1c4  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a98  0800c1c4  00020a98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001711b  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002eb9  00000000  00000000  00037366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001488  00000000  00000000  0003a220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000100b  00000000  00000000  0003b6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028478  00000000  00000000  0003c6b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019c5f  00000000  00000000  00064b2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f617a  00000000  00000000  0007e78a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006cd4  00000000  00000000  00174904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  0017b5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bb58 	.word	0x0800bb58

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800bb58 	.word	0x0800bb58

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9f1 	b.w	80010cc <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9a6 	b.w	80010cc <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9e08      	ldr	r6, [sp, #32]
 8000e0a:	460d      	mov	r5, r1
 8000e0c:	4604      	mov	r4, r0
 8000e0e:	460f      	mov	r7, r1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d14a      	bne.n	8000eaa <__udivmoddi4+0xa6>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4694      	mov	ip, r2
 8000e18:	d965      	bls.n	8000ee6 <__udivmoddi4+0xe2>
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	b143      	cbz	r3, 8000e32 <__udivmoddi4+0x2e>
 8000e20:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e24:	f1c3 0220 	rsb	r2, r3, #32
 8000e28:	409f      	lsls	r7, r3
 8000e2a:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	409c      	lsls	r4, r3
 8000e32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e36:	fa1f f58c 	uxth.w	r5, ip
 8000e3a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000e3e:	0c22      	lsrs	r2, r4, #16
 8000e40:	fb0e 7711 	mls	r7, lr, r1, r7
 8000e44:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000e48:	fb01 f005 	mul.w	r0, r1, r5
 8000e4c:	4290      	cmp	r0, r2
 8000e4e:	d90a      	bls.n	8000e66 <__udivmoddi4+0x62>
 8000e50:	eb1c 0202 	adds.w	r2, ip, r2
 8000e54:	f101 37ff 	add.w	r7, r1, #4294967295
 8000e58:	f080 811c 	bcs.w	8001094 <__udivmoddi4+0x290>
 8000e5c:	4290      	cmp	r0, r2
 8000e5e:	f240 8119 	bls.w	8001094 <__udivmoddi4+0x290>
 8000e62:	3902      	subs	r1, #2
 8000e64:	4462      	add	r2, ip
 8000e66:	1a12      	subs	r2, r2, r0
 8000e68:	b2a4      	uxth	r4, r4
 8000e6a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e6e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e72:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e76:	fb00 f505 	mul.w	r5, r0, r5
 8000e7a:	42a5      	cmp	r5, r4
 8000e7c:	d90a      	bls.n	8000e94 <__udivmoddi4+0x90>
 8000e7e:	eb1c 0404 	adds.w	r4, ip, r4
 8000e82:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e86:	f080 8107 	bcs.w	8001098 <__udivmoddi4+0x294>
 8000e8a:	42a5      	cmp	r5, r4
 8000e8c:	f240 8104 	bls.w	8001098 <__udivmoddi4+0x294>
 8000e90:	4464      	add	r4, ip
 8000e92:	3802      	subs	r0, #2
 8000e94:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e98:	1b64      	subs	r4, r4, r5
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	b11e      	cbz	r6, 8000ea6 <__udivmoddi4+0xa2>
 8000e9e:	40dc      	lsrs	r4, r3
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0xbc>
 8000eae:	2e00      	cmp	r6, #0
 8000eb0:	f000 80ed 	beq.w	800108e <__udivmoddi4+0x28a>
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	e9c6 0500 	strd	r0, r5, [r6]
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec0:	fab3 f183 	clz	r1, r3
 8000ec4:	2900      	cmp	r1, #0
 8000ec6:	d149      	bne.n	8000f5c <__udivmoddi4+0x158>
 8000ec8:	42ab      	cmp	r3, r5
 8000eca:	d302      	bcc.n	8000ed2 <__udivmoddi4+0xce>
 8000ecc:	4282      	cmp	r2, r0
 8000ece:	f200 80f8 	bhi.w	80010c2 <__udivmoddi4+0x2be>
 8000ed2:	1a84      	subs	r4, r0, r2
 8000ed4:	eb65 0203 	sbc.w	r2, r5, r3
 8000ed8:	2001      	movs	r0, #1
 8000eda:	4617      	mov	r7, r2
 8000edc:	2e00      	cmp	r6, #0
 8000ede:	d0e2      	beq.n	8000ea6 <__udivmoddi4+0xa2>
 8000ee0:	e9c6 4700 	strd	r4, r7, [r6]
 8000ee4:	e7df      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8000ee6:	b902      	cbnz	r2, 8000eea <__udivmoddi4+0xe6>
 8000ee8:	deff      	udf	#255	; 0xff
 8000eea:	fab2 f382 	clz	r3, r2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f040 8090 	bne.w	8001014 <__udivmoddi4+0x210>
 8000ef4:	1a8a      	subs	r2, r1, r2
 8000ef6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000efa:	fa1f fe8c 	uxth.w	lr, ip
 8000efe:	2101      	movs	r1, #1
 8000f00:	fbb2 f5f7 	udiv	r5, r2, r7
 8000f04:	fb07 2015 	mls	r0, r7, r5, r2
 8000f08:	0c22      	lsrs	r2, r4, #16
 8000f0a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000f0e:	fb0e f005 	mul.w	r0, lr, r5
 8000f12:	4290      	cmp	r0, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x124>
 8000f16:	eb1c 0202 	adds.w	r2, ip, r2
 8000f1a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f1e:	d202      	bcs.n	8000f26 <__udivmoddi4+0x122>
 8000f20:	4290      	cmp	r0, r2
 8000f22:	f200 80cb 	bhi.w	80010bc <__udivmoddi4+0x2b8>
 8000f26:	4645      	mov	r5, r8
 8000f28:	1a12      	subs	r2, r2, r0
 8000f2a:	b2a4      	uxth	r4, r4
 8000f2c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000f30:	fb07 2210 	mls	r2, r7, r0, r2
 8000f34:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f38:	fb0e fe00 	mul.w	lr, lr, r0
 8000f3c:	45a6      	cmp	lr, r4
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x14e>
 8000f40:	eb1c 0404 	adds.w	r4, ip, r4
 8000f44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f48:	d202      	bcs.n	8000f50 <__udivmoddi4+0x14c>
 8000f4a:	45a6      	cmp	lr, r4
 8000f4c:	f200 80bb 	bhi.w	80010c6 <__udivmoddi4+0x2c2>
 8000f50:	4610      	mov	r0, r2
 8000f52:	eba4 040e 	sub.w	r4, r4, lr
 8000f56:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f5a:	e79f      	b.n	8000e9c <__udivmoddi4+0x98>
 8000f5c:	f1c1 0720 	rsb	r7, r1, #32
 8000f60:	408b      	lsls	r3, r1
 8000f62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f6a:	fa05 f401 	lsl.w	r4, r5, r1
 8000f6e:	fa20 f307 	lsr.w	r3, r0, r7
 8000f72:	40fd      	lsrs	r5, r7
 8000f74:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f78:	4323      	orrs	r3, r4
 8000f7a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f7e:	fa1f fe8c 	uxth.w	lr, ip
 8000f82:	fb09 5518 	mls	r5, r9, r8, r5
 8000f86:	0c1c      	lsrs	r4, r3, #16
 8000f88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f8c:	fb08 f50e 	mul.w	r5, r8, lr
 8000f90:	42a5      	cmp	r5, r4
 8000f92:	fa02 f201 	lsl.w	r2, r2, r1
 8000f96:	fa00 f001 	lsl.w	r0, r0, r1
 8000f9a:	d90b      	bls.n	8000fb4 <__udivmoddi4+0x1b0>
 8000f9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000fa0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fa4:	f080 8088 	bcs.w	80010b8 <__udivmoddi4+0x2b4>
 8000fa8:	42a5      	cmp	r5, r4
 8000faa:	f240 8085 	bls.w	80010b8 <__udivmoddi4+0x2b4>
 8000fae:	f1a8 0802 	sub.w	r8, r8, #2
 8000fb2:	4464      	add	r4, ip
 8000fb4:	1b64      	subs	r4, r4, r5
 8000fb6:	b29d      	uxth	r5, r3
 8000fb8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fbc:	fb09 4413 	mls	r4, r9, r3, r4
 8000fc0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000fc4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000fc8:	45a6      	cmp	lr, r4
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x1da>
 8000fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fd0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000fd4:	d26c      	bcs.n	80010b0 <__udivmoddi4+0x2ac>
 8000fd6:	45a6      	cmp	lr, r4
 8000fd8:	d96a      	bls.n	80010b0 <__udivmoddi4+0x2ac>
 8000fda:	3b02      	subs	r3, #2
 8000fdc:	4464      	add	r4, ip
 8000fde:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fe2:	fba3 9502 	umull	r9, r5, r3, r2
 8000fe6:	eba4 040e 	sub.w	r4, r4, lr
 8000fea:	42ac      	cmp	r4, r5
 8000fec:	46c8      	mov	r8, r9
 8000fee:	46ae      	mov	lr, r5
 8000ff0:	d356      	bcc.n	80010a0 <__udivmoddi4+0x29c>
 8000ff2:	d053      	beq.n	800109c <__udivmoddi4+0x298>
 8000ff4:	b156      	cbz	r6, 800100c <__udivmoddi4+0x208>
 8000ff6:	ebb0 0208 	subs.w	r2, r0, r8
 8000ffa:	eb64 040e 	sbc.w	r4, r4, lr
 8000ffe:	fa04 f707 	lsl.w	r7, r4, r7
 8001002:	40ca      	lsrs	r2, r1
 8001004:	40cc      	lsrs	r4, r1
 8001006:	4317      	orrs	r7, r2
 8001008:	e9c6 7400 	strd	r7, r4, [r6]
 800100c:	4618      	mov	r0, r3
 800100e:	2100      	movs	r1, #0
 8001010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001014:	f1c3 0120 	rsb	r1, r3, #32
 8001018:	fa02 fc03 	lsl.w	ip, r2, r3
 800101c:	fa20 f201 	lsr.w	r2, r0, r1
 8001020:	fa25 f101 	lsr.w	r1, r5, r1
 8001024:	409d      	lsls	r5, r3
 8001026:	432a      	orrs	r2, r5
 8001028:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800102c:	fa1f fe8c 	uxth.w	lr, ip
 8001030:	fbb1 f0f7 	udiv	r0, r1, r7
 8001034:	fb07 1510 	mls	r5, r7, r0, r1
 8001038:	0c11      	lsrs	r1, r2, #16
 800103a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800103e:	fb00 f50e 	mul.w	r5, r0, lr
 8001042:	428d      	cmp	r5, r1
 8001044:	fa04 f403 	lsl.w	r4, r4, r3
 8001048:	d908      	bls.n	800105c <__udivmoddi4+0x258>
 800104a:	eb1c 0101 	adds.w	r1, ip, r1
 800104e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001052:	d22f      	bcs.n	80010b4 <__udivmoddi4+0x2b0>
 8001054:	428d      	cmp	r5, r1
 8001056:	d92d      	bls.n	80010b4 <__udivmoddi4+0x2b0>
 8001058:	3802      	subs	r0, #2
 800105a:	4461      	add	r1, ip
 800105c:	1b49      	subs	r1, r1, r5
 800105e:	b292      	uxth	r2, r2
 8001060:	fbb1 f5f7 	udiv	r5, r1, r7
 8001064:	fb07 1115 	mls	r1, r7, r5, r1
 8001068:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800106c:	fb05 f10e 	mul.w	r1, r5, lr
 8001070:	4291      	cmp	r1, r2
 8001072:	d908      	bls.n	8001086 <__udivmoddi4+0x282>
 8001074:	eb1c 0202 	adds.w	r2, ip, r2
 8001078:	f105 38ff 	add.w	r8, r5, #4294967295
 800107c:	d216      	bcs.n	80010ac <__udivmoddi4+0x2a8>
 800107e:	4291      	cmp	r1, r2
 8001080:	d914      	bls.n	80010ac <__udivmoddi4+0x2a8>
 8001082:	3d02      	subs	r5, #2
 8001084:	4462      	add	r2, ip
 8001086:	1a52      	subs	r2, r2, r1
 8001088:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800108c:	e738      	b.n	8000f00 <__udivmoddi4+0xfc>
 800108e:	4631      	mov	r1, r6
 8001090:	4630      	mov	r0, r6
 8001092:	e708      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8001094:	4639      	mov	r1, r7
 8001096:	e6e6      	b.n	8000e66 <__udivmoddi4+0x62>
 8001098:	4610      	mov	r0, r2
 800109a:	e6fb      	b.n	8000e94 <__udivmoddi4+0x90>
 800109c:	4548      	cmp	r0, r9
 800109e:	d2a9      	bcs.n	8000ff4 <__udivmoddi4+0x1f0>
 80010a0:	ebb9 0802 	subs.w	r8, r9, r2
 80010a4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80010a8:	3b01      	subs	r3, #1
 80010aa:	e7a3      	b.n	8000ff4 <__udivmoddi4+0x1f0>
 80010ac:	4645      	mov	r5, r8
 80010ae:	e7ea      	b.n	8001086 <__udivmoddi4+0x282>
 80010b0:	462b      	mov	r3, r5
 80010b2:	e794      	b.n	8000fde <__udivmoddi4+0x1da>
 80010b4:	4640      	mov	r0, r8
 80010b6:	e7d1      	b.n	800105c <__udivmoddi4+0x258>
 80010b8:	46d0      	mov	r8, sl
 80010ba:	e77b      	b.n	8000fb4 <__udivmoddi4+0x1b0>
 80010bc:	3d02      	subs	r5, #2
 80010be:	4462      	add	r2, ip
 80010c0:	e732      	b.n	8000f28 <__udivmoddi4+0x124>
 80010c2:	4608      	mov	r0, r1
 80010c4:	e70a      	b.n	8000edc <__udivmoddi4+0xd8>
 80010c6:	4464      	add	r4, ip
 80010c8:	3802      	subs	r0, #2
 80010ca:	e742      	b.n	8000f52 <__udivmoddi4+0x14e>

080010cc <__aeabi_idiv0>:
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <BMP280_Read8>:
  return tmp;
}
#endif
#ifdef BMP280
uint8_t BMP280_Read8(uint8_t addr)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af04      	add	r7, sp, #16
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, &tmp, 1, 10);
 80010de:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <BMP280_Read8+0x38>)
 80010e0:	6818      	ldr	r0, [r3, #0]
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	230a      	movs	r3, #10
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	2301      	movs	r3, #1
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	f107 030f 	add.w	r3, r7, #15
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	2301      	movs	r3, #1
 80010f6:	21ec      	movs	r1, #236	; 0xec
 80010f8:	f002 fba4 	bl	8003844 <HAL_I2C_Mem_Read>
  return tmp;
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return tmp[1];
#endif
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	200001f4 	.word	0x200001f4

0800110c <BMP280_Read16>:
	return ((tmp[0] << 8) | tmp[1]);
}
#endif
#ifdef BMP280
uint16_t BMP280_Read16(uint8_t addr)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b088      	sub	sp, #32
 8001110:	af04      	add	r7, sp, #16
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 2, 10);
 8001116:	4b0d      	ldr	r3, [pc, #52]	; (800114c <BMP280_Read16+0x40>)
 8001118:	6818      	ldr	r0, [r3, #0]
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	b29a      	uxth	r2, r3
 800111e:	230a      	movs	r3, #10
 8001120:	9302      	str	r3, [sp, #8]
 8001122:	2302      	movs	r3, #2
 8001124:	9301      	str	r3, [sp, #4]
 8001126:	f107 030c 	add.w	r3, r7, #12
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	21ec      	movs	r1, #236	; 0xec
 8001130:	f002 fb88 	bl	8003844 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 8001134:	7b3b      	ldrb	r3, [r7, #12]
 8001136:	021b      	lsls	r3, r3, #8
 8001138:	b21a      	sxth	r2, r3
 800113a:	7b7b      	ldrb	r3, [r7, #13]
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21b      	sxth	r3, r3
 8001142:	b29b      	uxth	r3, r3
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 8) | tmp[2]);
#endif
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	200001f4 	.word	0x200001f4

08001150 <BMP280_Read16LE>:

uint16_t BMP280_Read16LE(uint8_t addr)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BMP280_Read16(addr);
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ffd5 	bl	800110c <BMP280_Read16>
 8001162:	4603      	mov	r3, r0
 8001164:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 8001166:	89fb      	ldrh	r3, [r7, #14]
 8001168:	0a1b      	lsrs	r3, r3, #8
 800116a:	b29b      	uxth	r3, r3
 800116c:	b21a      	sxth	r2, r3
 800116e:	89fb      	ldrh	r3, [r7, #14]
 8001170:	021b      	lsls	r3, r3, #8
 8001172:	b21b      	sxth	r3, r3
 8001174:	4313      	orrs	r3, r2
 8001176:	b21b      	sxth	r3, r3
 8001178:	b29b      	uxth	r3, r3
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
	...

08001184 <BMP280_Write8>:
	HAL_I2C_Mem_Write(i2c_h, BMP180_I2CADDR, address, 1, &data, 1, 10);
}
#endif
#ifdef BMP280
void BMP280_Write8(uint8_t address, uint8_t data)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af04      	add	r7, sp, #16
 800118a:	4603      	mov	r3, r0
 800118c:	460a      	mov	r2, r1
 800118e:	71fb      	strb	r3, [r7, #7]
 8001190:	4613      	mov	r3, r2
 8001192:	71bb      	strb	r3, [r7, #6]
#if(BMP_I2C == 1)
	HAL_I2C_Mem_Write(i2c_h, BMP280_I2CADDR, address, 1, &data, 1, 10);
 8001194:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <BMP280_Write8+0x34>)
 8001196:	6818      	ldr	r0, [r3, #0]
 8001198:	79fb      	ldrb	r3, [r7, #7]
 800119a:	b29a      	uxth	r2, r3
 800119c:	230a      	movs	r3, #10
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	2301      	movs	r3, #1
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	1dbb      	adds	r3, r7, #6
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	21ec      	movs	r1, #236	; 0xec
 80011ac:	f002 fa36 	bl	800361c <HAL_I2C_Mem_Write>
	tmp[1] = data;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 2, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
}
 80011b0:	bf00      	nop
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200001f4 	.word	0x200001f4

080011bc <BMP280_Read24>:

uint32_t BMP280_Read24(uint8_t addr)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af04      	add	r7, sp, #16
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
#if(BMP_I2C == 1)
	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BMP280_I2CADDR, addr, 1, tmp, 3, 10);
 80011c6:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <BMP280_Read24+0x40>)
 80011c8:	6818      	ldr	r0, [r3, #0]
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	230a      	movs	r3, #10
 80011d0:	9302      	str	r3, [sp, #8]
 80011d2:	2303      	movs	r3, #3
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	f107 030c 	add.w	r3, r7, #12
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	21ec      	movs	r1, #236	; 0xec
 80011e0:	f002 fb30 	bl	8003844 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 80011e4:	7b3b      	ldrb	r3, [r7, #12]
 80011e6:	041a      	lsls	r2, r3, #16
 80011e8:	7b7b      	ldrb	r3, [r7, #13]
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	4313      	orrs	r3, r2
 80011ee:	7bba      	ldrb	r2, [r7, #14]
 80011f0:	4313      	orrs	r3, r2
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_TransmitReceive(spi_h, tmp, tmp, 3, 10);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
	return ((tmp[1] << 16) | tmp[2] << 8 | tmp[3]);
#endif
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200001f4 	.word	0x200001f4

08001200 <BMP280_Init>:
{
	BMP280_Write8(BMP280_CONFIG, (((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
}
#if(BMP_I2C == 1)
void BMP280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t mode)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	4608      	mov	r0, r1
 800120a:	4611      	mov	r1, r2
 800120c:	461a      	mov	r2, r3
 800120e:	4603      	mov	r3, r0
 8001210:	70fb      	strb	r3, [r7, #3]
 8001212:	460b      	mov	r3, r1
 8001214:	70bb      	strb	r3, [r7, #2]
 8001216:	4613      	mov	r3, r2
 8001218:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 800121a:	4a48      	ldr	r2, [pc, #288]	; (800133c <BMP280_Init+0x13c>)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6013      	str	r3, [r2, #0]
	spi_h = spi_handler;
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(5);
	HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
#endif
	if (mode > BMP280_NORMALMODE)
 8001220:	787b      	ldrb	r3, [r7, #1]
 8001222:	2b03      	cmp	r3, #3
 8001224:	d901      	bls.n	800122a <BMP280_Init+0x2a>
	    mode = BMP280_NORMALMODE;
 8001226:	2303      	movs	r3, #3
 8001228:	707b      	strb	r3, [r7, #1]
	_mode = mode;
 800122a:	4a45      	ldr	r2, [pc, #276]	; (8001340 <BMP280_Init+0x140>)
 800122c:	787b      	ldrb	r3, [r7, #1]
 800122e:	7013      	strb	r3, [r2, #0]
	if(mode == BMP280_FORCEDMODE)
 8001230:	787b      	ldrb	r3, [r7, #1]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d101      	bne.n	800123a <BMP280_Init+0x3a>
		mode = BMP280_SLEEPMODE;
 8001236:	2300      	movs	r3, #0
 8001238:	707b      	strb	r3, [r7, #1]



	if (temperature_resolution > BMP280_TEMPERATURE_20BIT)
 800123a:	78fb      	ldrb	r3, [r7, #3]
 800123c:	2b05      	cmp	r3, #5
 800123e:	d901      	bls.n	8001244 <BMP280_Init+0x44>
		temperature_resolution = BMP280_TEMPERATURE_20BIT;
 8001240:	2305      	movs	r3, #5
 8001242:	70fb      	strb	r3, [r7, #3]
	_temperature_res = temperature_resolution;
 8001244:	4a3f      	ldr	r2, [pc, #252]	; (8001344 <BMP280_Init+0x144>)
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	7013      	strb	r3, [r2, #0]

	if (pressure_oversampling > BMP280_ULTRAHIGHRES)
 800124a:	78bb      	ldrb	r3, [r7, #2]
 800124c:	2b05      	cmp	r3, #5
 800124e:	d901      	bls.n	8001254 <BMP280_Init+0x54>
		pressure_oversampling = BMP280_ULTRAHIGHRES;
 8001250:	2305      	movs	r3, #5
 8001252:	70bb      	strb	r3, [r7, #2]
	_pressure_oversampling = pressure_oversampling;
 8001254:	4a3c      	ldr	r2, [pc, #240]	; (8001348 <BMP280_Init+0x148>)
 8001256:	78bb      	ldrb	r3, [r7, #2]
 8001258:	7013      	strb	r3, [r2, #0]

	while(BMP280_Read8(BMP280_CHIPID) != 0x58);
 800125a:	bf00      	nop
 800125c:	20d0      	movs	r0, #208	; 0xd0
 800125e:	f7ff ff37 	bl	80010d0 <BMP280_Read8>
 8001262:	4603      	mov	r3, r0
 8001264:	2b58      	cmp	r3, #88	; 0x58
 8001266:	d1f9      	bne.n	800125c <BMP280_Init+0x5c>

	/* read calibration data */
	t1 = BMP280_Read16LE(BMP280_DIG_T1);
 8001268:	2088      	movs	r0, #136	; 0x88
 800126a:	f7ff ff71 	bl	8001150 <BMP280_Read16LE>
 800126e:	4603      	mov	r3, r0
 8001270:	461a      	mov	r2, r3
 8001272:	4b36      	ldr	r3, [pc, #216]	; (800134c <BMP280_Init+0x14c>)
 8001274:	801a      	strh	r2, [r3, #0]
	t2 = BMP280_Read16LE(BMP280_DIG_T2);
 8001276:	208a      	movs	r0, #138	; 0x8a
 8001278:	f7ff ff6a 	bl	8001150 <BMP280_Read16LE>
 800127c:	4603      	mov	r3, r0
 800127e:	b21a      	sxth	r2, r3
 8001280:	4b33      	ldr	r3, [pc, #204]	; (8001350 <BMP280_Init+0x150>)
 8001282:	801a      	strh	r2, [r3, #0]
	t3 = BMP280_Read16LE(BMP280_DIG_T3);
 8001284:	208c      	movs	r0, #140	; 0x8c
 8001286:	f7ff ff63 	bl	8001150 <BMP280_Read16LE>
 800128a:	4603      	mov	r3, r0
 800128c:	b21a      	sxth	r2, r3
 800128e:	4b31      	ldr	r3, [pc, #196]	; (8001354 <BMP280_Init+0x154>)
 8001290:	801a      	strh	r2, [r3, #0]

	p1 = BMP280_Read16LE(BMP280_DIG_P1);
 8001292:	208e      	movs	r0, #142	; 0x8e
 8001294:	f7ff ff5c 	bl	8001150 <BMP280_Read16LE>
 8001298:	4603      	mov	r3, r0
 800129a:	461a      	mov	r2, r3
 800129c:	4b2e      	ldr	r3, [pc, #184]	; (8001358 <BMP280_Init+0x158>)
 800129e:	801a      	strh	r2, [r3, #0]
	p2 = BMP280_Read16LE(BMP280_DIG_P2);
 80012a0:	2090      	movs	r0, #144	; 0x90
 80012a2:	f7ff ff55 	bl	8001150 <BMP280_Read16LE>
 80012a6:	4603      	mov	r3, r0
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	4b2c      	ldr	r3, [pc, #176]	; (800135c <BMP280_Init+0x15c>)
 80012ac:	801a      	strh	r2, [r3, #0]
	p3 = BMP280_Read16LE(BMP280_DIG_P3);
 80012ae:	2092      	movs	r0, #146	; 0x92
 80012b0:	f7ff ff4e 	bl	8001150 <BMP280_Read16LE>
 80012b4:	4603      	mov	r3, r0
 80012b6:	b21a      	sxth	r2, r3
 80012b8:	4b29      	ldr	r3, [pc, #164]	; (8001360 <BMP280_Init+0x160>)
 80012ba:	801a      	strh	r2, [r3, #0]
	p4 = BMP280_Read16LE(BMP280_DIG_P4);
 80012bc:	2094      	movs	r0, #148	; 0x94
 80012be:	f7ff ff47 	bl	8001150 <BMP280_Read16LE>
 80012c2:	4603      	mov	r3, r0
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	4b27      	ldr	r3, [pc, #156]	; (8001364 <BMP280_Init+0x164>)
 80012c8:	801a      	strh	r2, [r3, #0]
	p5 = BMP280_Read16LE(BMP280_DIG_P5);
 80012ca:	2096      	movs	r0, #150	; 0x96
 80012cc:	f7ff ff40 	bl	8001150 <BMP280_Read16LE>
 80012d0:	4603      	mov	r3, r0
 80012d2:	b21a      	sxth	r2, r3
 80012d4:	4b24      	ldr	r3, [pc, #144]	; (8001368 <BMP280_Init+0x168>)
 80012d6:	801a      	strh	r2, [r3, #0]
	p6 = BMP280_Read16LE(BMP280_DIG_P6);
 80012d8:	2098      	movs	r0, #152	; 0x98
 80012da:	f7ff ff39 	bl	8001150 <BMP280_Read16LE>
 80012de:	4603      	mov	r3, r0
 80012e0:	b21a      	sxth	r2, r3
 80012e2:	4b22      	ldr	r3, [pc, #136]	; (800136c <BMP280_Init+0x16c>)
 80012e4:	801a      	strh	r2, [r3, #0]
	p7 = BMP280_Read16LE(BMP280_DIG_P7);
 80012e6:	209a      	movs	r0, #154	; 0x9a
 80012e8:	f7ff ff32 	bl	8001150 <BMP280_Read16LE>
 80012ec:	4603      	mov	r3, r0
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	4b1f      	ldr	r3, [pc, #124]	; (8001370 <BMP280_Init+0x170>)
 80012f2:	801a      	strh	r2, [r3, #0]
	p8 = BMP280_Read16LE(BMP280_DIG_P8);
 80012f4:	209c      	movs	r0, #156	; 0x9c
 80012f6:	f7ff ff2b 	bl	8001150 <BMP280_Read16LE>
 80012fa:	4603      	mov	r3, r0
 80012fc:	b21a      	sxth	r2, r3
 80012fe:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <BMP280_Init+0x174>)
 8001300:	801a      	strh	r2, [r3, #0]
	p9 = BMP280_Read16LE(BMP280_DIG_P9);
 8001302:	209e      	movs	r0, #158	; 0x9e
 8001304:	f7ff ff24 	bl	8001150 <BMP280_Read16LE>
 8001308:	4603      	mov	r3, r0
 800130a:	b21a      	sxth	r2, r3
 800130c:	4b1a      	ldr	r3, [pc, #104]	; (8001378 <BMP280_Init+0x178>)
 800130e:	801a      	strh	r2, [r3, #0]

	BMP280_Write8(BMP280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001310:	78fb      	ldrb	r3, [r7, #3]
 8001312:	015b      	lsls	r3, r3, #5
 8001314:	b25a      	sxtb	r2, r3
 8001316:	78bb      	ldrb	r3, [r7, #2]
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	b25b      	sxtb	r3, r3
 800131c:	4313      	orrs	r3, r2
 800131e:	b25a      	sxtb	r2, r3
 8001320:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001324:	4313      	orrs	r3, r2
 8001326:	b25b      	sxtb	r3, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4619      	mov	r1, r3
 800132c:	20f4      	movs	r0, #244	; 0xf4
 800132e:	f7ff ff29 	bl	8001184 <BMP280_Write8>
}
 8001332:	bf00      	nop
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	200001f4 	.word	0x200001f4
 8001340:	200001fa 	.word	0x200001fa
 8001344:	200001f8 	.word	0x200001f8
 8001348:	200001f9 	.word	0x200001f9
 800134c:	20000210 	.word	0x20000210
 8001350:	200001fc 	.word	0x200001fc
 8001354:	200001fe 	.word	0x200001fe
 8001358:	20000212 	.word	0x20000212
 800135c:	20000200 	.word	0x20000200
 8001360:	20000202 	.word	0x20000202
 8001364:	20000204 	.word	0x20000204
 8001368:	20000206 	.word	0x20000206
 800136c:	20000208 	.word	0x20000208
 8001370:	2000020a 	.word	0x2000020a
 8001374:	2000020c 	.word	0x2000020c
 8001378:	2000020e 	.word	0x2000020e

0800137c <BMP280_ReadTemperature>:
	  return temp;
}
#endif
#ifdef BMP280
float BMP280_ReadTemperature(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BMP280_FORCEDMODE)
 8001382:	4b3d      	ldr	r3, [pc, #244]	; (8001478 <BMP280_ReadTemperature+0xfc>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d16d      	bne.n	8001466 <BMP280_ReadTemperature+0xea>
  {
	  uint8_t mode;
	  uint8_t ctrl = BMP280_Read8(BMP280_CONTROL);
 800138a:	20f4      	movs	r0, #244	; 0xf4
 800138c:	f7ff fea0 	bl	80010d0 <BMP280_Read8>
 8001390:	4603      	mov	r3, r0
 8001392:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001394:	7dfb      	ldrb	r3, [r7, #23]
 8001396:	f023 0303 	bic.w	r3, r3, #3
 800139a:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BMP280_FORCEDMODE;
 800139c:	7dfb      	ldrb	r3, [r7, #23]
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	75fb      	strb	r3, [r7, #23]
	  BMP280_Write8(BMP280_CONTROL, ctrl);
 80013a4:	7dfb      	ldrb	r3, [r7, #23]
 80013a6:	4619      	mov	r1, r3
 80013a8:	20f4      	movs	r0, #244	; 0xf4
 80013aa:	f7ff feeb 	bl	8001184 <BMP280_Write8>

	  mode = BMP280_Read8(BMP280_CONTROL); 	// Read written mode
 80013ae:	20f4      	movs	r0, #244	; 0xf4
 80013b0:	f7ff fe8e 	bl	80010d0 <BMP280_Read8>
 80013b4:	4603      	mov	r3, r0
 80013b6:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 80013b8:	7dbb      	ldrb	r3, [r7, #22]
 80013ba:	f003 0303 	and.w	r3, r3, #3
 80013be:	75bb      	strb	r3, [r7, #22]

	  if(mode == BMP280_FORCEDMODE)
 80013c0:	7dbb      	ldrb	r3, [r7, #22]
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d14f      	bne.n	8001466 <BMP280_ReadTemperature+0xea>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BMP280_Read8(BMP280_CONTROL);
 80013c6:	20f4      	movs	r0, #244	; 0xf4
 80013c8:	f7ff fe82 	bl	80010d0 <BMP280_Read8>
 80013cc:	4603      	mov	r3, r0
 80013ce:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 80013d0:	7dbb      	ldrb	r3, [r7, #22]
 80013d2:	f003 0303 	and.w	r3, r3, #3
 80013d6:	75bb      	strb	r3, [r7, #22]
			  if(mode == BMP280_SLEEPMODE)
 80013d8:	7dbb      	ldrb	r3, [r7, #22]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d000      	beq.n	80013e0 <BMP280_ReadTemperature+0x64>
			  mode = BMP280_Read8(BMP280_CONTROL);
 80013de:	e7f2      	b.n	80013c6 <BMP280_ReadTemperature+0x4a>
				  break;
 80013e0:	bf00      	nop
		  }

		  int32_t adc_T = BMP280_Read24(BMP280_TEMPDATA);
 80013e2:	20fa      	movs	r0, #250	; 0xfa
 80013e4:	f7ff feea 	bl	80011bc <BMP280_Read24>
 80013e8:	4603      	mov	r3, r0
 80013ea:	613b      	str	r3, [r7, #16]
		  adc_T >>= 4;
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	111b      	asrs	r3, r3, #4
 80013f0:	613b      	str	r3, [r7, #16]

		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	10da      	asrs	r2, r3, #3
 80013f6:	4b21      	ldr	r3, [pc, #132]	; (800147c <BMP280_ReadTemperature+0x100>)
 80013f8:	881b      	ldrh	r3, [r3, #0]
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	1ad3      	subs	r3, r2, r3
				  ((int32_t)t2)) >> 11;
 80013fe:	4a20      	ldr	r2, [pc, #128]	; (8001480 <BMP280_ReadTemperature+0x104>)
 8001400:	f9b2 2000 	ldrsh.w	r2, [r2]
		  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001404:	fb02 f303 	mul.w	r3, r2, r3
 8001408:	12db      	asrs	r3, r3, #11
 800140a:	60fb      	str	r3, [r7, #12]

		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	111b      	asrs	r3, r3, #4
 8001410:	4a1a      	ldr	r2, [pc, #104]	; (800147c <BMP280_ReadTemperature+0x100>)
 8001412:	8812      	ldrh	r2, [r2, #0]
 8001414:	1a9b      	subs	r3, r3, r2
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	1112      	asrs	r2, r2, #4
 800141a:	4918      	ldr	r1, [pc, #96]	; (800147c <BMP280_ReadTemperature+0x100>)
 800141c:	8809      	ldrh	r1, [r1, #0]
 800141e:	1a52      	subs	r2, r2, r1
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001420:	fb02 f303 	mul.w	r3, r2, r3
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001424:	131b      	asrs	r3, r3, #12
				  ((int32_t)t3)) >> 14;
 8001426:	4a17      	ldr	r2, [pc, #92]	; (8001484 <BMP280_ReadTemperature+0x108>)
 8001428:	f9b2 2000 	ldrsh.w	r2, [r2]
				  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 800142c:	fb02 f303 	mul.w	r3, r2, r3
		  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001430:	139b      	asrs	r3, r3, #14
 8001432:	60bb      	str	r3, [r7, #8]

		  t_fine = var1 + var2;
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	4413      	add	r3, r2
 800143a:	4a13      	ldr	r2, [pc, #76]	; (8001488 <BMP280_ReadTemperature+0x10c>)
 800143c:	6013      	str	r3, [r2, #0]

		  float T  = (t_fine * 5 + 128) >> 8;
 800143e:	4b12      	ldr	r3, [pc, #72]	; (8001488 <BMP280_ReadTemperature+0x10c>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	4613      	mov	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	3380      	adds	r3, #128	; 0x80
 800144a:	121b      	asrs	r3, r3, #8
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001454:	edc7 7a01 	vstr	s15, [r7, #4]
		  return T/100;
 8001458:	edd7 7a01 	vldr	s15, [r7, #4]
 800145c:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800148c <BMP280_ReadTemperature+0x110>
 8001460:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001464:	e001      	b.n	800146a <BMP280_ReadTemperature+0xee>
	  }
  }

  return -99;
 8001466:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001490 <BMP280_ReadTemperature+0x114>
}
 800146a:	eef0 7a47 	vmov.f32	s15, s14
 800146e:	eeb0 0a67 	vmov.f32	s0, s15
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200001fa 	.word	0x200001fa
 800147c:	20000210 	.word	0x20000210
 8001480:	200001fc 	.word	0x200001fc
 8001484:	200001fe 	.word	0x200001fe
 8001488:	20000214 	.word	0x20000214
 800148c:	42c80000 	.word	0x42c80000
 8001490:	c2c60000 	.word	0xc2c60000

08001494 <BMP280_ReadTemperatureAndPressure>:
}
#endif

#ifdef BMP280
uint8_t BMP280_ReadTemperatureAndPressure(float *temperature, int32_t *pressure)
{
 8001494:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001498:	b0cc      	sub	sp, #304	; 0x130
 800149a:	af00      	add	r7, sp, #0
 800149c:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 80014a0:	f8c7 1108 	str.w	r1, [r7, #264]	; 0x108
	  int64_t var1, var2, p;

	  // Must be done first to get the t_fine variable set up
	  *temperature = BMP280_ReadTemperature();
 80014a4:	f7ff ff6a 	bl	800137c <BMP280_ReadTemperature>
 80014a8:	eef0 7a40 	vmov.f32	s15, s0
 80014ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80014b0:	edc3 7a00 	vstr	s15, [r3]

	  if(*temperature == -99)
 80014b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80014b8:	edd3 7a00 	vldr	s15, [r3]
 80014bc:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 800178c <BMP280_ReadTemperatureAndPressure+0x2f8>
 80014c0:	eef4 7a47 	vcmp.f32	s15, s14
 80014c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c8:	d101      	bne.n	80014ce <BMP280_ReadTemperatureAndPressure+0x3a>
		  return -1;
 80014ca:	23ff      	movs	r3, #255	; 0xff
 80014cc:	e2bf      	b.n	8001a4e <BMP280_ReadTemperatureAndPressure+0x5ba>

	  int32_t adc_P = BMP280_Read24(BMP280_PRESSUREDATA);
 80014ce:	20f7      	movs	r0, #247	; 0xf7
 80014d0:	f7ff fe74 	bl	80011bc <BMP280_Read24>
 80014d4:	4603      	mov	r3, r0
 80014d6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	  adc_P >>= 4;
 80014da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80014de:	111b      	asrs	r3, r3, #4
 80014e0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

	  var1 = ((int64_t)t_fine) - 128000;
 80014e4:	4baa      	ldr	r3, [pc, #680]	; (8001790 <BMP280_ReadTemperatureAndPressure+0x2fc>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	17da      	asrs	r2, r3, #31
 80014ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80014ee:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80014f2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80014f6:	460b      	mov	r3, r1
 80014f8:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80014fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80014fe:	4613      	mov	r3, r2
 8001500:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001504:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001506:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800150a:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	  var2 = var1 * var1 * (int64_t)p6;
 800150e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001512:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001516:	fb03 f102 	mul.w	r1, r3, r2
 800151a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800151e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001522:	fb02 f303 	mul.w	r3, r2, r3
 8001526:	18ca      	adds	r2, r1, r3
 8001528:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800152c:	fba3 4503 	umull	r4, r5, r3, r3
 8001530:	1953      	adds	r3, r2, r5
 8001532:	461d      	mov	r5, r3
 8001534:	4b97      	ldr	r3, [pc, #604]	; (8001794 <BMP280_ReadTemperatureAndPressure+0x300>)
 8001536:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153a:	b21b      	sxth	r3, r3
 800153c:	17da      	asrs	r2, r3, #31
 800153e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001542:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001546:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800154a:	4603      	mov	r3, r0
 800154c:	fb03 f205 	mul.w	r2, r3, r5
 8001550:	460b      	mov	r3, r1
 8001552:	fb04 f303 	mul.w	r3, r4, r3
 8001556:	4413      	add	r3, r2
 8001558:	4602      	mov	r2, r0
 800155a:	fba4 8902 	umull	r8, r9, r4, r2
 800155e:	444b      	add	r3, r9
 8001560:	4699      	mov	r9, r3
 8001562:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
 8001566:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
	  var2 = var2 + ((var1*(int64_t)p5)<<17);
 800156a:	4b8b      	ldr	r3, [pc, #556]	; (8001798 <BMP280_ReadTemperatureAndPressure+0x304>)
 800156c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001570:	b21b      	sxth	r3, r3
 8001572:	17da      	asrs	r2, r3, #31
 8001574:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001578:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800157c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001580:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8001584:	462a      	mov	r2, r5
 8001586:	fb02 f203 	mul.w	r2, r2, r3
 800158a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800158e:	4621      	mov	r1, r4
 8001590:	fb01 f303 	mul.w	r3, r1, r3
 8001594:	441a      	add	r2, r3
 8001596:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800159a:	4621      	mov	r1, r4
 800159c:	fba3 ab01 	umull	sl, fp, r3, r1
 80015a0:	eb02 030b 	add.w	r3, r2, fp
 80015a4:	469b      	mov	fp, r3
 80015a6:	f04f 0000 	mov.w	r0, #0
 80015aa:	f04f 0100 	mov.w	r1, #0
 80015ae:	ea4f 414b 	mov.w	r1, fp, lsl #17
 80015b2:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80015b6:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80015ba:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80015be:	1814      	adds	r4, r2, r0
 80015c0:	643c      	str	r4, [r7, #64]	; 0x40
 80015c2:	414b      	adcs	r3, r1
 80015c4:	647b      	str	r3, [r7, #68]	; 0x44
 80015c6:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80015ca:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	  var2 = var2 + (((int64_t)p4)<<35);
 80015ce:	4b73      	ldr	r3, [pc, #460]	; (800179c <BMP280_ReadTemperatureAndPressure+0x308>)
 80015d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	17da      	asrs	r2, r3, #31
 80015d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80015dc:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80015e0:	f04f 0000 	mov.w	r0, #0
 80015e4:	f04f 0100 	mov.w	r1, #0
 80015e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80015ec:	00d9      	lsls	r1, r3, #3
 80015ee:	2000      	movs	r0, #0
 80015f0:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80015f4:	1814      	adds	r4, r2, r0
 80015f6:	63bc      	str	r4, [r7, #56]	; 0x38
 80015f8:	414b      	adcs	r3, r1
 80015fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015fc:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001600:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001604:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001608:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800160c:	fb03 f102 	mul.w	r1, r3, r2
 8001610:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001614:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001618:	fb02 f303 	mul.w	r3, r2, r3
 800161c:	18ca      	adds	r2, r1, r3
 800161e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001622:	fba3 1303 	umull	r1, r3, r3, r3
 8001626:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800162a:	460b      	mov	r3, r1
 800162c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001630:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001634:	18d3      	adds	r3, r2, r3
 8001636:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800163a:	4b59      	ldr	r3, [pc, #356]	; (80017a0 <BMP280_ReadTemperatureAndPressure+0x30c>)
 800163c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001640:	b21b      	sxth	r3, r3
 8001642:	17da      	asrs	r2, r3, #31
 8001644:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001648:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800164c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001650:	462b      	mov	r3, r5
 8001652:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8001656:	4642      	mov	r2, r8
 8001658:	fb02 f203 	mul.w	r2, r2, r3
 800165c:	464b      	mov	r3, r9
 800165e:	4621      	mov	r1, r4
 8001660:	fb01 f303 	mul.w	r3, r1, r3
 8001664:	4413      	add	r3, r2
 8001666:	4622      	mov	r2, r4
 8001668:	4641      	mov	r1, r8
 800166a:	fba2 1201 	umull	r1, r2, r2, r1
 800166e:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8001672:	460a      	mov	r2, r1
 8001674:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8001678:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 800167c:	4413      	add	r3, r2
 800167e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001682:	f04f 0000 	mov.w	r0, #0
 8001686:	f04f 0100 	mov.w	r1, #0
 800168a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 800168e:	4623      	mov	r3, r4
 8001690:	0a18      	lsrs	r0, r3, #8
 8001692:	462b      	mov	r3, r5
 8001694:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001698:	462b      	mov	r3, r5
 800169a:	1219      	asrs	r1, r3, #8
	    ((var1 * (int64_t)p2)<<12);
 800169c:	4b41      	ldr	r3, [pc, #260]	; (80017a4 <BMP280_ReadTemperatureAndPressure+0x310>)
 800169e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	17da      	asrs	r2, r3, #31
 80016a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80016aa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80016ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80016b6:	464a      	mov	r2, r9
 80016b8:	fb02 f203 	mul.w	r2, r2, r3
 80016bc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80016c0:	4644      	mov	r4, r8
 80016c2:	fb04 f303 	mul.w	r3, r4, r3
 80016c6:	441a      	add	r2, r3
 80016c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016cc:	4644      	mov	r4, r8
 80016ce:	fba3 4304 	umull	r4, r3, r3, r4
 80016d2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80016d6:	4623      	mov	r3, r4
 80016d8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80016dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80016e0:	18d3      	adds	r3, r2, r3
 80016e2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	f04f 0300 	mov.w	r3, #0
 80016ee:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 80016f2:	464c      	mov	r4, r9
 80016f4:	0323      	lsls	r3, r4, #12
 80016f6:	4644      	mov	r4, r8
 80016f8:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80016fc:	4644      	mov	r4, r8
 80016fe:	0322      	lsls	r2, r4, #12
	  var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001700:	1884      	adds	r4, r0, r2
 8001702:	633c      	str	r4, [r7, #48]	; 0x30
 8001704:	eb41 0303 	adc.w	r3, r1, r3
 8001708:	637b      	str	r3, [r7, #52]	; 0x34
 800170a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800170e:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	  var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8001712:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001716:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 800171a:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800171e:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8001722:	4b21      	ldr	r3, [pc, #132]	; (80017a8 <BMP280_ReadTemperatureAndPressure+0x314>)
 8001724:	881b      	ldrh	r3, [r3, #0]
 8001726:	b29b      	uxth	r3, r3
 8001728:	2200      	movs	r2, #0
 800172a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800172e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001732:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8001736:	462b      	mov	r3, r5
 8001738:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800173c:	4642      	mov	r2, r8
 800173e:	fb02 f203 	mul.w	r2, r2, r3
 8001742:	464b      	mov	r3, r9
 8001744:	4621      	mov	r1, r4
 8001746:	fb01 f303 	mul.w	r3, r1, r3
 800174a:	4413      	add	r3, r2
 800174c:	4622      	mov	r2, r4
 800174e:	4641      	mov	r1, r8
 8001750:	fba2 1201 	umull	r1, r2, r2, r1
 8001754:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001758:	460a      	mov	r2, r1
 800175a:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 800175e:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8001762:	4413      	add	r3, r2
 8001764:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001774:	4629      	mov	r1, r5
 8001776:	104a      	asrs	r2, r1, #1
 8001778:	4629      	mov	r1, r5
 800177a:	17cb      	asrs	r3, r1, #31
 800177c:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	  if (var1 == 0) {
 8001780:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001784:	4313      	orrs	r3, r2
 8001786:	d111      	bne.n	80017ac <BMP280_ReadTemperatureAndPressure+0x318>
	    return 0;  // avoid exception caused by division by zero
 8001788:	2300      	movs	r3, #0
 800178a:	e160      	b.n	8001a4e <BMP280_ReadTemperatureAndPressure+0x5ba>
 800178c:	c2c60000 	.word	0xc2c60000
 8001790:	20000214 	.word	0x20000214
 8001794:	20000208 	.word	0x20000208
 8001798:	20000206 	.word	0x20000206
 800179c:	20000204 	.word	0x20000204
 80017a0:	20000202 	.word	0x20000202
 80017a4:	20000200 	.word	0x20000200
 80017a8:	20000212 	.word	0x20000212
	  }
	  p = 1048576 - adc_P;
 80017ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80017b0:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80017b4:	17da      	asrs	r2, r3, #31
 80017b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80017b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80017ba:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80017be:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	  p = (((p<<31) - var2)*3125) / var1;
 80017c2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80017c6:	105b      	asrs	r3, r3, #1
 80017c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80017cc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80017d0:	07db      	lsls	r3, r3, #31
 80017d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80017d6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80017da:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 80017de:	4621      	mov	r1, r4
 80017e0:	1a89      	subs	r1, r1, r2
 80017e2:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 80017e6:	4629      	mov	r1, r5
 80017e8:	eb61 0303 	sbc.w	r3, r1, r3
 80017ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80017f0:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 80017f4:	4622      	mov	r2, r4
 80017f6:	462b      	mov	r3, r5
 80017f8:	1891      	adds	r1, r2, r2
 80017fa:	6239      	str	r1, [r7, #32]
 80017fc:	415b      	adcs	r3, r3
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
 8001800:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001804:	4621      	mov	r1, r4
 8001806:	1851      	adds	r1, r2, r1
 8001808:	61b9      	str	r1, [r7, #24]
 800180a:	4629      	mov	r1, r5
 800180c:	414b      	adcs	r3, r1
 800180e:	61fb      	str	r3, [r7, #28]
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	f04f 0300 	mov.w	r3, #0
 8001818:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800181c:	4649      	mov	r1, r9
 800181e:	018b      	lsls	r3, r1, #6
 8001820:	4641      	mov	r1, r8
 8001822:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001826:	4641      	mov	r1, r8
 8001828:	018a      	lsls	r2, r1, #6
 800182a:	4641      	mov	r1, r8
 800182c:	1889      	adds	r1, r1, r2
 800182e:	6139      	str	r1, [r7, #16]
 8001830:	4649      	mov	r1, r9
 8001832:	eb43 0101 	adc.w	r1, r3, r1
 8001836:	6179      	str	r1, [r7, #20]
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	f04f 0300 	mov.w	r3, #0
 8001840:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001844:	4649      	mov	r1, r9
 8001846:	008b      	lsls	r3, r1, #2
 8001848:	4641      	mov	r1, r8
 800184a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800184e:	4641      	mov	r1, r8
 8001850:	008a      	lsls	r2, r1, #2
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	4603      	mov	r3, r0
 8001858:	4622      	mov	r2, r4
 800185a:	189b      	adds	r3, r3, r2
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	460b      	mov	r3, r1
 8001860:	462a      	mov	r2, r5
 8001862:	eb42 0303 	adc.w	r3, r2, r3
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001874:	4649      	mov	r1, r9
 8001876:	008b      	lsls	r3, r1, #2
 8001878:	4641      	mov	r1, r8
 800187a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800187e:	4641      	mov	r1, r8
 8001880:	008a      	lsls	r2, r1, #2
 8001882:	4610      	mov	r0, r2
 8001884:	4619      	mov	r1, r3
 8001886:	4603      	mov	r3, r0
 8001888:	4622      	mov	r2, r4
 800188a:	189b      	adds	r3, r3, r2
 800188c:	67bb      	str	r3, [r7, #120]	; 0x78
 800188e:	462b      	mov	r3, r5
 8001890:	460a      	mov	r2, r1
 8001892:	eb42 0303 	adc.w	r3, r2, r3
 8001896:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001898:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800189c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80018a0:	f7ff fa12 	bl	8000cc8 <__aeabi_ldivmod>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	  var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 80018ac:	4b6b      	ldr	r3, [pc, #428]	; (8001a5c <BMP280_ReadTemperatureAndPressure+0x5c8>)
 80018ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	17da      	asrs	r2, r3, #31
 80018b6:	673b      	str	r3, [r7, #112]	; 0x70
 80018b8:	677a      	str	r2, [r7, #116]	; 0x74
 80018ba:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80018be:	f04f 0000 	mov.w	r0, #0
 80018c2:	f04f 0100 	mov.w	r1, #0
 80018c6:	0b50      	lsrs	r0, r2, #13
 80018c8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80018cc:	1359      	asrs	r1, r3, #13
 80018ce:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 80018d2:	462b      	mov	r3, r5
 80018d4:	fb00 f203 	mul.w	r2, r0, r3
 80018d8:	4623      	mov	r3, r4
 80018da:	fb03 f301 	mul.w	r3, r3, r1
 80018de:	4413      	add	r3, r2
 80018e0:	4622      	mov	r2, r4
 80018e2:	fba2 1200 	umull	r1, r2, r2, r0
 80018e6:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 80018ea:	460a      	mov	r2, r1
 80018ec:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 80018f0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80018f4:	4413      	add	r3, r2
 80018f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80018fa:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 80018fe:	f04f 0000 	mov.w	r0, #0
 8001902:	f04f 0100 	mov.w	r1, #0
 8001906:	0b50      	lsrs	r0, r2, #13
 8001908:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800190c:	1359      	asrs	r1, r3, #13
 800190e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001912:	462b      	mov	r3, r5
 8001914:	fb00 f203 	mul.w	r2, r0, r3
 8001918:	4623      	mov	r3, r4
 800191a:	fb03 f301 	mul.w	r3, r3, r1
 800191e:	4413      	add	r3, r2
 8001920:	4622      	mov	r2, r4
 8001922:	fba2 1200 	umull	r1, r2, r2, r0
 8001926:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800192a:	460a      	mov	r2, r1
 800192c:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001930:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001934:	4413      	add	r3, r2
 8001936:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800193a:	f04f 0200 	mov.w	r2, #0
 800193e:	f04f 0300 	mov.w	r3, #0
 8001942:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001946:	4621      	mov	r1, r4
 8001948:	0e4a      	lsrs	r2, r1, #25
 800194a:	4629      	mov	r1, r5
 800194c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001950:	4629      	mov	r1, r5
 8001952:	164b      	asrs	r3, r1, #25
 8001954:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	  var2 = (((int64_t)p8) * p) >> 19;
 8001958:	4b41      	ldr	r3, [pc, #260]	; (8001a60 <BMP280_ReadTemperatureAndPressure+0x5cc>)
 800195a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800195e:	b21b      	sxth	r3, r3
 8001960:	17da      	asrs	r2, r3, #31
 8001962:	66bb      	str	r3, [r7, #104]	; 0x68
 8001964:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001966:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800196a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 800196e:	462a      	mov	r2, r5
 8001970:	fb02 f203 	mul.w	r2, r2, r3
 8001974:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001978:	4621      	mov	r1, r4
 800197a:	fb01 f303 	mul.w	r3, r1, r3
 800197e:	4413      	add	r3, r2
 8001980:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001984:	4621      	mov	r1, r4
 8001986:	fba2 1201 	umull	r1, r2, r2, r1
 800198a:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800198e:	460a      	mov	r2, r1
 8001990:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8001994:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8001998:	4413      	add	r3, r2
 800199a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	f04f 0300 	mov.w	r3, #0
 80019a6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80019aa:	4621      	mov	r1, r4
 80019ac:	0cca      	lsrs	r2, r1, #19
 80019ae:	4629      	mov	r1, r5
 80019b0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80019b4:	4629      	mov	r1, r5
 80019b6:	14cb      	asrs	r3, r1, #19
 80019b8:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118

	  p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 80019bc:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80019c0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80019c4:	1884      	adds	r4, r0, r2
 80019c6:	663c      	str	r4, [r7, #96]	; 0x60
 80019c8:	eb41 0303 	adc.w	r3, r1, r3
 80019cc:	667b      	str	r3, [r7, #100]	; 0x64
 80019ce:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 80019d2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80019d6:	4621      	mov	r1, r4
 80019d8:	1889      	adds	r1, r1, r2
 80019da:	65b9      	str	r1, [r7, #88]	; 0x58
 80019dc:	4629      	mov	r1, r5
 80019de:	eb43 0101 	adc.w	r1, r3, r1
 80019e2:	65f9      	str	r1, [r7, #92]	; 0x5c
 80019e4:	f04f 0000 	mov.w	r0, #0
 80019e8:	f04f 0100 	mov.w	r1, #0
 80019ec:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 80019f0:	4623      	mov	r3, r4
 80019f2:	0a18      	lsrs	r0, r3, #8
 80019f4:	462b      	mov	r3, r5
 80019f6:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80019fa:	462b      	mov	r3, r5
 80019fc:	1219      	asrs	r1, r3, #8
 80019fe:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <BMP280_ReadTemperatureAndPressure+0x5d0>)
 8001a00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a04:	b21b      	sxth	r3, r3
 8001a06:	17da      	asrs	r2, r3, #31
 8001a08:	653b      	str	r3, [r7, #80]	; 0x50
 8001a0a:	657a      	str	r2, [r7, #84]	; 0x54
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	f04f 0300 	mov.w	r3, #0
 8001a14:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001a18:	464c      	mov	r4, r9
 8001a1a:	0123      	lsls	r3, r4, #4
 8001a1c:	4644      	mov	r4, r8
 8001a1e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001a22:	4644      	mov	r4, r8
 8001a24:	0122      	lsls	r2, r4, #4
 8001a26:	1884      	adds	r4, r0, r2
 8001a28:	603c      	str	r4, [r7, #0]
 8001a2a:	eb41 0303 	adc.w	r3, r1, r3
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001a34:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	  *pressure = (int32_t)p/256;
 8001a38:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	da00      	bge.n	8001a42 <BMP280_ReadTemperatureAndPressure+0x5ae>
 8001a40:	33ff      	adds	r3, #255	; 0xff
 8001a42:	121b      	asrs	r3, r3, #8
 8001a44:	461a      	mov	r2, r3
 8001a46:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001a4a:	601a      	str	r2, [r3, #0]

	  return 0;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8001a54:	46bd      	mov	sp, r7
 8001a56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a5a:	bf00      	nop
 8001a5c:	2000020e 	.word	0x2000020e
 8001a60:	2000020c 	.word	0x2000020c
 8001a64:	2000020a 	.word	0x2000020a

08001a68 <lcd_send_cmd>:

//#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup
#define SLAVE_ADDRESS_LCD 0x70 // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001a72:	79fb      	ldrb	r3, [r7, #7]
 8001a74:	f023 030f 	bic.w	r3, r3, #15
 8001a78:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	011b      	lsls	r3, r3, #4
 8001a7e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
 8001a82:	f043 030c 	orr.w	r3, r3, #12
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	f043 0308 	orr.w	r3, r3, #8
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001a94:	7bbb      	ldrb	r3, [r7, #14]
 8001a96:	f043 030c 	orr.w	r3, r3, #12
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001a9e:	7bbb      	ldrb	r3, [r7, #14]
 8001aa0:	f043 0308 	orr.w	r3, r3, #8
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001aa8:	f107 0208 	add.w	r2, r7, #8
 8001aac:	2364      	movs	r3, #100	; 0x64
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	2170      	movs	r1, #112	; 0x70
 8001ab4:	4803      	ldr	r0, [pc, #12]	; (8001ac4 <lcd_send_cmd+0x5c>)
 8001ab6:	f001 fcbd 	bl	8003434 <HAL_I2C_Master_Transmit>
}
 8001aba:	bf00      	nop
 8001abc:	3710      	adds	r7, #16
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	2000026c 	.word	0x2000026c

08001ac8 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af02      	add	r7, sp, #8
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	f023 030f 	bic.w	r3, r3, #15
 8001ad8:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	011b      	lsls	r3, r3, #4
 8001ade:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001ae0:	7bfb      	ldrb	r3, [r7, #15]
 8001ae2:	f043 030d 	orr.w	r3, r3, #13
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	f043 0309 	orr.w	r3, r3, #9
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001af4:	7bbb      	ldrb	r3, [r7, #14]
 8001af6:	f043 030d 	orr.w	r3, r3, #13
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001afe:	7bbb      	ldrb	r3, [r7, #14]
 8001b00:	f043 0309 	orr.w	r3, r3, #9
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001b08:	f107 0208 	add.w	r2, r7, #8
 8001b0c:	2364      	movs	r3, #100	; 0x64
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	2304      	movs	r3, #4
 8001b12:	2170      	movs	r1, #112	; 0x70
 8001b14:	4803      	ldr	r0, [pc, #12]	; (8001b24 <lcd_send_data+0x5c>)
 8001b16:	f001 fc8d 	bl	8003434 <HAL_I2C_Master_Transmit>
}
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000026c 	.word	0x2000026c

08001b28 <lcd_clear>:

void lcd_clear (void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001b2e:	2080      	movs	r0, #128	; 0x80
 8001b30:	f7ff ff9a 	bl	8001a68 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001b34:	2300      	movs	r3, #0
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	e005      	b.n	8001b46 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001b3a:	2020      	movs	r0, #32
 8001b3c:	f7ff ffc4 	bl	8001ac8 <lcd_send_data>
	for (int i=0; i<70; i++)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	3301      	adds	r3, #1
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b45      	cmp	r3, #69	; 0x45
 8001b4a:	ddf6      	ble.n	8001b3a <lcd_clear+0x12>
	}
	lcd_put_cur(0, 0); //Dopisane ustawienie kursora na 0,0
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f000 f804 	bl	8001b5c <lcd_put_cur>
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
    switch (row)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d003      	beq.n	8001b74 <lcd_put_cur+0x18>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d005      	beq.n	8001b7e <lcd_put_cur+0x22>
 8001b72:	e009      	b.n	8001b88 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b7a:	603b      	str	r3, [r7, #0]
            break;
 8001b7c:	e004      	b.n	8001b88 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001b84:	603b      	str	r3, [r7, #0]
            break;
 8001b86:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff6b 	bl	8001a68 <lcd_send_cmd>
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <lcd_init>:


void lcd_init (void)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001b9e:	2032      	movs	r0, #50	; 0x32
 8001ba0:	f001 f8b6 	bl	8002d10 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001ba4:	2030      	movs	r0, #48	; 0x30
 8001ba6:	f7ff ff5f 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001baa:	2005      	movs	r0, #5
 8001bac:	f001 f8b0 	bl	8002d10 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001bb0:	2030      	movs	r0, #48	; 0x30
 8001bb2:	f7ff ff59 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001bb6:	2001      	movs	r0, #1
 8001bb8:	f001 f8aa 	bl	8002d10 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001bbc:	2030      	movs	r0, #48	; 0x30
 8001bbe:	f7ff ff53 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(10);
 8001bc2:	200a      	movs	r0, #10
 8001bc4:	f001 f8a4 	bl	8002d10 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001bc8:	2020      	movs	r0, #32
 8001bca:	f7ff ff4d 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(10);
 8001bce:	200a      	movs	r0, #10
 8001bd0:	f001 f89e 	bl	8002d10 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001bd4:	2028      	movs	r0, #40	; 0x28
 8001bd6:	f7ff ff47 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f001 f898 	bl	8002d10 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001be0:	2008      	movs	r0, #8
 8001be2:	f7ff ff41 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);
 8001be6:	2001      	movs	r0, #1
 8001be8:	f001 f892 	bl	8002d10 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001bec:	2001      	movs	r0, #1
 8001bee:	f7ff ff3b 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);
 8001bf2:	2001      	movs	r0, #1
 8001bf4:	f001 f88c 	bl	8002d10 <HAL_Delay>
	HAL_Delay(1);
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	f001 f889 	bl	8002d10 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001bfe:	2006      	movs	r0, #6
 8001c00:	f7ff ff32 	bl	8001a68 <lcd_send_cmd>
	HAL_Delay(1);
 8001c04:	2001      	movs	r0, #1
 8001c06:	f001 f883 	bl	8002d10 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001c0a:	200c      	movs	r0, #12
 8001c0c:	f7ff ff2c 	bl	8001a68 <lcd_send_cmd>
}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
	while (*str)
 8001c1c:	e006      	b.n	8001c2c <lcd_send_string+0x18>
	{
		lcd_send_data (*str++);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	1c5a      	adds	r2, r3, #1
 8001c22:	607a      	str	r2, [r7, #4]
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff ff4e 	bl	8001ac8 <lcd_send_data>
	while (*str)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1f4      	bne.n	8001c1e <lcd_send_string+0xa>
	}
}
 8001c34:	bf00      	nop
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c40:	b5b0      	push	{r4, r5, r7, lr}
 8001c42:	b08c      	sub	sp, #48	; 0x30
 8001c44:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c46:	f001 f806 	bl	8002c56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c4a:	f000 f987 	bl	8001f5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c4e:	f000 fb9d 	bl	800238c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001c52:	f000 fb3d 	bl	80022d0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001c56:	f000 fb6b 	bl	8002330 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8001c5a:	f000 f9e7 	bl	800202c <MX_I2C1_Init>
  MX_TIM1_Init();
 8001c5e:	f000 fa65 	bl	800212c <MX_TIM1_Init>
  MX_TIM3_Init();
 8001c62:	f000 fabd 	bl	80021e0 <MX_TIM3_Init>
  MX_I2C4_Init();
 8001c66:	f000 fa21 	bl	80020ac <MX_I2C4_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	48a5      	ldr	r0, [pc, #660]	; (8001f04 <main+0x2c4>)
 8001c6e:	f001 fb36 	bl	80032de <HAL_GPIO_TogglePin>
  uint32_t wait=HAL_GetTick();
 8001c72:	f001 f841 	bl	8002cf8 <HAL_GetTick>
 8001c76:	6278      	str	r0, [r7, #36]	; 0x24
  while(HAL_GetTick()-wait<5000){
 8001c78:	e00e      	b.n	8001c98 <main+0x58>
	  if (HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin) == 1){
 8001c7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c7e:	48a2      	ldr	r0, [pc, #648]	; (8001f08 <main+0x2c8>)
 8001c80:	f001 fafc 	bl	800327c <HAL_GPIO_ReadPin>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d106      	bne.n	8001c98 <main+0x58>
  		  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8001c8a:	2180      	movs	r1, #128	; 0x80
 8001c8c:	489d      	ldr	r0, [pc, #628]	; (8001f04 <main+0x2c4>)
 8001c8e:	f001 fb26 	bl	80032de <HAL_GPIO_TogglePin>
  		  lcd_init ();
 8001c92:	f7ff ff82 	bl	8001b9a <lcd_init>
  		  break;
 8001c96:	e008      	b.n	8001caa <main+0x6a>
  while(HAL_GetTick()-wait<5000){
 8001c98:	f001 f82e 	bl	8002cf8 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	f241 3287 	movw	r2, #4999	; 0x1387
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d9e7      	bls.n	8001c7a <main+0x3a>
  	  }
  }
  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8001caa:	2101      	movs	r1, #1
 8001cac:	4895      	ldr	r0, [pc, #596]	; (8001f04 <main+0x2c4>)
 8001cae:	f001 fb16 	bl	80032de <HAL_GPIO_TogglePin>
  BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	4894      	ldr	r0, [pc, #592]	; (8001f0c <main+0x2cc>)
 8001cba:	f7ff faa1 	bl	8001200 <BMP280_Init>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001cbe:	213c      	movs	r1, #60	; 0x3c
 8001cc0:	4893      	ldr	r0, [pc, #588]	; (8001f10 <main+0x2d0>)
 8001cc2:	f003 fe75 	bl	80059b0 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	4892      	ldr	r0, [pc, #584]	; (8001f14 <main+0x2d4>)
 8001cca:	f003 fcd1 	bl	8005670 <HAL_TIM_PWM_Start>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GPIO_ReadPin(GPIOB, LD3_Pin) == 0){
 8001cce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cd2:	488c      	ldr	r0, [pc, #560]	; (8001f04 <main+0x2c4>)
 8001cd4:	f001 fad2 	bl	800327c <HAL_GPIO_ReadPin>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10a      	bne.n	8001cf4 <main+0xb4>
	  zadana=__HAL_TIM_GET_COUNTER(&htim1)/8;
 8001cde:	4b8c      	ldr	r3, [pc, #560]	; (8001f10 <main+0x2d0>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce4:	08db      	lsrs	r3, r3, #3
 8001ce6:	ee07 3a90 	vmov	s15, r3
 8001cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001cee:	4b8a      	ldr	r3, [pc, #552]	; (8001f18 <main+0x2d8>)
 8001cf0:	edc3 7a00 	vstr	s15, [r3]
	  }
	  //temperature=BMP280_ReadTemperature();
	  BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8001cf4:	4989      	ldr	r1, [pc, #548]	; (8001f1c <main+0x2dc>)
 8001cf6:	488a      	ldr	r0, [pc, #552]	; (8001f20 <main+0x2e0>)
 8001cf8:	f7ff fbcc 	bl	8001494 <BMP280_ReadTemperatureAndPressure>
	  poprzedniuchyb=uchyb;
 8001cfc:	4b89      	ldr	r3, [pc, #548]	; (8001f24 <main+0x2e4>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a89      	ldr	r2, [pc, #548]	; (8001f28 <main+0x2e8>)
 8001d02:	6013      	str	r3, [r2, #0]
	  uchyb=zadana-temperature;
 8001d04:	4b84      	ldr	r3, [pc, #528]	; (8001f18 <main+0x2d8>)
 8001d06:	ed93 7a00 	vldr	s14, [r3]
 8001d0a:	4b85      	ldr	r3, [pc, #532]	; (8001f20 <main+0x2e0>)
 8001d0c:	edd3 7a00 	vldr	s15, [r3]
 8001d10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d14:	4b83      	ldr	r3, [pc, #524]	; (8001f24 <main+0x2e4>)
 8001d16:	edc3 7a00 	vstr	s15, [r3]
	  calkowanyuchyb=calkowanyuchyb+uchyb;
 8001d1a:	4b84      	ldr	r3, [pc, #528]	; (8001f2c <main+0x2ec>)
 8001d1c:	ed93 7a00 	vldr	s14, [r3]
 8001d20:	4b80      	ldr	r3, [pc, #512]	; (8001f24 <main+0x2e4>)
 8001d22:	edd3 7a00 	vldr	s15, [r3]
 8001d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2a:	4b80      	ldr	r3, [pc, #512]	; (8001f2c <main+0x2ec>)
 8001d2c:	edc3 7a00 	vstr	s15, [r3]
	  pTp=Tp;
 8001d30:	4b7f      	ldr	r3, [pc, #508]	; (8001f30 <main+0x2f0>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a7f      	ldr	r2, [pc, #508]	; (8001f34 <main+0x2f4>)
 8001d36:	6013      	str	r3, [r2, #0]
	  Tp=HAL_GetTick();
 8001d38:	f000 ffde 	bl	8002cf8 <HAL_GetTick>
 8001d3c:	ee07 0a90 	vmov	s15, r0
 8001d40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d44:	4b7a      	ldr	r3, [pc, #488]	; (8001f30 <main+0x2f0>)
 8001d46:	edc3 7a00 	vstr	s15, [r3]
	  sterowanie=round(kp*uchyb+kd/(Tp-pTp)*(uchyb-poprzedniuchyb)+ki*calkowanyuchyb);
 8001d4a:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8001f38 <main+0x2f8>
 8001d4e:	4b75      	ldr	r3, [pc, #468]	; (8001f24 <main+0x2e4>)
 8001d50:	edd3 7a00 	vldr	s15, [r3]
 8001d54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d58:	ed9f 6a77 	vldr	s12, [pc, #476]	; 8001f38 <main+0x2f8>
 8001d5c:	4b74      	ldr	r3, [pc, #464]	; (8001f30 <main+0x2f0>)
 8001d5e:	edd3 6a00 	vldr	s13, [r3]
 8001d62:	4b74      	ldr	r3, [pc, #464]	; (8001f34 <main+0x2f4>)
 8001d64:	edd3 7a00 	vldr	s15, [r3]
 8001d68:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001d6c:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001d70:	4b6c      	ldr	r3, [pc, #432]	; (8001f24 <main+0x2e4>)
 8001d72:	ed93 6a00 	vldr	s12, [r3]
 8001d76:	4b6c      	ldr	r3, [pc, #432]	; (8001f28 <main+0x2e8>)
 8001d78:	edd3 7a00 	vldr	s15, [r3]
 8001d7c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001d80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d88:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8001f38 <main+0x2f8>
 8001d8c:	4b67      	ldr	r3, [pc, #412]	; (8001f2c <main+0x2ec>)
 8001d8e:	edd3 7a00 	vldr	s15, [r3]
 8001d92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d9a:	ee17 0a90 	vmov	r0, s15
 8001d9e:	f7fe fbf3 	bl	8000588 <__aeabi_f2d>
 8001da2:	4602      	mov	r2, r0
 8001da4:	460b      	mov	r3, r1
 8001da6:	ec43 2b10 	vmov	d0, r2, r3
 8001daa:	f009 fe8d 	bl	800bac8 <round>
 8001dae:	ec53 2b10 	vmov	r2, r3, d0
 8001db2:	4610      	mov	r0, r2
 8001db4:	4619      	mov	r1, r3
 8001db6:	f7fe ff37 	bl	8000c28 <__aeabi_d2f>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4a5f      	ldr	r2, [pc, #380]	; (8001f3c <main+0x2fc>)
 8001dbe:	6013      	str	r3, [r2, #0]
	  if(sterowanie<0){
 8001dc0:	4b5e      	ldr	r3, [pc, #376]	; (8001f3c <main+0x2fc>)
 8001dc2:	edd3 7a00 	vldr	s15, [r3]
 8001dc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dce:	d503      	bpl.n	8001dd8 <main+0x198>
		  sterowanie=0;
 8001dd0:	4b5a      	ldr	r3, [pc, #360]	; (8001f3c <main+0x2fc>)
 8001dd2:	f04f 0200 	mov.w	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
	  }
	  if(sterowanie>65536){
 8001dd8:	4b58      	ldr	r3, [pc, #352]	; (8001f3c <main+0x2fc>)
 8001dda:	edd3 7a00 	vldr	s15, [r3]
 8001dde:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8001f40 <main+0x300>
 8001de2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dea:	dd03      	ble.n	8001df4 <main+0x1b4>
		  sterowanie=65536;
 8001dec:	4b53      	ldr	r3, [pc, #332]	; (8001f3c <main+0x2fc>)
 8001dee:	f04f 428f 	mov.w	r2, #1199570944	; 0x47800000
 8001df2:	601a      	str	r2, [r3, #0]
//	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, sterowanie);
//	  sprintf((char*)msg, "Temperatura aktualna= %3i\n\r C", temperature);
//	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 1000);
//	  sprintf((char*)msg, "Temperatura zadana= %3i\n\r C", temperature);
//	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 1000);
	  sprintf((char*)msg, "%f\n\r,%f\n\r", temperature, zadana);
 8001df4:	4b4a      	ldr	r3, [pc, #296]	; (8001f20 <main+0x2e0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7fe fbc5 	bl	8000588 <__aeabi_f2d>
 8001dfe:	4604      	mov	r4, r0
 8001e00:	460d      	mov	r5, r1
 8001e02:	4b45      	ldr	r3, [pc, #276]	; (8001f18 <main+0x2d8>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fbbe 	bl	8000588 <__aeabi_f2d>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	460b      	mov	r3, r1
 8001e10:	e9cd 2300 	strd	r2, r3, [sp]
 8001e14:	4622      	mov	r2, r4
 8001e16:	462b      	mov	r3, r5
 8001e18:	494a      	ldr	r1, [pc, #296]	; (8001f44 <main+0x304>)
 8001e1a:	484b      	ldr	r0, [pc, #300]	; (8001f48 <main+0x308>)
 8001e1c:	f007 f854 	bl	8008ec8 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 1000);
 8001e20:	4849      	ldr	r0, [pc, #292]	; (8001f48 <main+0x308>)
 8001e22:	f7fe fa45 	bl	80002b0 <strlen>
 8001e26:	4603      	mov	r3, r0
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2e:	4946      	ldr	r1, [pc, #280]	; (8001f48 <main+0x308>)
 8001e30:	4846      	ldr	r0, [pc, #280]	; (8001f4c <main+0x30c>)
 8001e32:	f004 fcc3 	bl	80067bc <HAL_UART_Transmit>
	  if (HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin) == 1){
 8001e36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e3a:	4833      	ldr	r0, [pc, #204]	; (8001f08 <main+0x2c8>)
 8001e3c:	f001 fa1e 	bl	800327c <HAL_GPIO_ReadPin>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d128      	bne.n	8001e98 <main+0x258>
		  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8001e46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e4a:	482e      	ldr	r0, [pc, #184]	; (8001f04 <main+0x2c4>)
 8001e4c:	f001 fa47 	bl	80032de <HAL_GPIO_TogglePin>
		  if (HAL_GPIO_ReadPin(GPIOB, LD3_Pin) == 1){
 8001e50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e54:	482b      	ldr	r0, [pc, #172]	; (8001f04 <main+0x2c4>)
 8001e56:	f001 fa11 	bl	800327c <HAL_GPIO_ReadPin>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d112      	bne.n	8001e86 <main+0x246>
			  HAL_UART_Receive(&huart3,(uint8_t*)otrzymana, 8, 10000);
 8001e60:	f242 7310 	movw	r3, #10000	; 0x2710
 8001e64:	2208      	movs	r2, #8
 8001e66:	493a      	ldr	r1, [pc, #232]	; (8001f50 <main+0x310>)
 8001e68:	4838      	ldr	r0, [pc, #224]	; (8001f4c <main+0x30c>)
 8001e6a:	f004 fd2a 	bl	80068c2 <HAL_UART_Receive>
			  zadana=atof(otrzymana);
 8001e6e:	4838      	ldr	r0, [pc, #224]	; (8001f50 <main+0x310>)
 8001e70:	f005 fce4 	bl	800783c <atof>
 8001e74:	ec53 2b10 	vmov	r2, r3, d0
 8001e78:	4610      	mov	r0, r2
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	f7fe fed4 	bl	8000c28 <__aeabi_d2f>
 8001e80:	4603      	mov	r3, r0
 8001e82:	4a25      	ldr	r2, [pc, #148]	; (8001f18 <main+0x2d8>)
 8001e84:	6013      	str	r3, [r2, #0]
		  }
		  while(HAL_GPIO_ReadPin(GPIOC, USER_Btn_Pin) == 1){}
 8001e86:	bf00      	nop
 8001e88:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e8c:	481e      	ldr	r0, [pc, #120]	; (8001f08 <main+0x2c8>)
 8001e8e:	f001 f9f5 	bl	800327c <HAL_GPIO_ReadPin>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d0f7      	beq.n	8001e88 <main+0x248>
	  }
	  if(HAL_GPIO_ReadPin(GPIOB, LD2_Pin) == 1){
 8001e98:	2180      	movs	r1, #128	; 0x80
 8001e9a:	481a      	ldr	r0, [pc, #104]	; (8001f04 <main+0x2c4>)
 8001e9c:	f001 f9ee 	bl	800327c <HAL_GPIO_ReadPin>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	f47f af13 	bne.w	8001cce <main+0x8e>
		  BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
 8001ea8:	491c      	ldr	r1, [pc, #112]	; (8001f1c <main+0x2dc>)
 8001eaa:	481d      	ldr	r0, [pc, #116]	; (8001f20 <main+0x2e0>)
 8001eac:	f7ff faf2 	bl	8001494 <BMP280_ReadTemperatureAndPressure>
		   lcd_clear ();
 8001eb0:	f7ff fe3a 	bl	8001b28 <lcd_clear>
		   lcd_put_cur(0, 0);
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	f7ff fe50 	bl	8001b5c <lcd_put_cur>
		   sprintf((char*)text, "Temp. %.2f C", temperature);
 8001ebc:	4b18      	ldr	r3, [pc, #96]	; (8001f20 <main+0x2e0>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe fb61 	bl	8000588 <__aeabi_f2d>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	1d38      	adds	r0, r7, #4
 8001ecc:	4921      	ldr	r1, [pc, #132]	; (8001f54 <main+0x314>)
 8001ece:	f006 fffb 	bl	8008ec8 <siprintf>
		   lcd_send_string(text);
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff fe9d 	bl	8001c14 <lcd_send_string>
		   lcd_put_cur(1, 0);
 8001eda:	2100      	movs	r1, #0
 8001edc:	2001      	movs	r0, #1
 8001ede:	f7ff fe3d 	bl	8001b5c <lcd_put_cur>
		   sprintf((char*)text, "Cisn. %ld Pa", pressure);
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <main+0x2dc>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	1d3b      	adds	r3, r7, #4
 8001ee8:	491b      	ldr	r1, [pc, #108]	; (8001f58 <main+0x318>)
 8001eea:	4618      	mov	r0, r3
 8001eec:	f006 ffec 	bl	8008ec8 <siprintf>
		   lcd_send_string(text);
 8001ef0:	1d3b      	adds	r3, r7, #4
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fe8e 	bl	8001c14 <lcd_send_string>
		   HAL_Delay(1000);
 8001ef8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001efc:	f000 ff08 	bl	8002d10 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(GPIOB, LD3_Pin) == 0){
 8001f00:	e6e5      	b.n	8001cce <main+0x8e>
 8001f02:	bf00      	nop
 8001f04:	40020400 	.word	0x40020400
 8001f08:	40020800 	.word	0x40020800
 8001f0c:	20000218 	.word	0x20000218
 8001f10:	200002c0 	.word	0x200002c0
 8001f14:	2000030c 	.word	0x2000030c
 8001f18:	20000000 	.word	0x20000000
 8001f1c:	200008ec 	.word	0x200008ec
 8001f20:	200008e8 	.word	0x200008e8
 8001f24:	200008f0 	.word	0x200008f0
 8001f28:	200008f4 	.word	0x200008f4
 8001f2c:	200008f8 	.word	0x200008f8
 8001f30:	20000900 	.word	0x20000900
 8001f34:	20000904 	.word	0x20000904
 8001f38:	00000000 	.word	0x00000000
 8001f3c:	200008fc 	.word	0x200008fc
 8001f40:	47800000 	.word	0x47800000
 8001f44:	0800bb70 	.word	0x0800bb70
 8001f48:	20000908 	.word	0x20000908
 8001f4c:	20000358 	.word	0x20000358
 8001f50:	2000093c 	.word	0x2000093c
 8001f54:	0800bb7c 	.word	0x0800bb7c
 8001f58:	0800bb8c 	.word	0x0800bb8c

08001f5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b094      	sub	sp, #80	; 0x50
 8001f60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f62:	f107 0320 	add.w	r3, r7, #32
 8001f66:	2230      	movs	r2, #48	; 0x30
 8001f68:	2100      	movs	r1, #0
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f007 f80f 	bl	8008f8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f70:	f107 030c 	add.w	r3, r7, #12
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]
 8001f78:	605a      	str	r2, [r3, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
 8001f7c:	60da      	str	r2, [r3, #12]
 8001f7e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001f80:	f002 f9f4 	bl	800436c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f84:	4b27      	ldr	r3, [pc, #156]	; (8002024 <SystemClock_Config+0xc8>)
 8001f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f88:	4a26      	ldr	r2, [pc, #152]	; (8002024 <SystemClock_Config+0xc8>)
 8001f8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f8e:	6413      	str	r3, [r2, #64]	; 0x40
 8001f90:	4b24      	ldr	r3, [pc, #144]	; (8002024 <SystemClock_Config+0xc8>)
 8001f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f98:	60bb      	str	r3, [r7, #8]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001f9c:	4b22      	ldr	r3, [pc, #136]	; (8002028 <SystemClock_Config+0xcc>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001fa4:	4a20      	ldr	r2, [pc, #128]	; (8002028 <SystemClock_Config+0xcc>)
 8001fa6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001faa:	6013      	str	r3, [r2, #0]
 8001fac:	4b1e      	ldr	r3, [pc, #120]	; (8002028 <SystemClock_Config+0xcc>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001fbc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fc6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001fcc:	2304      	movs	r3, #4
 8001fce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001fd0:	2348      	movs	r3, #72	; 0x48
 8001fd2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fdc:	f107 0320 	add.w	r3, r7, #32
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f002 f9d3 	bl	800438c <HAL_RCC_OscConfig>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fec:	f000 fac0 	bl	8002570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ff0:	230f      	movs	r3, #15
 8001ff2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ffc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002000:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002002:	2300      	movs	r3, #0
 8002004:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002006:	f107 030c 	add.w	r3, r7, #12
 800200a:	2102      	movs	r1, #2
 800200c:	4618      	mov	r0, r3
 800200e:	f002 fc61 	bl	80048d4 <HAL_RCC_ClockConfig>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002018:	f000 faaa 	bl	8002570 <Error_Handler>
  }
}
 800201c:	bf00      	nop
 800201e:	3750      	adds	r7, #80	; 0x50
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40023800 	.word	0x40023800
 8002028:	40007000 	.word	0x40007000

0800202c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002030:	4b1b      	ldr	r3, [pc, #108]	; (80020a0 <MX_I2C1_Init+0x74>)
 8002032:	4a1c      	ldr	r2, [pc, #112]	; (80020a4 <MX_I2C1_Init+0x78>)
 8002034:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8002036:	4b1a      	ldr	r3, [pc, #104]	; (80020a0 <MX_I2C1_Init+0x74>)
 8002038:	4a1b      	ldr	r2, [pc, #108]	; (80020a8 <MX_I2C1_Init+0x7c>)
 800203a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800203c:	4b18      	ldr	r3, [pc, #96]	; (80020a0 <MX_I2C1_Init+0x74>)
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002042:	4b17      	ldr	r3, [pc, #92]	; (80020a0 <MX_I2C1_Init+0x74>)
 8002044:	2201      	movs	r2, #1
 8002046:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002048:	4b15      	ldr	r3, [pc, #84]	; (80020a0 <MX_I2C1_Init+0x74>)
 800204a:	2200      	movs	r2, #0
 800204c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800204e:	4b14      	ldr	r3, [pc, #80]	; (80020a0 <MX_I2C1_Init+0x74>)
 8002050:	2200      	movs	r2, #0
 8002052:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <MX_I2C1_Init+0x74>)
 8002056:	2200      	movs	r2, #0
 8002058:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800205a:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <MX_I2C1_Init+0x74>)
 800205c:	2200      	movs	r2, #0
 800205e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002060:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <MX_I2C1_Init+0x74>)
 8002062:	2200      	movs	r2, #0
 8002064:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002066:	480e      	ldr	r0, [pc, #56]	; (80020a0 <MX_I2C1_Init+0x74>)
 8002068:	f001 f954 	bl	8003314 <HAL_I2C_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002072:	f000 fa7d 	bl	8002570 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002076:	2100      	movs	r1, #0
 8002078:	4809      	ldr	r0, [pc, #36]	; (80020a0 <MX_I2C1_Init+0x74>)
 800207a:	f001 ff97 	bl	8003fac <HAL_I2CEx_ConfigAnalogFilter>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002084:	f000 fa74 	bl	8002570 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002088:	2100      	movs	r1, #0
 800208a:	4805      	ldr	r0, [pc, #20]	; (80020a0 <MX_I2C1_Init+0x74>)
 800208c:	f001 ffd9 	bl	8004042 <HAL_I2CEx_ConfigDigitalFilter>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d001      	beq.n	800209a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002096:	f000 fa6b 	bl	8002570 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20000218 	.word	0x20000218
 80020a4:	40005400 	.word	0x40005400
 80020a8:	00808cd2 	.word	0x00808cd2

080020ac <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80020b0:	4b1b      	ldr	r3, [pc, #108]	; (8002120 <MX_I2C4_Init+0x74>)
 80020b2:	4a1c      	ldr	r2, [pc, #112]	; (8002124 <MX_I2C4_Init+0x78>)
 80020b4:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <MX_I2C4_Init+0x74>)
 80020b8:	4a1b      	ldr	r2, [pc, #108]	; (8002128 <MX_I2C4_Init+0x7c>)
 80020ba:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80020bc:	4b18      	ldr	r3, [pc, #96]	; (8002120 <MX_I2C4_Init+0x74>)
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <MX_I2C4_Init+0x74>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020c8:	4b15      	ldr	r3, [pc, #84]	; (8002120 <MX_I2C4_Init+0x74>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80020ce:	4b14      	ldr	r3, [pc, #80]	; (8002120 <MX_I2C4_Init+0x74>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80020d4:	4b12      	ldr	r3, [pc, #72]	; (8002120 <MX_I2C4_Init+0x74>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020da:	4b11      	ldr	r3, [pc, #68]	; (8002120 <MX_I2C4_Init+0x74>)
 80020dc:	2200      	movs	r2, #0
 80020de:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <MX_I2C4_Init+0x74>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80020e6:	480e      	ldr	r0, [pc, #56]	; (8002120 <MX_I2C4_Init+0x74>)
 80020e8:	f001 f914 	bl	8003314 <HAL_I2C_Init>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80020f2:	f000 fa3d 	bl	8002570 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020f6:	2100      	movs	r1, #0
 80020f8:	4809      	ldr	r0, [pc, #36]	; (8002120 <MX_I2C4_Init+0x74>)
 80020fa:	f001 ff57 	bl	8003fac <HAL_I2CEx_ConfigAnalogFilter>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8002104:	f000 fa34 	bl	8002570 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8002108:	2100      	movs	r1, #0
 800210a:	4805      	ldr	r0, [pc, #20]	; (8002120 <MX_I2C4_Init+0x74>)
 800210c:	f001 ff99 	bl	8004042 <HAL_I2CEx_ConfigDigitalFilter>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8002116:	f000 fa2b 	bl	8002570 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	2000026c 	.word	0x2000026c
 8002124:	40006000 	.word	0x40006000
 8002128:	00808cd2 	.word	0x00808cd2

0800212c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08c      	sub	sp, #48	; 0x30
 8002130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002132:	f107 030c 	add.w	r3, r7, #12
 8002136:	2224      	movs	r2, #36	; 0x24
 8002138:	2100      	movs	r1, #0
 800213a:	4618      	mov	r0, r3
 800213c:	f006 ff27 	bl	8008f8e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002140:	463b      	mov	r3, r7
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800214a:	4b23      	ldr	r3, [pc, #140]	; (80021d8 <MX_TIM1_Init+0xac>)
 800214c:	4a23      	ldr	r2, [pc, #140]	; (80021dc <MX_TIM1_Init+0xb0>)
 800214e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002150:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <MX_TIM1_Init+0xac>)
 8002152:	2200      	movs	r2, #0
 8002154:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002156:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <MX_TIM1_Init+0xac>)
 8002158:	2200      	movs	r2, #0
 800215a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 163;
 800215c:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <MX_TIM1_Init+0xac>)
 800215e:	22a3      	movs	r2, #163	; 0xa3
 8002160:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002162:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <MX_TIM1_Init+0xac>)
 8002164:	2200      	movs	r2, #0
 8002166:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002168:	4b1b      	ldr	r3, [pc, #108]	; (80021d8 <MX_TIM1_Init+0xac>)
 800216a:	2200      	movs	r2, #0
 800216c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216e:	4b1a      	ldr	r3, [pc, #104]	; (80021d8 <MX_TIM1_Init+0xac>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002174:	2303      	movs	r3, #3
 8002176:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002178:	2300      	movs	r3, #0
 800217a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800217c:	2301      	movs	r3, #1
 800217e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002180:	2300      	movs	r3, #0
 8002182:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800218c:	2301      	movs	r3, #1
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002190:	2300      	movs	r3, #0
 8002192:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002194:	2300      	movs	r3, #0
 8002196:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002198:	f107 030c 	add.w	r3, r7, #12
 800219c:	4619      	mov	r1, r3
 800219e:	480e      	ldr	r0, [pc, #56]	; (80021d8 <MX_TIM1_Init+0xac>)
 80021a0:	f003 fb60 	bl	8005864 <HAL_TIM_Encoder_Init>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80021aa:	f000 f9e1 	bl	8002570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ae:	2300      	movs	r3, #0
 80021b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80021b2:	2300      	movs	r3, #0
 80021b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80021ba:	463b      	mov	r3, r7
 80021bc:	4619      	mov	r1, r3
 80021be:	4806      	ldr	r0, [pc, #24]	; (80021d8 <MX_TIM1_Init+0xac>)
 80021c0:	f004 fa20 	bl	8006604 <HAL_TIMEx_MasterConfigSynchronization>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 80021ca:	f000 f9d1 	bl	8002570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80021ce:	bf00      	nop
 80021d0:	3730      	adds	r7, #48	; 0x30
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200002c0 	.word	0x200002c0
 80021dc:	40010000 	.word	0x40010000

080021e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08e      	sub	sp, #56	; 0x38
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]
 80021f0:	609a      	str	r2, [r3, #8]
 80021f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f4:	f107 031c 	add.w	r3, r7, #28
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	605a      	str	r2, [r3, #4]
 80021fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002200:	463b      	mov	r3, r7
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	609a      	str	r2, [r3, #8]
 800220a:	60da      	str	r2, [r3, #12]
 800220c:	611a      	str	r2, [r3, #16]
 800220e:	615a      	str	r2, [r3, #20]
 8002210:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002212:	4b2d      	ldr	r3, [pc, #180]	; (80022c8 <MX_TIM3_Init+0xe8>)
 8002214:	4a2d      	ldr	r2, [pc, #180]	; (80022cc <MX_TIM3_Init+0xec>)
 8002216:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002218:	4b2b      	ldr	r3, [pc, #172]	; (80022c8 <MX_TIM3_Init+0xe8>)
 800221a:	2200      	movs	r2, #0
 800221c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800221e:	4b2a      	ldr	r3, [pc, #168]	; (80022c8 <MX_TIM3_Init+0xe8>)
 8002220:	2200      	movs	r2, #0
 8002222:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002224:	4b28      	ldr	r3, [pc, #160]	; (80022c8 <MX_TIM3_Init+0xe8>)
 8002226:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800222a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800222c:	4b26      	ldr	r3, [pc, #152]	; (80022c8 <MX_TIM3_Init+0xe8>)
 800222e:	2200      	movs	r2, #0
 8002230:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002232:	4b25      	ldr	r3, [pc, #148]	; (80022c8 <MX_TIM3_Init+0xe8>)
 8002234:	2200      	movs	r2, #0
 8002236:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002238:	4823      	ldr	r0, [pc, #140]	; (80022c8 <MX_TIM3_Init+0xe8>)
 800223a:	f003 f961 	bl	8005500 <HAL_TIM_Base_Init>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002244:	f000 f994 	bl	8002570 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002248:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800224c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800224e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002252:	4619      	mov	r1, r3
 8002254:	481c      	ldr	r0, [pc, #112]	; (80022c8 <MX_TIM3_Init+0xe8>)
 8002256:	f003 fd4d 	bl	8005cf4 <HAL_TIM_ConfigClockSource>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002260:	f000 f986 	bl	8002570 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002264:	4818      	ldr	r0, [pc, #96]	; (80022c8 <MX_TIM3_Init+0xe8>)
 8002266:	f003 f9a2 	bl	80055ae <HAL_TIM_PWM_Init>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002270:	f000 f97e 	bl	8002570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002274:	2300      	movs	r3, #0
 8002276:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002278:	2300      	movs	r3, #0
 800227a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800227c:	f107 031c 	add.w	r3, r7, #28
 8002280:	4619      	mov	r1, r3
 8002282:	4811      	ldr	r0, [pc, #68]	; (80022c8 <MX_TIM3_Init+0xe8>)
 8002284:	f004 f9be 	bl	8006604 <HAL_TIMEx_MasterConfigSynchronization>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800228e:	f000 f96f 	bl	8002570 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002292:	2360      	movs	r3, #96	; 0x60
 8002294:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002296:	2300      	movs	r3, #0
 8002298:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800229a:	2300      	movs	r3, #0
 800229c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800229e:	2300      	movs	r3, #0
 80022a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022a2:	463b      	mov	r3, r7
 80022a4:	2200      	movs	r2, #0
 80022a6:	4619      	mov	r1, r3
 80022a8:	4807      	ldr	r0, [pc, #28]	; (80022c8 <MX_TIM3_Init+0xe8>)
 80022aa:	f003 fc0f 	bl	8005acc <HAL_TIM_PWM_ConfigChannel>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80022b4:	f000 f95c 	bl	8002570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80022b8:	4803      	ldr	r0, [pc, #12]	; (80022c8 <MX_TIM3_Init+0xe8>)
 80022ba:	f000 fa8f 	bl	80027dc <HAL_TIM_MspPostInit>

}
 80022be:	bf00      	nop
 80022c0:	3738      	adds	r7, #56	; 0x38
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	2000030c 	.word	0x2000030c
 80022cc:	40000400 	.word	0x40000400

080022d0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022d4:	4b14      	ldr	r3, [pc, #80]	; (8002328 <MX_USART3_UART_Init+0x58>)
 80022d6:	4a15      	ldr	r2, [pc, #84]	; (800232c <MX_USART3_UART_Init+0x5c>)
 80022d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80022da:	4b13      	ldr	r3, [pc, #76]	; (8002328 <MX_USART3_UART_Init+0x58>)
 80022dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022e2:	4b11      	ldr	r3, [pc, #68]	; (8002328 <MX_USART3_UART_Init+0x58>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022e8:	4b0f      	ldr	r3, [pc, #60]	; (8002328 <MX_USART3_UART_Init+0x58>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022ee:	4b0e      	ldr	r3, [pc, #56]	; (8002328 <MX_USART3_UART_Init+0x58>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022f4:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <MX_USART3_UART_Init+0x58>)
 80022f6:	220c      	movs	r2, #12
 80022f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022fa:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <MX_USART3_UART_Init+0x58>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002300:	4b09      	ldr	r3, [pc, #36]	; (8002328 <MX_USART3_UART_Init+0x58>)
 8002302:	2200      	movs	r2, #0
 8002304:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002306:	4b08      	ldr	r3, [pc, #32]	; (8002328 <MX_USART3_UART_Init+0x58>)
 8002308:	2200      	movs	r2, #0
 800230a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800230c:	4b06      	ldr	r3, [pc, #24]	; (8002328 <MX_USART3_UART_Init+0x58>)
 800230e:	2200      	movs	r2, #0
 8002310:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002312:	4805      	ldr	r0, [pc, #20]	; (8002328 <MX_USART3_UART_Init+0x58>)
 8002314:	f004 fa04 	bl	8006720 <HAL_UART_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800231e:	f000 f927 	bl	8002570 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20000358 	.word	0x20000358
 800232c:	40004800 	.word	0x40004800

08002330 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002334:	4b14      	ldr	r3, [pc, #80]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002336:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800233a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800233c:	4b12      	ldr	r3, [pc, #72]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800233e:	2206      	movs	r2, #6
 8002340:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002342:	4b11      	ldr	r3, [pc, #68]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002344:	2202      	movs	r2, #2
 8002346:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002348:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800234a:	2200      	movs	r2, #0
 800234c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800234e:	4b0e      	ldr	r3, [pc, #56]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002350:	2202      	movs	r2, #2
 8002352:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002354:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002356:	2201      	movs	r2, #1
 8002358:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800235a:	4b0b      	ldr	r3, [pc, #44]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800235c:	2200      	movs	r2, #0
 800235e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002360:	4b09      	ldr	r3, [pc, #36]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002362:	2200      	movs	r2, #0
 8002364:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002366:	4b08      	ldr	r3, [pc, #32]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002368:	2201      	movs	r2, #1
 800236a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800236c:	4b06      	ldr	r3, [pc, #24]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800236e:	2200      	movs	r2, #0
 8002370:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002372:	4805      	ldr	r0, [pc, #20]	; (8002388 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002374:	f001 feb1 	bl	80040da <HAL_PCD_Init>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800237e:	f000 f8f7 	bl	8002570 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	200003e0 	.word	0x200003e0

0800238c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08c      	sub	sp, #48	; 0x30
 8002390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002392:	f107 031c 	add.w	r3, r7, #28
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]
 80023a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a2:	4b6e      	ldr	r3, [pc, #440]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	4a6d      	ldr	r2, [pc, #436]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023a8:	f043 0304 	orr.w	r3, r3, #4
 80023ac:	6313      	str	r3, [r2, #48]	; 0x30
 80023ae:	4b6b      	ldr	r3, [pc, #428]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	f003 0304 	and.w	r3, r3, #4
 80023b6:	61bb      	str	r3, [r7, #24]
 80023b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023ba:	4b68      	ldr	r3, [pc, #416]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	4a67      	ldr	r2, [pc, #412]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023c4:	6313      	str	r3, [r2, #48]	; 0x30
 80023c6:	4b65      	ldr	r3, [pc, #404]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d2:	4b62      	ldr	r3, [pc, #392]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	4a61      	ldr	r2, [pc, #388]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6313      	str	r3, [r2, #48]	; 0x30
 80023de:	4b5f      	ldr	r3, [pc, #380]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	613b      	str	r3, [r7, #16]
 80023e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ea:	4b5c      	ldr	r3, [pc, #368]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	4a5b      	ldr	r2, [pc, #364]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023f0:	f043 0302 	orr.w	r3, r3, #2
 80023f4:	6313      	str	r3, [r2, #48]	; 0x30
 80023f6:	4b59      	ldr	r3, [pc, #356]	; (800255c <MX_GPIO_Init+0x1d0>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002402:	4b56      	ldr	r3, [pc, #344]	; (800255c <MX_GPIO_Init+0x1d0>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a55      	ldr	r2, [pc, #340]	; (800255c <MX_GPIO_Init+0x1d0>)
 8002408:	f043 0310 	orr.w	r3, r3, #16
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b53      	ldr	r3, [pc, #332]	; (800255c <MX_GPIO_Init+0x1d0>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0310 	and.w	r3, r3, #16
 8002416:	60bb      	str	r3, [r7, #8]
 8002418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800241a:	4b50      	ldr	r3, [pc, #320]	; (800255c <MX_GPIO_Init+0x1d0>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	4a4f      	ldr	r2, [pc, #316]	; (800255c <MX_GPIO_Init+0x1d0>)
 8002420:	f043 0308 	orr.w	r3, r3, #8
 8002424:	6313      	str	r3, [r2, #48]	; 0x30
 8002426:	4b4d      	ldr	r3, [pc, #308]	; (800255c <MX_GPIO_Init+0x1d0>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	f003 0308 	and.w	r3, r3, #8
 800242e:	607b      	str	r3, [r7, #4]
 8002430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002432:	4b4a      	ldr	r3, [pc, #296]	; (800255c <MX_GPIO_Init+0x1d0>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	4a49      	ldr	r2, [pc, #292]	; (800255c <MX_GPIO_Init+0x1d0>)
 8002438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800243c:	6313      	str	r3, [r2, #48]	; 0x30
 800243e:	4b47      	ldr	r3, [pc, #284]	; (800255c <MX_GPIO_Init+0x1d0>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002446:	603b      	str	r3, [r7, #0]
 8002448:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800244a:	2200      	movs	r2, #0
 800244c:	f244 0181 	movw	r1, #16513	; 0x4081
 8002450:	4843      	ldr	r0, [pc, #268]	; (8002560 <MX_GPIO_Init+0x1d4>)
 8002452:	f000 ff2b 	bl	80032ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002456:	2200      	movs	r2, #0
 8002458:	2140      	movs	r1, #64	; 0x40
 800245a:	4842      	ldr	r0, [pc, #264]	; (8002564 <MX_GPIO_Init+0x1d8>)
 800245c:	f000 ff26 	bl	80032ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002460:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002466:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800246a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246c:	2300      	movs	r3, #0
 800246e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002470:	f107 031c 	add.w	r3, r7, #28
 8002474:	4619      	mov	r1, r3
 8002476:	483c      	ldr	r0, [pc, #240]	; (8002568 <MX_GPIO_Init+0x1dc>)
 8002478:	f000 fd54 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800247c:	2332      	movs	r3, #50	; 0x32
 800247e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002480:	2302      	movs	r3, #2
 8002482:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002484:	2300      	movs	r3, #0
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002488:	2303      	movs	r3, #3
 800248a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800248c:	230b      	movs	r3, #11
 800248e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002490:	f107 031c 	add.w	r3, r7, #28
 8002494:	4619      	mov	r1, r3
 8002496:	4834      	ldr	r0, [pc, #208]	; (8002568 <MX_GPIO_Init+0x1dc>)
 8002498:	f000 fd44 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800249c:	2386      	movs	r3, #134	; 0x86
 800249e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a0:	2302      	movs	r3, #2
 80024a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a4:	2300      	movs	r3, #0
 80024a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a8:	2303      	movs	r3, #3
 80024aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024ac:	230b      	movs	r3, #11
 80024ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b0:	f107 031c 	add.w	r3, r7, #28
 80024b4:	4619      	mov	r1, r3
 80024b6:	482d      	ldr	r0, [pc, #180]	; (800256c <MX_GPIO_Init+0x1e0>)
 80024b8:	f000 fd34 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80024bc:	f244 0381 	movw	r3, #16513	; 0x4081
 80024c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024c2:	2301      	movs	r3, #1
 80024c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c6:	2300      	movs	r3, #0
 80024c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ca:	2300      	movs	r3, #0
 80024cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ce:	f107 031c 	add.w	r3, r7, #28
 80024d2:	4619      	mov	r1, r3
 80024d4:	4822      	ldr	r0, [pc, #136]	; (8002560 <MX_GPIO_Init+0x1d4>)
 80024d6:	f000 fd25 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80024da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e0:	2302      	movs	r3, #2
 80024e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e8:	2303      	movs	r3, #3
 80024ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024ec:	230b      	movs	r3, #11
 80024ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80024f0:	f107 031c 	add.w	r3, r7, #28
 80024f4:	4619      	mov	r1, r3
 80024f6:	481a      	ldr	r0, [pc, #104]	; (8002560 <MX_GPIO_Init+0x1d4>)
 80024f8:	f000 fd14 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80024fc:	2340      	movs	r3, #64	; 0x40
 80024fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002500:	2301      	movs	r3, #1
 8002502:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002504:	2300      	movs	r3, #0
 8002506:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002508:	2300      	movs	r3, #0
 800250a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800250c:	f107 031c 	add.w	r3, r7, #28
 8002510:	4619      	mov	r1, r3
 8002512:	4814      	ldr	r0, [pc, #80]	; (8002564 <MX_GPIO_Init+0x1d8>)
 8002514:	f000 fd06 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002518:	2380      	movs	r3, #128	; 0x80
 800251a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800251c:	2300      	movs	r3, #0
 800251e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002524:	f107 031c 	add.w	r3, r7, #28
 8002528:	4619      	mov	r1, r3
 800252a:	480e      	ldr	r0, [pc, #56]	; (8002564 <MX_GPIO_Init+0x1d8>)
 800252c:	f000 fcfa 	bl	8002f24 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002530:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002534:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002536:	2302      	movs	r3, #2
 8002538:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800253e:	2303      	movs	r3, #3
 8002540:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002542:	230b      	movs	r3, #11
 8002544:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002546:	f107 031c 	add.w	r3, r7, #28
 800254a:	4619      	mov	r1, r3
 800254c:	4805      	ldr	r0, [pc, #20]	; (8002564 <MX_GPIO_Init+0x1d8>)
 800254e:	f000 fce9 	bl	8002f24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002552:	bf00      	nop
 8002554:	3730      	adds	r7, #48	; 0x30
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	40023800 	.word	0x40023800
 8002560:	40020400 	.word	0x40020400
 8002564:	40021800 	.word	0x40021800
 8002568:	40020800 	.word	0x40020800
 800256c:	40020000 	.word	0x40020000

08002570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002574:	b672      	cpsid	i
}
 8002576:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002578:	e7fe      	b.n	8002578 <Error_Handler+0x8>
	...

0800257c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002582:	4b0f      	ldr	r3, [pc, #60]	; (80025c0 <HAL_MspInit+0x44>)
 8002584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002586:	4a0e      	ldr	r2, [pc, #56]	; (80025c0 <HAL_MspInit+0x44>)
 8002588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800258c:	6413      	str	r3, [r2, #64]	; 0x40
 800258e:	4b0c      	ldr	r3, [pc, #48]	; (80025c0 <HAL_MspInit+0x44>)
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002596:	607b      	str	r3, [r7, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800259a:	4b09      	ldr	r3, [pc, #36]	; (80025c0 <HAL_MspInit+0x44>)
 800259c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259e:	4a08      	ldr	r2, [pc, #32]	; (80025c0 <HAL_MspInit+0x44>)
 80025a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025a4:	6453      	str	r3, [r2, #68]	; 0x44
 80025a6:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <HAL_MspInit+0x44>)
 80025a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40023800 	.word	0x40023800

080025c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b0ac      	sub	sp, #176	; 0xb0
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025dc:	f107 0318 	add.w	r3, r7, #24
 80025e0:	2284      	movs	r2, #132	; 0x84
 80025e2:	2100      	movs	r1, #0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f006 fcd2 	bl	8008f8e <memset>
  if(hi2c->Instance==I2C1)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a44      	ldr	r2, [pc, #272]	; (8002700 <HAL_I2C_MspInit+0x13c>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d13d      	bne.n	8002670 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80025f4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025f8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80025fa:	2300      	movs	r3, #0
 80025fc:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025fe:	f107 0318 	add.w	r3, r7, #24
 8002602:	4618      	mov	r0, r3
 8002604:	f002 fb8c 	bl	8004d20 <HAL_RCCEx_PeriphCLKConfig>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800260e:	f7ff ffaf 	bl	8002570 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002612:	4b3c      	ldr	r3, [pc, #240]	; (8002704 <HAL_I2C_MspInit+0x140>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	4a3b      	ldr	r2, [pc, #236]	; (8002704 <HAL_I2C_MspInit+0x140>)
 8002618:	f043 0302 	orr.w	r3, r3, #2
 800261c:	6313      	str	r3, [r2, #48]	; 0x30
 800261e:	4b39      	ldr	r3, [pc, #228]	; (8002704 <HAL_I2C_MspInit+0x140>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002622:	f003 0302 	and.w	r3, r3, #2
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800262a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800262e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002632:	2312      	movs	r3, #18
 8002634:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	2300      	movs	r3, #0
 800263a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800263e:	2303      	movs	r3, #3
 8002640:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002644:	2304      	movs	r3, #4
 8002646:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800264a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800264e:	4619      	mov	r1, r3
 8002650:	482d      	ldr	r0, [pc, #180]	; (8002708 <HAL_I2C_MspInit+0x144>)
 8002652:	f000 fc67 	bl	8002f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002656:	4b2b      	ldr	r3, [pc, #172]	; (8002704 <HAL_I2C_MspInit+0x140>)
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	4a2a      	ldr	r2, [pc, #168]	; (8002704 <HAL_I2C_MspInit+0x140>)
 800265c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002660:	6413      	str	r3, [r2, #64]	; 0x40
 8002662:	4b28      	ldr	r3, [pc, #160]	; (8002704 <HAL_I2C_MspInit+0x140>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800266a:	613b      	str	r3, [r7, #16]
 800266c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 800266e:	e042      	b.n	80026f6 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C4)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a25      	ldr	r2, [pc, #148]	; (800270c <HAL_I2C_MspInit+0x148>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d13d      	bne.n	80026f6 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 800267a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800267e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8002680:	2300      	movs	r3, #0
 8002682:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002686:	f107 0318 	add.w	r3, r7, #24
 800268a:	4618      	mov	r0, r3
 800268c:	f002 fb48 	bl	8004d20 <HAL_RCCEx_PeriphCLKConfig>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d001      	beq.n	800269a <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8002696:	f7ff ff6b 	bl	8002570 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800269a:	4b1a      	ldr	r3, [pc, #104]	; (8002704 <HAL_I2C_MspInit+0x140>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	4a19      	ldr	r2, [pc, #100]	; (8002704 <HAL_I2C_MspInit+0x140>)
 80026a0:	f043 0308 	orr.w	r3, r3, #8
 80026a4:	6313      	str	r3, [r2, #48]	; 0x30
 80026a6:	4b17      	ldr	r3, [pc, #92]	; (8002704 <HAL_I2C_MspInit+0x140>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026aa:	f003 0308 	and.w	r3, r3, #8
 80026ae:	60fb      	str	r3, [r7, #12]
 80026b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80026b2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80026b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026ba:	2312      	movs	r3, #18
 80026bc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c6:	2303      	movs	r3, #3
 80026c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80026cc:	2304      	movs	r3, #4
 80026ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026d6:	4619      	mov	r1, r3
 80026d8:	480d      	ldr	r0, [pc, #52]	; (8002710 <HAL_I2C_MspInit+0x14c>)
 80026da:	f000 fc23 	bl	8002f24 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80026de:	4b09      	ldr	r3, [pc, #36]	; (8002704 <HAL_I2C_MspInit+0x140>)
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	4a08      	ldr	r2, [pc, #32]	; (8002704 <HAL_I2C_MspInit+0x140>)
 80026e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026e8:	6413      	str	r3, [r2, #64]	; 0x40
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <HAL_I2C_MspInit+0x140>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026f2:	60bb      	str	r3, [r7, #8]
 80026f4:	68bb      	ldr	r3, [r7, #8]
}
 80026f6:	bf00      	nop
 80026f8:	37b0      	adds	r7, #176	; 0xb0
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40005400 	.word	0x40005400
 8002704:	40023800 	.word	0x40023800
 8002708:	40020400 	.word	0x40020400
 800270c:	40006000 	.word	0x40006000
 8002710:	40020c00 	.word	0x40020c00

08002714 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08a      	sub	sp, #40	; 0x28
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	609a      	str	r2, [r3, #8]
 8002728:	60da      	str	r2, [r3, #12]
 800272a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a17      	ldr	r2, [pc, #92]	; (8002790 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d128      	bne.n	8002788 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002736:	4b17      	ldr	r3, [pc, #92]	; (8002794 <HAL_TIM_Encoder_MspInit+0x80>)
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	4a16      	ldr	r2, [pc, #88]	; (8002794 <HAL_TIM_Encoder_MspInit+0x80>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6453      	str	r3, [r2, #68]	; 0x44
 8002742:	4b14      	ldr	r3, [pc, #80]	; (8002794 <HAL_TIM_Encoder_MspInit+0x80>)
 8002744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	613b      	str	r3, [r7, #16]
 800274c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800274e:	4b11      	ldr	r3, [pc, #68]	; (8002794 <HAL_TIM_Encoder_MspInit+0x80>)
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	4a10      	ldr	r2, [pc, #64]	; (8002794 <HAL_TIM_Encoder_MspInit+0x80>)
 8002754:	f043 0310 	orr.w	r3, r3, #16
 8002758:	6313      	str	r3, [r2, #48]	; 0x30
 800275a:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <HAL_TIM_Encoder_MspInit+0x80>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	f003 0310 	and.w	r3, r3, #16
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002766:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800276a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276c:	2302      	movs	r3, #2
 800276e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002774:	2300      	movs	r3, #0
 8002776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002778:	2301      	movs	r3, #1
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	4619      	mov	r1, r3
 8002782:	4805      	ldr	r0, [pc, #20]	; (8002798 <HAL_TIM_Encoder_MspInit+0x84>)
 8002784:	f000 fbce 	bl	8002f24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002788:	bf00      	nop
 800278a:	3728      	adds	r7, #40	; 0x28
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40010000 	.word	0x40010000
 8002794:	40023800 	.word	0x40023800
 8002798:	40021000 	.word	0x40021000

0800279c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800279c:	b480      	push	{r7}
 800279e:	b085      	sub	sp, #20
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a0a      	ldr	r2, [pc, #40]	; (80027d4 <HAL_TIM_Base_MspInit+0x38>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d10b      	bne.n	80027c6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027ae:	4b0a      	ldr	r3, [pc, #40]	; (80027d8 <HAL_TIM_Base_MspInit+0x3c>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	4a09      	ldr	r2, [pc, #36]	; (80027d8 <HAL_TIM_Base_MspInit+0x3c>)
 80027b4:	f043 0302 	orr.w	r3, r3, #2
 80027b8:	6413      	str	r3, [r2, #64]	; 0x40
 80027ba:	4b07      	ldr	r3, [pc, #28]	; (80027d8 <HAL_TIM_Base_MspInit+0x3c>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	60fb      	str	r3, [r7, #12]
 80027c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027c6:	bf00      	nop
 80027c8:	3714      	adds	r7, #20
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40023800 	.word	0x40023800

080027dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e4:	f107 030c 	add.w	r3, r7, #12
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
 80027ee:	609a      	str	r2, [r3, #8]
 80027f0:	60da      	str	r2, [r3, #12]
 80027f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a11      	ldr	r2, [pc, #68]	; (8002840 <HAL_TIM_MspPostInit+0x64>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d11b      	bne.n	8002836 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fe:	4b11      	ldr	r3, [pc, #68]	; (8002844 <HAL_TIM_MspPostInit+0x68>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	4a10      	ldr	r2, [pc, #64]	; (8002844 <HAL_TIM_MspPostInit+0x68>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	6313      	str	r3, [r2, #48]	; 0x30
 800280a:	4b0e      	ldr	r3, [pc, #56]	; (8002844 <HAL_TIM_MspPostInit+0x68>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	60bb      	str	r3, [r7, #8]
 8002814:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002816:	2340      	movs	r3, #64	; 0x40
 8002818:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281a:	2302      	movs	r3, #2
 800281c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002822:	2300      	movs	r3, #0
 8002824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002826:	2302      	movs	r3, #2
 8002828:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282a:	f107 030c 	add.w	r3, r7, #12
 800282e:	4619      	mov	r1, r3
 8002830:	4805      	ldr	r0, [pc, #20]	; (8002848 <HAL_TIM_MspPostInit+0x6c>)
 8002832:	f000 fb77 	bl	8002f24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002836:	bf00      	nop
 8002838:	3720      	adds	r7, #32
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40000400 	.word	0x40000400
 8002844:	40023800 	.word	0x40023800
 8002848:	40020000 	.word	0x40020000

0800284c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b0aa      	sub	sp, #168	; 0xa8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002864:	f107 0310 	add.w	r3, r7, #16
 8002868:	2284      	movs	r2, #132	; 0x84
 800286a:	2100      	movs	r1, #0
 800286c:	4618      	mov	r0, r3
 800286e:	f006 fb8e 	bl	8008f8e <memset>
  if(huart->Instance==USART3)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a22      	ldr	r2, [pc, #136]	; (8002900 <HAL_UART_MspInit+0xb4>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d13c      	bne.n	80028f6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800287c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002880:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002882:	2300      	movs	r3, #0
 8002884:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002886:	f107 0310 	add.w	r3, r7, #16
 800288a:	4618      	mov	r0, r3
 800288c:	f002 fa48 	bl	8004d20 <HAL_RCCEx_PeriphCLKConfig>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002896:	f7ff fe6b 	bl	8002570 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800289a:	4b1a      	ldr	r3, [pc, #104]	; (8002904 <HAL_UART_MspInit+0xb8>)
 800289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289e:	4a19      	ldr	r2, [pc, #100]	; (8002904 <HAL_UART_MspInit+0xb8>)
 80028a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028a4:	6413      	str	r3, [r2, #64]	; 0x40
 80028a6:	4b17      	ldr	r3, [pc, #92]	; (8002904 <HAL_UART_MspInit+0xb8>)
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028b2:	4b14      	ldr	r3, [pc, #80]	; (8002904 <HAL_UART_MspInit+0xb8>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	4a13      	ldr	r2, [pc, #76]	; (8002904 <HAL_UART_MspInit+0xb8>)
 80028b8:	f043 0308 	orr.w	r3, r3, #8
 80028bc:	6313      	str	r3, [r2, #48]	; 0x30
 80028be:	4b11      	ldr	r3, [pc, #68]	; (8002904 <HAL_UART_MspInit+0xb8>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	60bb      	str	r3, [r7, #8]
 80028c8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80028ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d2:	2302      	movs	r3, #2
 80028d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028d8:	2301      	movs	r3, #1
 80028da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028de:	2303      	movs	r3, #3
 80028e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80028e4:	2307      	movs	r3, #7
 80028e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028ea:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80028ee:	4619      	mov	r1, r3
 80028f0:	4805      	ldr	r0, [pc, #20]	; (8002908 <HAL_UART_MspInit+0xbc>)
 80028f2:	f000 fb17 	bl	8002f24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80028f6:	bf00      	nop
 80028f8:	37a8      	adds	r7, #168	; 0xa8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	40004800 	.word	0x40004800
 8002904:	40023800 	.word	0x40023800
 8002908:	40020c00 	.word	0x40020c00

0800290c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b0ac      	sub	sp, #176	; 0xb0
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002914:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	605a      	str	r2, [r3, #4]
 800291e:	609a      	str	r2, [r3, #8]
 8002920:	60da      	str	r2, [r3, #12]
 8002922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002924:	f107 0318 	add.w	r3, r7, #24
 8002928:	2284      	movs	r2, #132	; 0x84
 800292a:	2100      	movs	r1, #0
 800292c:	4618      	mov	r0, r3
 800292e:	f006 fb2e 	bl	8008f8e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800293a:	d159      	bne.n	80029f0 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800293c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002940:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002942:	2300      	movs	r3, #0
 8002944:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002948:	f107 0318 	add.w	r3, r7, #24
 800294c:	4618      	mov	r0, r3
 800294e:	f002 f9e7 	bl	8004d20 <HAL_RCCEx_PeriphCLKConfig>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002958:	f7ff fe0a 	bl	8002570 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800295c:	4b26      	ldr	r3, [pc, #152]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 800295e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002960:	4a25      	ldr	r2, [pc, #148]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 8002962:	f043 0301 	orr.w	r3, r3, #1
 8002966:	6313      	str	r3, [r2, #48]	; 0x30
 8002968:	4b23      	ldr	r3, [pc, #140]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 800296a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002974:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002978:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297c:	2302      	movs	r3, #2
 800297e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002982:	2300      	movs	r3, #0
 8002984:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002988:	2303      	movs	r3, #3
 800298a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800298e:	230a      	movs	r3, #10
 8002990:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002994:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002998:	4619      	mov	r1, r3
 800299a:	4818      	ldr	r0, [pc, #96]	; (80029fc <HAL_PCD_MspInit+0xf0>)
 800299c:	f000 fac2 	bl	8002f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80029a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029a8:	2300      	movs	r3, #0
 80029aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80029b4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80029b8:	4619      	mov	r1, r3
 80029ba:	4810      	ldr	r0, [pc, #64]	; (80029fc <HAL_PCD_MspInit+0xf0>)
 80029bc:	f000 fab2 	bl	8002f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80029c0:	4b0d      	ldr	r3, [pc, #52]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 80029c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c4:	4a0c      	ldr	r2, [pc, #48]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 80029c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029ca:	6353      	str	r3, [r2, #52]	; 0x34
 80029cc:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 80029ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d4:	613b      	str	r3, [r7, #16]
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 80029da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029dc:	4a06      	ldr	r2, [pc, #24]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 80029de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029e2:	6453      	str	r3, [r2, #68]	; 0x44
 80029e4:	4b04      	ldr	r3, [pc, #16]	; (80029f8 <HAL_PCD_MspInit+0xec>)
 80029e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80029f0:	bf00      	nop
 80029f2:	37b0      	adds	r7, #176	; 0xb0
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40023800 	.word	0x40023800
 80029fc:	40020000 	.word	0x40020000

08002a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a04:	e7fe      	b.n	8002a04 <NMI_Handler+0x4>

08002a06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a06:	b480      	push	{r7}
 8002a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a0a:	e7fe      	b.n	8002a0a <HardFault_Handler+0x4>

08002a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a10:	e7fe      	b.n	8002a10 <MemManage_Handler+0x4>

08002a12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a12:	b480      	push	{r7}
 8002a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a16:	e7fe      	b.n	8002a16 <BusFault_Handler+0x4>

08002a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a1c:	e7fe      	b.n	8002a1c <UsageFault_Handler+0x4>

08002a1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a1e:	b480      	push	{r7}
 8002a20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a22:	bf00      	nop
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a30:	bf00      	nop
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a4c:	f000 f940 	bl	8002cd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a50:	bf00      	nop
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	af00      	add	r7, sp, #0
  return 1;
 8002a58:	2301      	movs	r3, #1
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <_kill>:

int _kill(int pid, int sig)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a6e:	f006 faf3 	bl	8009058 <__errno>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2216      	movs	r2, #22
 8002a76:	601a      	str	r2, [r3, #0]
  return -1;
 8002a78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3708      	adds	r7, #8
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <_exit>:

void _exit (int status)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f7ff ffe7 	bl	8002a64 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a96:	e7fe      	b.n	8002a96 <_exit+0x12>

08002a98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	e00a      	b.n	8002ac0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002aaa:	f3af 8000 	nop.w
 8002aae:	4601      	mov	r1, r0
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	60ba      	str	r2, [r7, #8]
 8002ab6:	b2ca      	uxtb	r2, r1
 8002ab8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	3301      	adds	r3, #1
 8002abe:	617b      	str	r3, [r7, #20]
 8002ac0:	697a      	ldr	r2, [r7, #20]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	dbf0      	blt.n	8002aaa <_read+0x12>
  }

  return len;
 8002ac8:	687b      	ldr	r3, [r7, #4]
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b086      	sub	sp, #24
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	60f8      	str	r0, [r7, #12]
 8002ada:	60b9      	str	r1, [r7, #8]
 8002adc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
 8002ae2:	e009      	b.n	8002af8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	1c5a      	adds	r2, r3, #1
 8002ae8:	60ba      	str	r2, [r7, #8]
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002af2:	697b      	ldr	r3, [r7, #20]
 8002af4:	3301      	adds	r3, #1
 8002af6:	617b      	str	r3, [r7, #20]
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	dbf1      	blt.n	8002ae4 <_write+0x12>
  }
  return len;
 8002b00:	687b      	ldr	r3, [r7, #4]
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3718      	adds	r7, #24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}

08002b0a <_close>:

int _close(int file)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr

08002b22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b083      	sub	sp, #12
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
 8002b2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b32:	605a      	str	r2, [r3, #4]
  return 0;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <_isatty>:

int _isatty(int file)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b083      	sub	sp, #12
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b4a:	2301      	movs	r3, #1
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
	...

08002b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b7c:	4a14      	ldr	r2, [pc, #80]	; (8002bd0 <_sbrk+0x5c>)
 8002b7e:	4b15      	ldr	r3, [pc, #84]	; (8002bd4 <_sbrk+0x60>)
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b88:	4b13      	ldr	r3, [pc, #76]	; (8002bd8 <_sbrk+0x64>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d102      	bne.n	8002b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b90:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <_sbrk+0x64>)
 8002b92:	4a12      	ldr	r2, [pc, #72]	; (8002bdc <_sbrk+0x68>)
 8002b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b96:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <_sbrk+0x64>)
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d207      	bcs.n	8002bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ba4:	f006 fa58 	bl	8009058 <__errno>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	220c      	movs	r2, #12
 8002bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bae:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb2:	e009      	b.n	8002bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bb4:	4b08      	ldr	r3, [pc, #32]	; (8002bd8 <_sbrk+0x64>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bba:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <_sbrk+0x64>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	4a05      	ldr	r2, [pc, #20]	; (8002bd8 <_sbrk+0x64>)
 8002bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3718      	adds	r7, #24
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	20050000 	.word	0x20050000
 8002bd4:	00000400 	.word	0x00000400
 8002bd8:	20000944 	.word	0x20000944
 8002bdc:	20000a98 	.word	0x20000a98

08002be0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002be4:	4b06      	ldr	r3, [pc, #24]	; (8002c00 <SystemInit+0x20>)
 8002be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bea:	4a05      	ldr	r2, [pc, #20]	; (8002c00 <SystemInit+0x20>)
 8002bec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bf0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bf4:	bf00      	nop
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	e000ed00 	.word	0xe000ed00

08002c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c08:	480d      	ldr	r0, [pc, #52]	; (8002c40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c0a:	490e      	ldr	r1, [pc, #56]	; (8002c44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c0c:	4a0e      	ldr	r2, [pc, #56]	; (8002c48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c10:	e002      	b.n	8002c18 <LoopCopyDataInit>

08002c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c16:	3304      	adds	r3, #4

08002c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c1c:	d3f9      	bcc.n	8002c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c1e:	4a0b      	ldr	r2, [pc, #44]	; (8002c4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c20:	4c0b      	ldr	r4, [pc, #44]	; (8002c50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c24:	e001      	b.n	8002c2a <LoopFillZerobss>

08002c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c28:	3204      	adds	r2, #4

08002c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c2c:	d3fb      	bcc.n	8002c26 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c2e:	f7ff ffd7 	bl	8002be0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c32:	f006 fa17 	bl	8009064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c36:	f7ff f803 	bl	8001c40 <main>
  bx  lr    
 8002c3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c3c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c44:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002c48:	0800bfec 	.word	0x0800bfec
  ldr r2, =_sbss
 8002c4c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002c50:	20000a98 	.word	0x20000a98

08002c54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c54:	e7fe      	b.n	8002c54 <ADC_IRQHandler>

08002c56 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c5a:	2003      	movs	r0, #3
 8002c5c:	f000 f92e 	bl	8002ebc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c60:	2000      	movs	r0, #0
 8002c62:	f000 f805 	bl	8002c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c66:	f7ff fc89 	bl	800257c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c78:	4b12      	ldr	r3, [pc, #72]	; (8002cc4 <HAL_InitTick+0x54>)
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	4b12      	ldr	r3, [pc, #72]	; (8002cc8 <HAL_InitTick+0x58>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	4619      	mov	r1, r3
 8002c82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f000 f93b 	bl	8002f0a <HAL_SYSTICK_Config>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e00e      	b.n	8002cbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2b0f      	cmp	r3, #15
 8002ca2:	d80a      	bhi.n	8002cba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	6879      	ldr	r1, [r7, #4]
 8002ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cac:	f000 f911 	bl	8002ed2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cb0:	4a06      	ldr	r2, [pc, #24]	; (8002ccc <HAL_InitTick+0x5c>)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	e000      	b.n	8002cbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	20000004 	.word	0x20000004
 8002cc8:	2000000c 	.word	0x2000000c
 8002ccc:	20000008 	.word	0x20000008

08002cd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cd4:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <HAL_IncTick+0x20>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	461a      	mov	r2, r3
 8002cda:	4b06      	ldr	r3, [pc, #24]	; (8002cf4 <HAL_IncTick+0x24>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4413      	add	r3, r2
 8002ce0:	4a04      	ldr	r2, [pc, #16]	; (8002cf4 <HAL_IncTick+0x24>)
 8002ce2:	6013      	str	r3, [r2, #0]
}
 8002ce4:	bf00      	nop
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	2000000c 	.word	0x2000000c
 8002cf4:	20000948 	.word	0x20000948

08002cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cfc:	4b03      	ldr	r3, [pc, #12]	; (8002d0c <HAL_GetTick+0x14>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	20000948 	.word	0x20000948

08002d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d18:	f7ff ffee 	bl	8002cf8 <HAL_GetTick>
 8002d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d28:	d005      	beq.n	8002d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d2a:	4b0a      	ldr	r3, [pc, #40]	; (8002d54 <HAL_Delay+0x44>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4413      	add	r3, r2
 8002d34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d36:	bf00      	nop
 8002d38:	f7ff ffde 	bl	8002cf8 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d8f7      	bhi.n	8002d38 <HAL_Delay+0x28>
  {
  }
}
 8002d48:	bf00      	nop
 8002d4a:	bf00      	nop
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	2000000c 	.word	0x2000000c

08002d58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d68:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <__NVIC_SetPriorityGrouping+0x40>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d74:	4013      	ands	r3, r2
 8002d76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d80:	4b06      	ldr	r3, [pc, #24]	; (8002d9c <__NVIC_SetPriorityGrouping+0x44>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d86:	4a04      	ldr	r2, [pc, #16]	; (8002d98 <__NVIC_SetPriorityGrouping+0x40>)
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	60d3      	str	r3, [r2, #12]
}
 8002d8c:	bf00      	nop
 8002d8e:	3714      	adds	r7, #20
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	e000ed00 	.word	0xe000ed00
 8002d9c:	05fa0000 	.word	0x05fa0000

08002da0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002da4:	4b04      	ldr	r3, [pc, #16]	; (8002db8 <__NVIC_GetPriorityGrouping+0x18>)
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	0a1b      	lsrs	r3, r3, #8
 8002daa:	f003 0307 	and.w	r3, r3, #7
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr
 8002db8:	e000ed00 	.word	0xe000ed00

08002dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	6039      	str	r1, [r7, #0]
 8002dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	db0a      	blt.n	8002de6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	490c      	ldr	r1, [pc, #48]	; (8002e08 <__NVIC_SetPriority+0x4c>)
 8002dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dda:	0112      	lsls	r2, r2, #4
 8002ddc:	b2d2      	uxtb	r2, r2
 8002dde:	440b      	add	r3, r1
 8002de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002de4:	e00a      	b.n	8002dfc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	b2da      	uxtb	r2, r3
 8002dea:	4908      	ldr	r1, [pc, #32]	; (8002e0c <__NVIC_SetPriority+0x50>)
 8002dec:	79fb      	ldrb	r3, [r7, #7]
 8002dee:	f003 030f 	and.w	r3, r3, #15
 8002df2:	3b04      	subs	r3, #4
 8002df4:	0112      	lsls	r2, r2, #4
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	440b      	add	r3, r1
 8002dfa:	761a      	strb	r2, [r3, #24]
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	e000e100 	.word	0xe000e100
 8002e0c:	e000ed00 	.word	0xe000ed00

08002e10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b089      	sub	sp, #36	; 0x24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 0307 	and.w	r3, r3, #7
 8002e22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	f1c3 0307 	rsb	r3, r3, #7
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	bf28      	it	cs
 8002e2e:	2304      	movcs	r3, #4
 8002e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	3304      	adds	r3, #4
 8002e36:	2b06      	cmp	r3, #6
 8002e38:	d902      	bls.n	8002e40 <NVIC_EncodePriority+0x30>
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	3b03      	subs	r3, #3
 8002e3e:	e000      	b.n	8002e42 <NVIC_EncodePriority+0x32>
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e44:	f04f 32ff 	mov.w	r2, #4294967295
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43da      	mvns	r2, r3
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	401a      	ands	r2, r3
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e58:	f04f 31ff 	mov.w	r1, #4294967295
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e62:	43d9      	mvns	r1, r3
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e68:	4313      	orrs	r3, r2
         );
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3724      	adds	r7, #36	; 0x24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
	...

08002e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e88:	d301      	bcc.n	8002e8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e00f      	b.n	8002eae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e8e:	4a0a      	ldr	r2, [pc, #40]	; (8002eb8 <SysTick_Config+0x40>)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3b01      	subs	r3, #1
 8002e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e96:	210f      	movs	r1, #15
 8002e98:	f04f 30ff 	mov.w	r0, #4294967295
 8002e9c:	f7ff ff8e 	bl	8002dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ea0:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <SysTick_Config+0x40>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ea6:	4b04      	ldr	r3, [pc, #16]	; (8002eb8 <SysTick_Config+0x40>)
 8002ea8:	2207      	movs	r2, #7
 8002eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	e000e010 	.word	0xe000e010

08002ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f7ff ff47 	bl	8002d58 <__NVIC_SetPriorityGrouping>
}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b086      	sub	sp, #24
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	4603      	mov	r3, r0
 8002eda:	60b9      	str	r1, [r7, #8]
 8002edc:	607a      	str	r2, [r7, #4]
 8002ede:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ee4:	f7ff ff5c 	bl	8002da0 <__NVIC_GetPriorityGrouping>
 8002ee8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	68b9      	ldr	r1, [r7, #8]
 8002eee:	6978      	ldr	r0, [r7, #20]
 8002ef0:	f7ff ff8e 	bl	8002e10 <NVIC_EncodePriority>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002efa:	4611      	mov	r1, r2
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff ff5d 	bl	8002dbc <__NVIC_SetPriority>
}
 8002f02:	bf00      	nop
 8002f04:	3718      	adds	r7, #24
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b082      	sub	sp, #8
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7ff ffb0 	bl	8002e78 <SysTick_Config>
 8002f18:	4603      	mov	r3, r0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
	...

08002f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b089      	sub	sp, #36	; 0x24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
 8002f2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002f36:	2300      	movs	r3, #0
 8002f38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002f3e:	2300      	movs	r3, #0
 8002f40:	61fb      	str	r3, [r7, #28]
 8002f42:	e175      	b.n	8003230 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002f44:	2201      	movs	r2, #1
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	4013      	ands	r3, r2
 8002f56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f58:	693a      	ldr	r2, [r7, #16]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	f040 8164 	bne.w	800322a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d005      	beq.n	8002f7a <HAL_GPIO_Init+0x56>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d130      	bne.n	8002fdc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	2203      	movs	r2, #3
 8002f86:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4013      	ands	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	69ba      	ldr	r2, [r7, #24]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	091b      	lsrs	r3, r3, #4
 8002fc6:	f003 0201 	and.w	r2, r3, #1
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f003 0303 	and.w	r3, r3, #3
 8002fe4:	2b03      	cmp	r3, #3
 8002fe6:	d017      	beq.n	8003018 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	2203      	movs	r2, #3
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	005b      	lsls	r3, r3, #1
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4313      	orrs	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f003 0303 	and.w	r3, r3, #3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d123      	bne.n	800306c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	08da      	lsrs	r2, r3, #3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	3208      	adds	r2, #8
 800302c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003030:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	f003 0307 	and.w	r3, r3, #7
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	220f      	movs	r2, #15
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	43db      	mvns	r3, r3
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	4013      	ands	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	691a      	ldr	r2, [r3, #16]
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	4313      	orrs	r3, r2
 800305c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	08da      	lsrs	r2, r3, #3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	3208      	adds	r2, #8
 8003066:	69b9      	ldr	r1, [r7, #24]
 8003068:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	2203      	movs	r2, #3
 8003078:	fa02 f303 	lsl.w	r3, r2, r3
 800307c:	43db      	mvns	r3, r3
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	4013      	ands	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f003 0203 	and.w	r2, r3, #3
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	4313      	orrs	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	f000 80be 	beq.w	800322a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ae:	4b66      	ldr	r3, [pc, #408]	; (8003248 <HAL_GPIO_Init+0x324>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b2:	4a65      	ldr	r2, [pc, #404]	; (8003248 <HAL_GPIO_Init+0x324>)
 80030b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030b8:	6453      	str	r3, [r2, #68]	; 0x44
 80030ba:	4b63      	ldr	r3, [pc, #396]	; (8003248 <HAL_GPIO_Init+0x324>)
 80030bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030c2:	60fb      	str	r3, [r7, #12]
 80030c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80030c6:	4a61      	ldr	r2, [pc, #388]	; (800324c <HAL_GPIO_Init+0x328>)
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	089b      	lsrs	r3, r3, #2
 80030cc:	3302      	adds	r3, #2
 80030ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	f003 0303 	and.w	r3, r3, #3
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	220f      	movs	r2, #15
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	43db      	mvns	r3, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4013      	ands	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a58      	ldr	r2, [pc, #352]	; (8003250 <HAL_GPIO_Init+0x32c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d037      	beq.n	8003162 <HAL_GPIO_Init+0x23e>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a57      	ldr	r2, [pc, #348]	; (8003254 <HAL_GPIO_Init+0x330>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d031      	beq.n	800315e <HAL_GPIO_Init+0x23a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a56      	ldr	r2, [pc, #344]	; (8003258 <HAL_GPIO_Init+0x334>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d02b      	beq.n	800315a <HAL_GPIO_Init+0x236>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a55      	ldr	r2, [pc, #340]	; (800325c <HAL_GPIO_Init+0x338>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d025      	beq.n	8003156 <HAL_GPIO_Init+0x232>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a54      	ldr	r2, [pc, #336]	; (8003260 <HAL_GPIO_Init+0x33c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d01f      	beq.n	8003152 <HAL_GPIO_Init+0x22e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a53      	ldr	r2, [pc, #332]	; (8003264 <HAL_GPIO_Init+0x340>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d019      	beq.n	800314e <HAL_GPIO_Init+0x22a>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a52      	ldr	r2, [pc, #328]	; (8003268 <HAL_GPIO_Init+0x344>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_GPIO_Init+0x226>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a51      	ldr	r2, [pc, #324]	; (800326c <HAL_GPIO_Init+0x348>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00d      	beq.n	8003146 <HAL_GPIO_Init+0x222>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a50      	ldr	r2, [pc, #320]	; (8003270 <HAL_GPIO_Init+0x34c>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d007      	beq.n	8003142 <HAL_GPIO_Init+0x21e>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a4f      	ldr	r2, [pc, #316]	; (8003274 <HAL_GPIO_Init+0x350>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <HAL_GPIO_Init+0x21a>
 800313a:	2309      	movs	r3, #9
 800313c:	e012      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800313e:	230a      	movs	r3, #10
 8003140:	e010      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003142:	2308      	movs	r3, #8
 8003144:	e00e      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003146:	2307      	movs	r3, #7
 8003148:	e00c      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800314a:	2306      	movs	r3, #6
 800314c:	e00a      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800314e:	2305      	movs	r3, #5
 8003150:	e008      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003152:	2304      	movs	r3, #4
 8003154:	e006      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003156:	2303      	movs	r3, #3
 8003158:	e004      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800315a:	2302      	movs	r3, #2
 800315c:	e002      	b.n	8003164 <HAL_GPIO_Init+0x240>
 800315e:	2301      	movs	r3, #1
 8003160:	e000      	b.n	8003164 <HAL_GPIO_Init+0x240>
 8003162:	2300      	movs	r3, #0
 8003164:	69fa      	ldr	r2, [r7, #28]
 8003166:	f002 0203 	and.w	r2, r2, #3
 800316a:	0092      	lsls	r2, r2, #2
 800316c:	4093      	lsls	r3, r2
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4313      	orrs	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003174:	4935      	ldr	r1, [pc, #212]	; (800324c <HAL_GPIO_Init+0x328>)
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	089b      	lsrs	r3, r3, #2
 800317a:	3302      	adds	r3, #2
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003182:	4b3d      	ldr	r3, [pc, #244]	; (8003278 <HAL_GPIO_Init+0x354>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	43db      	mvns	r3, r3
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	4013      	ands	r3, r2
 8003190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031a6:	4a34      	ldr	r2, [pc, #208]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031ac:	4b32      	ldr	r3, [pc, #200]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	43db      	mvns	r3, r3
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	4013      	ands	r3, r2
 80031ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d003      	beq.n	80031d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031d0:	4a29      	ldr	r2, [pc, #164]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031d6:	4b28      	ldr	r3, [pc, #160]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	43db      	mvns	r3, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4013      	ands	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031fa:	4a1f      	ldr	r2, [pc, #124]	; (8003278 <HAL_GPIO_Init+0x354>)
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003200:	4b1d      	ldr	r3, [pc, #116]	; (8003278 <HAL_GPIO_Init+0x354>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	43db      	mvns	r3, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4013      	ands	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003224:	4a14      	ldr	r2, [pc, #80]	; (8003278 <HAL_GPIO_Init+0x354>)
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	3301      	adds	r3, #1
 800322e:	61fb      	str	r3, [r7, #28]
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	2b0f      	cmp	r3, #15
 8003234:	f67f ae86 	bls.w	8002f44 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003238:	bf00      	nop
 800323a:	bf00      	nop
 800323c:	3724      	adds	r7, #36	; 0x24
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	40023800 	.word	0x40023800
 800324c:	40013800 	.word	0x40013800
 8003250:	40020000 	.word	0x40020000
 8003254:	40020400 	.word	0x40020400
 8003258:	40020800 	.word	0x40020800
 800325c:	40020c00 	.word	0x40020c00
 8003260:	40021000 	.word	0x40021000
 8003264:	40021400 	.word	0x40021400
 8003268:	40021800 	.word	0x40021800
 800326c:	40021c00 	.word	0x40021c00
 8003270:	40022000 	.word	0x40022000
 8003274:	40022400 	.word	0x40022400
 8003278:	40013c00 	.word	0x40013c00

0800327c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691a      	ldr	r2, [r3, #16]
 800328c:	887b      	ldrh	r3, [r7, #2]
 800328e:	4013      	ands	r3, r2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003294:	2301      	movs	r3, #1
 8003296:	73fb      	strb	r3, [r7, #15]
 8003298:	e001      	b.n	800329e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800329a:	2300      	movs	r3, #0
 800329c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800329e:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3714      	adds	r7, #20
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	460b      	mov	r3, r1
 80032b6:	807b      	strh	r3, [r7, #2]
 80032b8:	4613      	mov	r3, r2
 80032ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032bc:	787b      	ldrb	r3, [r7, #1]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d003      	beq.n	80032ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032c2:	887a      	ldrh	r2, [r7, #2]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80032c8:	e003      	b.n	80032d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80032ca:	887b      	ldrh	r3, [r7, #2]
 80032cc:	041a      	lsls	r2, r3, #16
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	619a      	str	r2, [r3, #24]
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032de:	b480      	push	{r7}
 80032e0:	b085      	sub	sp, #20
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
 80032e6:	460b      	mov	r3, r1
 80032e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032f0:	887a      	ldrh	r2, [r7, #2]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4013      	ands	r3, r2
 80032f6:	041a      	lsls	r2, r3, #16
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	43d9      	mvns	r1, r3
 80032fc:	887b      	ldrh	r3, [r7, #2]
 80032fe:	400b      	ands	r3, r1
 8003300:	431a      	orrs	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	619a      	str	r2, [r3, #24]
}
 8003306:	bf00      	nop
 8003308:	3714      	adds	r7, #20
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
	...

08003314 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d101      	bne.n	8003326 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e07f      	b.n	8003426 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d106      	bne.n	8003340 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff f942 	bl	80025c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2224      	movs	r2, #36	; 0x24
 8003344:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0201 	bic.w	r2, r2, #1
 8003356:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003364:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003374:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d107      	bne.n	800338e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800338a:	609a      	str	r2, [r3, #8]
 800338c:	e006      	b.n	800339c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689a      	ldr	r2, [r3, #8]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800339a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d104      	bne.n	80033ae <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	6859      	ldr	r1, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	4b1d      	ldr	r3, [pc, #116]	; (8003430 <HAL_I2C_Init+0x11c>)
 80033ba:	430b      	orrs	r3, r1
 80033bc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691a      	ldr	r2, [r3, #16]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	69d9      	ldr	r1, [r3, #28]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a1a      	ldr	r2, [r3, #32]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2220      	movs	r2, #32
 8003412:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	02008000 	.word	0x02008000

08003434 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b088      	sub	sp, #32
 8003438:	af02      	add	r7, sp, #8
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	607a      	str	r2, [r7, #4]
 800343e:	461a      	mov	r2, r3
 8003440:	460b      	mov	r3, r1
 8003442:	817b      	strh	r3, [r7, #10]
 8003444:	4613      	mov	r3, r2
 8003446:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b20      	cmp	r3, #32
 8003452:	f040 80da 	bne.w	800360a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800345c:	2b01      	cmp	r3, #1
 800345e:	d101      	bne.n	8003464 <HAL_I2C_Master_Transmit+0x30>
 8003460:	2302      	movs	r3, #2
 8003462:	e0d3      	b.n	800360c <HAL_I2C_Master_Transmit+0x1d8>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800346c:	f7ff fc44 	bl	8002cf8 <HAL_GetTick>
 8003470:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	2319      	movs	r3, #25
 8003478:	2201      	movs	r2, #1
 800347a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800347e:	68f8      	ldr	r0, [r7, #12]
 8003480:	f000 fbc6 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e0be      	b.n	800360c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2221      	movs	r2, #33	; 0x21
 8003492:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2210      	movs	r2, #16
 800349a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2200      	movs	r2, #0
 80034a2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	893a      	ldrh	r2, [r7, #8]
 80034ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2bff      	cmp	r3, #255	; 0xff
 80034be:	d90e      	bls.n	80034de <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	22ff      	movs	r2, #255	; 0xff
 80034c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	8979      	ldrh	r1, [r7, #10]
 80034ce:	4b51      	ldr	r3, [pc, #324]	; (8003614 <HAL_I2C_Master_Transmit+0x1e0>)
 80034d0:	9300      	str	r3, [sp, #0]
 80034d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034d6:	68f8      	ldr	r0, [r7, #12]
 80034d8:	f000 fd36 	bl	8003f48 <I2C_TransferConfig>
 80034dc:	e06c      	b.n	80035b8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	8979      	ldrh	r1, [r7, #10]
 80034f0:	4b48      	ldr	r3, [pc, #288]	; (8003614 <HAL_I2C_Master_Transmit+0x1e0>)
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 fd25 	bl	8003f48 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80034fe:	e05b      	b.n	80035b8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	6a39      	ldr	r1, [r7, #32]
 8003504:	68f8      	ldr	r0, [r7, #12]
 8003506:	f000 fbc3 	bl	8003c90 <I2C_WaitOnTXISFlagUntilTimeout>
 800350a:	4603      	mov	r3, r0
 800350c:	2b00      	cmp	r3, #0
 800350e:	d001      	beq.n	8003514 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e07b      	b.n	800360c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003524:	1c5a      	adds	r2, r3, #1
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800352e:	b29b      	uxth	r3, r3
 8003530:	3b01      	subs	r3, #1
 8003532:	b29a      	uxth	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800353c:	3b01      	subs	r3, #1
 800353e:	b29a      	uxth	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003548:	b29b      	uxth	r3, r3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d034      	beq.n	80035b8 <HAL_I2C_Master_Transmit+0x184>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003552:	2b00      	cmp	r3, #0
 8003554:	d130      	bne.n	80035b8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	9300      	str	r3, [sp, #0]
 800355a:	6a3b      	ldr	r3, [r7, #32]
 800355c:	2200      	movs	r2, #0
 800355e:	2180      	movs	r1, #128	; 0x80
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 fb55 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	e04d      	b.n	800360c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003574:	b29b      	uxth	r3, r3
 8003576:	2bff      	cmp	r3, #255	; 0xff
 8003578:	d90e      	bls.n	8003598 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	22ff      	movs	r2, #255	; 0xff
 800357e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003584:	b2da      	uxtb	r2, r3
 8003586:	8979      	ldrh	r1, [r7, #10]
 8003588:	2300      	movs	r3, #0
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f000 fcd9 	bl	8003f48 <I2C_TransferConfig>
 8003596:	e00f      	b.n	80035b8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359c:	b29a      	uxth	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a6:	b2da      	uxtb	r2, r3
 80035a8:	8979      	ldrh	r1, [r7, #10]
 80035aa:	2300      	movs	r3, #0
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f000 fcc8 	bl	8003f48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035bc:	b29b      	uxth	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d19e      	bne.n	8003500 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	6a39      	ldr	r1, [r7, #32]
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 fba2 	bl	8003d10 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e01a      	b.n	800360c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2220      	movs	r2, #32
 80035dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	6859      	ldr	r1, [r3, #4]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	4b0b      	ldr	r3, [pc, #44]	; (8003618 <HAL_I2C_Master_Transmit+0x1e4>)
 80035ea:	400b      	ands	r3, r1
 80035ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2220      	movs	r2, #32
 80035f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003606:	2300      	movs	r3, #0
 8003608:	e000      	b.n	800360c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800360a:	2302      	movs	r3, #2
  }
}
 800360c:	4618      	mov	r0, r3
 800360e:	3718      	adds	r7, #24
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	80002000 	.word	0x80002000
 8003618:	fe00e800 	.word	0xfe00e800

0800361c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b088      	sub	sp, #32
 8003620:	af02      	add	r7, sp, #8
 8003622:	60f8      	str	r0, [r7, #12]
 8003624:	4608      	mov	r0, r1
 8003626:	4611      	mov	r1, r2
 8003628:	461a      	mov	r2, r3
 800362a:	4603      	mov	r3, r0
 800362c:	817b      	strh	r3, [r7, #10]
 800362e:	460b      	mov	r3, r1
 8003630:	813b      	strh	r3, [r7, #8]
 8003632:	4613      	mov	r3, r2
 8003634:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b20      	cmp	r3, #32
 8003640:	f040 80f9 	bne.w	8003836 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003644:	6a3b      	ldr	r3, [r7, #32]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <HAL_I2C_Mem_Write+0x34>
 800364a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800364c:	2b00      	cmp	r3, #0
 800364e:	d105      	bne.n	800365c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003656:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e0ed      	b.n	8003838 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003662:	2b01      	cmp	r3, #1
 8003664:	d101      	bne.n	800366a <HAL_I2C_Mem_Write+0x4e>
 8003666:	2302      	movs	r3, #2
 8003668:	e0e6      	b.n	8003838 <HAL_I2C_Mem_Write+0x21c>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003672:	f7ff fb41 	bl	8002cf8 <HAL_GetTick>
 8003676:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	9300      	str	r3, [sp, #0]
 800367c:	2319      	movs	r3, #25
 800367e:	2201      	movs	r2, #1
 8003680:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 fac3 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e0d1      	b.n	8003838 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2221      	movs	r2, #33	; 0x21
 8003698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2240      	movs	r2, #64	; 0x40
 80036a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6a3a      	ldr	r2, [r7, #32]
 80036ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80036b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2200      	movs	r2, #0
 80036ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036bc:	88f8      	ldrh	r0, [r7, #6]
 80036be:	893a      	ldrh	r2, [r7, #8]
 80036c0:	8979      	ldrh	r1, [r7, #10]
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	9301      	str	r3, [sp, #4]
 80036c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	4603      	mov	r3, r0
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 f9d3 	bl	8003a78 <I2C_RequestMemoryWrite>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d005      	beq.n	80036e4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e0a9      	b.n	8003838 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e8:	b29b      	uxth	r3, r3
 80036ea:	2bff      	cmp	r3, #255	; 0xff
 80036ec:	d90e      	bls.n	800370c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	22ff      	movs	r2, #255	; 0xff
 80036f2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	8979      	ldrh	r1, [r7, #10]
 80036fc:	2300      	movs	r3, #0
 80036fe:	9300      	str	r3, [sp, #0]
 8003700:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f000 fc1f 	bl	8003f48 <I2C_TransferConfig>
 800370a:	e00f      	b.n	800372c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003710:	b29a      	uxth	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800371a:	b2da      	uxtb	r2, r3
 800371c:	8979      	ldrh	r1, [r7, #10]
 800371e:	2300      	movs	r3, #0
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fc0e 	bl	8003f48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 faad 	bl	8003c90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e07b      	b.n	8003838 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	781a      	ldrb	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	1c5a      	adds	r2, r3, #1
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800375a:	b29b      	uxth	r3, r3
 800375c:	3b01      	subs	r3, #1
 800375e:	b29a      	uxth	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003774:	b29b      	uxth	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d034      	beq.n	80037e4 <HAL_I2C_Mem_Write+0x1c8>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377e:	2b00      	cmp	r3, #0
 8003780:	d130      	bne.n	80037e4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003788:	2200      	movs	r2, #0
 800378a:	2180      	movs	r1, #128	; 0x80
 800378c:	68f8      	ldr	r0, [r7, #12]
 800378e:	f000 fa3f 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d001      	beq.n	800379c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e04d      	b.n	8003838 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	2bff      	cmp	r3, #255	; 0xff
 80037a4:	d90e      	bls.n	80037c4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	22ff      	movs	r2, #255	; 0xff
 80037aa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	8979      	ldrh	r1, [r7, #10]
 80037b4:	2300      	movs	r3, #0
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 fbc3 	bl	8003f48 <I2C_TransferConfig>
 80037c2:	e00f      	b.n	80037e4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	8979      	ldrh	r1, [r7, #10]
 80037d6:	2300      	movs	r3, #0
 80037d8:	9300      	str	r3, [sp, #0]
 80037da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 fbb2 	bl	8003f48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d19e      	bne.n	800372c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 fa8c 	bl	8003d10 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e01a      	b.n	8003838 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2220      	movs	r2, #32
 8003808:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	4b0a      	ldr	r3, [pc, #40]	; (8003840 <HAL_I2C_Mem_Write+0x224>)
 8003816:	400b      	ands	r3, r1
 8003818:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2220      	movs	r2, #32
 800381e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003832:	2300      	movs	r3, #0
 8003834:	e000      	b.n	8003838 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003836:	2302      	movs	r3, #2
  }
}
 8003838:	4618      	mov	r0, r3
 800383a:	3718      	adds	r7, #24
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	fe00e800 	.word	0xfe00e800

08003844 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b088      	sub	sp, #32
 8003848:	af02      	add	r7, sp, #8
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	4608      	mov	r0, r1
 800384e:	4611      	mov	r1, r2
 8003850:	461a      	mov	r2, r3
 8003852:	4603      	mov	r3, r0
 8003854:	817b      	strh	r3, [r7, #10]
 8003856:	460b      	mov	r3, r1
 8003858:	813b      	strh	r3, [r7, #8]
 800385a:	4613      	mov	r3, r2
 800385c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b20      	cmp	r3, #32
 8003868:	f040 80fd 	bne.w	8003a66 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800386c:	6a3b      	ldr	r3, [r7, #32]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d002      	beq.n	8003878 <HAL_I2C_Mem_Read+0x34>
 8003872:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003874:	2b00      	cmp	r3, #0
 8003876:	d105      	bne.n	8003884 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800387e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0f1      	b.n	8003a68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_I2C_Mem_Read+0x4e>
 800388e:	2302      	movs	r3, #2
 8003890:	e0ea      	b.n	8003a68 <HAL_I2C_Mem_Read+0x224>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2201      	movs	r2, #1
 8003896:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800389a:	f7ff fa2d 	bl	8002cf8 <HAL_GetTick>
 800389e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	2319      	movs	r3, #25
 80038a6:	2201      	movs	r2, #1
 80038a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 f9af 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e0d5      	b.n	8003a68 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2222      	movs	r2, #34	; 0x22
 80038c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2240      	movs	r2, #64	; 0x40
 80038c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6a3a      	ldr	r2, [r7, #32]
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80038dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038e4:	88f8      	ldrh	r0, [r7, #6]
 80038e6:	893a      	ldrh	r2, [r7, #8]
 80038e8:	8979      	ldrh	r1, [r7, #10]
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	9301      	str	r3, [sp, #4]
 80038ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	4603      	mov	r3, r0
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 f913 	bl	8003b20 <I2C_RequestMemoryRead>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d005      	beq.n	800390c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2200      	movs	r2, #0
 8003904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e0ad      	b.n	8003a68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003910:	b29b      	uxth	r3, r3
 8003912:	2bff      	cmp	r3, #255	; 0xff
 8003914:	d90e      	bls.n	8003934 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	22ff      	movs	r2, #255	; 0xff
 800391a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003920:	b2da      	uxtb	r2, r3
 8003922:	8979      	ldrh	r1, [r7, #10]
 8003924:	4b52      	ldr	r3, [pc, #328]	; (8003a70 <HAL_I2C_Mem_Read+0x22c>)
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800392c:	68f8      	ldr	r0, [r7, #12]
 800392e:	f000 fb0b 	bl	8003f48 <I2C_TransferConfig>
 8003932:	e00f      	b.n	8003954 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003938:	b29a      	uxth	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003942:	b2da      	uxtb	r2, r3
 8003944:	8979      	ldrh	r1, [r7, #10]
 8003946:	4b4a      	ldr	r3, [pc, #296]	; (8003a70 <HAL_I2C_Mem_Read+0x22c>)
 8003948:	9300      	str	r3, [sp, #0]
 800394a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f000 fafa 	bl	8003f48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800395a:	2200      	movs	r2, #0
 800395c:	2104      	movs	r1, #4
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f000 f956 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e07c      	b.n	8003a68 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003978:	b2d2      	uxtb	r2, r2
 800397a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800398a:	3b01      	subs	r3, #1
 800398c:	b29a      	uxth	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003996:	b29b      	uxth	r3, r3
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d034      	beq.n	8003a14 <HAL_I2C_Mem_Read+0x1d0>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d130      	bne.n	8003a14 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039b8:	2200      	movs	r2, #0
 80039ba:	2180      	movs	r1, #128	; 0x80
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 f927 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e04d      	b.n	8003a68 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	2bff      	cmp	r3, #255	; 0xff
 80039d4:	d90e      	bls.n	80039f4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	22ff      	movs	r2, #255	; 0xff
 80039da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e0:	b2da      	uxtb	r2, r3
 80039e2:	8979      	ldrh	r1, [r7, #10]
 80039e4:	2300      	movs	r3, #0
 80039e6:	9300      	str	r3, [sp, #0]
 80039e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 faab 	bl	8003f48 <I2C_TransferConfig>
 80039f2:	e00f      	b.n	8003a14 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f8:	b29a      	uxth	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a02:	b2da      	uxtb	r2, r3
 8003a04:	8979      	ldrh	r1, [r7, #10]
 8003a06:	2300      	movs	r3, #0
 8003a08:	9300      	str	r3, [sp, #0]
 8003a0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f000 fa9a 	bl	8003f48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d19a      	bne.n	8003954 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f974 	bl	8003d10 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e01a      	b.n	8003a68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2220      	movs	r2, #32
 8003a38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6859      	ldr	r1, [r3, #4]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	4b0b      	ldr	r3, [pc, #44]	; (8003a74 <HAL_I2C_Mem_Read+0x230>)
 8003a46:	400b      	ands	r3, r1
 8003a48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e000      	b.n	8003a68 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003a66:	2302      	movs	r3, #2
  }
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	80002400 	.word	0x80002400
 8003a74:	fe00e800 	.word	0xfe00e800

08003a78 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af02      	add	r7, sp, #8
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	4608      	mov	r0, r1
 8003a82:	4611      	mov	r1, r2
 8003a84:	461a      	mov	r2, r3
 8003a86:	4603      	mov	r3, r0
 8003a88:	817b      	strh	r3, [r7, #10]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	813b      	strh	r3, [r7, #8]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	b2da      	uxtb	r2, r3
 8003a96:	8979      	ldrh	r1, [r7, #10]
 8003a98:	4b20      	ldr	r3, [pc, #128]	; (8003b1c <I2C_RequestMemoryWrite+0xa4>)
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 fa51 	bl	8003f48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aa6:	69fa      	ldr	r2, [r7, #28]
 8003aa8:	69b9      	ldr	r1, [r7, #24]
 8003aaa:	68f8      	ldr	r0, [r7, #12]
 8003aac:	f000 f8f0 	bl	8003c90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e02c      	b.n	8003b14 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003aba:	88fb      	ldrh	r3, [r7, #6]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d105      	bne.n	8003acc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ac0:	893b      	ldrh	r3, [r7, #8]
 8003ac2:	b2da      	uxtb	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	629a      	str	r2, [r3, #40]	; 0x28
 8003aca:	e015      	b.n	8003af8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003acc:	893b      	ldrh	r3, [r7, #8]
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	b2da      	uxtb	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ada:	69fa      	ldr	r2, [r7, #28]
 8003adc:	69b9      	ldr	r1, [r7, #24]
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 f8d6 	bl	8003c90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e012      	b.n	8003b14 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003aee:	893b      	ldrh	r3, [r7, #8]
 8003af0:	b2da      	uxtb	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	2200      	movs	r2, #0
 8003b00:	2180      	movs	r1, #128	; 0x80
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 f884 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e000      	b.n	8003b14 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	80002000 	.word	0x80002000

08003b20 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af02      	add	r7, sp, #8
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	4608      	mov	r0, r1
 8003b2a:	4611      	mov	r1, r2
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	4603      	mov	r3, r0
 8003b30:	817b      	strh	r3, [r7, #10]
 8003b32:	460b      	mov	r3, r1
 8003b34:	813b      	strh	r3, [r7, #8]
 8003b36:	4613      	mov	r3, r2
 8003b38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003b3a:	88fb      	ldrh	r3, [r7, #6]
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	8979      	ldrh	r1, [r7, #10]
 8003b40:	4b20      	ldr	r3, [pc, #128]	; (8003bc4 <I2C_RequestMemoryRead+0xa4>)
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	2300      	movs	r3, #0
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f9fe 	bl	8003f48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b4c:	69fa      	ldr	r2, [r7, #28]
 8003b4e:	69b9      	ldr	r1, [r7, #24]
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 f89d 	bl	8003c90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e02c      	b.n	8003bba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b60:	88fb      	ldrh	r3, [r7, #6]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d105      	bne.n	8003b72 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b66:	893b      	ldrh	r3, [r7, #8]
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	629a      	str	r2, [r3, #40]	; 0x28
 8003b70:	e015      	b.n	8003b9e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b72:	893b      	ldrh	r3, [r7, #8]
 8003b74:	0a1b      	lsrs	r3, r3, #8
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b80:	69fa      	ldr	r2, [r7, #28]
 8003b82:	69b9      	ldr	r1, [r7, #24]
 8003b84:	68f8      	ldr	r0, [r7, #12]
 8003b86:	f000 f883 	bl	8003c90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e012      	b.n	8003bba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b94:	893b      	ldrh	r3, [r7, #8]
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	2140      	movs	r1, #64	; 0x40
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 f831 	bl	8003c10 <I2C_WaitOnFlagUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e000      	b.n	8003bba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	80002000 	.word	0x80002000

08003bc8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d103      	bne.n	8003be6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2200      	movs	r2, #0
 8003be4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d007      	beq.n	8003c04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	699a      	ldr	r2, [r3, #24]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	619a      	str	r2, [r3, #24]
  }
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	603b      	str	r3, [r7, #0]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c20:	e022      	b.n	8003c68 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c28:	d01e      	beq.n	8003c68 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2a:	f7ff f865 	bl	8002cf8 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	683a      	ldr	r2, [r7, #0]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d302      	bcc.n	8003c40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d113      	bne.n	8003c68 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c44:	f043 0220 	orr.w	r2, r3, #32
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e00f      	b.n	8003c88 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	699a      	ldr	r2, [r3, #24]
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	4013      	ands	r3, r2
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	bf0c      	ite	eq
 8003c78:	2301      	moveq	r3, #1
 8003c7a:	2300      	movne	r3, #0
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	461a      	mov	r2, r3
 8003c80:	79fb      	ldrb	r3, [r7, #7]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d0cd      	beq.n	8003c22 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c9c:	e02c      	b.n	8003cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	68b9      	ldr	r1, [r7, #8]
 8003ca2:	68f8      	ldr	r0, [r7, #12]
 8003ca4:	f000 f870 	bl	8003d88 <I2C_IsErrorOccurred>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e02a      	b.n	8003d08 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb8:	d01e      	beq.n	8003cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cba:	f7ff f81d 	bl	8002cf8 <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d302      	bcc.n	8003cd0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d113      	bne.n	8003cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd4:	f043 0220 	orr.w	r2, r3, #32
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e007      	b.n	8003d08 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d1cb      	bne.n	8003c9e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d1c:	e028      	b.n	8003d70 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	68b9      	ldr	r1, [r7, #8]
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f830 	bl	8003d88 <I2C_IsErrorOccurred>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e026      	b.n	8003d80 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d32:	f7fe ffe1 	bl	8002cf8 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	68ba      	ldr	r2, [r7, #8]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d302      	bcc.n	8003d48 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d113      	bne.n	8003d70 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4c:	f043 0220 	orr.w	r2, r3, #32
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e007      	b.n	8003d80 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	f003 0320 	and.w	r3, r3, #32
 8003d7a:	2b20      	cmp	r3, #32
 8003d7c:	d1cf      	bne.n	8003d1e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3710      	adds	r7, #16
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b08a      	sub	sp, #40	; 0x28
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d94:	2300      	movs	r3, #0
 8003d96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003da2:	2300      	movs	r3, #0
 8003da4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	f003 0310 	and.w	r3, r3, #16
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d068      	beq.n	8003e86 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2210      	movs	r2, #16
 8003dba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003dbc:	e049      	b.n	8003e52 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc4:	d045      	beq.n	8003e52 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003dc6:	f7fe ff97 	bl	8002cf8 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	68ba      	ldr	r2, [r7, #8]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d302      	bcc.n	8003ddc <I2C_IsErrorOccurred+0x54>
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d13a      	bne.n	8003e52 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003de6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003dee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dfe:	d121      	bne.n	8003e44 <I2C_IsErrorOccurred+0xbc>
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e06:	d01d      	beq.n	8003e44 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003e08:	7cfb      	ldrb	r3, [r7, #19]
 8003e0a:	2b20      	cmp	r3, #32
 8003e0c:	d01a      	beq.n	8003e44 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e1c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003e1e:	f7fe ff6b 	bl	8002cf8 <HAL_GetTick>
 8003e22:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e24:	e00e      	b.n	8003e44 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003e26:	f7fe ff67 	bl	8002cf8 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b19      	cmp	r3, #25
 8003e32:	d907      	bls.n	8003e44 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003e34:	6a3b      	ldr	r3, [r7, #32]
 8003e36:	f043 0320 	orr.w	r3, r3, #32
 8003e3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003e42:	e006      	b.n	8003e52 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	f003 0320 	and.w	r3, r3, #32
 8003e4e:	2b20      	cmp	r3, #32
 8003e50:	d1e9      	bne.n	8003e26 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	f003 0320 	and.w	r3, r3, #32
 8003e5c:	2b20      	cmp	r3, #32
 8003e5e:	d003      	beq.n	8003e68 <I2C_IsErrorOccurred+0xe0>
 8003e60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0aa      	beq.n	8003dbe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003e68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d103      	bne.n	8003e78 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2220      	movs	r2, #32
 8003e76:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003e78:	6a3b      	ldr	r3, [r7, #32]
 8003e7a:	f043 0304 	orr.w	r3, r3, #4
 8003e7e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00b      	beq.n	8003eb0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003e98:	6a3b      	ldr	r3, [r7, #32]
 8003e9a:	f043 0301 	orr.w	r3, r3, #1
 8003e9e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ea8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00b      	beq.n	8003ed2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003eba:	6a3b      	ldr	r3, [r7, #32]
 8003ebc:	f043 0308 	orr.w	r3, r3, #8
 8003ec0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003eca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00b      	beq.n	8003ef4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	f043 0302 	orr.w	r3, r3, #2
 8003ee2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003eec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d01c      	beq.n	8003f36 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f7ff fe63 	bl	8003bc8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6859      	ldr	r1, [r3, #4]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	4b0d      	ldr	r3, [pc, #52]	; (8003f44 <I2C_IsErrorOccurred+0x1bc>)
 8003f0e:	400b      	ands	r3, r1
 8003f10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2220      	movs	r2, #32
 8003f22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003f36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3728      	adds	r7, #40	; 0x28
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	fe00e800 	.word	0xfe00e800

08003f48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b087      	sub	sp, #28
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	607b      	str	r3, [r7, #4]
 8003f52:	460b      	mov	r3, r1
 8003f54:	817b      	strh	r3, [r7, #10]
 8003f56:	4613      	mov	r3, r2
 8003f58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f5a:	897b      	ldrh	r3, [r7, #10]
 8003f5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f60:	7a7b      	ldrb	r3, [r7, #9]
 8003f62:	041b      	lsls	r3, r3, #16
 8003f64:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f68:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f76:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685a      	ldr	r2, [r3, #4]
 8003f7e:	6a3b      	ldr	r3, [r7, #32]
 8003f80:	0d5b      	lsrs	r3, r3, #21
 8003f82:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003f86:	4b08      	ldr	r3, [pc, #32]	; (8003fa8 <I2C_TransferConfig+0x60>)
 8003f88:	430b      	orrs	r3, r1
 8003f8a:	43db      	mvns	r3, r3
 8003f8c:	ea02 0103 	and.w	r1, r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	430a      	orrs	r2, r1
 8003f98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f9a:	bf00      	nop
 8003f9c:	371c      	adds	r7, #28
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	03ff63ff 	.word	0x03ff63ff

08003fac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b20      	cmp	r3, #32
 8003fc0:	d138      	bne.n	8004034 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d101      	bne.n	8003fd0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003fcc:	2302      	movs	r3, #2
 8003fce:	e032      	b.n	8004036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2224      	movs	r2, #36	; 0x24
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0201 	bic.w	r2, r2, #1
 8003fee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ffe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6819      	ldr	r1, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	683a      	ldr	r2, [r7, #0]
 800400c:	430a      	orrs	r2, r1
 800400e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0201 	orr.w	r2, r2, #1
 800401e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2220      	movs	r2, #32
 8004024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004030:	2300      	movs	r3, #0
 8004032:	e000      	b.n	8004036 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004034:	2302      	movs	r3, #2
  }
}
 8004036:	4618      	mov	r0, r3
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004042:	b480      	push	{r7}
 8004044:	b085      	sub	sp, #20
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
 800404a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b20      	cmp	r3, #32
 8004056:	d139      	bne.n	80040cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800405e:	2b01      	cmp	r3, #1
 8004060:	d101      	bne.n	8004066 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004062:	2302      	movs	r3, #2
 8004064:	e033      	b.n	80040ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2224      	movs	r2, #36	; 0x24
 8004072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0201 	bic.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004094:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	021b      	lsls	r3, r3, #8
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4313      	orrs	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f042 0201 	orr.w	r2, r2, #1
 80040b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040c8:	2300      	movs	r3, #0
 80040ca:	e000      	b.n	80040ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80040cc:	2302      	movs	r3, #2
  }
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3714      	adds	r7, #20
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr

080040da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80040da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040dc:	b08f      	sub	sp, #60	; 0x3c
 80040de:	af0a      	add	r7, sp, #40	; 0x28
 80040e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e116      	b.n	800431a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d106      	bne.n	800410c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7fe fc00 	bl	800290c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2203      	movs	r2, #3
 8004110:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411c:	2b00      	cmp	r3, #0
 800411e:	d102      	bne.n	8004126 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4618      	mov	r0, r3
 800412c:	f003 f8ea 	bl	8007304 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	603b      	str	r3, [r7, #0]
 8004136:	687e      	ldr	r6, [r7, #4]
 8004138:	466d      	mov	r5, sp
 800413a:	f106 0410 	add.w	r4, r6, #16
 800413e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004140:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004142:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004144:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004146:	e894 0003 	ldmia.w	r4, {r0, r1}
 800414a:	e885 0003 	stmia.w	r5, {r0, r1}
 800414e:	1d33      	adds	r3, r6, #4
 8004150:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004152:	6838      	ldr	r0, [r7, #0]
 8004154:	f003 f87e 	bl	8007254 <USB_CoreInit>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d005      	beq.n	800416a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2202      	movs	r2, #2
 8004162:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e0d7      	b.n	800431a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	2100      	movs	r1, #0
 8004170:	4618      	mov	r0, r3
 8004172:	f003 f8d8 	bl	8007326 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004176:	2300      	movs	r3, #0
 8004178:	73fb      	strb	r3, [r7, #15]
 800417a:	e04a      	b.n	8004212 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800417c:	7bfa      	ldrb	r2, [r7, #15]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	333d      	adds	r3, #61	; 0x3d
 800418c:	2201      	movs	r2, #1
 800418e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004190:	7bfa      	ldrb	r2, [r7, #15]
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	4413      	add	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	333c      	adds	r3, #60	; 0x3c
 80041a0:	7bfa      	ldrb	r2, [r7, #15]
 80041a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80041a4:	7bfa      	ldrb	r2, [r7, #15]
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
 80041a8:	b298      	uxth	r0, r3
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	4613      	mov	r3, r2
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	4413      	add	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	3344      	adds	r3, #68	; 0x44
 80041b8:	4602      	mov	r2, r0
 80041ba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80041bc:	7bfa      	ldrb	r2, [r7, #15]
 80041be:	6879      	ldr	r1, [r7, #4]
 80041c0:	4613      	mov	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	4413      	add	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	440b      	add	r3, r1
 80041ca:	3340      	adds	r3, #64	; 0x40
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80041d0:	7bfa      	ldrb	r2, [r7, #15]
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	4613      	mov	r3, r2
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	3348      	adds	r3, #72	; 0x48
 80041e0:	2200      	movs	r2, #0
 80041e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80041e4:	7bfa      	ldrb	r2, [r7, #15]
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	4613      	mov	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	4413      	add	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	440b      	add	r3, r1
 80041f2:	334c      	adds	r3, #76	; 0x4c
 80041f4:	2200      	movs	r2, #0
 80041f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80041f8:	7bfa      	ldrb	r2, [r7, #15]
 80041fa:	6879      	ldr	r1, [r7, #4]
 80041fc:	4613      	mov	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	3354      	adds	r3, #84	; 0x54
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800420c:	7bfb      	ldrb	r3, [r7, #15]
 800420e:	3301      	adds	r3, #1
 8004210:	73fb      	strb	r3, [r7, #15]
 8004212:	7bfa      	ldrb	r2, [r7, #15]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	429a      	cmp	r2, r3
 800421a:	d3af      	bcc.n	800417c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800421c:	2300      	movs	r3, #0
 800421e:	73fb      	strb	r3, [r7, #15]
 8004220:	e044      	b.n	80042ac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004222:	7bfa      	ldrb	r2, [r7, #15]
 8004224:	6879      	ldr	r1, [r7, #4]
 8004226:	4613      	mov	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	4413      	add	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	440b      	add	r3, r1
 8004230:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004234:	2200      	movs	r2, #0
 8004236:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004238:	7bfa      	ldrb	r2, [r7, #15]
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	4613      	mov	r3, r2
 800423e:	00db      	lsls	r3, r3, #3
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800424a:	7bfa      	ldrb	r2, [r7, #15]
 800424c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800424e:	7bfa      	ldrb	r2, [r7, #15]
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	4613      	mov	r3, r2
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	4413      	add	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	440b      	add	r3, r1
 800425c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004260:	2200      	movs	r2, #0
 8004262:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004264:	7bfa      	ldrb	r2, [r7, #15]
 8004266:	6879      	ldr	r1, [r7, #4]
 8004268:	4613      	mov	r3, r2
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	440b      	add	r3, r1
 8004272:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800427a:	7bfa      	ldrb	r2, [r7, #15]
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	4613      	mov	r3, r2
 8004280:	00db      	lsls	r3, r3, #3
 8004282:	4413      	add	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	440b      	add	r3, r1
 8004288:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004290:	7bfa      	ldrb	r2, [r7, #15]
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	4613      	mov	r3, r2
 8004296:	00db      	lsls	r3, r3, #3
 8004298:	4413      	add	r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80042a2:	2200      	movs	r2, #0
 80042a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
 80042a8:	3301      	adds	r3, #1
 80042aa:	73fb      	strb	r3, [r7, #15]
 80042ac:	7bfa      	ldrb	r2, [r7, #15]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d3b5      	bcc.n	8004222 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	603b      	str	r3, [r7, #0]
 80042bc:	687e      	ldr	r6, [r7, #4]
 80042be:	466d      	mov	r5, sp
 80042c0:	f106 0410 	add.w	r4, r6, #16
 80042c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042cc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80042d0:	e885 0003 	stmia.w	r5, {r0, r1}
 80042d4:	1d33      	adds	r3, r6, #4
 80042d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042d8:	6838      	ldr	r0, [r7, #0]
 80042da:	f003 f871 	bl	80073c0 <USB_DevInit>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d005      	beq.n	80042f0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e014      	b.n	800431a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004304:	2b01      	cmp	r3, #1
 8004306:	d102      	bne.n	800430e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f80b 	bl	8004324 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4618      	mov	r0, r3
 8004314:	f003 fa2f 	bl	8007776 <USB_DevDisconnect>

  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3714      	adds	r7, #20
 800431e:	46bd      	mov	sp, r7
 8004320:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004324 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004352:	4b05      	ldr	r3, [pc, #20]	; (8004368 <HAL_PCDEx_ActivateLPM+0x44>)
 8004354:	4313      	orrs	r3, r2
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3714      	adds	r7, #20
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr
 8004368:	10000003 	.word	0x10000003

0800436c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004370:	4b05      	ldr	r3, [pc, #20]	; (8004388 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a04      	ldr	r2, [pc, #16]	; (8004388 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004376:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800437a:	6013      	str	r3, [r2, #0]
}
 800437c:	bf00      	nop
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	40007000 	.word	0x40007000

0800438c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004394:	2300      	movs	r3, #0
 8004396:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e291      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8087 	beq.w	80044be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043b0:	4b96      	ldr	r3, [pc, #600]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f003 030c 	and.w	r3, r3, #12
 80043b8:	2b04      	cmp	r3, #4
 80043ba:	d00c      	beq.n	80043d6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043bc:	4b93      	ldr	r3, [pc, #588]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f003 030c 	and.w	r3, r3, #12
 80043c4:	2b08      	cmp	r3, #8
 80043c6:	d112      	bne.n	80043ee <HAL_RCC_OscConfig+0x62>
 80043c8:	4b90      	ldr	r3, [pc, #576]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043d4:	d10b      	bne.n	80043ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043d6:	4b8d      	ldr	r3, [pc, #564]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d06c      	beq.n	80044bc <HAL_RCC_OscConfig+0x130>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d168      	bne.n	80044bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e26b      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043f6:	d106      	bne.n	8004406 <HAL_RCC_OscConfig+0x7a>
 80043f8:	4b84      	ldr	r3, [pc, #528]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a83      	ldr	r2, [pc, #524]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80043fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	e02e      	b.n	8004464 <HAL_RCC_OscConfig+0xd8>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10c      	bne.n	8004428 <HAL_RCC_OscConfig+0x9c>
 800440e:	4b7f      	ldr	r3, [pc, #508]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a7e      	ldr	r2, [pc, #504]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	4b7c      	ldr	r3, [pc, #496]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a7b      	ldr	r2, [pc, #492]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004420:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	e01d      	b.n	8004464 <HAL_RCC_OscConfig+0xd8>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004430:	d10c      	bne.n	800444c <HAL_RCC_OscConfig+0xc0>
 8004432:	4b76      	ldr	r3, [pc, #472]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a75      	ldr	r2, [pc, #468]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004438:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	4b73      	ldr	r3, [pc, #460]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a72      	ldr	r2, [pc, #456]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004448:	6013      	str	r3, [r2, #0]
 800444a:	e00b      	b.n	8004464 <HAL_RCC_OscConfig+0xd8>
 800444c:	4b6f      	ldr	r3, [pc, #444]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a6e      	ldr	r2, [pc, #440]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004456:	6013      	str	r3, [r2, #0]
 8004458:	4b6c      	ldr	r3, [pc, #432]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a6b      	ldr	r2, [pc, #428]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800445e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004462:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d013      	beq.n	8004494 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446c:	f7fe fc44 	bl	8002cf8 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004474:	f7fe fc40 	bl	8002cf8 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b64      	cmp	r3, #100	; 0x64
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e21f      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004486:	4b61      	ldr	r3, [pc, #388]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0f0      	beq.n	8004474 <HAL_RCC_OscConfig+0xe8>
 8004492:	e014      	b.n	80044be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004494:	f7fe fc30 	bl	8002cf8 <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800449a:	e008      	b.n	80044ae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800449c:	f7fe fc2c 	bl	8002cf8 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	2b64      	cmp	r3, #100	; 0x64
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e20b      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ae:	4b57      	ldr	r3, [pc, #348]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1f0      	bne.n	800449c <HAL_RCC_OscConfig+0x110>
 80044ba:	e000      	b.n	80044be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d069      	beq.n	800459e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044ca:	4b50      	ldr	r3, [pc, #320]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f003 030c 	and.w	r3, r3, #12
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00b      	beq.n	80044ee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044d6:	4b4d      	ldr	r3, [pc, #308]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 030c 	and.w	r3, r3, #12
 80044de:	2b08      	cmp	r3, #8
 80044e0:	d11c      	bne.n	800451c <HAL_RCC_OscConfig+0x190>
 80044e2:	4b4a      	ldr	r3, [pc, #296]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d116      	bne.n	800451c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ee:	4b47      	ldr	r3, [pc, #284]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d005      	beq.n	8004506 <HAL_RCC_OscConfig+0x17a>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d001      	beq.n	8004506 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e1df      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004506:	4b41      	ldr	r3, [pc, #260]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	493d      	ldr	r1, [pc, #244]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004516:	4313      	orrs	r3, r2
 8004518:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800451a:	e040      	b.n	800459e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d023      	beq.n	800456c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004524:	4b39      	ldr	r3, [pc, #228]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a38      	ldr	r2, [pc, #224]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800452a:	f043 0301 	orr.w	r3, r3, #1
 800452e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004530:	f7fe fbe2 	bl	8002cf8 <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004538:	f7fe fbde 	bl	8002cf8 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b02      	cmp	r3, #2
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e1bd      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800454a:	4b30      	ldr	r3, [pc, #192]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b00      	cmp	r3, #0
 8004554:	d0f0      	beq.n	8004538 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004556:	4b2d      	ldr	r3, [pc, #180]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	00db      	lsls	r3, r3, #3
 8004564:	4929      	ldr	r1, [pc, #164]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004566:	4313      	orrs	r3, r2
 8004568:	600b      	str	r3, [r1, #0]
 800456a:	e018      	b.n	800459e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800456c:	4b27      	ldr	r3, [pc, #156]	; (800460c <HAL_RCC_OscConfig+0x280>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a26      	ldr	r2, [pc, #152]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004572:	f023 0301 	bic.w	r3, r3, #1
 8004576:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004578:	f7fe fbbe 	bl	8002cf8 <HAL_GetTick>
 800457c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800457e:	e008      	b.n	8004592 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004580:	f7fe fbba 	bl	8002cf8 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d901      	bls.n	8004592 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e199      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004592:	4b1e      	ldr	r3, [pc, #120]	; (800460c <HAL_RCC_OscConfig+0x280>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1f0      	bne.n	8004580 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d038      	beq.n	800461c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d019      	beq.n	80045e6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045b2:	4b16      	ldr	r3, [pc, #88]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045b6:	4a15      	ldr	r2, [pc, #84]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045b8:	f043 0301 	orr.w	r3, r3, #1
 80045bc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045be:	f7fe fb9b 	bl	8002cf8 <HAL_GetTick>
 80045c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045c4:	e008      	b.n	80045d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045c6:	f7fe fb97 	bl	8002cf8 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d901      	bls.n	80045d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e176      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045d8:	4b0c      	ldr	r3, [pc, #48]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d0f0      	beq.n	80045c6 <HAL_RCC_OscConfig+0x23a>
 80045e4:	e01a      	b.n	800461c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045e6:	4b09      	ldr	r3, [pc, #36]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045ea:	4a08      	ldr	r2, [pc, #32]	; (800460c <HAL_RCC_OscConfig+0x280>)
 80045ec:	f023 0301 	bic.w	r3, r3, #1
 80045f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f2:	f7fe fb81 	bl	8002cf8 <HAL_GetTick>
 80045f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045f8:	e00a      	b.n	8004610 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045fa:	f7fe fb7d 	bl	8002cf8 <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b02      	cmp	r3, #2
 8004606:	d903      	bls.n	8004610 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e15c      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
 800460c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004610:	4b91      	ldr	r3, [pc, #580]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004612:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d1ee      	bne.n	80045fa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 80a4 	beq.w	8004772 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800462a:	4b8b      	ldr	r3, [pc, #556]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10d      	bne.n	8004652 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004636:	4b88      	ldr	r3, [pc, #544]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463a:	4a87      	ldr	r2, [pc, #540]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800463c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004640:	6413      	str	r3, [r2, #64]	; 0x40
 8004642:	4b85      	ldr	r3, [pc, #532]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800464a:	60bb      	str	r3, [r7, #8]
 800464c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800464e:	2301      	movs	r3, #1
 8004650:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004652:	4b82      	ldr	r3, [pc, #520]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800465a:	2b00      	cmp	r3, #0
 800465c:	d118      	bne.n	8004690 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800465e:	4b7f      	ldr	r3, [pc, #508]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a7e      	ldr	r2, [pc, #504]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004664:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004668:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800466a:	f7fe fb45 	bl	8002cf8 <HAL_GetTick>
 800466e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004670:	e008      	b.n	8004684 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004672:	f7fe fb41 	bl	8002cf8 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b64      	cmp	r3, #100	; 0x64
 800467e:	d901      	bls.n	8004684 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e120      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004684:	4b75      	ldr	r3, [pc, #468]	; (800485c <HAL_RCC_OscConfig+0x4d0>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800468c:	2b00      	cmp	r3, #0
 800468e:	d0f0      	beq.n	8004672 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d106      	bne.n	80046a6 <HAL_RCC_OscConfig+0x31a>
 8004698:	4b6f      	ldr	r3, [pc, #444]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800469a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800469c:	4a6e      	ldr	r2, [pc, #440]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800469e:	f043 0301 	orr.w	r3, r3, #1
 80046a2:	6713      	str	r3, [r2, #112]	; 0x70
 80046a4:	e02d      	b.n	8004702 <HAL_RCC_OscConfig+0x376>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10c      	bne.n	80046c8 <HAL_RCC_OscConfig+0x33c>
 80046ae:	4b6a      	ldr	r3, [pc, #424]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b2:	4a69      	ldr	r2, [pc, #420]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046b4:	f023 0301 	bic.w	r3, r3, #1
 80046b8:	6713      	str	r3, [r2, #112]	; 0x70
 80046ba:	4b67      	ldr	r3, [pc, #412]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046be:	4a66      	ldr	r2, [pc, #408]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046c0:	f023 0304 	bic.w	r3, r3, #4
 80046c4:	6713      	str	r3, [r2, #112]	; 0x70
 80046c6:	e01c      	b.n	8004702 <HAL_RCC_OscConfig+0x376>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	2b05      	cmp	r3, #5
 80046ce:	d10c      	bne.n	80046ea <HAL_RCC_OscConfig+0x35e>
 80046d0:	4b61      	ldr	r3, [pc, #388]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046d4:	4a60      	ldr	r2, [pc, #384]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046d6:	f043 0304 	orr.w	r3, r3, #4
 80046da:	6713      	str	r3, [r2, #112]	; 0x70
 80046dc:	4b5e      	ldr	r3, [pc, #376]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e0:	4a5d      	ldr	r2, [pc, #372]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046e2:	f043 0301 	orr.w	r3, r3, #1
 80046e6:	6713      	str	r3, [r2, #112]	; 0x70
 80046e8:	e00b      	b.n	8004702 <HAL_RCC_OscConfig+0x376>
 80046ea:	4b5b      	ldr	r3, [pc, #364]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ee:	4a5a      	ldr	r2, [pc, #360]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046f0:	f023 0301 	bic.w	r3, r3, #1
 80046f4:	6713      	str	r3, [r2, #112]	; 0x70
 80046f6:	4b58      	ldr	r3, [pc, #352]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046fa:	4a57      	ldr	r2, [pc, #348]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80046fc:	f023 0304 	bic.w	r3, r3, #4
 8004700:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d015      	beq.n	8004736 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800470a:	f7fe faf5 	bl	8002cf8 <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004710:	e00a      	b.n	8004728 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004712:	f7fe faf1 	bl	8002cf8 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004720:	4293      	cmp	r3, r2
 8004722:	d901      	bls.n	8004728 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e0ce      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004728:	4b4b      	ldr	r3, [pc, #300]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800472a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0ee      	beq.n	8004712 <HAL_RCC_OscConfig+0x386>
 8004734:	e014      	b.n	8004760 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004736:	f7fe fadf 	bl	8002cf8 <HAL_GetTick>
 800473a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800473c:	e00a      	b.n	8004754 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800473e:	f7fe fadb 	bl	8002cf8 <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	f241 3288 	movw	r2, #5000	; 0x1388
 800474c:	4293      	cmp	r3, r2
 800474e:	d901      	bls.n	8004754 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e0b8      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004754:	4b40      	ldr	r3, [pc, #256]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1ee      	bne.n	800473e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004760:	7dfb      	ldrb	r3, [r7, #23]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d105      	bne.n	8004772 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004766:	4b3c      	ldr	r3, [pc, #240]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	4a3b      	ldr	r2, [pc, #236]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800476c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004770:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	2b00      	cmp	r3, #0
 8004778:	f000 80a4 	beq.w	80048c4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800477c:	4b36      	ldr	r3, [pc, #216]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f003 030c 	and.w	r3, r3, #12
 8004784:	2b08      	cmp	r3, #8
 8004786:	d06b      	beq.n	8004860 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	2b02      	cmp	r3, #2
 800478e:	d149      	bne.n	8004824 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004790:	4b31      	ldr	r3, [pc, #196]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a30      	ldr	r2, [pc, #192]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800479a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fe faac 	bl	8002cf8 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a4:	f7fe faa8 	bl	8002cf8 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e087      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b6:	4b28      	ldr	r3, [pc, #160]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	69da      	ldr	r2, [r3, #28]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	431a      	orrs	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d0:	019b      	lsls	r3, r3, #6
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d8:	085b      	lsrs	r3, r3, #1
 80047da:	3b01      	subs	r3, #1
 80047dc:	041b      	lsls	r3, r3, #16
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e4:	061b      	lsls	r3, r3, #24
 80047e6:	4313      	orrs	r3, r2
 80047e8:	4a1b      	ldr	r2, [pc, #108]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80047ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80047ee:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047f0:	4b19      	ldr	r3, [pc, #100]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a18      	ldr	r2, [pc, #96]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 80047f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047fc:	f7fe fa7c 	bl	8002cf8 <HAL_GetTick>
 8004800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004802:	e008      	b.n	8004816 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004804:	f7fe fa78 	bl	8002cf8 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	2b02      	cmp	r3, #2
 8004810:	d901      	bls.n	8004816 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e057      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004816:	4b10      	ldr	r3, [pc, #64]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d0f0      	beq.n	8004804 <HAL_RCC_OscConfig+0x478>
 8004822:	e04f      	b.n	80048c4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004824:	4b0c      	ldr	r3, [pc, #48]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a0b      	ldr	r2, [pc, #44]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800482a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800482e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004830:	f7fe fa62 	bl	8002cf8 <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004836:	e008      	b.n	800484a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004838:	f7fe fa5e 	bl	8002cf8 <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	2b02      	cmp	r3, #2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e03d      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484a:	4b03      	ldr	r3, [pc, #12]	; (8004858 <HAL_RCC_OscConfig+0x4cc>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1f0      	bne.n	8004838 <HAL_RCC_OscConfig+0x4ac>
 8004856:	e035      	b.n	80048c4 <HAL_RCC_OscConfig+0x538>
 8004858:	40023800 	.word	0x40023800
 800485c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004860:	4b1b      	ldr	r3, [pc, #108]	; (80048d0 <HAL_RCC_OscConfig+0x544>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d028      	beq.n	80048c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004878:	429a      	cmp	r2, r3
 800487a:	d121      	bne.n	80048c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004886:	429a      	cmp	r2, r3
 8004888:	d11a      	bne.n	80048c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004890:	4013      	ands	r3, r2
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004896:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004898:	4293      	cmp	r3, r2
 800489a:	d111      	bne.n	80048c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a6:	085b      	lsrs	r3, r3, #1
 80048a8:	3b01      	subs	r3, #1
 80048aa:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d107      	bne.n	80048c0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ba:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80048bc:	429a      	cmp	r2, r3
 80048be:	d001      	beq.n	80048c4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e000      	b.n	80048c6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3718      	adds	r7, #24
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40023800 	.word	0x40023800

080048d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80048de:	2300      	movs	r3, #0
 80048e0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e0d0      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048ec:	4b6a      	ldr	r3, [pc, #424]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 030f 	and.w	r3, r3, #15
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d910      	bls.n	800491c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048fa:	4b67      	ldr	r3, [pc, #412]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f023 020f 	bic.w	r2, r3, #15
 8004902:	4965      	ldr	r1, [pc, #404]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	4313      	orrs	r3, r2
 8004908:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800490a:	4b63      	ldr	r3, [pc, #396]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 030f 	and.w	r3, r3, #15
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	429a      	cmp	r2, r3
 8004916:	d001      	beq.n	800491c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e0b8      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d020      	beq.n	800496a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0304 	and.w	r3, r3, #4
 8004930:	2b00      	cmp	r3, #0
 8004932:	d005      	beq.n	8004940 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004934:	4b59      	ldr	r3, [pc, #356]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	4a58      	ldr	r2, [pc, #352]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 800493a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800493e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0308 	and.w	r3, r3, #8
 8004948:	2b00      	cmp	r3, #0
 800494a:	d005      	beq.n	8004958 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800494c:	4b53      	ldr	r3, [pc, #332]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	4a52      	ldr	r2, [pc, #328]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004952:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004956:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004958:	4b50      	ldr	r3, [pc, #320]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	494d      	ldr	r1, [pc, #308]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004966:	4313      	orrs	r3, r2
 8004968:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d040      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2b01      	cmp	r3, #1
 800497c:	d107      	bne.n	800498e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800497e:	4b47      	ldr	r3, [pc, #284]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d115      	bne.n	80049b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e07f      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2b02      	cmp	r3, #2
 8004994:	d107      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004996:	4b41      	ldr	r3, [pc, #260]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d109      	bne.n	80049b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e073      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049a6:	4b3d      	ldr	r3, [pc, #244]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0302 	and.w	r3, r3, #2
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e06b      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049b6:	4b39      	ldr	r3, [pc, #228]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f023 0203 	bic.w	r2, r3, #3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	4936      	ldr	r1, [pc, #216]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049c8:	f7fe f996 	bl	8002cf8 <HAL_GetTick>
 80049cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ce:	e00a      	b.n	80049e6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049d0:	f7fe f992 	bl	8002cf8 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	f241 3288 	movw	r2, #5000	; 0x1388
 80049de:	4293      	cmp	r3, r2
 80049e0:	d901      	bls.n	80049e6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e053      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e6:	4b2d      	ldr	r3, [pc, #180]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f003 020c 	and.w	r2, r3, #12
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d1eb      	bne.n	80049d0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049f8:	4b27      	ldr	r3, [pc, #156]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 030f 	and.w	r3, r3, #15
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d210      	bcs.n	8004a28 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a06:	4b24      	ldr	r3, [pc, #144]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f023 020f 	bic.w	r2, r3, #15
 8004a0e:	4922      	ldr	r1, [pc, #136]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a16:	4b20      	ldr	r3, [pc, #128]	; (8004a98 <HAL_RCC_ClockConfig+0x1c4>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 030f 	and.w	r3, r3, #15
 8004a1e:	683a      	ldr	r2, [r7, #0]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d001      	beq.n	8004a28 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e032      	b.n	8004a8e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0304 	and.w	r3, r3, #4
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d008      	beq.n	8004a46 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a34:	4b19      	ldr	r3, [pc, #100]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	4916      	ldr	r1, [pc, #88]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004a42:	4313      	orrs	r3, r2
 8004a44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0308 	and.w	r3, r3, #8
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d009      	beq.n	8004a66 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a52:	4b12      	ldr	r3, [pc, #72]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	00db      	lsls	r3, r3, #3
 8004a60:	490e      	ldr	r1, [pc, #56]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a66:	f000 f821 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	4b0b      	ldr	r3, [pc, #44]	; (8004a9c <HAL_RCC_ClockConfig+0x1c8>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	091b      	lsrs	r3, r3, #4
 8004a72:	f003 030f 	and.w	r3, r3, #15
 8004a76:	490a      	ldr	r1, [pc, #40]	; (8004aa0 <HAL_RCC_ClockConfig+0x1cc>)
 8004a78:	5ccb      	ldrb	r3, [r1, r3]
 8004a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7e:	4a09      	ldr	r2, [pc, #36]	; (8004aa4 <HAL_RCC_ClockConfig+0x1d0>)
 8004a80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a82:	4b09      	ldr	r3, [pc, #36]	; (8004aa8 <HAL_RCC_ClockConfig+0x1d4>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7fe f8f2 	bl	8002c70 <HAL_InitTick>

  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40023c00 	.word	0x40023c00
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	0800bb9c 	.word	0x0800bb9c
 8004aa4:	20000004 	.word	0x20000004
 8004aa8:	20000008 	.word	0x20000008

08004aac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ab0:	b094      	sub	sp, #80	; 0x50
 8004ab2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	647b      	str	r3, [r7, #68]	; 0x44
 8004ab8:	2300      	movs	r3, #0
 8004aba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004abc:	2300      	movs	r3, #0
 8004abe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ac4:	4b79      	ldr	r3, [pc, #484]	; (8004cac <HAL_RCC_GetSysClockFreq+0x200>)
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f003 030c 	and.w	r3, r3, #12
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	d00d      	beq.n	8004aec <HAL_RCC_GetSysClockFreq+0x40>
 8004ad0:	2b08      	cmp	r3, #8
 8004ad2:	f200 80e1 	bhi.w	8004c98 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d002      	beq.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x34>
 8004ada:	2b04      	cmp	r3, #4
 8004adc:	d003      	beq.n	8004ae6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004ade:	e0db      	b.n	8004c98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ae0:	4b73      	ldr	r3, [pc, #460]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ae2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ae4:	e0db      	b.n	8004c9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ae6:	4b73      	ldr	r3, [pc, #460]	; (8004cb4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004ae8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004aea:	e0d8      	b.n	8004c9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004aec:	4b6f      	ldr	r3, [pc, #444]	; (8004cac <HAL_RCC_GetSysClockFreq+0x200>)
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004af4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004af6:	4b6d      	ldr	r3, [pc, #436]	; (8004cac <HAL_RCC_GetSysClockFreq+0x200>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d063      	beq.n	8004bca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b02:	4b6a      	ldr	r3, [pc, #424]	; (8004cac <HAL_RCC_GetSysClockFreq+0x200>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	099b      	lsrs	r3, r3, #6
 8004b08:	2200      	movs	r2, #0
 8004b0a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b0c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b14:	633b      	str	r3, [r7, #48]	; 0x30
 8004b16:	2300      	movs	r3, #0
 8004b18:	637b      	str	r3, [r7, #52]	; 0x34
 8004b1a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004b1e:	4622      	mov	r2, r4
 8004b20:	462b      	mov	r3, r5
 8004b22:	f04f 0000 	mov.w	r0, #0
 8004b26:	f04f 0100 	mov.w	r1, #0
 8004b2a:	0159      	lsls	r1, r3, #5
 8004b2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b30:	0150      	lsls	r0, r2, #5
 8004b32:	4602      	mov	r2, r0
 8004b34:	460b      	mov	r3, r1
 8004b36:	4621      	mov	r1, r4
 8004b38:	1a51      	subs	r1, r2, r1
 8004b3a:	6139      	str	r1, [r7, #16]
 8004b3c:	4629      	mov	r1, r5
 8004b3e:	eb63 0301 	sbc.w	r3, r3, r1
 8004b42:	617b      	str	r3, [r7, #20]
 8004b44:	f04f 0200 	mov.w	r2, #0
 8004b48:	f04f 0300 	mov.w	r3, #0
 8004b4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b50:	4659      	mov	r1, fp
 8004b52:	018b      	lsls	r3, r1, #6
 8004b54:	4651      	mov	r1, sl
 8004b56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b5a:	4651      	mov	r1, sl
 8004b5c:	018a      	lsls	r2, r1, #6
 8004b5e:	4651      	mov	r1, sl
 8004b60:	ebb2 0801 	subs.w	r8, r2, r1
 8004b64:	4659      	mov	r1, fp
 8004b66:	eb63 0901 	sbc.w	r9, r3, r1
 8004b6a:	f04f 0200 	mov.w	r2, #0
 8004b6e:	f04f 0300 	mov.w	r3, #0
 8004b72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b7e:	4690      	mov	r8, r2
 8004b80:	4699      	mov	r9, r3
 8004b82:	4623      	mov	r3, r4
 8004b84:	eb18 0303 	adds.w	r3, r8, r3
 8004b88:	60bb      	str	r3, [r7, #8]
 8004b8a:	462b      	mov	r3, r5
 8004b8c:	eb49 0303 	adc.w	r3, r9, r3
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	f04f 0200 	mov.w	r2, #0
 8004b96:	f04f 0300 	mov.w	r3, #0
 8004b9a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004b9e:	4629      	mov	r1, r5
 8004ba0:	024b      	lsls	r3, r1, #9
 8004ba2:	4621      	mov	r1, r4
 8004ba4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ba8:	4621      	mov	r1, r4
 8004baa:	024a      	lsls	r2, r1, #9
 8004bac:	4610      	mov	r0, r2
 8004bae:	4619      	mov	r1, r3
 8004bb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bb6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bb8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bbc:	f7fc f8d4 	bl	8000d68 <__aeabi_uldivmod>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bc8:	e058      	b.n	8004c7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bca:	4b38      	ldr	r3, [pc, #224]	; (8004cac <HAL_RCC_GetSysClockFreq+0x200>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	099b      	lsrs	r3, r3, #6
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	4611      	mov	r1, r2
 8004bd6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bda:	623b      	str	r3, [r7, #32]
 8004bdc:	2300      	movs	r3, #0
 8004bde:	627b      	str	r3, [r7, #36]	; 0x24
 8004be0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004be4:	4642      	mov	r2, r8
 8004be6:	464b      	mov	r3, r9
 8004be8:	f04f 0000 	mov.w	r0, #0
 8004bec:	f04f 0100 	mov.w	r1, #0
 8004bf0:	0159      	lsls	r1, r3, #5
 8004bf2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bf6:	0150      	lsls	r0, r2, #5
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	4641      	mov	r1, r8
 8004bfe:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c02:	4649      	mov	r1, r9
 8004c04:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c08:	f04f 0200 	mov.w	r2, #0
 8004c0c:	f04f 0300 	mov.w	r3, #0
 8004c10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c1c:	ebb2 040a 	subs.w	r4, r2, sl
 8004c20:	eb63 050b 	sbc.w	r5, r3, fp
 8004c24:	f04f 0200 	mov.w	r2, #0
 8004c28:	f04f 0300 	mov.w	r3, #0
 8004c2c:	00eb      	lsls	r3, r5, #3
 8004c2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c32:	00e2      	lsls	r2, r4, #3
 8004c34:	4614      	mov	r4, r2
 8004c36:	461d      	mov	r5, r3
 8004c38:	4643      	mov	r3, r8
 8004c3a:	18e3      	adds	r3, r4, r3
 8004c3c:	603b      	str	r3, [r7, #0]
 8004c3e:	464b      	mov	r3, r9
 8004c40:	eb45 0303 	adc.w	r3, r5, r3
 8004c44:	607b      	str	r3, [r7, #4]
 8004c46:	f04f 0200 	mov.w	r2, #0
 8004c4a:	f04f 0300 	mov.w	r3, #0
 8004c4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c52:	4629      	mov	r1, r5
 8004c54:	028b      	lsls	r3, r1, #10
 8004c56:	4621      	mov	r1, r4
 8004c58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c5c:	4621      	mov	r1, r4
 8004c5e:	028a      	lsls	r2, r1, #10
 8004c60:	4610      	mov	r0, r2
 8004c62:	4619      	mov	r1, r3
 8004c64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c66:	2200      	movs	r2, #0
 8004c68:	61bb      	str	r3, [r7, #24]
 8004c6a:	61fa      	str	r2, [r7, #28]
 8004c6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c70:	f7fc f87a 	bl	8000d68 <__aeabi_uldivmod>
 8004c74:	4602      	mov	r2, r0
 8004c76:	460b      	mov	r3, r1
 8004c78:	4613      	mov	r3, r2
 8004c7a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004c7c:	4b0b      	ldr	r3, [pc, #44]	; (8004cac <HAL_RCC_GetSysClockFreq+0x200>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	0c1b      	lsrs	r3, r3, #16
 8004c82:	f003 0303 	and.w	r3, r3, #3
 8004c86:	3301      	adds	r3, #1
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004c8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c96:	e002      	b.n	8004c9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c98:	4b05      	ldr	r3, [pc, #20]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004c9a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004c9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3750      	adds	r7, #80	; 0x50
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004caa:	bf00      	nop
 8004cac:	40023800 	.word	0x40023800
 8004cb0:	00f42400 	.word	0x00f42400
 8004cb4:	007a1200 	.word	0x007a1200

08004cb8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cbc:	4b03      	ldr	r3, [pc, #12]	; (8004ccc <HAL_RCC_GetHCLKFreq+0x14>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	20000004 	.word	0x20000004

08004cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cd4:	f7ff fff0 	bl	8004cb8 <HAL_RCC_GetHCLKFreq>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	4b05      	ldr	r3, [pc, #20]	; (8004cf0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	0a9b      	lsrs	r3, r3, #10
 8004ce0:	f003 0307 	and.w	r3, r3, #7
 8004ce4:	4903      	ldr	r1, [pc, #12]	; (8004cf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ce6:	5ccb      	ldrb	r3, [r1, r3]
 8004ce8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	bd80      	pop	{r7, pc}
 8004cf0:	40023800 	.word	0x40023800
 8004cf4:	0800bbac 	.word	0x0800bbac

08004cf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004cfc:	f7ff ffdc 	bl	8004cb8 <HAL_RCC_GetHCLKFreq>
 8004d00:	4602      	mov	r2, r0
 8004d02:	4b05      	ldr	r3, [pc, #20]	; (8004d18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	0b5b      	lsrs	r3, r3, #13
 8004d08:	f003 0307 	and.w	r3, r3, #7
 8004d0c:	4903      	ldr	r1, [pc, #12]	; (8004d1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d0e:	5ccb      	ldrb	r3, [r1, r3]
 8004d10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	40023800 	.word	0x40023800
 8004d1c:	0800bbac 	.word	0x0800bbac

08004d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b088      	sub	sp, #32
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004d30:	2300      	movs	r3, #0
 8004d32:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004d34:	2300      	movs	r3, #0
 8004d36:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0301 	and.w	r3, r3, #1
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d012      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004d48:	4b69      	ldr	r3, [pc, #420]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	4a68      	ldr	r2, [pc, #416]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d4e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d52:	6093      	str	r3, [r2, #8]
 8004d54:	4b66      	ldr	r3, [pc, #408]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d56:	689a      	ldr	r2, [r3, #8]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d5c:	4964      	ldr	r1, [pc, #400]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d017      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d7a:	4b5d      	ldr	r3, [pc, #372]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d80:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d88:	4959      	ldr	r1, [pc, #356]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d98:	d101      	bne.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d101      	bne.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004da6:	2301      	movs	r3, #1
 8004da8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d017      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004db6:	4b4e      	ldr	r3, [pc, #312]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dbc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc4:	494a      	ldr	r1, [pc, #296]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004dd4:	d101      	bne.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004de2:	2301      	movs	r3, #1
 8004de4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004df2:	2301      	movs	r3, #1
 8004df4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0320 	and.w	r3, r3, #32
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 808b 	beq.w	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e04:	4b3a      	ldr	r3, [pc, #232]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e08:	4a39      	ldr	r2, [pc, #228]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e0e:	6413      	str	r3, [r2, #64]	; 0x40
 8004e10:	4b37      	ldr	r3, [pc, #220]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e18:	60bb      	str	r3, [r7, #8]
 8004e1a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e1c:	4b35      	ldr	r3, [pc, #212]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a34      	ldr	r2, [pc, #208]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e28:	f7fd ff66 	bl	8002cf8 <HAL_GetTick>
 8004e2c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e30:	f7fd ff62 	bl	8002cf8 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b64      	cmp	r3, #100	; 0x64
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e357      	b.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e42:	4b2c      	ldr	r3, [pc, #176]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d0f0      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e4e:	4b28      	ldr	r3, [pc, #160]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e56:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d035      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d02e      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e6c:	4b20      	ldr	r3, [pc, #128]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e74:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e76:	4b1e      	ldr	r3, [pc, #120]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e7a:	4a1d      	ldr	r2, [pc, #116]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e80:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e82:	4b1b      	ldr	r3, [pc, #108]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e86:	4a1a      	ldr	r2, [pc, #104]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e8c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004e8e:	4a18      	ldr	r2, [pc, #96]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e94:	4b16      	ldr	r3, [pc, #88]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e98:	f003 0301 	and.w	r3, r3, #1
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d114      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea0:	f7fd ff2a 	bl	8002cf8 <HAL_GetTick>
 8004ea4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea6:	e00a      	b.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ea8:	f7fd ff26 	bl	8002cf8 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e319      	b.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ebe:	4b0c      	ldr	r3, [pc, #48]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d0ee      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ed2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ed6:	d111      	bne.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004ed8:	4b05      	ldr	r3, [pc, #20]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ee4:	4b04      	ldr	r3, [pc, #16]	; (8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004ee6:	400b      	ands	r3, r1
 8004ee8:	4901      	ldr	r1, [pc, #4]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eea:	4313      	orrs	r3, r2
 8004eec:	608b      	str	r3, [r1, #8]
 8004eee:	e00b      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004ef0:	40023800 	.word	0x40023800
 8004ef4:	40007000 	.word	0x40007000
 8004ef8:	0ffffcff 	.word	0x0ffffcff
 8004efc:	4baa      	ldr	r3, [pc, #680]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	4aa9      	ldr	r2, [pc, #676]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f02:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f06:	6093      	str	r3, [r2, #8]
 8004f08:	4ba7      	ldr	r3, [pc, #668]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f0a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f14:	49a4      	ldr	r1, [pc, #656]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0310 	and.w	r3, r3, #16
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d010      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f26:	4ba0      	ldr	r3, [pc, #640]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f2c:	4a9e      	ldr	r2, [pc, #632]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f32:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f36:	4b9c      	ldr	r3, [pc, #624]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f38:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f40:	4999      	ldr	r1, [pc, #612]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d00a      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f54:	4b94      	ldr	r3, [pc, #592]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f5a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f62:	4991      	ldr	r1, [pc, #580]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f64:	4313      	orrs	r3, r2
 8004f66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00a      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f76:	4b8c      	ldr	r3, [pc, #560]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f7c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f84:	4988      	ldr	r1, [pc, #544]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00a      	beq.n	8004fae <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f98:	4b83      	ldr	r3, [pc, #524]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f9e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fa6:	4980      	ldr	r1, [pc, #512]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d00a      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004fba:	4b7b      	ldr	r3, [pc, #492]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fc0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc8:	4977      	ldr	r1, [pc, #476]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d00a      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fdc:	4b72      	ldr	r3, [pc, #456]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fe2:	f023 0203 	bic.w	r2, r3, #3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fea:	496f      	ldr	r1, [pc, #444]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00a      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ffe:	4b6a      	ldr	r3, [pc, #424]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005004:	f023 020c 	bic.w	r2, r3, #12
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800500c:	4966      	ldr	r1, [pc, #408]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800500e:	4313      	orrs	r3, r2
 8005010:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800501c:	2b00      	cmp	r3, #0
 800501e:	d00a      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005020:	4b61      	ldr	r3, [pc, #388]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005026:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800502e:	495e      	ldr	r1, [pc, #376]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005030:	4313      	orrs	r3, r2
 8005032:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00a      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005042:	4b59      	ldr	r3, [pc, #356]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005048:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005050:	4955      	ldr	r1, [pc, #340]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005052:	4313      	orrs	r3, r2
 8005054:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00a      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005064:	4b50      	ldr	r3, [pc, #320]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800506a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005072:	494d      	ldr	r1, [pc, #308]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005074:	4313      	orrs	r3, r2
 8005076:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005082:	2b00      	cmp	r3, #0
 8005084:	d00a      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005086:	4b48      	ldr	r3, [pc, #288]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005088:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800508c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005094:	4944      	ldr	r1, [pc, #272]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005096:	4313      	orrs	r3, r2
 8005098:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00a      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80050a8:	4b3f      	ldr	r3, [pc, #252]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ae:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050b6:	493c      	ldr	r1, [pc, #240]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00a      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80050ca:	4b37      	ldr	r3, [pc, #220]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050d0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050d8:	4933      	ldr	r1, [pc, #204]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050da:	4313      	orrs	r3, r2
 80050dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00a      	beq.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80050ec:	4b2e      	ldr	r3, [pc, #184]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050f2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050fa:	492b      	ldr	r1, [pc, #172]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d011      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800510e:	4b26      	ldr	r3, [pc, #152]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005110:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005114:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800511c:	4922      	ldr	r1, [pc, #136]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800511e:	4313      	orrs	r3, r2
 8005120:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005128:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800512c:	d101      	bne.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800512e:	2301      	movs	r3, #1
 8005130:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0308 	and.w	r3, r3, #8
 800513a:	2b00      	cmp	r3, #0
 800513c:	d001      	beq.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800513e:	2301      	movs	r3, #1
 8005140:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d00a      	beq.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800514e:	4b16      	ldr	r3, [pc, #88]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005154:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800515c:	4912      	ldr	r1, [pc, #72]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800515e:	4313      	orrs	r3, r2
 8005160:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00b      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005170:	4b0d      	ldr	r3, [pc, #52]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005176:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005180:	4909      	ldr	r1, [pc, #36]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005182:	4313      	orrs	r3, r2
 8005184:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d006      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005196:	2b00      	cmp	r3, #0
 8005198:	f000 80d9 	beq.w	800534e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800519c:	4b02      	ldr	r3, [pc, #8]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a01      	ldr	r2, [pc, #4]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051a2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80051a6:	e001      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80051a8:	40023800 	.word	0x40023800
 80051ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051ae:	f7fd fda3 	bl	8002cf8 <HAL_GetTick>
 80051b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051b4:	e008      	b.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80051b6:	f7fd fd9f 	bl	8002cf8 <HAL_GetTick>
 80051ba:	4602      	mov	r2, r0
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	2b64      	cmp	r3, #100	; 0x64
 80051c2:	d901      	bls.n	80051c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	e194      	b.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051c8:	4b6c      	ldr	r3, [pc, #432]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1f0      	bne.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d021      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d11d      	bne.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80051e8:	4b64      	ldr	r3, [pc, #400]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051ee:	0c1b      	lsrs	r3, r3, #16
 80051f0:	f003 0303 	and.w	r3, r3, #3
 80051f4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80051f6:	4b61      	ldr	r3, [pc, #388]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80051f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80051fc:	0e1b      	lsrs	r3, r3, #24
 80051fe:	f003 030f 	and.w	r3, r3, #15
 8005202:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	019a      	lsls	r2, r3, #6
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	041b      	lsls	r3, r3, #16
 800520e:	431a      	orrs	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	061b      	lsls	r3, r3, #24
 8005214:	431a      	orrs	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	071b      	lsls	r3, r3, #28
 800521c:	4957      	ldr	r1, [pc, #348]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800521e:	4313      	orrs	r3, r2
 8005220:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d004      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005234:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005238:	d00a      	beq.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005242:	2b00      	cmp	r3, #0
 8005244:	d02e      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800524e:	d129      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005250:	4b4a      	ldr	r3, [pc, #296]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005252:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005256:	0c1b      	lsrs	r3, r3, #16
 8005258:	f003 0303 	and.w	r3, r3, #3
 800525c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800525e:	4b47      	ldr	r3, [pc, #284]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005260:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005264:	0f1b      	lsrs	r3, r3, #28
 8005266:	f003 0307 	and.w	r3, r3, #7
 800526a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	019a      	lsls	r2, r3, #6
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	041b      	lsls	r3, r3, #16
 8005276:	431a      	orrs	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	061b      	lsls	r3, r3, #24
 800527e:	431a      	orrs	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	071b      	lsls	r3, r3, #28
 8005284:	493d      	ldr	r1, [pc, #244]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005286:	4313      	orrs	r3, r2
 8005288:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800528c:	4b3b      	ldr	r3, [pc, #236]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800528e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005292:	f023 021f 	bic.w	r2, r3, #31
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529a:	3b01      	subs	r3, #1
 800529c:	4937      	ldr	r1, [pc, #220]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800529e:	4313      	orrs	r3, r2
 80052a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d01d      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80052b0:	4b32      	ldr	r3, [pc, #200]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052b6:	0e1b      	lsrs	r3, r3, #24
 80052b8:	f003 030f 	and.w	r3, r3, #15
 80052bc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80052be:	4b2f      	ldr	r3, [pc, #188]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052c4:	0f1b      	lsrs	r3, r3, #28
 80052c6:	f003 0307 	and.w	r3, r3, #7
 80052ca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	019a      	lsls	r2, r3, #6
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	041b      	lsls	r3, r3, #16
 80052d8:	431a      	orrs	r2, r3
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	061b      	lsls	r3, r3, #24
 80052de:	431a      	orrs	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	071b      	lsls	r3, r3, #28
 80052e4:	4925      	ldr	r1, [pc, #148]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d011      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	019a      	lsls	r2, r3, #6
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	041b      	lsls	r3, r3, #16
 8005304:	431a      	orrs	r2, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	061b      	lsls	r3, r3, #24
 800530c:	431a      	orrs	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	071b      	lsls	r3, r3, #28
 8005314:	4919      	ldr	r1, [pc, #100]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800531c:	4b17      	ldr	r3, [pc, #92]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a16      	ldr	r2, [pc, #88]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005322:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005326:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005328:	f7fd fce6 	bl	8002cf8 <HAL_GetTick>
 800532c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800532e:	e008      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005330:	f7fd fce2 	bl	8002cf8 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b64      	cmp	r3, #100	; 0x64
 800533c:	d901      	bls.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e0d7      	b.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005342:	4b0e      	ldr	r3, [pc, #56]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d0f0      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	2b01      	cmp	r3, #1
 8005352:	f040 80cd 	bne.w	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005356:	4b09      	ldr	r3, [pc, #36]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a08      	ldr	r2, [pc, #32]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800535c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005360:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005362:	f7fd fcc9 	bl	8002cf8 <HAL_GetTick>
 8005366:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005368:	e00a      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800536a:	f7fd fcc5 	bl	8002cf8 <HAL_GetTick>
 800536e:	4602      	mov	r2, r0
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	2b64      	cmp	r3, #100	; 0x64
 8005376:	d903      	bls.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e0ba      	b.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800537c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005380:	4b5e      	ldr	r3, [pc, #376]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005388:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800538c:	d0ed      	beq.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d009      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d02e      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d12a      	bne.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80053b6:	4b51      	ldr	r3, [pc, #324]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053bc:	0c1b      	lsrs	r3, r3, #16
 80053be:	f003 0303 	and.w	r3, r3, #3
 80053c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80053c4:	4b4d      	ldr	r3, [pc, #308]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ca:	0f1b      	lsrs	r3, r3, #28
 80053cc:	f003 0307 	and.w	r3, r3, #7
 80053d0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	019a      	lsls	r2, r3, #6
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	041b      	lsls	r3, r3, #16
 80053dc:	431a      	orrs	r2, r3
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	061b      	lsls	r3, r3, #24
 80053e4:	431a      	orrs	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	071b      	lsls	r3, r3, #28
 80053ea:	4944      	ldr	r1, [pc, #272]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80053f2:	4b42      	ldr	r3, [pc, #264]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80053f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053f8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005400:	3b01      	subs	r3, #1
 8005402:	021b      	lsls	r3, r3, #8
 8005404:	493d      	ldr	r1, [pc, #244]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005406:	4313      	orrs	r3, r2
 8005408:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d022      	beq.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800541c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005420:	d11d      	bne.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005422:	4b36      	ldr	r3, [pc, #216]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005424:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005428:	0e1b      	lsrs	r3, r3, #24
 800542a:	f003 030f 	and.w	r3, r3, #15
 800542e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005430:	4b32      	ldr	r3, [pc, #200]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005436:	0f1b      	lsrs	r3, r3, #28
 8005438:	f003 0307 	and.w	r3, r3, #7
 800543c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	019a      	lsls	r2, r3, #6
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	041b      	lsls	r3, r3, #16
 800544a:	431a      	orrs	r2, r3
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	061b      	lsls	r3, r3, #24
 8005450:	431a      	orrs	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	071b      	lsls	r3, r3, #28
 8005456:	4929      	ldr	r1, [pc, #164]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005458:	4313      	orrs	r3, r2
 800545a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0308 	and.w	r3, r3, #8
 8005466:	2b00      	cmp	r3, #0
 8005468:	d028      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800546a:	4b24      	ldr	r3, [pc, #144]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005470:	0e1b      	lsrs	r3, r3, #24
 8005472:	f003 030f 	and.w	r3, r3, #15
 8005476:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005478:	4b20      	ldr	r3, [pc, #128]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800547a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800547e:	0c1b      	lsrs	r3, r3, #16
 8005480:	f003 0303 	and.w	r3, r3, #3
 8005484:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	019a      	lsls	r2, r3, #6
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	041b      	lsls	r3, r3, #16
 8005490:	431a      	orrs	r2, r3
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	061b      	lsls	r3, r3, #24
 8005496:	431a      	orrs	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	69db      	ldr	r3, [r3, #28]
 800549c:	071b      	lsls	r3, r3, #28
 800549e:	4917      	ldr	r1, [pc, #92]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80054a6:	4b15      	ldr	r3, [pc, #84]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b4:	4911      	ldr	r1, [pc, #68]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80054bc:	4b0f      	ldr	r3, [pc, #60]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a0e      	ldr	r2, [pc, #56]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054c8:	f7fd fc16 	bl	8002cf8 <HAL_GetTick>
 80054cc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80054ce:	e008      	b.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054d0:	f7fd fc12 	bl	8002cf8 <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	2b64      	cmp	r3, #100	; 0x64
 80054dc:	d901      	bls.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054de:	2303      	movs	r3, #3
 80054e0:	e007      	b.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80054e2:	4b06      	ldr	r3, [pc, #24]	; (80054fc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054ee:	d1ef      	bne.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3720      	adds	r7, #32
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	bf00      	nop
 80054fc:	40023800 	.word	0x40023800

08005500 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d101      	bne.n	8005512 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e049      	b.n	80055a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	d106      	bne.n	800552c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7fd f938 	bl	800279c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2202      	movs	r2, #2
 8005530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	3304      	adds	r3, #4
 800553c:	4619      	mov	r1, r3
 800553e:	4610      	mov	r0, r2
 8005540:	f000 fca2 	bl	8005e88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3708      	adds	r7, #8
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b082      	sub	sp, #8
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e049      	b.n	8005654 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d106      	bne.n	80055da <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 f841 	bl	800565c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2202      	movs	r2, #2
 80055de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	3304      	adds	r3, #4
 80055ea:	4619      	mov	r1, r3
 80055ec:	4610      	mov	r0, r2
 80055ee:	f000 fc4b 	bl	8005e88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2201      	movs	r2, #1
 8005626:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2201      	movs	r2, #1
 8005636:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3708      	adds	r7, #8
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800565c:	b480      	push	{r7}
 800565e:	b083      	sub	sp, #12
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d109      	bne.n	8005694 <HAL_TIM_PWM_Start+0x24>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b01      	cmp	r3, #1
 800568a:	bf14      	ite	ne
 800568c:	2301      	movne	r3, #1
 800568e:	2300      	moveq	r3, #0
 8005690:	b2db      	uxtb	r3, r3
 8005692:	e03c      	b.n	800570e <HAL_TIM_PWM_Start+0x9e>
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	2b04      	cmp	r3, #4
 8005698:	d109      	bne.n	80056ae <HAL_TIM_PWM_Start+0x3e>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	bf14      	ite	ne
 80056a6:	2301      	movne	r3, #1
 80056a8:	2300      	moveq	r3, #0
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	e02f      	b.n	800570e <HAL_TIM_PWM_Start+0x9e>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2b08      	cmp	r3, #8
 80056b2:	d109      	bne.n	80056c8 <HAL_TIM_PWM_Start+0x58>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	2b01      	cmp	r3, #1
 80056be:	bf14      	ite	ne
 80056c0:	2301      	movne	r3, #1
 80056c2:	2300      	moveq	r3, #0
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	e022      	b.n	800570e <HAL_TIM_PWM_Start+0x9e>
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	2b0c      	cmp	r3, #12
 80056cc:	d109      	bne.n	80056e2 <HAL_TIM_PWM_Start+0x72>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	bf14      	ite	ne
 80056da:	2301      	movne	r3, #1
 80056dc:	2300      	moveq	r3, #0
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	e015      	b.n	800570e <HAL_TIM_PWM_Start+0x9e>
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	2b10      	cmp	r3, #16
 80056e6:	d109      	bne.n	80056fc <HAL_TIM_PWM_Start+0x8c>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	bf14      	ite	ne
 80056f4:	2301      	movne	r3, #1
 80056f6:	2300      	moveq	r3, #0
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	e008      	b.n	800570e <HAL_TIM_PWM_Start+0x9e>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b01      	cmp	r3, #1
 8005706:	bf14      	ite	ne
 8005708:	2301      	movne	r3, #1
 800570a:	2300      	moveq	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e092      	b.n	800583c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d104      	bne.n	8005726 <HAL_TIM_PWM_Start+0xb6>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2202      	movs	r2, #2
 8005720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005724:	e023      	b.n	800576e <HAL_TIM_PWM_Start+0xfe>
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	2b04      	cmp	r3, #4
 800572a:	d104      	bne.n	8005736 <HAL_TIM_PWM_Start+0xc6>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2202      	movs	r2, #2
 8005730:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005734:	e01b      	b.n	800576e <HAL_TIM_PWM_Start+0xfe>
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	2b08      	cmp	r3, #8
 800573a:	d104      	bne.n	8005746 <HAL_TIM_PWM_Start+0xd6>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005744:	e013      	b.n	800576e <HAL_TIM_PWM_Start+0xfe>
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	2b0c      	cmp	r3, #12
 800574a:	d104      	bne.n	8005756 <HAL_TIM_PWM_Start+0xe6>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2202      	movs	r2, #2
 8005750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005754:	e00b      	b.n	800576e <HAL_TIM_PWM_Start+0xfe>
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2b10      	cmp	r3, #16
 800575a:	d104      	bne.n	8005766 <HAL_TIM_PWM_Start+0xf6>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2202      	movs	r2, #2
 8005760:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005764:	e003      	b.n	800576e <HAL_TIM_PWM_Start+0xfe>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2202      	movs	r2, #2
 800576a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2201      	movs	r2, #1
 8005774:	6839      	ldr	r1, [r7, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f000 ff1e 	bl	80065b8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a30      	ldr	r2, [pc, #192]	; (8005844 <HAL_TIM_PWM_Start+0x1d4>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d004      	beq.n	8005790 <HAL_TIM_PWM_Start+0x120>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a2f      	ldr	r2, [pc, #188]	; (8005848 <HAL_TIM_PWM_Start+0x1d8>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d101      	bne.n	8005794 <HAL_TIM_PWM_Start+0x124>
 8005790:	2301      	movs	r3, #1
 8005792:	e000      	b.n	8005796 <HAL_TIM_PWM_Start+0x126>
 8005794:	2300      	movs	r3, #0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d007      	beq.n	80057aa <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a25      	ldr	r2, [pc, #148]	; (8005844 <HAL_TIM_PWM_Start+0x1d4>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d022      	beq.n	80057fa <HAL_TIM_PWM_Start+0x18a>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057bc:	d01d      	beq.n	80057fa <HAL_TIM_PWM_Start+0x18a>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a22      	ldr	r2, [pc, #136]	; (800584c <HAL_TIM_PWM_Start+0x1dc>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d018      	beq.n	80057fa <HAL_TIM_PWM_Start+0x18a>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a20      	ldr	r2, [pc, #128]	; (8005850 <HAL_TIM_PWM_Start+0x1e0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d013      	beq.n	80057fa <HAL_TIM_PWM_Start+0x18a>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a1f      	ldr	r2, [pc, #124]	; (8005854 <HAL_TIM_PWM_Start+0x1e4>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d00e      	beq.n	80057fa <HAL_TIM_PWM_Start+0x18a>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a19      	ldr	r2, [pc, #100]	; (8005848 <HAL_TIM_PWM_Start+0x1d8>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d009      	beq.n	80057fa <HAL_TIM_PWM_Start+0x18a>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a1b      	ldr	r2, [pc, #108]	; (8005858 <HAL_TIM_PWM_Start+0x1e8>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d004      	beq.n	80057fa <HAL_TIM_PWM_Start+0x18a>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a19      	ldr	r2, [pc, #100]	; (800585c <HAL_TIM_PWM_Start+0x1ec>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d115      	bne.n	8005826 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	689a      	ldr	r2, [r3, #8]
 8005800:	4b17      	ldr	r3, [pc, #92]	; (8005860 <HAL_TIM_PWM_Start+0x1f0>)
 8005802:	4013      	ands	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2b06      	cmp	r3, #6
 800580a:	d015      	beq.n	8005838 <HAL_TIM_PWM_Start+0x1c8>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005812:	d011      	beq.n	8005838 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0201 	orr.w	r2, r2, #1
 8005822:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005824:	e008      	b.n	8005838 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f042 0201 	orr.w	r2, r2, #1
 8005834:	601a      	str	r2, [r3, #0]
 8005836:	e000      	b.n	800583a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005838:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800583a:	2300      	movs	r3, #0
}
 800583c:	4618      	mov	r0, r3
 800583e:	3710      	adds	r7, #16
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	40010000 	.word	0x40010000
 8005848:	40010400 	.word	0x40010400
 800584c:	40000400 	.word	0x40000400
 8005850:	40000800 	.word	0x40000800
 8005854:	40000c00 	.word	0x40000c00
 8005858:	40014000 	.word	0x40014000
 800585c:	40001800 	.word	0x40001800
 8005860:	00010007 	.word	0x00010007

08005864 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b086      	sub	sp, #24
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d101      	bne.n	8005878 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	e08f      	b.n	8005998 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800587e:	b2db      	uxtb	r3, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	d106      	bne.n	8005892 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7fc ff41 	bl	8002714 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2202      	movs	r2, #2
 8005896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	6899      	ldr	r1, [r3, #8]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	4b3e      	ldr	r3, [pc, #248]	; (80059a0 <HAL_TIM_Encoder_Init+0x13c>)
 80058a6:	400b      	ands	r3, r1
 80058a8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	3304      	adds	r3, #4
 80058b2:	4619      	mov	r1, r3
 80058b4:	4610      	mov	r0, r2
 80058b6:	f000 fae7 	bl	8005e88 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	699b      	ldr	r3, [r3, #24]
 80058c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4313      	orrs	r3, r2
 80058da:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4b31      	ldr	r3, [pc, #196]	; (80059a4 <HAL_TIM_Encoder_Init+0x140>)
 80058e0:	4013      	ands	r3, r2
 80058e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	021b      	lsls	r3, r3, #8
 80058ee:	4313      	orrs	r3, r2
 80058f0:	693a      	ldr	r2, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4b2b      	ldr	r3, [pc, #172]	; (80059a8 <HAL_TIM_Encoder_Init+0x144>)
 80058fa:	4013      	ands	r3, r2
 80058fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	4b2a      	ldr	r3, [pc, #168]	; (80059ac <HAL_TIM_Encoder_Init+0x148>)
 8005902:	4013      	ands	r3, r2
 8005904:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	68da      	ldr	r2, [r3, #12]
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	021b      	lsls	r3, r3, #8
 8005910:	4313      	orrs	r3, r2
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	011a      	lsls	r2, r3, #4
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	6a1b      	ldr	r3, [r3, #32]
 8005922:	031b      	lsls	r3, r3, #12
 8005924:	4313      	orrs	r3, r2
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	4313      	orrs	r3, r2
 800592a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005932:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800593a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	695b      	ldr	r3, [r3, #20]
 8005944:	011b      	lsls	r3, r3, #4
 8005946:	4313      	orrs	r3, r2
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	4313      	orrs	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2201      	movs	r2, #1
 8005972:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2201      	movs	r2, #1
 800597a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2201      	movs	r2, #1
 8005982:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2201      	movs	r2, #1
 800598a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2201      	movs	r2, #1
 8005992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3718      	adds	r7, #24
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}
 80059a0:	fffebff8 	.word	0xfffebff8
 80059a4:	fffffcfc 	.word	0xfffffcfc
 80059a8:	fffff3f3 	.word	0xfffff3f3
 80059ac:	ffff0f0f 	.word	0xffff0f0f

080059b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80059c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80059d8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d110      	bne.n	8005a02 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059e0:	7bfb      	ldrb	r3, [r7, #15]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d102      	bne.n	80059ec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80059e6:	7b7b      	ldrb	r3, [r7, #13]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d001      	beq.n	80059f0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e069      	b.n	8005ac4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2202      	movs	r2, #2
 80059fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a00:	e031      	b.n	8005a66 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	2b04      	cmp	r3, #4
 8005a06:	d110      	bne.n	8005a2a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a08:	7bbb      	ldrb	r3, [r7, #14]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d102      	bne.n	8005a14 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a0e:	7b3b      	ldrb	r3, [r7, #12]
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d001      	beq.n	8005a18 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e055      	b.n	8005ac4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a28:	e01d      	b.n	8005a66 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a2a:	7bfb      	ldrb	r3, [r7, #15]
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d108      	bne.n	8005a42 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a30:	7bbb      	ldrb	r3, [r7, #14]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d105      	bne.n	8005a42 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a36:	7b7b      	ldrb	r3, [r7, #13]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d102      	bne.n	8005a42 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a3c:	7b3b      	ldrb	r3, [r7, #12]
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d001      	beq.n	8005a46 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e03e      	b.n	8005ac4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2202      	movs	r2, #2
 8005a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2202      	movs	r2, #2
 8005a52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2202      	movs	r2, #2
 8005a5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2202      	movs	r2, #2
 8005a62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <HAL_TIM_Encoder_Start+0xc4>
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	d008      	beq.n	8005a84 <HAL_TIM_Encoder_Start+0xd4>
 8005a72:	e00f      	b.n	8005a94 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	2100      	movs	r1, #0
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f000 fd9b 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 8005a82:	e016      	b.n	8005ab2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	2104      	movs	r1, #4
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f000 fd93 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 8005a92:	e00e      	b.n	8005ab2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 fd8b 	bl	80065b8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	2104      	movs	r1, #4
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 fd84 	bl	80065b8 <TIM_CCxChannelCmd>
      break;
 8005ab0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f042 0201 	orr.w	r2, r2, #1
 8005ac0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3710      	adds	r7, #16
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b086      	sub	sp, #24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d101      	bne.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	e0ff      	b.n	8005cea <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2b14      	cmp	r3, #20
 8005af6:	f200 80f0 	bhi.w	8005cda <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005afa:	a201      	add	r2, pc, #4	; (adr r2, 8005b00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b00:	08005b55 	.word	0x08005b55
 8005b04:	08005cdb 	.word	0x08005cdb
 8005b08:	08005cdb 	.word	0x08005cdb
 8005b0c:	08005cdb 	.word	0x08005cdb
 8005b10:	08005b95 	.word	0x08005b95
 8005b14:	08005cdb 	.word	0x08005cdb
 8005b18:	08005cdb 	.word	0x08005cdb
 8005b1c:	08005cdb 	.word	0x08005cdb
 8005b20:	08005bd7 	.word	0x08005bd7
 8005b24:	08005cdb 	.word	0x08005cdb
 8005b28:	08005cdb 	.word	0x08005cdb
 8005b2c:	08005cdb 	.word	0x08005cdb
 8005b30:	08005c17 	.word	0x08005c17
 8005b34:	08005cdb 	.word	0x08005cdb
 8005b38:	08005cdb 	.word	0x08005cdb
 8005b3c:	08005cdb 	.word	0x08005cdb
 8005b40:	08005c59 	.word	0x08005c59
 8005b44:	08005cdb 	.word	0x08005cdb
 8005b48:	08005cdb 	.word	0x08005cdb
 8005b4c:	08005cdb 	.word	0x08005cdb
 8005b50:	08005c99 	.word	0x08005c99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	68b9      	ldr	r1, [r7, #8]
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f000 fa34 	bl	8005fc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	699a      	ldr	r2, [r3, #24]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f042 0208 	orr.w	r2, r2, #8
 8005b6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	699a      	ldr	r2, [r3, #24]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0204 	bic.w	r2, r2, #4
 8005b7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	6999      	ldr	r1, [r3, #24]
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	691a      	ldr	r2, [r3, #16]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	619a      	str	r2, [r3, #24]
      break;
 8005b92:	e0a5      	b.n	8005ce0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 fa86 	bl	80060ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	699a      	ldr	r2, [r3, #24]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	699a      	ldr	r2, [r3, #24]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6999      	ldr	r1, [r3, #24]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	021a      	lsls	r2, r3, #8
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	619a      	str	r2, [r3, #24]
      break;
 8005bd4:	e084      	b.n	8005ce0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68b9      	ldr	r1, [r7, #8]
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f000 fadd 	bl	800619c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	69da      	ldr	r2, [r3, #28]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f042 0208 	orr.w	r2, r2, #8
 8005bf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	69da      	ldr	r2, [r3, #28]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 0204 	bic.w	r2, r2, #4
 8005c00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	69d9      	ldr	r1, [r3, #28]
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	61da      	str	r2, [r3, #28]
      break;
 8005c14:	e064      	b.n	8005ce0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68b9      	ldr	r1, [r7, #8]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f000 fb33 	bl	8006288 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	69da      	ldr	r2, [r3, #28]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	69da      	ldr	r2, [r3, #28]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	69d9      	ldr	r1, [r3, #28]
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	021a      	lsls	r2, r3, #8
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	430a      	orrs	r2, r1
 8005c54:	61da      	str	r2, [r3, #28]
      break;
 8005c56:	e043      	b.n	8005ce0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68b9      	ldr	r1, [r7, #8]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 fb6a 	bl	8006338 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f042 0208 	orr.w	r2, r2, #8
 8005c72:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 0204 	bic.w	r2, r2, #4
 8005c82:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	691a      	ldr	r2, [r3, #16]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005c96:	e023      	b.n	8005ce0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68b9      	ldr	r1, [r7, #8]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 fb9c 	bl	80063dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cb2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cc2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	021a      	lsls	r2, r3, #8
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005cd8:	e002      	b.n	8005ce0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	75fb      	strb	r3, [r7, #23]
      break;
 8005cde:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop

08005cf4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d101      	bne.n	8005d10 <HAL_TIM_ConfigClockSource+0x1c>
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	e0b4      	b.n	8005e7a <HAL_TIM_ConfigClockSource+0x186>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d28:	68ba      	ldr	r2, [r7, #8]
 8005d2a:	4b56      	ldr	r3, [pc, #344]	; (8005e84 <HAL_TIM_ConfigClockSource+0x190>)
 8005d2c:	4013      	ands	r3, r2
 8005d2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d48:	d03e      	beq.n	8005dc8 <HAL_TIM_ConfigClockSource+0xd4>
 8005d4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d4e:	f200 8087 	bhi.w	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d56:	f000 8086 	beq.w	8005e66 <HAL_TIM_ConfigClockSource+0x172>
 8005d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d5e:	d87f      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d60:	2b70      	cmp	r3, #112	; 0x70
 8005d62:	d01a      	beq.n	8005d9a <HAL_TIM_ConfigClockSource+0xa6>
 8005d64:	2b70      	cmp	r3, #112	; 0x70
 8005d66:	d87b      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d68:	2b60      	cmp	r3, #96	; 0x60
 8005d6a:	d050      	beq.n	8005e0e <HAL_TIM_ConfigClockSource+0x11a>
 8005d6c:	2b60      	cmp	r3, #96	; 0x60
 8005d6e:	d877      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d70:	2b50      	cmp	r3, #80	; 0x50
 8005d72:	d03c      	beq.n	8005dee <HAL_TIM_ConfigClockSource+0xfa>
 8005d74:	2b50      	cmp	r3, #80	; 0x50
 8005d76:	d873      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d78:	2b40      	cmp	r3, #64	; 0x40
 8005d7a:	d058      	beq.n	8005e2e <HAL_TIM_ConfigClockSource+0x13a>
 8005d7c:	2b40      	cmp	r3, #64	; 0x40
 8005d7e:	d86f      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d80:	2b30      	cmp	r3, #48	; 0x30
 8005d82:	d064      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x15a>
 8005d84:	2b30      	cmp	r3, #48	; 0x30
 8005d86:	d86b      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d88:	2b20      	cmp	r3, #32
 8005d8a:	d060      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x15a>
 8005d8c:	2b20      	cmp	r3, #32
 8005d8e:	d867      	bhi.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d05c      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x15a>
 8005d94:	2b10      	cmp	r3, #16
 8005d96:	d05a      	beq.n	8005e4e <HAL_TIM_ConfigClockSource+0x15a>
 8005d98:	e062      	b.n	8005e60 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005daa:	f000 fbe5 	bl	8006578 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005dbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	609a      	str	r2, [r3, #8]
      break;
 8005dc6:	e04f      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dd8:	f000 fbce 	bl	8006578 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	689a      	ldr	r2, [r3, #8]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dea:	609a      	str	r2, [r3, #8]
      break;
 8005dec:	e03c      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	f000 fb42 	bl	8006484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2150      	movs	r1, #80	; 0x50
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 fb9b 	bl	8006542 <TIM_ITRx_SetConfig>
      break;
 8005e0c:	e02c      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	f000 fb61 	bl	80064e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2160      	movs	r1, #96	; 0x60
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 fb8b 	bl	8006542 <TIM_ITRx_SetConfig>
      break;
 8005e2c:	e01c      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	f000 fb22 	bl	8006484 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2140      	movs	r1, #64	; 0x40
 8005e46:	4618      	mov	r0, r3
 8005e48:	f000 fb7b 	bl	8006542 <TIM_ITRx_SetConfig>
      break;
 8005e4c:	e00c      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4619      	mov	r1, r3
 8005e58:	4610      	mov	r0, r2
 8005e5a:	f000 fb72 	bl	8006542 <TIM_ITRx_SetConfig>
      break;
 8005e5e:	e003      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	73fb      	strb	r3, [r7, #15]
      break;
 8005e64:	e000      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	fffeff88 	.word	0xfffeff88

08005e88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	4a40      	ldr	r2, [pc, #256]	; (8005f9c <TIM_Base_SetConfig+0x114>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d013      	beq.n	8005ec8 <TIM_Base_SetConfig+0x40>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ea6:	d00f      	beq.n	8005ec8 <TIM_Base_SetConfig+0x40>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	4a3d      	ldr	r2, [pc, #244]	; (8005fa0 <TIM_Base_SetConfig+0x118>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d00b      	beq.n	8005ec8 <TIM_Base_SetConfig+0x40>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a3c      	ldr	r2, [pc, #240]	; (8005fa4 <TIM_Base_SetConfig+0x11c>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d007      	beq.n	8005ec8 <TIM_Base_SetConfig+0x40>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a3b      	ldr	r2, [pc, #236]	; (8005fa8 <TIM_Base_SetConfig+0x120>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d003      	beq.n	8005ec8 <TIM_Base_SetConfig+0x40>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a3a      	ldr	r2, [pc, #232]	; (8005fac <TIM_Base_SetConfig+0x124>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d108      	bne.n	8005eda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ece:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a2f      	ldr	r2, [pc, #188]	; (8005f9c <TIM_Base_SetConfig+0x114>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d02b      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ee8:	d027      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a2c      	ldr	r2, [pc, #176]	; (8005fa0 <TIM_Base_SetConfig+0x118>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d023      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a2b      	ldr	r2, [pc, #172]	; (8005fa4 <TIM_Base_SetConfig+0x11c>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d01f      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a2a      	ldr	r2, [pc, #168]	; (8005fa8 <TIM_Base_SetConfig+0x120>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d01b      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a29      	ldr	r2, [pc, #164]	; (8005fac <TIM_Base_SetConfig+0x124>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d017      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a28      	ldr	r2, [pc, #160]	; (8005fb0 <TIM_Base_SetConfig+0x128>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d013      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a27      	ldr	r2, [pc, #156]	; (8005fb4 <TIM_Base_SetConfig+0x12c>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00f      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a26      	ldr	r2, [pc, #152]	; (8005fb8 <TIM_Base_SetConfig+0x130>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00b      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a25      	ldr	r2, [pc, #148]	; (8005fbc <TIM_Base_SetConfig+0x134>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d007      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a24      	ldr	r2, [pc, #144]	; (8005fc0 <TIM_Base_SetConfig+0x138>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d003      	beq.n	8005f3a <TIM_Base_SetConfig+0xb2>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a23      	ldr	r2, [pc, #140]	; (8005fc4 <TIM_Base_SetConfig+0x13c>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d108      	bne.n	8005f4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	689a      	ldr	r2, [r3, #8]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a0a      	ldr	r2, [pc, #40]	; (8005f9c <TIM_Base_SetConfig+0x114>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d003      	beq.n	8005f80 <TIM_Base_SetConfig+0xf8>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a0c      	ldr	r2, [pc, #48]	; (8005fac <TIM_Base_SetConfig+0x124>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d103      	bne.n	8005f88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	691a      	ldr	r2, [r3, #16]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	615a      	str	r2, [r3, #20]
}
 8005f8e:	bf00      	nop
 8005f90:	3714      	adds	r7, #20
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	40010000 	.word	0x40010000
 8005fa0:	40000400 	.word	0x40000400
 8005fa4:	40000800 	.word	0x40000800
 8005fa8:	40000c00 	.word	0x40000c00
 8005fac:	40010400 	.word	0x40010400
 8005fb0:	40014000 	.word	0x40014000
 8005fb4:	40014400 	.word	0x40014400
 8005fb8:	40014800 	.word	0x40014800
 8005fbc:	40001800 	.word	0x40001800
 8005fc0:	40001c00 	.word	0x40001c00
 8005fc4:	40002000 	.word	0x40002000

08005fc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a1b      	ldr	r3, [r3, #32]
 8005fd6:	f023 0201 	bic.w	r2, r3, #1
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	4b2b      	ldr	r3, [pc, #172]	; (80060a0 <TIM_OC1_SetConfig+0xd8>)
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f023 0303 	bic.w	r3, r3, #3
 8005ffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	4313      	orrs	r3, r2
 8006008:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	f023 0302 	bic.w	r3, r3, #2
 8006010:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	4313      	orrs	r3, r2
 800601a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a21      	ldr	r2, [pc, #132]	; (80060a4 <TIM_OC1_SetConfig+0xdc>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d003      	beq.n	800602c <TIM_OC1_SetConfig+0x64>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a20      	ldr	r2, [pc, #128]	; (80060a8 <TIM_OC1_SetConfig+0xe0>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d10c      	bne.n	8006046 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f023 0308 	bic.w	r3, r3, #8
 8006032:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	697a      	ldr	r2, [r7, #20]
 800603a:	4313      	orrs	r3, r2
 800603c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	f023 0304 	bic.w	r3, r3, #4
 8006044:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a16      	ldr	r2, [pc, #88]	; (80060a4 <TIM_OC1_SetConfig+0xdc>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d003      	beq.n	8006056 <TIM_OC1_SetConfig+0x8e>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a15      	ldr	r2, [pc, #84]	; (80060a8 <TIM_OC1_SetConfig+0xe0>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d111      	bne.n	800607a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800605c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006064:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	695b      	ldr	r3, [r3, #20]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4313      	orrs	r3, r2
 800606e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	699b      	ldr	r3, [r3, #24]
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	4313      	orrs	r3, r2
 8006078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	693a      	ldr	r2, [r7, #16]
 800607e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	685a      	ldr	r2, [r3, #4]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	697a      	ldr	r2, [r7, #20]
 8006092:	621a      	str	r2, [r3, #32]
}
 8006094:	bf00      	nop
 8006096:	371c      	adds	r7, #28
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	fffeff8f 	.word	0xfffeff8f
 80060a4:	40010000 	.word	0x40010000
 80060a8:	40010400 	.word	0x40010400

080060ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a1b      	ldr	r3, [r3, #32]
 80060ba:	f023 0210 	bic.w	r2, r3, #16
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	699b      	ldr	r3, [r3, #24]
 80060d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	4b2e      	ldr	r3, [pc, #184]	; (8006190 <TIM_OC2_SetConfig+0xe4>)
 80060d8:	4013      	ands	r3, r2
 80060da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	021b      	lsls	r3, r3, #8
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	f023 0320 	bic.w	r3, r3, #32
 80060f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	011b      	lsls	r3, r3, #4
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	4313      	orrs	r3, r2
 8006102:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4a23      	ldr	r2, [pc, #140]	; (8006194 <TIM_OC2_SetConfig+0xe8>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d003      	beq.n	8006114 <TIM_OC2_SetConfig+0x68>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a22      	ldr	r2, [pc, #136]	; (8006198 <TIM_OC2_SetConfig+0xec>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d10d      	bne.n	8006130 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800611a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	011b      	lsls	r3, r3, #4
 8006122:	697a      	ldr	r2, [r7, #20]
 8006124:	4313      	orrs	r3, r2
 8006126:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800612e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a18      	ldr	r2, [pc, #96]	; (8006194 <TIM_OC2_SetConfig+0xe8>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d003      	beq.n	8006140 <TIM_OC2_SetConfig+0x94>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a17      	ldr	r2, [pc, #92]	; (8006198 <TIM_OC2_SetConfig+0xec>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d113      	bne.n	8006168 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006146:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800614e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	4313      	orrs	r3, r2
 800615a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	4313      	orrs	r3, r2
 8006166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	693a      	ldr	r2, [r7, #16]
 800616c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	685a      	ldr	r2, [r3, #4]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	621a      	str	r2, [r3, #32]
}
 8006182:	bf00      	nop
 8006184:	371c      	adds	r7, #28
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	feff8fff 	.word	0xfeff8fff
 8006194:	40010000 	.word	0x40010000
 8006198:	40010400 	.word	0x40010400

0800619c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800619c:	b480      	push	{r7}
 800619e:	b087      	sub	sp, #28
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
 80061a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a1b      	ldr	r3, [r3, #32]
 80061aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	69db      	ldr	r3, [r3, #28]
 80061c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	4b2d      	ldr	r3, [pc, #180]	; (800627c <TIM_OC3_SetConfig+0xe0>)
 80061c8:	4013      	ands	r3, r2
 80061ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f023 0303 	bic.w	r3, r3, #3
 80061d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	4313      	orrs	r3, r2
 80061dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	021b      	lsls	r3, r3, #8
 80061ec:	697a      	ldr	r2, [r7, #20]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a22      	ldr	r2, [pc, #136]	; (8006280 <TIM_OC3_SetConfig+0xe4>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d003      	beq.n	8006202 <TIM_OC3_SetConfig+0x66>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a21      	ldr	r2, [pc, #132]	; (8006284 <TIM_OC3_SetConfig+0xe8>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d10d      	bne.n	800621e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006208:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	021b      	lsls	r3, r3, #8
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	4313      	orrs	r3, r2
 8006214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800621c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a17      	ldr	r2, [pc, #92]	; (8006280 <TIM_OC3_SetConfig+0xe4>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d003      	beq.n	800622e <TIM_OC3_SetConfig+0x92>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a16      	ldr	r2, [pc, #88]	; (8006284 <TIM_OC3_SetConfig+0xe8>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d113      	bne.n	8006256 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006234:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006236:	693b      	ldr	r3, [r7, #16]
 8006238:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800623c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	695b      	ldr	r3, [r3, #20]
 8006242:	011b      	lsls	r3, r3, #4
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	4313      	orrs	r3, r2
 8006248:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	011b      	lsls	r3, r3, #4
 8006250:	693a      	ldr	r2, [r7, #16]
 8006252:	4313      	orrs	r3, r2
 8006254:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	693a      	ldr	r2, [r7, #16]
 800625a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	685a      	ldr	r2, [r3, #4]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	697a      	ldr	r2, [r7, #20]
 800626e:	621a      	str	r2, [r3, #32]
}
 8006270:	bf00      	nop
 8006272:	371c      	adds	r7, #28
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	fffeff8f 	.word	0xfffeff8f
 8006280:	40010000 	.word	0x40010000
 8006284:	40010400 	.word	0x40010400

08006288 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006288:	b480      	push	{r7}
 800628a:	b087      	sub	sp, #28
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a1b      	ldr	r3, [r3, #32]
 8006296:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a1b      	ldr	r3, [r3, #32]
 80062a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	69db      	ldr	r3, [r3, #28]
 80062ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	4b1e      	ldr	r3, [pc, #120]	; (800632c <TIM_OC4_SetConfig+0xa4>)
 80062b4:	4013      	ands	r3, r2
 80062b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	021b      	lsls	r3, r3, #8
 80062c6:	68fa      	ldr	r2, [r7, #12]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	031b      	lsls	r3, r3, #12
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4313      	orrs	r3, r2
 80062de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a13      	ldr	r2, [pc, #76]	; (8006330 <TIM_OC4_SetConfig+0xa8>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d003      	beq.n	80062f0 <TIM_OC4_SetConfig+0x68>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a12      	ldr	r2, [pc, #72]	; (8006334 <TIM_OC4_SetConfig+0xac>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d109      	bne.n	8006304 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	695b      	ldr	r3, [r3, #20]
 80062fc:	019b      	lsls	r3, r3, #6
 80062fe:	697a      	ldr	r2, [r7, #20]
 8006300:	4313      	orrs	r3, r2
 8006302:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68fa      	ldr	r2, [r7, #12]
 800630e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	621a      	str	r2, [r3, #32]
}
 800631e:	bf00      	nop
 8006320:	371c      	adds	r7, #28
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	feff8fff 	.word	0xfeff8fff
 8006330:	40010000 	.word	0x40010000
 8006334:	40010400 	.word	0x40010400

08006338 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800635e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	4b1b      	ldr	r3, [pc, #108]	; (80063d0 <TIM_OC5_SetConfig+0x98>)
 8006364:	4013      	ands	r3, r2
 8006366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	4313      	orrs	r3, r2
 8006370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006378:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	041b      	lsls	r3, r3, #16
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	4313      	orrs	r3, r2
 8006384:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a12      	ldr	r2, [pc, #72]	; (80063d4 <TIM_OC5_SetConfig+0x9c>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d003      	beq.n	8006396 <TIM_OC5_SetConfig+0x5e>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a11      	ldr	r2, [pc, #68]	; (80063d8 <TIM_OC5_SetConfig+0xa0>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d109      	bne.n	80063aa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800639c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	021b      	lsls	r3, r3, #8
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	697a      	ldr	r2, [r7, #20]
 80063ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68fa      	ldr	r2, [r7, #12]
 80063b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	621a      	str	r2, [r3, #32]
}
 80063c4:	bf00      	nop
 80063c6:	371c      	adds	r7, #28
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	fffeff8f 	.word	0xfffeff8f
 80063d4:	40010000 	.word	0x40010000
 80063d8:	40010400 	.word	0x40010400

080063dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063dc:	b480      	push	{r7}
 80063de:	b087      	sub	sp, #28
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	4b1c      	ldr	r3, [pc, #112]	; (8006478 <TIM_OC6_SetConfig+0x9c>)
 8006408:	4013      	ands	r3, r2
 800640a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	021b      	lsls	r3, r3, #8
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	4313      	orrs	r3, r2
 8006416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800641e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	051b      	lsls	r3, r3, #20
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	4313      	orrs	r3, r2
 800642a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a13      	ldr	r2, [pc, #76]	; (800647c <TIM_OC6_SetConfig+0xa0>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d003      	beq.n	800643c <TIM_OC6_SetConfig+0x60>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a12      	ldr	r2, [pc, #72]	; (8006480 <TIM_OC6_SetConfig+0xa4>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d109      	bne.n	8006450 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006442:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	029b      	lsls	r3, r3, #10
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	4313      	orrs	r3, r2
 800644e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68fa      	ldr	r2, [r7, #12]
 800645a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	621a      	str	r2, [r3, #32]
}
 800646a:	bf00      	nop
 800646c:	371c      	adds	r7, #28
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	feff8fff 	.word	0xfeff8fff
 800647c:	40010000 	.word	0x40010000
 8006480:	40010400 	.word	0x40010400

08006484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006484:	b480      	push	{r7}
 8006486:	b087      	sub	sp, #28
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6a1b      	ldr	r3, [r3, #32]
 8006494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6a1b      	ldr	r3, [r3, #32]
 800649a:	f023 0201 	bic.w	r2, r3, #1
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064a8:	693b      	ldr	r3, [r7, #16]
 80064aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	011b      	lsls	r3, r3, #4
 80064b4:	693a      	ldr	r2, [r7, #16]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f023 030a 	bic.w	r3, r3, #10
 80064c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	697a      	ldr	r2, [r7, #20]
 80064d4:	621a      	str	r2, [r3, #32]
}
 80064d6:	bf00      	nop
 80064d8:	371c      	adds	r7, #28
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr

080064e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064e2:	b480      	push	{r7}
 80064e4:	b087      	sub	sp, #28
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	60f8      	str	r0, [r7, #12]
 80064ea:	60b9      	str	r1, [r7, #8]
 80064ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	f023 0210 	bic.w	r2, r3, #16
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6a1b      	ldr	r3, [r3, #32]
 8006504:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800650c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	031b      	lsls	r3, r3, #12
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	4313      	orrs	r3, r2
 8006516:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800651e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	011b      	lsls	r3, r3, #4
 8006524:	693a      	ldr	r2, [r7, #16]
 8006526:	4313      	orrs	r3, r2
 8006528:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	697a      	ldr	r2, [r7, #20]
 800652e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	693a      	ldr	r2, [r7, #16]
 8006534:	621a      	str	r2, [r3, #32]
}
 8006536:	bf00      	nop
 8006538:	371c      	adds	r7, #28
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006542:	b480      	push	{r7}
 8006544:	b085      	sub	sp, #20
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
 800654a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006558:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	4313      	orrs	r3, r2
 8006560:	f043 0307 	orr.w	r3, r3, #7
 8006564:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68fa      	ldr	r2, [r7, #12]
 800656a:	609a      	str	r2, [r3, #8]
}
 800656c:	bf00      	nop
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	60f8      	str	r0, [r7, #12]
 8006580:	60b9      	str	r1, [r7, #8]
 8006582:	607a      	str	r2, [r7, #4]
 8006584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006592:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	021a      	lsls	r2, r3, #8
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	431a      	orrs	r2, r3
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	4313      	orrs	r3, r2
 80065a0:	697a      	ldr	r2, [r7, #20]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	697a      	ldr	r2, [r7, #20]
 80065aa:	609a      	str	r2, [r3, #8]
}
 80065ac:	bf00      	nop
 80065ae:	371c      	adds	r7, #28
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 031f 	and.w	r3, r3, #31
 80065ca:	2201      	movs	r2, #1
 80065cc:	fa02 f303 	lsl.w	r3, r2, r3
 80065d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6a1a      	ldr	r2, [r3, #32]
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	43db      	mvns	r3, r3
 80065da:	401a      	ands	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6a1a      	ldr	r2, [r3, #32]
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	f003 031f 	and.w	r3, r3, #31
 80065ea:	6879      	ldr	r1, [r7, #4]
 80065ec:	fa01 f303 	lsl.w	r3, r1, r3
 80065f0:	431a      	orrs	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	621a      	str	r2, [r3, #32]
}
 80065f6:	bf00      	nop
 80065f8:	371c      	adds	r7, #28
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
	...

08006604 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
 800660c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006614:	2b01      	cmp	r3, #1
 8006616:	d101      	bne.n	800661c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006618:	2302      	movs	r3, #2
 800661a:	e06d      	b.n	80066f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a30      	ldr	r2, [pc, #192]	; (8006704 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d004      	beq.n	8006650 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a2f      	ldr	r2, [pc, #188]	; (8006708 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d108      	bne.n	8006662 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006656:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	4313      	orrs	r3, r2
 8006660:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006668:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	4313      	orrs	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a20      	ldr	r2, [pc, #128]	; (8006704 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d022      	beq.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800668e:	d01d      	beq.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a1d      	ldr	r2, [pc, #116]	; (800670c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d018      	beq.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a1c      	ldr	r2, [pc, #112]	; (8006710 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d013      	beq.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a1a      	ldr	r2, [pc, #104]	; (8006714 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d00e      	beq.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a15      	ldr	r2, [pc, #84]	; (8006708 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d009      	beq.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a16      	ldr	r2, [pc, #88]	; (8006718 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d004      	beq.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a15      	ldr	r2, [pc, #84]	; (800671c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d10c      	bne.n	80066e6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	68ba      	ldr	r2, [r7, #8]
 80066da:	4313      	orrs	r3, r2
 80066dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68ba      	ldr	r2, [r7, #8]
 80066e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2201      	movs	r2, #1
 80066ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066f6:	2300      	movs	r3, #0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3714      	adds	r7, #20
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr
 8006704:	40010000 	.word	0x40010000
 8006708:	40010400 	.word	0x40010400
 800670c:	40000400 	.word	0x40000400
 8006710:	40000800 	.word	0x40000800
 8006714:	40000c00 	.word	0x40000c00
 8006718:	40014000 	.word	0x40014000
 800671c:	40001800 	.word	0x40001800

08006720 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d101      	bne.n	8006732 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e040      	b.n	80067b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006736:	2b00      	cmp	r3, #0
 8006738:	d106      	bne.n	8006748 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f7fc f882 	bl	800284c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2224      	movs	r2, #36	; 0x24
 800674c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 0201 	bic.w	r2, r2, #1
 800675c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 f974 	bl	8006a4c <UART_SetConfig>
 8006764:	4603      	mov	r3, r0
 8006766:	2b01      	cmp	r3, #1
 8006768:	d101      	bne.n	800676e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800676a:	2301      	movs	r3, #1
 800676c:	e022      	b.n	80067b4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006772:	2b00      	cmp	r3, #0
 8006774:	d002      	beq.n	800677c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fbcc 	bl	8006f14 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800678a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689a      	ldr	r2, [r3, #8]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800679a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f042 0201 	orr.w	r2, r2, #1
 80067aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 fc53 	bl	8007058 <UART_CheckIdleState>
 80067b2:	4603      	mov	r3, r0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3708      	adds	r7, #8
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b08a      	sub	sp, #40	; 0x28
 80067c0:	af02      	add	r7, sp, #8
 80067c2:	60f8      	str	r0, [r7, #12]
 80067c4:	60b9      	str	r1, [r7, #8]
 80067c6:	603b      	str	r3, [r7, #0]
 80067c8:	4613      	mov	r3, r2
 80067ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80067d0:	2b20      	cmp	r3, #32
 80067d2:	d171      	bne.n	80068b8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d002      	beq.n	80067e0 <HAL_UART_Transmit+0x24>
 80067da:	88fb      	ldrh	r3, [r7, #6]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d101      	bne.n	80067e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e06a      	b.n	80068ba <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2221      	movs	r2, #33	; 0x21
 80067f0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067f2:	f7fc fa81 	bl	8002cf8 <HAL_GetTick>
 80067f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	88fa      	ldrh	r2, [r7, #6]
 80067fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	88fa      	ldrh	r2, [r7, #6]
 8006804:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006810:	d108      	bne.n	8006824 <HAL_UART_Transmit+0x68>
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d104      	bne.n	8006824 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800681a:	2300      	movs	r3, #0
 800681c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	61bb      	str	r3, [r7, #24]
 8006822:	e003      	b.n	800682c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006828:	2300      	movs	r3, #0
 800682a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800682c:	e02c      	b.n	8006888 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	9300      	str	r3, [sp, #0]
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	2200      	movs	r2, #0
 8006836:	2180      	movs	r1, #128	; 0x80
 8006838:	68f8      	ldr	r0, [r7, #12]
 800683a:	f000 fc44 	bl	80070c6 <UART_WaitOnFlagUntilTimeout>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d001      	beq.n	8006848 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e038      	b.n	80068ba <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d10b      	bne.n	8006866 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	881b      	ldrh	r3, [r3, #0]
 8006852:	461a      	mov	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800685c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	3302      	adds	r3, #2
 8006862:	61bb      	str	r3, [r7, #24]
 8006864:	e007      	b.n	8006876 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	781a      	ldrb	r2, [r3, #0]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	3301      	adds	r3, #1
 8006874:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800687c:	b29b      	uxth	r3, r3
 800687e:	3b01      	subs	r3, #1
 8006880:	b29a      	uxth	r2, r3
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800688e:	b29b      	uxth	r3, r3
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1cc      	bne.n	800682e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	9300      	str	r3, [sp, #0]
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	2200      	movs	r2, #0
 800689c:	2140      	movs	r1, #64	; 0x40
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 fc11 	bl	80070c6 <UART_WaitOnFlagUntilTimeout>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d001      	beq.n	80068ae <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e005      	b.n	80068ba <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2220      	movs	r2, #32
 80068b2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80068b4:	2300      	movs	r3, #0
 80068b6:	e000      	b.n	80068ba <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80068b8:	2302      	movs	r3, #2
  }
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3720      	adds	r7, #32
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}

080068c2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068c2:	b580      	push	{r7, lr}
 80068c4:	b08a      	sub	sp, #40	; 0x28
 80068c6:	af02      	add	r7, sp, #8
 80068c8:	60f8      	str	r0, [r7, #12]
 80068ca:	60b9      	str	r1, [r7, #8]
 80068cc:	603b      	str	r3, [r7, #0]
 80068ce:	4613      	mov	r3, r2
 80068d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068d8:	2b20      	cmp	r3, #32
 80068da:	f040 80b1 	bne.w	8006a40 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d002      	beq.n	80068ea <HAL_UART_Receive+0x28>
 80068e4:	88fb      	ldrh	r3, [r7, #6]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e0a9      	b.n	8006a42 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2222      	movs	r2, #34	; 0x22
 80068fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006904:	f7fc f9f8 	bl	8002cf8 <HAL_GetTick>
 8006908:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	88fa      	ldrh	r2, [r7, #6]
 800690e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	88fa      	ldrh	r2, [r7, #6]
 8006916:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006922:	d10e      	bne.n	8006942 <HAL_UART_Receive+0x80>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d105      	bne.n	8006938 <HAL_UART_Receive+0x76>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006932:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006936:	e02d      	b.n	8006994 <HAL_UART_Receive+0xd2>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	22ff      	movs	r2, #255	; 0xff
 800693c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006940:	e028      	b.n	8006994 <HAL_UART_Receive+0xd2>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d10d      	bne.n	8006966 <HAL_UART_Receive+0xa4>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d104      	bne.n	800695c <HAL_UART_Receive+0x9a>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	22ff      	movs	r2, #255	; 0xff
 8006956:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800695a:	e01b      	b.n	8006994 <HAL_UART_Receive+0xd2>
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	227f      	movs	r2, #127	; 0x7f
 8006960:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006964:	e016      	b.n	8006994 <HAL_UART_Receive+0xd2>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800696e:	d10d      	bne.n	800698c <HAL_UART_Receive+0xca>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d104      	bne.n	8006982 <HAL_UART_Receive+0xc0>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	227f      	movs	r2, #127	; 0x7f
 800697c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006980:	e008      	b.n	8006994 <HAL_UART_Receive+0xd2>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	223f      	movs	r2, #63	; 0x3f
 8006986:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800698a:	e003      	b.n	8006994 <HAL_UART_Receive+0xd2>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2200      	movs	r2, #0
 8006990:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800699a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069a4:	d108      	bne.n	80069b8 <HAL_UART_Receive+0xf6>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d104      	bne.n	80069b8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80069ae:	2300      	movs	r3, #0
 80069b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	61bb      	str	r3, [r7, #24]
 80069b6:	e003      	b.n	80069c0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069bc:	2300      	movs	r3, #0
 80069be:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80069c0:	e032      	b.n	8006a28 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	2200      	movs	r2, #0
 80069ca:	2120      	movs	r1, #32
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 fb7a 	bl	80070c6 <UART_WaitOnFlagUntilTimeout>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d001      	beq.n	80069dc <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	e032      	b.n	8006a42 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10c      	bne.n	80069fc <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e8:	b29a      	uxth	r2, r3
 80069ea:	8a7b      	ldrh	r3, [r7, #18]
 80069ec:	4013      	ands	r3, r2
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	3302      	adds	r3, #2
 80069f8:	61bb      	str	r3, [r7, #24]
 80069fa:	e00c      	b.n	8006a16 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a02:	b2da      	uxtb	r2, r3
 8006a04:	8a7b      	ldrh	r3, [r7, #18]
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	4013      	ands	r3, r2
 8006a0a:	b2da      	uxtb	r2, r3
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	3301      	adds	r3, #1
 8006a14:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	3b01      	subs	r3, #1
 8006a20:	b29a      	uxth	r2, r3
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1c6      	bne.n	80069c2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2220      	movs	r2, #32
 8006a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	e000      	b.n	8006a42 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8006a40:	2302      	movs	r3, #2
  }
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3720      	adds	r7, #32
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
	...

08006a4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b088      	sub	sp, #32
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a54:	2300      	movs	r3, #0
 8006a56:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	689a      	ldr	r2, [r3, #8]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	431a      	orrs	r2, r3
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	695b      	ldr	r3, [r3, #20]
 8006a66:	431a      	orrs	r2, r3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	69db      	ldr	r3, [r3, #28]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	4ba6      	ldr	r3, [pc, #664]	; (8006d10 <UART_SetConfig+0x2c4>)
 8006a78:	4013      	ands	r3, r2
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6812      	ldr	r2, [r2, #0]
 8006a7e:	6979      	ldr	r1, [r7, #20]
 8006a80:	430b      	orrs	r3, r1
 8006a82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	430a      	orrs	r2, r1
 8006abc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a94      	ldr	r2, [pc, #592]	; (8006d14 <UART_SetConfig+0x2c8>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d120      	bne.n	8006b0a <UART_SetConfig+0xbe>
 8006ac8:	4b93      	ldr	r3, [pc, #588]	; (8006d18 <UART_SetConfig+0x2cc>)
 8006aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ace:	f003 0303 	and.w	r3, r3, #3
 8006ad2:	2b03      	cmp	r3, #3
 8006ad4:	d816      	bhi.n	8006b04 <UART_SetConfig+0xb8>
 8006ad6:	a201      	add	r2, pc, #4	; (adr r2, 8006adc <UART_SetConfig+0x90>)
 8006ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006adc:	08006aed 	.word	0x08006aed
 8006ae0:	08006af9 	.word	0x08006af9
 8006ae4:	08006af3 	.word	0x08006af3
 8006ae8:	08006aff 	.word	0x08006aff
 8006aec:	2301      	movs	r3, #1
 8006aee:	77fb      	strb	r3, [r7, #31]
 8006af0:	e150      	b.n	8006d94 <UART_SetConfig+0x348>
 8006af2:	2302      	movs	r3, #2
 8006af4:	77fb      	strb	r3, [r7, #31]
 8006af6:	e14d      	b.n	8006d94 <UART_SetConfig+0x348>
 8006af8:	2304      	movs	r3, #4
 8006afa:	77fb      	strb	r3, [r7, #31]
 8006afc:	e14a      	b.n	8006d94 <UART_SetConfig+0x348>
 8006afe:	2308      	movs	r3, #8
 8006b00:	77fb      	strb	r3, [r7, #31]
 8006b02:	e147      	b.n	8006d94 <UART_SetConfig+0x348>
 8006b04:	2310      	movs	r3, #16
 8006b06:	77fb      	strb	r3, [r7, #31]
 8006b08:	e144      	b.n	8006d94 <UART_SetConfig+0x348>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a83      	ldr	r2, [pc, #524]	; (8006d1c <UART_SetConfig+0x2d0>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d132      	bne.n	8006b7a <UART_SetConfig+0x12e>
 8006b14:	4b80      	ldr	r3, [pc, #512]	; (8006d18 <UART_SetConfig+0x2cc>)
 8006b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b1a:	f003 030c 	and.w	r3, r3, #12
 8006b1e:	2b0c      	cmp	r3, #12
 8006b20:	d828      	bhi.n	8006b74 <UART_SetConfig+0x128>
 8006b22:	a201      	add	r2, pc, #4	; (adr r2, 8006b28 <UART_SetConfig+0xdc>)
 8006b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b28:	08006b5d 	.word	0x08006b5d
 8006b2c:	08006b75 	.word	0x08006b75
 8006b30:	08006b75 	.word	0x08006b75
 8006b34:	08006b75 	.word	0x08006b75
 8006b38:	08006b69 	.word	0x08006b69
 8006b3c:	08006b75 	.word	0x08006b75
 8006b40:	08006b75 	.word	0x08006b75
 8006b44:	08006b75 	.word	0x08006b75
 8006b48:	08006b63 	.word	0x08006b63
 8006b4c:	08006b75 	.word	0x08006b75
 8006b50:	08006b75 	.word	0x08006b75
 8006b54:	08006b75 	.word	0x08006b75
 8006b58:	08006b6f 	.word	0x08006b6f
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	77fb      	strb	r3, [r7, #31]
 8006b60:	e118      	b.n	8006d94 <UART_SetConfig+0x348>
 8006b62:	2302      	movs	r3, #2
 8006b64:	77fb      	strb	r3, [r7, #31]
 8006b66:	e115      	b.n	8006d94 <UART_SetConfig+0x348>
 8006b68:	2304      	movs	r3, #4
 8006b6a:	77fb      	strb	r3, [r7, #31]
 8006b6c:	e112      	b.n	8006d94 <UART_SetConfig+0x348>
 8006b6e:	2308      	movs	r3, #8
 8006b70:	77fb      	strb	r3, [r7, #31]
 8006b72:	e10f      	b.n	8006d94 <UART_SetConfig+0x348>
 8006b74:	2310      	movs	r3, #16
 8006b76:	77fb      	strb	r3, [r7, #31]
 8006b78:	e10c      	b.n	8006d94 <UART_SetConfig+0x348>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a68      	ldr	r2, [pc, #416]	; (8006d20 <UART_SetConfig+0x2d4>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d120      	bne.n	8006bc6 <UART_SetConfig+0x17a>
 8006b84:	4b64      	ldr	r3, [pc, #400]	; (8006d18 <UART_SetConfig+0x2cc>)
 8006b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b8a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006b8e:	2b30      	cmp	r3, #48	; 0x30
 8006b90:	d013      	beq.n	8006bba <UART_SetConfig+0x16e>
 8006b92:	2b30      	cmp	r3, #48	; 0x30
 8006b94:	d814      	bhi.n	8006bc0 <UART_SetConfig+0x174>
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d009      	beq.n	8006bae <UART_SetConfig+0x162>
 8006b9a:	2b20      	cmp	r3, #32
 8006b9c:	d810      	bhi.n	8006bc0 <UART_SetConfig+0x174>
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d002      	beq.n	8006ba8 <UART_SetConfig+0x15c>
 8006ba2:	2b10      	cmp	r3, #16
 8006ba4:	d006      	beq.n	8006bb4 <UART_SetConfig+0x168>
 8006ba6:	e00b      	b.n	8006bc0 <UART_SetConfig+0x174>
 8006ba8:	2300      	movs	r3, #0
 8006baa:	77fb      	strb	r3, [r7, #31]
 8006bac:	e0f2      	b.n	8006d94 <UART_SetConfig+0x348>
 8006bae:	2302      	movs	r3, #2
 8006bb0:	77fb      	strb	r3, [r7, #31]
 8006bb2:	e0ef      	b.n	8006d94 <UART_SetConfig+0x348>
 8006bb4:	2304      	movs	r3, #4
 8006bb6:	77fb      	strb	r3, [r7, #31]
 8006bb8:	e0ec      	b.n	8006d94 <UART_SetConfig+0x348>
 8006bba:	2308      	movs	r3, #8
 8006bbc:	77fb      	strb	r3, [r7, #31]
 8006bbe:	e0e9      	b.n	8006d94 <UART_SetConfig+0x348>
 8006bc0:	2310      	movs	r3, #16
 8006bc2:	77fb      	strb	r3, [r7, #31]
 8006bc4:	e0e6      	b.n	8006d94 <UART_SetConfig+0x348>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a56      	ldr	r2, [pc, #344]	; (8006d24 <UART_SetConfig+0x2d8>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d120      	bne.n	8006c12 <UART_SetConfig+0x1c6>
 8006bd0:	4b51      	ldr	r3, [pc, #324]	; (8006d18 <UART_SetConfig+0x2cc>)
 8006bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bd6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006bda:	2bc0      	cmp	r3, #192	; 0xc0
 8006bdc:	d013      	beq.n	8006c06 <UART_SetConfig+0x1ba>
 8006bde:	2bc0      	cmp	r3, #192	; 0xc0
 8006be0:	d814      	bhi.n	8006c0c <UART_SetConfig+0x1c0>
 8006be2:	2b80      	cmp	r3, #128	; 0x80
 8006be4:	d009      	beq.n	8006bfa <UART_SetConfig+0x1ae>
 8006be6:	2b80      	cmp	r3, #128	; 0x80
 8006be8:	d810      	bhi.n	8006c0c <UART_SetConfig+0x1c0>
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d002      	beq.n	8006bf4 <UART_SetConfig+0x1a8>
 8006bee:	2b40      	cmp	r3, #64	; 0x40
 8006bf0:	d006      	beq.n	8006c00 <UART_SetConfig+0x1b4>
 8006bf2:	e00b      	b.n	8006c0c <UART_SetConfig+0x1c0>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	77fb      	strb	r3, [r7, #31]
 8006bf8:	e0cc      	b.n	8006d94 <UART_SetConfig+0x348>
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	77fb      	strb	r3, [r7, #31]
 8006bfe:	e0c9      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c00:	2304      	movs	r3, #4
 8006c02:	77fb      	strb	r3, [r7, #31]
 8006c04:	e0c6      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c06:	2308      	movs	r3, #8
 8006c08:	77fb      	strb	r3, [r7, #31]
 8006c0a:	e0c3      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c0c:	2310      	movs	r3, #16
 8006c0e:	77fb      	strb	r3, [r7, #31]
 8006c10:	e0c0      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a44      	ldr	r2, [pc, #272]	; (8006d28 <UART_SetConfig+0x2dc>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d125      	bne.n	8006c68 <UART_SetConfig+0x21c>
 8006c1c:	4b3e      	ldr	r3, [pc, #248]	; (8006d18 <UART_SetConfig+0x2cc>)
 8006c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c2a:	d017      	beq.n	8006c5c <UART_SetConfig+0x210>
 8006c2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c30:	d817      	bhi.n	8006c62 <UART_SetConfig+0x216>
 8006c32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c36:	d00b      	beq.n	8006c50 <UART_SetConfig+0x204>
 8006c38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c3c:	d811      	bhi.n	8006c62 <UART_SetConfig+0x216>
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d003      	beq.n	8006c4a <UART_SetConfig+0x1fe>
 8006c42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c46:	d006      	beq.n	8006c56 <UART_SetConfig+0x20a>
 8006c48:	e00b      	b.n	8006c62 <UART_SetConfig+0x216>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	77fb      	strb	r3, [r7, #31]
 8006c4e:	e0a1      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c50:	2302      	movs	r3, #2
 8006c52:	77fb      	strb	r3, [r7, #31]
 8006c54:	e09e      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c56:	2304      	movs	r3, #4
 8006c58:	77fb      	strb	r3, [r7, #31]
 8006c5a:	e09b      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c5c:	2308      	movs	r3, #8
 8006c5e:	77fb      	strb	r3, [r7, #31]
 8006c60:	e098      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c62:	2310      	movs	r3, #16
 8006c64:	77fb      	strb	r3, [r7, #31]
 8006c66:	e095      	b.n	8006d94 <UART_SetConfig+0x348>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a2f      	ldr	r2, [pc, #188]	; (8006d2c <UART_SetConfig+0x2e0>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d125      	bne.n	8006cbe <UART_SetConfig+0x272>
 8006c72:	4b29      	ldr	r3, [pc, #164]	; (8006d18 <UART_SetConfig+0x2cc>)
 8006c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006c7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c80:	d017      	beq.n	8006cb2 <UART_SetConfig+0x266>
 8006c82:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c86:	d817      	bhi.n	8006cb8 <UART_SetConfig+0x26c>
 8006c88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c8c:	d00b      	beq.n	8006ca6 <UART_SetConfig+0x25a>
 8006c8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c92:	d811      	bhi.n	8006cb8 <UART_SetConfig+0x26c>
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d003      	beq.n	8006ca0 <UART_SetConfig+0x254>
 8006c98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c9c:	d006      	beq.n	8006cac <UART_SetConfig+0x260>
 8006c9e:	e00b      	b.n	8006cb8 <UART_SetConfig+0x26c>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	77fb      	strb	r3, [r7, #31]
 8006ca4:	e076      	b.n	8006d94 <UART_SetConfig+0x348>
 8006ca6:	2302      	movs	r3, #2
 8006ca8:	77fb      	strb	r3, [r7, #31]
 8006caa:	e073      	b.n	8006d94 <UART_SetConfig+0x348>
 8006cac:	2304      	movs	r3, #4
 8006cae:	77fb      	strb	r3, [r7, #31]
 8006cb0:	e070      	b.n	8006d94 <UART_SetConfig+0x348>
 8006cb2:	2308      	movs	r3, #8
 8006cb4:	77fb      	strb	r3, [r7, #31]
 8006cb6:	e06d      	b.n	8006d94 <UART_SetConfig+0x348>
 8006cb8:	2310      	movs	r3, #16
 8006cba:	77fb      	strb	r3, [r7, #31]
 8006cbc:	e06a      	b.n	8006d94 <UART_SetConfig+0x348>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a1b      	ldr	r2, [pc, #108]	; (8006d30 <UART_SetConfig+0x2e4>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d138      	bne.n	8006d3a <UART_SetConfig+0x2ee>
 8006cc8:	4b13      	ldr	r3, [pc, #76]	; (8006d18 <UART_SetConfig+0x2cc>)
 8006cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cce:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006cd2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006cd6:	d017      	beq.n	8006d08 <UART_SetConfig+0x2bc>
 8006cd8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006cdc:	d82a      	bhi.n	8006d34 <UART_SetConfig+0x2e8>
 8006cde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ce2:	d00b      	beq.n	8006cfc <UART_SetConfig+0x2b0>
 8006ce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ce8:	d824      	bhi.n	8006d34 <UART_SetConfig+0x2e8>
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d003      	beq.n	8006cf6 <UART_SetConfig+0x2aa>
 8006cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cf2:	d006      	beq.n	8006d02 <UART_SetConfig+0x2b6>
 8006cf4:	e01e      	b.n	8006d34 <UART_SetConfig+0x2e8>
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	77fb      	strb	r3, [r7, #31]
 8006cfa:	e04b      	b.n	8006d94 <UART_SetConfig+0x348>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	77fb      	strb	r3, [r7, #31]
 8006d00:	e048      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d02:	2304      	movs	r3, #4
 8006d04:	77fb      	strb	r3, [r7, #31]
 8006d06:	e045      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d08:	2308      	movs	r3, #8
 8006d0a:	77fb      	strb	r3, [r7, #31]
 8006d0c:	e042      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d0e:	bf00      	nop
 8006d10:	efff69f3 	.word	0xefff69f3
 8006d14:	40011000 	.word	0x40011000
 8006d18:	40023800 	.word	0x40023800
 8006d1c:	40004400 	.word	0x40004400
 8006d20:	40004800 	.word	0x40004800
 8006d24:	40004c00 	.word	0x40004c00
 8006d28:	40005000 	.word	0x40005000
 8006d2c:	40011400 	.word	0x40011400
 8006d30:	40007800 	.word	0x40007800
 8006d34:	2310      	movs	r3, #16
 8006d36:	77fb      	strb	r3, [r7, #31]
 8006d38:	e02c      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a72      	ldr	r2, [pc, #456]	; (8006f08 <UART_SetConfig+0x4bc>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d125      	bne.n	8006d90 <UART_SetConfig+0x344>
 8006d44:	4b71      	ldr	r3, [pc, #452]	; (8006f0c <UART_SetConfig+0x4c0>)
 8006d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d4a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006d4e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006d52:	d017      	beq.n	8006d84 <UART_SetConfig+0x338>
 8006d54:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006d58:	d817      	bhi.n	8006d8a <UART_SetConfig+0x33e>
 8006d5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d5e:	d00b      	beq.n	8006d78 <UART_SetConfig+0x32c>
 8006d60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d64:	d811      	bhi.n	8006d8a <UART_SetConfig+0x33e>
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d003      	beq.n	8006d72 <UART_SetConfig+0x326>
 8006d6a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d6e:	d006      	beq.n	8006d7e <UART_SetConfig+0x332>
 8006d70:	e00b      	b.n	8006d8a <UART_SetConfig+0x33e>
 8006d72:	2300      	movs	r3, #0
 8006d74:	77fb      	strb	r3, [r7, #31]
 8006d76:	e00d      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d78:	2302      	movs	r3, #2
 8006d7a:	77fb      	strb	r3, [r7, #31]
 8006d7c:	e00a      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d7e:	2304      	movs	r3, #4
 8006d80:	77fb      	strb	r3, [r7, #31]
 8006d82:	e007      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d84:	2308      	movs	r3, #8
 8006d86:	77fb      	strb	r3, [r7, #31]
 8006d88:	e004      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d8a:	2310      	movs	r3, #16
 8006d8c:	77fb      	strb	r3, [r7, #31]
 8006d8e:	e001      	b.n	8006d94 <UART_SetConfig+0x348>
 8006d90:	2310      	movs	r3, #16
 8006d92:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	69db      	ldr	r3, [r3, #28]
 8006d98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d9c:	d15b      	bne.n	8006e56 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006d9e:	7ffb      	ldrb	r3, [r7, #31]
 8006da0:	2b08      	cmp	r3, #8
 8006da2:	d828      	bhi.n	8006df6 <UART_SetConfig+0x3aa>
 8006da4:	a201      	add	r2, pc, #4	; (adr r2, 8006dac <UART_SetConfig+0x360>)
 8006da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006daa:	bf00      	nop
 8006dac:	08006dd1 	.word	0x08006dd1
 8006db0:	08006dd9 	.word	0x08006dd9
 8006db4:	08006de1 	.word	0x08006de1
 8006db8:	08006df7 	.word	0x08006df7
 8006dbc:	08006de7 	.word	0x08006de7
 8006dc0:	08006df7 	.word	0x08006df7
 8006dc4:	08006df7 	.word	0x08006df7
 8006dc8:	08006df7 	.word	0x08006df7
 8006dcc:	08006def 	.word	0x08006def
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dd0:	f7fd ff7e 	bl	8004cd0 <HAL_RCC_GetPCLK1Freq>
 8006dd4:	61b8      	str	r0, [r7, #24]
        break;
 8006dd6:	e013      	b.n	8006e00 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006dd8:	f7fd ff8e 	bl	8004cf8 <HAL_RCC_GetPCLK2Freq>
 8006ddc:	61b8      	str	r0, [r7, #24]
        break;
 8006dde:	e00f      	b.n	8006e00 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006de0:	4b4b      	ldr	r3, [pc, #300]	; (8006f10 <UART_SetConfig+0x4c4>)
 8006de2:	61bb      	str	r3, [r7, #24]
        break;
 8006de4:	e00c      	b.n	8006e00 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006de6:	f7fd fe61 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8006dea:	61b8      	str	r0, [r7, #24]
        break;
 8006dec:	e008      	b.n	8006e00 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006df2:	61bb      	str	r3, [r7, #24]
        break;
 8006df4:	e004      	b.n	8006e00 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006df6:	2300      	movs	r3, #0
 8006df8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	77bb      	strb	r3, [r7, #30]
        break;
 8006dfe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d074      	beq.n	8006ef0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006e06:	69bb      	ldr	r3, [r7, #24]
 8006e08:	005a      	lsls	r2, r3, #1
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	085b      	lsrs	r3, r3, #1
 8006e10:	441a      	add	r2, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e1a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	2b0f      	cmp	r3, #15
 8006e20:	d916      	bls.n	8006e50 <UART_SetConfig+0x404>
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e28:	d212      	bcs.n	8006e50 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	f023 030f 	bic.w	r3, r3, #15
 8006e32:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	085b      	lsrs	r3, r3, #1
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	f003 0307 	and.w	r3, r3, #7
 8006e3e:	b29a      	uxth	r2, r3
 8006e40:	89fb      	ldrh	r3, [r7, #14]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	89fa      	ldrh	r2, [r7, #14]
 8006e4c:	60da      	str	r2, [r3, #12]
 8006e4e:	e04f      	b.n	8006ef0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	77bb      	strb	r3, [r7, #30]
 8006e54:	e04c      	b.n	8006ef0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e56:	7ffb      	ldrb	r3, [r7, #31]
 8006e58:	2b08      	cmp	r3, #8
 8006e5a:	d828      	bhi.n	8006eae <UART_SetConfig+0x462>
 8006e5c:	a201      	add	r2, pc, #4	; (adr r2, 8006e64 <UART_SetConfig+0x418>)
 8006e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e62:	bf00      	nop
 8006e64:	08006e89 	.word	0x08006e89
 8006e68:	08006e91 	.word	0x08006e91
 8006e6c:	08006e99 	.word	0x08006e99
 8006e70:	08006eaf 	.word	0x08006eaf
 8006e74:	08006e9f 	.word	0x08006e9f
 8006e78:	08006eaf 	.word	0x08006eaf
 8006e7c:	08006eaf 	.word	0x08006eaf
 8006e80:	08006eaf 	.word	0x08006eaf
 8006e84:	08006ea7 	.word	0x08006ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e88:	f7fd ff22 	bl	8004cd0 <HAL_RCC_GetPCLK1Freq>
 8006e8c:	61b8      	str	r0, [r7, #24]
        break;
 8006e8e:	e013      	b.n	8006eb8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e90:	f7fd ff32 	bl	8004cf8 <HAL_RCC_GetPCLK2Freq>
 8006e94:	61b8      	str	r0, [r7, #24]
        break;
 8006e96:	e00f      	b.n	8006eb8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e98:	4b1d      	ldr	r3, [pc, #116]	; (8006f10 <UART_SetConfig+0x4c4>)
 8006e9a:	61bb      	str	r3, [r7, #24]
        break;
 8006e9c:	e00c      	b.n	8006eb8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e9e:	f7fd fe05 	bl	8004aac <HAL_RCC_GetSysClockFreq>
 8006ea2:	61b8      	str	r0, [r7, #24]
        break;
 8006ea4:	e008      	b.n	8006eb8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006eaa:	61bb      	str	r3, [r7, #24]
        break;
 8006eac:	e004      	b.n	8006eb8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	77bb      	strb	r3, [r7, #30]
        break;
 8006eb6:	bf00      	nop
    }

    if (pclk != 0U)
 8006eb8:	69bb      	ldr	r3, [r7, #24]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d018      	beq.n	8006ef0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	085a      	lsrs	r2, r3, #1
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	441a      	add	r2, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	2b0f      	cmp	r3, #15
 8006ed6:	d909      	bls.n	8006eec <UART_SetConfig+0x4a0>
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ede:	d205      	bcs.n	8006eec <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	60da      	str	r2, [r3, #12]
 8006eea:	e001      	b.n	8006ef0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006efc:	7fbb      	ldrb	r3, [r7, #30]
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3720      	adds	r7, #32
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	40007c00 	.word	0x40007c00
 8006f0c:	40023800 	.word	0x40023800
 8006f10:	00f42400 	.word	0x00f42400

08006f14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f20:	f003 0301 	and.w	r3, r3, #1
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00a      	beq.n	8006f3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	430a      	orrs	r2, r1
 8006f3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f42:	f003 0302 	and.w	r3, r3, #2
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00a      	beq.n	8006f60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	430a      	orrs	r2, r1
 8006f5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00a      	beq.n	8006f82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	430a      	orrs	r2, r1
 8006f80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f86:	f003 0308 	and.w	r3, r3, #8
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d00a      	beq.n	8006fa4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	430a      	orrs	r2, r1
 8006fa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa8:	f003 0310 	and.w	r3, r3, #16
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d00a      	beq.n	8006fc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fca:	f003 0320 	and.w	r3, r3, #32
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00a      	beq.n	8006fe8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	430a      	orrs	r2, r1
 8006fe6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d01a      	beq.n	800702a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	430a      	orrs	r2, r1
 8007008:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007012:	d10a      	bne.n	800702a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	430a      	orrs	r2, r1
 8007028:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007032:	2b00      	cmp	r3, #0
 8007034:	d00a      	beq.n	800704c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	430a      	orrs	r2, r1
 800704a:	605a      	str	r2, [r3, #4]
  }
}
 800704c:	bf00      	nop
 800704e:	370c      	adds	r7, #12
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr

08007058 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b086      	sub	sp, #24
 800705c:	af02      	add	r7, sp, #8
 800705e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007068:	f7fb fe46 	bl	8002cf8 <HAL_GetTick>
 800706c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f003 0308 	and.w	r3, r3, #8
 8007078:	2b08      	cmp	r3, #8
 800707a:	d10e      	bne.n	800709a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800707c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007080:	9300      	str	r3, [sp, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2200      	movs	r2, #0
 8007086:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f81b 	bl	80070c6 <UART_WaitOnFlagUntilTimeout>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d001      	beq.n	800709a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007096:	2303      	movs	r3, #3
 8007098:	e011      	b.n	80070be <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2220      	movs	r2, #32
 800709e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2220      	movs	r2, #32
 80070a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3710      	adds	r7, #16
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}

080070c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80070c6:	b580      	push	{r7, lr}
 80070c8:	b09c      	sub	sp, #112	; 0x70
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	60f8      	str	r0, [r7, #12]
 80070ce:	60b9      	str	r1, [r7, #8]
 80070d0:	603b      	str	r3, [r7, #0]
 80070d2:	4613      	mov	r3, r2
 80070d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070d6:	e0a7      	b.n	8007228 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070de:	f000 80a3 	beq.w	8007228 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070e2:	f7fb fe09 	bl	8002cf8 <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d302      	bcc.n	80070f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80070f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d13f      	bne.n	8007178 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007100:	e853 3f00 	ldrex	r3, [r3]
 8007104:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007108:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800710c:	667b      	str	r3, [r7, #100]	; 0x64
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	461a      	mov	r2, r3
 8007114:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007116:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007118:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800711c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800711e:	e841 2300 	strex	r3, r2, [r1]
 8007122:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007124:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1e6      	bne.n	80070f8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3308      	adds	r3, #8
 8007130:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800713a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800713c:	f023 0301 	bic.w	r3, r3, #1
 8007140:	663b      	str	r3, [r7, #96]	; 0x60
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	3308      	adds	r3, #8
 8007148:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800714a:	64ba      	str	r2, [r7, #72]	; 0x48
 800714c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007150:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007152:	e841 2300 	strex	r3, r2, [r1]
 8007156:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007158:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1e5      	bne.n	800712a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2220      	movs	r2, #32
 8007162:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2220      	movs	r2, #32
 8007168:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2200      	movs	r2, #0
 8007170:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e068      	b.n	800724a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0304 	and.w	r3, r3, #4
 8007182:	2b00      	cmp	r3, #0
 8007184:	d050      	beq.n	8007228 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	69db      	ldr	r3, [r3, #28]
 800718c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007190:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007194:	d148      	bne.n	8007228 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800719e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a8:	e853 3f00 	ldrex	r3, [r3]
 80071ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80071ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80071b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	461a      	mov	r2, r3
 80071bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071be:	637b      	str	r3, [r7, #52]	; 0x34
 80071c0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80071c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80071c6:	e841 2300 	strex	r3, r2, [r1]
 80071ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80071cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1e6      	bne.n	80071a0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	3308      	adds	r3, #8
 80071d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	e853 3f00 	ldrex	r3, [r3]
 80071e0:	613b      	str	r3, [r7, #16]
   return(result);
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	f023 0301 	bic.w	r3, r3, #1
 80071e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3308      	adds	r3, #8
 80071f0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80071f2:	623a      	str	r2, [r7, #32]
 80071f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f6:	69f9      	ldr	r1, [r7, #28]
 80071f8:	6a3a      	ldr	r2, [r7, #32]
 80071fa:	e841 2300 	strex	r3, r2, [r1]
 80071fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d1e5      	bne.n	80071d2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2220      	movs	r2, #32
 800720a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2220      	movs	r2, #32
 8007210:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2220      	movs	r2, #32
 8007218:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e010      	b.n	800724a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	69da      	ldr	r2, [r3, #28]
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	4013      	ands	r3, r2
 8007232:	68ba      	ldr	r2, [r7, #8]
 8007234:	429a      	cmp	r2, r3
 8007236:	bf0c      	ite	eq
 8007238:	2301      	moveq	r3, #1
 800723a:	2300      	movne	r3, #0
 800723c:	b2db      	uxtb	r3, r3
 800723e:	461a      	mov	r2, r3
 8007240:	79fb      	ldrb	r3, [r7, #7]
 8007242:	429a      	cmp	r2, r3
 8007244:	f43f af48 	beq.w	80070d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3770      	adds	r7, #112	; 0x70
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
	...

08007254 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007254:	b084      	sub	sp, #16
 8007256:	b580      	push	{r7, lr}
 8007258:	b084      	sub	sp, #16
 800725a:	af00      	add	r7, sp, #0
 800725c:	6078      	str	r0, [r7, #4]
 800725e:	f107 001c 	add.w	r0, r7, #28
 8007262:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007268:	2b01      	cmp	r3, #1
 800726a:	d120      	bne.n	80072ae <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007270:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	68da      	ldr	r2, [r3, #12]
 800727c:	4b20      	ldr	r3, [pc, #128]	; (8007300 <USB_CoreInit+0xac>)
 800727e:	4013      	ands	r3, r2
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007292:	2b01      	cmp	r3, #1
 8007294:	d105      	bne.n	80072a2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 fa96 	bl	80077d4 <USB_CoreReset>
 80072a8:	4603      	mov	r3, r0
 80072aa:	73fb      	strb	r3, [r7, #15]
 80072ac:	e010      	b.n	80072d0 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fa8a 	bl	80077d4 <USB_CoreReset>
 80072c0:	4603      	mov	r3, r0
 80072c2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80072d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d10b      	bne.n	80072ee <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	f043 0206 	orr.w	r2, r3, #6
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	f043 0220 	orr.w	r2, r3, #32
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80072ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072fa:	b004      	add	sp, #16
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	ffbdffbf 	.word	0xffbdffbf

08007304 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	f023 0201 	bic.w	r2, r3, #1
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007318:	2300      	movs	r3, #0
}
 800731a:	4618      	mov	r0, r3
 800731c:	370c      	adds	r7, #12
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr

08007326 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b084      	sub	sp, #16
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
 800732e:	460b      	mov	r3, r1
 8007330:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007332:	2300      	movs	r3, #0
 8007334:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007342:	78fb      	ldrb	r3, [r7, #3]
 8007344:	2b01      	cmp	r3, #1
 8007346:	d115      	bne.n	8007374 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007354:	2001      	movs	r0, #1
 8007356:	f7fb fcdb 	bl	8002d10 <HAL_Delay>
      ms++;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	3301      	adds	r3, #1
 800735e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 fa29 	bl	80077b8 <USB_GetMode>
 8007366:	4603      	mov	r3, r0
 8007368:	2b01      	cmp	r3, #1
 800736a:	d01e      	beq.n	80073aa <USB_SetCurrentMode+0x84>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2b31      	cmp	r3, #49	; 0x31
 8007370:	d9f0      	bls.n	8007354 <USB_SetCurrentMode+0x2e>
 8007372:	e01a      	b.n	80073aa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007374:	78fb      	ldrb	r3, [r7, #3]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d115      	bne.n	80073a6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007386:	2001      	movs	r0, #1
 8007388:	f7fb fcc2 	bl	8002d10 <HAL_Delay>
      ms++;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	3301      	adds	r3, #1
 8007390:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 fa10 	bl	80077b8 <USB_GetMode>
 8007398:	4603      	mov	r3, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d005      	beq.n	80073aa <USB_SetCurrentMode+0x84>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2b31      	cmp	r3, #49	; 0x31
 80073a2:	d9f0      	bls.n	8007386 <USB_SetCurrentMode+0x60>
 80073a4:	e001      	b.n	80073aa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e005      	b.n	80073b6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2b32      	cmp	r3, #50	; 0x32
 80073ae:	d101      	bne.n	80073b4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e000      	b.n	80073b6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
	...

080073c0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80073c0:	b084      	sub	sp, #16
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b086      	sub	sp, #24
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80073ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80073da:	2300      	movs	r3, #0
 80073dc:	613b      	str	r3, [r7, #16]
 80073de:	e009      	b.n	80073f4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	3340      	adds	r3, #64	; 0x40
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	4413      	add	r3, r2
 80073ea:	2200      	movs	r2, #0
 80073ec:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	3301      	adds	r3, #1
 80073f2:	613b      	str	r3, [r7, #16]
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	2b0e      	cmp	r3, #14
 80073f8:	d9f2      	bls.n	80073e0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80073fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d11c      	bne.n	800743a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800740e:	f043 0302 	orr.w	r3, r3, #2
 8007412:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007418:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	601a      	str	r2, [r3, #0]
 8007438:	e005      	b.n	8007446 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800743e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800744c:	461a      	mov	r2, r3
 800744e:	2300      	movs	r3, #0
 8007450:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007458:	4619      	mov	r1, r3
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007460:	461a      	mov	r2, r3
 8007462:	680b      	ldr	r3, [r1, #0]
 8007464:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007468:	2b01      	cmp	r3, #1
 800746a:	d10c      	bne.n	8007486 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800746c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800746e:	2b00      	cmp	r3, #0
 8007470:	d104      	bne.n	800747c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007472:	2100      	movs	r1, #0
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 f965 	bl	8007744 <USB_SetDevSpeed>
 800747a:	e008      	b.n	800748e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800747c:	2101      	movs	r1, #1
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 f960 	bl	8007744 <USB_SetDevSpeed>
 8007484:	e003      	b.n	800748e <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007486:	2103      	movs	r1, #3
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 f95b 	bl	8007744 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800748e:	2110      	movs	r1, #16
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f8f3 	bl	800767c <USB_FlushTxFifo>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d001      	beq.n	80074a0 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 f91f 	bl	80076e4 <USB_FlushRxFifo>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d001      	beq.n	80074b0 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80074ac:	2301      	movs	r3, #1
 80074ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b6:	461a      	mov	r2, r3
 80074b8:	2300      	movs	r3, #0
 80074ba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074c2:	461a      	mov	r2, r3
 80074c4:	2300      	movs	r3, #0
 80074c6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074ce:	461a      	mov	r2, r3
 80074d0:	2300      	movs	r3, #0
 80074d2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074d4:	2300      	movs	r3, #0
 80074d6:	613b      	str	r3, [r7, #16]
 80074d8:	e043      	b.n	8007562 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	015a      	lsls	r2, r3, #5
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	4413      	add	r3, r2
 80074e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074f0:	d118      	bne.n	8007524 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d10a      	bne.n	800750e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	015a      	lsls	r2, r3, #5
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	4413      	add	r3, r2
 8007500:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007504:	461a      	mov	r2, r3
 8007506:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800750a:	6013      	str	r3, [r2, #0]
 800750c:	e013      	b.n	8007536 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	015a      	lsls	r2, r3, #5
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	4413      	add	r3, r2
 8007516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800751a:	461a      	mov	r2, r3
 800751c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007520:	6013      	str	r3, [r2, #0]
 8007522:	e008      	b.n	8007536 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	015a      	lsls	r2, r3, #5
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	4413      	add	r3, r2
 800752c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007530:	461a      	mov	r2, r3
 8007532:	2300      	movs	r3, #0
 8007534:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	015a      	lsls	r2, r3, #5
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	4413      	add	r3, r2
 800753e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007542:	461a      	mov	r2, r3
 8007544:	2300      	movs	r3, #0
 8007546:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	015a      	lsls	r2, r3, #5
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	4413      	add	r3, r2
 8007550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007554:	461a      	mov	r2, r3
 8007556:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800755a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	3301      	adds	r3, #1
 8007560:	613b      	str	r3, [r7, #16]
 8007562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007564:	693a      	ldr	r2, [r7, #16]
 8007566:	429a      	cmp	r2, r3
 8007568:	d3b7      	bcc.n	80074da <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800756a:	2300      	movs	r3, #0
 800756c:	613b      	str	r3, [r7, #16]
 800756e:	e043      	b.n	80075f8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	015a      	lsls	r2, r3, #5
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	4413      	add	r3, r2
 8007578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007582:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007586:	d118      	bne.n	80075ba <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d10a      	bne.n	80075a4 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759a:	461a      	mov	r2, r3
 800759c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80075a0:	6013      	str	r3, [r2, #0]
 80075a2:	e013      	b.n	80075cc <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	015a      	lsls	r2, r3, #5
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	4413      	add	r3, r2
 80075ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075b0:	461a      	mov	r2, r3
 80075b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80075b6:	6013      	str	r3, [r2, #0]
 80075b8:	e008      	b.n	80075cc <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075c6:	461a      	mov	r2, r3
 80075c8:	2300      	movs	r3, #0
 80075ca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	015a      	lsls	r2, r3, #5
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4413      	add	r3, r2
 80075d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075d8:	461a      	mov	r2, r3
 80075da:	2300      	movs	r3, #0
 80075dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	015a      	lsls	r2, r3, #5
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	4413      	add	r3, r2
 80075e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ea:	461a      	mov	r2, r3
 80075ec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80075f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	3301      	adds	r3, #1
 80075f6:	613b      	str	r3, [r7, #16]
 80075f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fa:	693a      	ldr	r2, [r7, #16]
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d3b7      	bcc.n	8007570 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007606:	691b      	ldr	r3, [r3, #16]
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800760e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007612:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007620:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007624:	2b00      	cmp	r3, #0
 8007626:	d105      	bne.n	8007634 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	699b      	ldr	r3, [r3, #24]
 800762c:	f043 0210 	orr.w	r2, r3, #16
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	699a      	ldr	r2, [r3, #24]
 8007638:	4b0e      	ldr	r3, [pc, #56]	; (8007674 <USB_DevInit+0x2b4>)
 800763a:	4313      	orrs	r3, r2
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007642:	2b00      	cmp	r3, #0
 8007644:	d005      	beq.n	8007652 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	699b      	ldr	r3, [r3, #24]
 800764a:	f043 0208 	orr.w	r2, r3, #8
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007654:	2b01      	cmp	r3, #1
 8007656:	d105      	bne.n	8007664 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	699a      	ldr	r2, [r3, #24]
 800765c:	4b06      	ldr	r3, [pc, #24]	; (8007678 <USB_DevInit+0x2b8>)
 800765e:	4313      	orrs	r3, r2
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007664:	7dfb      	ldrb	r3, [r7, #23]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3718      	adds	r7, #24
 800766a:	46bd      	mov	sp, r7
 800766c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007670:	b004      	add	sp, #16
 8007672:	4770      	bx	lr
 8007674:	803c3800 	.word	0x803c3800
 8007678:	40000004 	.word	0x40000004

0800767c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007686:	2300      	movs	r3, #0
 8007688:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3301      	adds	r3, #1
 800768e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	4a13      	ldr	r2, [pc, #76]	; (80076e0 <USB_FlushTxFifo+0x64>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d901      	bls.n	800769c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007698:	2303      	movs	r3, #3
 800769a:	e01b      	b.n	80076d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	daf2      	bge.n	800768a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80076a4:	2300      	movs	r3, #0
 80076a6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	019b      	lsls	r3, r3, #6
 80076ac:	f043 0220 	orr.w	r2, r3, #32
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	3301      	adds	r3, #1
 80076b8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	4a08      	ldr	r2, [pc, #32]	; (80076e0 <USB_FlushTxFifo+0x64>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d901      	bls.n	80076c6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e006      	b.n	80076d4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	f003 0320 	and.w	r3, r3, #32
 80076ce:	2b20      	cmp	r3, #32
 80076d0:	d0f0      	beq.n	80076b4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr
 80076e0:	00030d40 	.word	0x00030d40

080076e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b085      	sub	sp, #20
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076ec:	2300      	movs	r3, #0
 80076ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	3301      	adds	r3, #1
 80076f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	4a11      	ldr	r2, [pc, #68]	; (8007740 <USB_FlushRxFifo+0x5c>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d901      	bls.n	8007702 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80076fe:	2303      	movs	r3, #3
 8007700:	e018      	b.n	8007734 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	691b      	ldr	r3, [r3, #16]
 8007706:	2b00      	cmp	r3, #0
 8007708:	daf2      	bge.n	80076f0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800770a:	2300      	movs	r3, #0
 800770c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2210      	movs	r2, #16
 8007712:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	3301      	adds	r3, #1
 8007718:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	4a08      	ldr	r2, [pc, #32]	; (8007740 <USB_FlushRxFifo+0x5c>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d901      	bls.n	8007726 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e006      	b.n	8007734 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	f003 0310 	and.w	r3, r3, #16
 800772e:	2b10      	cmp	r3, #16
 8007730:	d0f0      	beq.n	8007714 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007732:	2300      	movs	r3, #0
}
 8007734:	4618      	mov	r0, r3
 8007736:	3714      	adds	r7, #20
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr
 8007740:	00030d40 	.word	0x00030d40

08007744 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	460b      	mov	r3, r1
 800774e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	78fb      	ldrb	r3, [r7, #3]
 800775e:	68f9      	ldr	r1, [r7, #12]
 8007760:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007764:	4313      	orrs	r3, r2
 8007766:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007768:	2300      	movs	r3, #0
}
 800776a:	4618      	mov	r0, r3
 800776c:	3714      	adds	r7, #20
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr

08007776 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007776:	b480      	push	{r7}
 8007778:	b085      	sub	sp, #20
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	68fa      	ldr	r2, [r7, #12]
 800778c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007790:	f023 0303 	bic.w	r3, r3, #3
 8007794:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80077a4:	f043 0302 	orr.w	r3, r3, #2
 80077a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3714      	adds	r7, #20
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b083      	sub	sp, #12
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	695b      	ldr	r3, [r3, #20]
 80077c4:	f003 0301 	and.w	r3, r3, #1
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	370c      	adds	r7, #12
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b085      	sub	sp, #20
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077dc:	2300      	movs	r3, #0
 80077de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	3301      	adds	r3, #1
 80077e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	4a13      	ldr	r2, [pc, #76]	; (8007838 <USB_CoreReset+0x64>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d901      	bls.n	80077f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	e01b      	b.n	800782a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	daf2      	bge.n	80077e0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	f043 0201 	orr.w	r2, r3, #1
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	3301      	adds	r3, #1
 800780e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	4a09      	ldr	r2, [pc, #36]	; (8007838 <USB_CoreReset+0x64>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d901      	bls.n	800781c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	e006      	b.n	800782a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	f003 0301 	and.w	r3, r3, #1
 8007824:	2b01      	cmp	r3, #1
 8007826:	d0f0      	beq.n	800780a <USB_CoreReset+0x36>

  return HAL_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3714      	adds	r7, #20
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	00030d40 	.word	0x00030d40

0800783c <atof>:
 800783c:	2100      	movs	r1, #0
 800783e:	f000 be0f 	b.w	8008460 <strtod>

08007842 <sulp>:
 8007842:	b570      	push	{r4, r5, r6, lr}
 8007844:	4604      	mov	r4, r0
 8007846:	460d      	mov	r5, r1
 8007848:	ec45 4b10 	vmov	d0, r4, r5
 800784c:	4616      	mov	r6, r2
 800784e:	f003 fa97 	bl	800ad80 <__ulp>
 8007852:	ec51 0b10 	vmov	r0, r1, d0
 8007856:	b17e      	cbz	r6, 8007878 <sulp+0x36>
 8007858:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800785c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007860:	2b00      	cmp	r3, #0
 8007862:	dd09      	ble.n	8007878 <sulp+0x36>
 8007864:	051b      	lsls	r3, r3, #20
 8007866:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800786a:	2400      	movs	r4, #0
 800786c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007870:	4622      	mov	r2, r4
 8007872:	462b      	mov	r3, r5
 8007874:	f7f8 fee0 	bl	8000638 <__aeabi_dmul>
 8007878:	bd70      	pop	{r4, r5, r6, pc}
 800787a:	0000      	movs	r0, r0
 800787c:	0000      	movs	r0, r0
	...

08007880 <_strtod_l>:
 8007880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007884:	ed2d 8b02 	vpush	{d8}
 8007888:	b09b      	sub	sp, #108	; 0x6c
 800788a:	4604      	mov	r4, r0
 800788c:	9213      	str	r2, [sp, #76]	; 0x4c
 800788e:	2200      	movs	r2, #0
 8007890:	9216      	str	r2, [sp, #88]	; 0x58
 8007892:	460d      	mov	r5, r1
 8007894:	f04f 0800 	mov.w	r8, #0
 8007898:	f04f 0900 	mov.w	r9, #0
 800789c:	460a      	mov	r2, r1
 800789e:	9215      	str	r2, [sp, #84]	; 0x54
 80078a0:	7811      	ldrb	r1, [r2, #0]
 80078a2:	292b      	cmp	r1, #43	; 0x2b
 80078a4:	d04c      	beq.n	8007940 <_strtod_l+0xc0>
 80078a6:	d83a      	bhi.n	800791e <_strtod_l+0x9e>
 80078a8:	290d      	cmp	r1, #13
 80078aa:	d834      	bhi.n	8007916 <_strtod_l+0x96>
 80078ac:	2908      	cmp	r1, #8
 80078ae:	d834      	bhi.n	800791a <_strtod_l+0x9a>
 80078b0:	2900      	cmp	r1, #0
 80078b2:	d03d      	beq.n	8007930 <_strtod_l+0xb0>
 80078b4:	2200      	movs	r2, #0
 80078b6:	920a      	str	r2, [sp, #40]	; 0x28
 80078b8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80078ba:	7832      	ldrb	r2, [r6, #0]
 80078bc:	2a30      	cmp	r2, #48	; 0x30
 80078be:	f040 80b4 	bne.w	8007a2a <_strtod_l+0x1aa>
 80078c2:	7872      	ldrb	r2, [r6, #1]
 80078c4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80078c8:	2a58      	cmp	r2, #88	; 0x58
 80078ca:	d170      	bne.n	80079ae <_strtod_l+0x12e>
 80078cc:	9302      	str	r3, [sp, #8]
 80078ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078d0:	9301      	str	r3, [sp, #4]
 80078d2:	ab16      	add	r3, sp, #88	; 0x58
 80078d4:	9300      	str	r3, [sp, #0]
 80078d6:	4a8e      	ldr	r2, [pc, #568]	; (8007b10 <_strtod_l+0x290>)
 80078d8:	ab17      	add	r3, sp, #92	; 0x5c
 80078da:	a915      	add	r1, sp, #84	; 0x54
 80078dc:	4620      	mov	r0, r4
 80078de:	f002 fb2d 	bl	8009f3c <__gethex>
 80078e2:	f010 070f 	ands.w	r7, r0, #15
 80078e6:	4605      	mov	r5, r0
 80078e8:	d005      	beq.n	80078f6 <_strtod_l+0x76>
 80078ea:	2f06      	cmp	r7, #6
 80078ec:	d12a      	bne.n	8007944 <_strtod_l+0xc4>
 80078ee:	3601      	adds	r6, #1
 80078f0:	2300      	movs	r3, #0
 80078f2:	9615      	str	r6, [sp, #84]	; 0x54
 80078f4:	930a      	str	r3, [sp, #40]	; 0x28
 80078f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f040 857f 	bne.w	80083fc <_strtod_l+0xb7c>
 80078fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007900:	b1db      	cbz	r3, 800793a <_strtod_l+0xba>
 8007902:	4642      	mov	r2, r8
 8007904:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007908:	ec43 2b10 	vmov	d0, r2, r3
 800790c:	b01b      	add	sp, #108	; 0x6c
 800790e:	ecbd 8b02 	vpop	{d8}
 8007912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007916:	2920      	cmp	r1, #32
 8007918:	d1cc      	bne.n	80078b4 <_strtod_l+0x34>
 800791a:	3201      	adds	r2, #1
 800791c:	e7bf      	b.n	800789e <_strtod_l+0x1e>
 800791e:	292d      	cmp	r1, #45	; 0x2d
 8007920:	d1c8      	bne.n	80078b4 <_strtod_l+0x34>
 8007922:	2101      	movs	r1, #1
 8007924:	910a      	str	r1, [sp, #40]	; 0x28
 8007926:	1c51      	adds	r1, r2, #1
 8007928:	9115      	str	r1, [sp, #84]	; 0x54
 800792a:	7852      	ldrb	r2, [r2, #1]
 800792c:	2a00      	cmp	r2, #0
 800792e:	d1c3      	bne.n	80078b8 <_strtod_l+0x38>
 8007930:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007932:	9515      	str	r5, [sp, #84]	; 0x54
 8007934:	2b00      	cmp	r3, #0
 8007936:	f040 855f 	bne.w	80083f8 <_strtod_l+0xb78>
 800793a:	4642      	mov	r2, r8
 800793c:	464b      	mov	r3, r9
 800793e:	e7e3      	b.n	8007908 <_strtod_l+0x88>
 8007940:	2100      	movs	r1, #0
 8007942:	e7ef      	b.n	8007924 <_strtod_l+0xa4>
 8007944:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007946:	b13a      	cbz	r2, 8007958 <_strtod_l+0xd8>
 8007948:	2135      	movs	r1, #53	; 0x35
 800794a:	a818      	add	r0, sp, #96	; 0x60
 800794c:	f003 fb15 	bl	800af7a <__copybits>
 8007950:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007952:	4620      	mov	r0, r4
 8007954:	f002 fee8 	bl	800a728 <_Bfree>
 8007958:	3f01      	subs	r7, #1
 800795a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800795c:	2f04      	cmp	r7, #4
 800795e:	d806      	bhi.n	800796e <_strtod_l+0xee>
 8007960:	e8df f007 	tbb	[pc, r7]
 8007964:	201d0314 	.word	0x201d0314
 8007968:	14          	.byte	0x14
 8007969:	00          	.byte	0x00
 800796a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800796e:	05e9      	lsls	r1, r5, #23
 8007970:	bf48      	it	mi
 8007972:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007976:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800797a:	0d1b      	lsrs	r3, r3, #20
 800797c:	051b      	lsls	r3, r3, #20
 800797e:	2b00      	cmp	r3, #0
 8007980:	d1b9      	bne.n	80078f6 <_strtod_l+0x76>
 8007982:	f001 fb69 	bl	8009058 <__errno>
 8007986:	2322      	movs	r3, #34	; 0x22
 8007988:	6003      	str	r3, [r0, #0]
 800798a:	e7b4      	b.n	80078f6 <_strtod_l+0x76>
 800798c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007990:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007994:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007998:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800799c:	e7e7      	b.n	800796e <_strtod_l+0xee>
 800799e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007b18 <_strtod_l+0x298>
 80079a2:	e7e4      	b.n	800796e <_strtod_l+0xee>
 80079a4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80079a8:	f04f 38ff 	mov.w	r8, #4294967295
 80079ac:	e7df      	b.n	800796e <_strtod_l+0xee>
 80079ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80079b0:	1c5a      	adds	r2, r3, #1
 80079b2:	9215      	str	r2, [sp, #84]	; 0x54
 80079b4:	785b      	ldrb	r3, [r3, #1]
 80079b6:	2b30      	cmp	r3, #48	; 0x30
 80079b8:	d0f9      	beq.n	80079ae <_strtod_l+0x12e>
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d09b      	beq.n	80078f6 <_strtod_l+0x76>
 80079be:	2301      	movs	r3, #1
 80079c0:	f04f 0a00 	mov.w	sl, #0
 80079c4:	9304      	str	r3, [sp, #16]
 80079c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80079c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80079ca:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80079ce:	46d3      	mov	fp, sl
 80079d0:	220a      	movs	r2, #10
 80079d2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80079d4:	7806      	ldrb	r6, [r0, #0]
 80079d6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80079da:	b2d9      	uxtb	r1, r3
 80079dc:	2909      	cmp	r1, #9
 80079de:	d926      	bls.n	8007a2e <_strtod_l+0x1ae>
 80079e0:	494c      	ldr	r1, [pc, #304]	; (8007b14 <_strtod_l+0x294>)
 80079e2:	2201      	movs	r2, #1
 80079e4:	f001 fadb 	bl	8008f9e <strncmp>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	d030      	beq.n	8007a4e <_strtod_l+0x1ce>
 80079ec:	2000      	movs	r0, #0
 80079ee:	4632      	mov	r2, r6
 80079f0:	9005      	str	r0, [sp, #20]
 80079f2:	465e      	mov	r6, fp
 80079f4:	4603      	mov	r3, r0
 80079f6:	2a65      	cmp	r2, #101	; 0x65
 80079f8:	d001      	beq.n	80079fe <_strtod_l+0x17e>
 80079fa:	2a45      	cmp	r2, #69	; 0x45
 80079fc:	d113      	bne.n	8007a26 <_strtod_l+0x1a6>
 80079fe:	b91e      	cbnz	r6, 8007a08 <_strtod_l+0x188>
 8007a00:	9a04      	ldr	r2, [sp, #16]
 8007a02:	4302      	orrs	r2, r0
 8007a04:	d094      	beq.n	8007930 <_strtod_l+0xb0>
 8007a06:	2600      	movs	r6, #0
 8007a08:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007a0a:	1c6a      	adds	r2, r5, #1
 8007a0c:	9215      	str	r2, [sp, #84]	; 0x54
 8007a0e:	786a      	ldrb	r2, [r5, #1]
 8007a10:	2a2b      	cmp	r2, #43	; 0x2b
 8007a12:	d074      	beq.n	8007afe <_strtod_l+0x27e>
 8007a14:	2a2d      	cmp	r2, #45	; 0x2d
 8007a16:	d078      	beq.n	8007b0a <_strtod_l+0x28a>
 8007a18:	f04f 0c00 	mov.w	ip, #0
 8007a1c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007a20:	2909      	cmp	r1, #9
 8007a22:	d97f      	bls.n	8007b24 <_strtod_l+0x2a4>
 8007a24:	9515      	str	r5, [sp, #84]	; 0x54
 8007a26:	2700      	movs	r7, #0
 8007a28:	e09e      	b.n	8007b68 <_strtod_l+0x2e8>
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	e7c8      	b.n	80079c0 <_strtod_l+0x140>
 8007a2e:	f1bb 0f08 	cmp.w	fp, #8
 8007a32:	bfd8      	it	le
 8007a34:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8007a36:	f100 0001 	add.w	r0, r0, #1
 8007a3a:	bfda      	itte	le
 8007a3c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007a40:	9309      	strle	r3, [sp, #36]	; 0x24
 8007a42:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8007a46:	f10b 0b01 	add.w	fp, fp, #1
 8007a4a:	9015      	str	r0, [sp, #84]	; 0x54
 8007a4c:	e7c1      	b.n	80079d2 <_strtod_l+0x152>
 8007a4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a50:	1c5a      	adds	r2, r3, #1
 8007a52:	9215      	str	r2, [sp, #84]	; 0x54
 8007a54:	785a      	ldrb	r2, [r3, #1]
 8007a56:	f1bb 0f00 	cmp.w	fp, #0
 8007a5a:	d037      	beq.n	8007acc <_strtod_l+0x24c>
 8007a5c:	9005      	str	r0, [sp, #20]
 8007a5e:	465e      	mov	r6, fp
 8007a60:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007a64:	2b09      	cmp	r3, #9
 8007a66:	d912      	bls.n	8007a8e <_strtod_l+0x20e>
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e7c4      	b.n	80079f6 <_strtod_l+0x176>
 8007a6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a6e:	1c5a      	adds	r2, r3, #1
 8007a70:	9215      	str	r2, [sp, #84]	; 0x54
 8007a72:	785a      	ldrb	r2, [r3, #1]
 8007a74:	3001      	adds	r0, #1
 8007a76:	2a30      	cmp	r2, #48	; 0x30
 8007a78:	d0f8      	beq.n	8007a6c <_strtod_l+0x1ec>
 8007a7a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007a7e:	2b08      	cmp	r3, #8
 8007a80:	f200 84c1 	bhi.w	8008406 <_strtod_l+0xb86>
 8007a84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a86:	9005      	str	r0, [sp, #20]
 8007a88:	2000      	movs	r0, #0
 8007a8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a8c:	4606      	mov	r6, r0
 8007a8e:	3a30      	subs	r2, #48	; 0x30
 8007a90:	f100 0301 	add.w	r3, r0, #1
 8007a94:	d014      	beq.n	8007ac0 <_strtod_l+0x240>
 8007a96:	9905      	ldr	r1, [sp, #20]
 8007a98:	4419      	add	r1, r3
 8007a9a:	9105      	str	r1, [sp, #20]
 8007a9c:	4633      	mov	r3, r6
 8007a9e:	eb00 0c06 	add.w	ip, r0, r6
 8007aa2:	210a      	movs	r1, #10
 8007aa4:	4563      	cmp	r3, ip
 8007aa6:	d113      	bne.n	8007ad0 <_strtod_l+0x250>
 8007aa8:	1833      	adds	r3, r6, r0
 8007aaa:	2b08      	cmp	r3, #8
 8007aac:	f106 0601 	add.w	r6, r6, #1
 8007ab0:	4406      	add	r6, r0
 8007ab2:	dc1a      	bgt.n	8007aea <_strtod_l+0x26a>
 8007ab4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ab6:	230a      	movs	r3, #10
 8007ab8:	fb03 2301 	mla	r3, r3, r1, r2
 8007abc:	9309      	str	r3, [sp, #36]	; 0x24
 8007abe:	2300      	movs	r3, #0
 8007ac0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007ac2:	1c51      	adds	r1, r2, #1
 8007ac4:	9115      	str	r1, [sp, #84]	; 0x54
 8007ac6:	7852      	ldrb	r2, [r2, #1]
 8007ac8:	4618      	mov	r0, r3
 8007aca:	e7c9      	b.n	8007a60 <_strtod_l+0x1e0>
 8007acc:	4658      	mov	r0, fp
 8007ace:	e7d2      	b.n	8007a76 <_strtod_l+0x1f6>
 8007ad0:	2b08      	cmp	r3, #8
 8007ad2:	f103 0301 	add.w	r3, r3, #1
 8007ad6:	dc03      	bgt.n	8007ae0 <_strtod_l+0x260>
 8007ad8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007ada:	434f      	muls	r7, r1
 8007adc:	9709      	str	r7, [sp, #36]	; 0x24
 8007ade:	e7e1      	b.n	8007aa4 <_strtod_l+0x224>
 8007ae0:	2b10      	cmp	r3, #16
 8007ae2:	bfd8      	it	le
 8007ae4:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007ae8:	e7dc      	b.n	8007aa4 <_strtod_l+0x224>
 8007aea:	2e10      	cmp	r6, #16
 8007aec:	bfdc      	itt	le
 8007aee:	230a      	movle	r3, #10
 8007af0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8007af4:	e7e3      	b.n	8007abe <_strtod_l+0x23e>
 8007af6:	2300      	movs	r3, #0
 8007af8:	9305      	str	r3, [sp, #20]
 8007afa:	2301      	movs	r3, #1
 8007afc:	e780      	b.n	8007a00 <_strtod_l+0x180>
 8007afe:	f04f 0c00 	mov.w	ip, #0
 8007b02:	1caa      	adds	r2, r5, #2
 8007b04:	9215      	str	r2, [sp, #84]	; 0x54
 8007b06:	78aa      	ldrb	r2, [r5, #2]
 8007b08:	e788      	b.n	8007a1c <_strtod_l+0x19c>
 8007b0a:	f04f 0c01 	mov.w	ip, #1
 8007b0e:	e7f8      	b.n	8007b02 <_strtod_l+0x282>
 8007b10:	0800bbb8 	.word	0x0800bbb8
 8007b14:	0800bbb4 	.word	0x0800bbb4
 8007b18:	7ff00000 	.word	0x7ff00000
 8007b1c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b1e:	1c51      	adds	r1, r2, #1
 8007b20:	9115      	str	r1, [sp, #84]	; 0x54
 8007b22:	7852      	ldrb	r2, [r2, #1]
 8007b24:	2a30      	cmp	r2, #48	; 0x30
 8007b26:	d0f9      	beq.n	8007b1c <_strtod_l+0x29c>
 8007b28:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007b2c:	2908      	cmp	r1, #8
 8007b2e:	f63f af7a 	bhi.w	8007a26 <_strtod_l+0x1a6>
 8007b32:	3a30      	subs	r2, #48	; 0x30
 8007b34:	9208      	str	r2, [sp, #32]
 8007b36:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b38:	920c      	str	r2, [sp, #48]	; 0x30
 8007b3a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b3c:	1c57      	adds	r7, r2, #1
 8007b3e:	9715      	str	r7, [sp, #84]	; 0x54
 8007b40:	7852      	ldrb	r2, [r2, #1]
 8007b42:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007b46:	f1be 0f09 	cmp.w	lr, #9
 8007b4a:	d938      	bls.n	8007bbe <_strtod_l+0x33e>
 8007b4c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007b4e:	1a7f      	subs	r7, r7, r1
 8007b50:	2f08      	cmp	r7, #8
 8007b52:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007b56:	dc03      	bgt.n	8007b60 <_strtod_l+0x2e0>
 8007b58:	9908      	ldr	r1, [sp, #32]
 8007b5a:	428f      	cmp	r7, r1
 8007b5c:	bfa8      	it	ge
 8007b5e:	460f      	movge	r7, r1
 8007b60:	f1bc 0f00 	cmp.w	ip, #0
 8007b64:	d000      	beq.n	8007b68 <_strtod_l+0x2e8>
 8007b66:	427f      	negs	r7, r7
 8007b68:	2e00      	cmp	r6, #0
 8007b6a:	d14f      	bne.n	8007c0c <_strtod_l+0x38c>
 8007b6c:	9904      	ldr	r1, [sp, #16]
 8007b6e:	4301      	orrs	r1, r0
 8007b70:	f47f aec1 	bne.w	80078f6 <_strtod_l+0x76>
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	f47f aedb 	bne.w	8007930 <_strtod_l+0xb0>
 8007b7a:	2a69      	cmp	r2, #105	; 0x69
 8007b7c:	d029      	beq.n	8007bd2 <_strtod_l+0x352>
 8007b7e:	dc26      	bgt.n	8007bce <_strtod_l+0x34e>
 8007b80:	2a49      	cmp	r2, #73	; 0x49
 8007b82:	d026      	beq.n	8007bd2 <_strtod_l+0x352>
 8007b84:	2a4e      	cmp	r2, #78	; 0x4e
 8007b86:	f47f aed3 	bne.w	8007930 <_strtod_l+0xb0>
 8007b8a:	499b      	ldr	r1, [pc, #620]	; (8007df8 <_strtod_l+0x578>)
 8007b8c:	a815      	add	r0, sp, #84	; 0x54
 8007b8e:	f002 fc15 	bl	800a3bc <__match>
 8007b92:	2800      	cmp	r0, #0
 8007b94:	f43f aecc 	beq.w	8007930 <_strtod_l+0xb0>
 8007b98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	2b28      	cmp	r3, #40	; 0x28
 8007b9e:	d12f      	bne.n	8007c00 <_strtod_l+0x380>
 8007ba0:	4996      	ldr	r1, [pc, #600]	; (8007dfc <_strtod_l+0x57c>)
 8007ba2:	aa18      	add	r2, sp, #96	; 0x60
 8007ba4:	a815      	add	r0, sp, #84	; 0x54
 8007ba6:	f002 fc1d 	bl	800a3e4 <__hexnan>
 8007baa:	2805      	cmp	r0, #5
 8007bac:	d128      	bne.n	8007c00 <_strtod_l+0x380>
 8007bae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007bb0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007bb4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007bb8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007bbc:	e69b      	b.n	80078f6 <_strtod_l+0x76>
 8007bbe:	9f08      	ldr	r7, [sp, #32]
 8007bc0:	210a      	movs	r1, #10
 8007bc2:	fb01 2107 	mla	r1, r1, r7, r2
 8007bc6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007bca:	9208      	str	r2, [sp, #32]
 8007bcc:	e7b5      	b.n	8007b3a <_strtod_l+0x2ba>
 8007bce:	2a6e      	cmp	r2, #110	; 0x6e
 8007bd0:	e7d9      	b.n	8007b86 <_strtod_l+0x306>
 8007bd2:	498b      	ldr	r1, [pc, #556]	; (8007e00 <_strtod_l+0x580>)
 8007bd4:	a815      	add	r0, sp, #84	; 0x54
 8007bd6:	f002 fbf1 	bl	800a3bc <__match>
 8007bda:	2800      	cmp	r0, #0
 8007bdc:	f43f aea8 	beq.w	8007930 <_strtod_l+0xb0>
 8007be0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007be2:	4988      	ldr	r1, [pc, #544]	; (8007e04 <_strtod_l+0x584>)
 8007be4:	3b01      	subs	r3, #1
 8007be6:	a815      	add	r0, sp, #84	; 0x54
 8007be8:	9315      	str	r3, [sp, #84]	; 0x54
 8007bea:	f002 fbe7 	bl	800a3bc <__match>
 8007bee:	b910      	cbnz	r0, 8007bf6 <_strtod_l+0x376>
 8007bf0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	9315      	str	r3, [sp, #84]	; 0x54
 8007bf6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8007e14 <_strtod_l+0x594>
 8007bfa:	f04f 0800 	mov.w	r8, #0
 8007bfe:	e67a      	b.n	80078f6 <_strtod_l+0x76>
 8007c00:	4881      	ldr	r0, [pc, #516]	; (8007e08 <_strtod_l+0x588>)
 8007c02:	f001 fa65 	bl	80090d0 <nan>
 8007c06:	ec59 8b10 	vmov	r8, r9, d0
 8007c0a:	e674      	b.n	80078f6 <_strtod_l+0x76>
 8007c0c:	9b05      	ldr	r3, [sp, #20]
 8007c0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c10:	1afb      	subs	r3, r7, r3
 8007c12:	f1bb 0f00 	cmp.w	fp, #0
 8007c16:	bf08      	it	eq
 8007c18:	46b3      	moveq	fp, r6
 8007c1a:	2e10      	cmp	r6, #16
 8007c1c:	9308      	str	r3, [sp, #32]
 8007c1e:	4635      	mov	r5, r6
 8007c20:	bfa8      	it	ge
 8007c22:	2510      	movge	r5, #16
 8007c24:	f7f8 fc8e 	bl	8000544 <__aeabi_ui2d>
 8007c28:	2e09      	cmp	r6, #9
 8007c2a:	4680      	mov	r8, r0
 8007c2c:	4689      	mov	r9, r1
 8007c2e:	dd13      	ble.n	8007c58 <_strtod_l+0x3d8>
 8007c30:	4b76      	ldr	r3, [pc, #472]	; (8007e0c <_strtod_l+0x58c>)
 8007c32:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007c36:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007c3a:	f7f8 fcfd 	bl	8000638 <__aeabi_dmul>
 8007c3e:	4680      	mov	r8, r0
 8007c40:	4650      	mov	r0, sl
 8007c42:	4689      	mov	r9, r1
 8007c44:	f7f8 fc7e 	bl	8000544 <__aeabi_ui2d>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	4640      	mov	r0, r8
 8007c4e:	4649      	mov	r1, r9
 8007c50:	f7f8 fb3c 	bl	80002cc <__adddf3>
 8007c54:	4680      	mov	r8, r0
 8007c56:	4689      	mov	r9, r1
 8007c58:	2e0f      	cmp	r6, #15
 8007c5a:	dc38      	bgt.n	8007cce <_strtod_l+0x44e>
 8007c5c:	9b08      	ldr	r3, [sp, #32]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	f43f ae49 	beq.w	80078f6 <_strtod_l+0x76>
 8007c64:	dd24      	ble.n	8007cb0 <_strtod_l+0x430>
 8007c66:	2b16      	cmp	r3, #22
 8007c68:	dc0b      	bgt.n	8007c82 <_strtod_l+0x402>
 8007c6a:	4968      	ldr	r1, [pc, #416]	; (8007e0c <_strtod_l+0x58c>)
 8007c6c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007c70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c74:	4642      	mov	r2, r8
 8007c76:	464b      	mov	r3, r9
 8007c78:	f7f8 fcde 	bl	8000638 <__aeabi_dmul>
 8007c7c:	4680      	mov	r8, r0
 8007c7e:	4689      	mov	r9, r1
 8007c80:	e639      	b.n	80078f6 <_strtod_l+0x76>
 8007c82:	9a08      	ldr	r2, [sp, #32]
 8007c84:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	db20      	blt.n	8007cce <_strtod_l+0x44e>
 8007c8c:	4c5f      	ldr	r4, [pc, #380]	; (8007e0c <_strtod_l+0x58c>)
 8007c8e:	f1c6 060f 	rsb	r6, r6, #15
 8007c92:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007c96:	4642      	mov	r2, r8
 8007c98:	464b      	mov	r3, r9
 8007c9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c9e:	f7f8 fccb 	bl	8000638 <__aeabi_dmul>
 8007ca2:	9b08      	ldr	r3, [sp, #32]
 8007ca4:	1b9e      	subs	r6, r3, r6
 8007ca6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007caa:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007cae:	e7e3      	b.n	8007c78 <_strtod_l+0x3f8>
 8007cb0:	9b08      	ldr	r3, [sp, #32]
 8007cb2:	3316      	adds	r3, #22
 8007cb4:	db0b      	blt.n	8007cce <_strtod_l+0x44e>
 8007cb6:	9b05      	ldr	r3, [sp, #20]
 8007cb8:	1bdf      	subs	r7, r3, r7
 8007cba:	4b54      	ldr	r3, [pc, #336]	; (8007e0c <_strtod_l+0x58c>)
 8007cbc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cc4:	4640      	mov	r0, r8
 8007cc6:	4649      	mov	r1, r9
 8007cc8:	f7f8 fde0 	bl	800088c <__aeabi_ddiv>
 8007ccc:	e7d6      	b.n	8007c7c <_strtod_l+0x3fc>
 8007cce:	9b08      	ldr	r3, [sp, #32]
 8007cd0:	1b75      	subs	r5, r6, r5
 8007cd2:	441d      	add	r5, r3
 8007cd4:	2d00      	cmp	r5, #0
 8007cd6:	dd70      	ble.n	8007dba <_strtod_l+0x53a>
 8007cd8:	f015 030f 	ands.w	r3, r5, #15
 8007cdc:	d00a      	beq.n	8007cf4 <_strtod_l+0x474>
 8007cde:	494b      	ldr	r1, [pc, #300]	; (8007e0c <_strtod_l+0x58c>)
 8007ce0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ce4:	4642      	mov	r2, r8
 8007ce6:	464b      	mov	r3, r9
 8007ce8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cec:	f7f8 fca4 	bl	8000638 <__aeabi_dmul>
 8007cf0:	4680      	mov	r8, r0
 8007cf2:	4689      	mov	r9, r1
 8007cf4:	f035 050f 	bics.w	r5, r5, #15
 8007cf8:	d04d      	beq.n	8007d96 <_strtod_l+0x516>
 8007cfa:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8007cfe:	dd22      	ble.n	8007d46 <_strtod_l+0x4c6>
 8007d00:	2500      	movs	r5, #0
 8007d02:	46ab      	mov	fp, r5
 8007d04:	9509      	str	r5, [sp, #36]	; 0x24
 8007d06:	9505      	str	r5, [sp, #20]
 8007d08:	2322      	movs	r3, #34	; 0x22
 8007d0a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007e14 <_strtod_l+0x594>
 8007d0e:	6023      	str	r3, [r4, #0]
 8007d10:	f04f 0800 	mov.w	r8, #0
 8007d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	f43f aded 	beq.w	80078f6 <_strtod_l+0x76>
 8007d1c:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007d1e:	4620      	mov	r0, r4
 8007d20:	f002 fd02 	bl	800a728 <_Bfree>
 8007d24:	9905      	ldr	r1, [sp, #20]
 8007d26:	4620      	mov	r0, r4
 8007d28:	f002 fcfe 	bl	800a728 <_Bfree>
 8007d2c:	4659      	mov	r1, fp
 8007d2e:	4620      	mov	r0, r4
 8007d30:	f002 fcfa 	bl	800a728 <_Bfree>
 8007d34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d36:	4620      	mov	r0, r4
 8007d38:	f002 fcf6 	bl	800a728 <_Bfree>
 8007d3c:	4629      	mov	r1, r5
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f002 fcf2 	bl	800a728 <_Bfree>
 8007d44:	e5d7      	b.n	80078f6 <_strtod_l+0x76>
 8007d46:	4b32      	ldr	r3, [pc, #200]	; (8007e10 <_strtod_l+0x590>)
 8007d48:	9304      	str	r3, [sp, #16]
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	112d      	asrs	r5, r5, #4
 8007d4e:	4640      	mov	r0, r8
 8007d50:	4649      	mov	r1, r9
 8007d52:	469a      	mov	sl, r3
 8007d54:	2d01      	cmp	r5, #1
 8007d56:	dc21      	bgt.n	8007d9c <_strtod_l+0x51c>
 8007d58:	b10b      	cbz	r3, 8007d5e <_strtod_l+0x4de>
 8007d5a:	4680      	mov	r8, r0
 8007d5c:	4689      	mov	r9, r1
 8007d5e:	492c      	ldr	r1, [pc, #176]	; (8007e10 <_strtod_l+0x590>)
 8007d60:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007d64:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007d68:	4642      	mov	r2, r8
 8007d6a:	464b      	mov	r3, r9
 8007d6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d70:	f7f8 fc62 	bl	8000638 <__aeabi_dmul>
 8007d74:	4b27      	ldr	r3, [pc, #156]	; (8007e14 <_strtod_l+0x594>)
 8007d76:	460a      	mov	r2, r1
 8007d78:	400b      	ands	r3, r1
 8007d7a:	4927      	ldr	r1, [pc, #156]	; (8007e18 <_strtod_l+0x598>)
 8007d7c:	428b      	cmp	r3, r1
 8007d7e:	4680      	mov	r8, r0
 8007d80:	d8be      	bhi.n	8007d00 <_strtod_l+0x480>
 8007d82:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007d86:	428b      	cmp	r3, r1
 8007d88:	bf86      	itte	hi
 8007d8a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8007e1c <_strtod_l+0x59c>
 8007d8e:	f04f 38ff 	movhi.w	r8, #4294967295
 8007d92:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007d96:	2300      	movs	r3, #0
 8007d98:	9304      	str	r3, [sp, #16]
 8007d9a:	e07b      	b.n	8007e94 <_strtod_l+0x614>
 8007d9c:	07ea      	lsls	r2, r5, #31
 8007d9e:	d505      	bpl.n	8007dac <_strtod_l+0x52c>
 8007da0:	9b04      	ldr	r3, [sp, #16]
 8007da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da6:	f7f8 fc47 	bl	8000638 <__aeabi_dmul>
 8007daa:	2301      	movs	r3, #1
 8007dac:	9a04      	ldr	r2, [sp, #16]
 8007dae:	3208      	adds	r2, #8
 8007db0:	f10a 0a01 	add.w	sl, sl, #1
 8007db4:	106d      	asrs	r5, r5, #1
 8007db6:	9204      	str	r2, [sp, #16]
 8007db8:	e7cc      	b.n	8007d54 <_strtod_l+0x4d4>
 8007dba:	d0ec      	beq.n	8007d96 <_strtod_l+0x516>
 8007dbc:	426d      	negs	r5, r5
 8007dbe:	f015 020f 	ands.w	r2, r5, #15
 8007dc2:	d00a      	beq.n	8007dda <_strtod_l+0x55a>
 8007dc4:	4b11      	ldr	r3, [pc, #68]	; (8007e0c <_strtod_l+0x58c>)
 8007dc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dca:	4640      	mov	r0, r8
 8007dcc:	4649      	mov	r1, r9
 8007dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd2:	f7f8 fd5b 	bl	800088c <__aeabi_ddiv>
 8007dd6:	4680      	mov	r8, r0
 8007dd8:	4689      	mov	r9, r1
 8007dda:	112d      	asrs	r5, r5, #4
 8007ddc:	d0db      	beq.n	8007d96 <_strtod_l+0x516>
 8007dde:	2d1f      	cmp	r5, #31
 8007de0:	dd1e      	ble.n	8007e20 <_strtod_l+0x5a0>
 8007de2:	2500      	movs	r5, #0
 8007de4:	46ab      	mov	fp, r5
 8007de6:	9509      	str	r5, [sp, #36]	; 0x24
 8007de8:	9505      	str	r5, [sp, #20]
 8007dea:	2322      	movs	r3, #34	; 0x22
 8007dec:	f04f 0800 	mov.w	r8, #0
 8007df0:	f04f 0900 	mov.w	r9, #0
 8007df4:	6023      	str	r3, [r4, #0]
 8007df6:	e78d      	b.n	8007d14 <_strtod_l+0x494>
 8007df8:	0800bc15 	.word	0x0800bc15
 8007dfc:	0800bbcc 	.word	0x0800bbcc
 8007e00:	0800bc0d 	.word	0x0800bc0d
 8007e04:	0800bc47 	.word	0x0800bc47
 8007e08:	0800bfd9 	.word	0x0800bfd9
 8007e0c:	0800bdb8 	.word	0x0800bdb8
 8007e10:	0800bd90 	.word	0x0800bd90
 8007e14:	7ff00000 	.word	0x7ff00000
 8007e18:	7ca00000 	.word	0x7ca00000
 8007e1c:	7fefffff 	.word	0x7fefffff
 8007e20:	f015 0310 	ands.w	r3, r5, #16
 8007e24:	bf18      	it	ne
 8007e26:	236a      	movne	r3, #106	; 0x6a
 8007e28:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80081cc <_strtod_l+0x94c>
 8007e2c:	9304      	str	r3, [sp, #16]
 8007e2e:	4640      	mov	r0, r8
 8007e30:	4649      	mov	r1, r9
 8007e32:	2300      	movs	r3, #0
 8007e34:	07ea      	lsls	r2, r5, #31
 8007e36:	d504      	bpl.n	8007e42 <_strtod_l+0x5c2>
 8007e38:	e9da 2300 	ldrd	r2, r3, [sl]
 8007e3c:	f7f8 fbfc 	bl	8000638 <__aeabi_dmul>
 8007e40:	2301      	movs	r3, #1
 8007e42:	106d      	asrs	r5, r5, #1
 8007e44:	f10a 0a08 	add.w	sl, sl, #8
 8007e48:	d1f4      	bne.n	8007e34 <_strtod_l+0x5b4>
 8007e4a:	b10b      	cbz	r3, 8007e50 <_strtod_l+0x5d0>
 8007e4c:	4680      	mov	r8, r0
 8007e4e:	4689      	mov	r9, r1
 8007e50:	9b04      	ldr	r3, [sp, #16]
 8007e52:	b1bb      	cbz	r3, 8007e84 <_strtod_l+0x604>
 8007e54:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007e58:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	4649      	mov	r1, r9
 8007e60:	dd10      	ble.n	8007e84 <_strtod_l+0x604>
 8007e62:	2b1f      	cmp	r3, #31
 8007e64:	f340 811e 	ble.w	80080a4 <_strtod_l+0x824>
 8007e68:	2b34      	cmp	r3, #52	; 0x34
 8007e6a:	bfde      	ittt	le
 8007e6c:	f04f 33ff 	movle.w	r3, #4294967295
 8007e70:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007e74:	4093      	lslle	r3, r2
 8007e76:	f04f 0800 	mov.w	r8, #0
 8007e7a:	bfcc      	ite	gt
 8007e7c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007e80:	ea03 0901 	andle.w	r9, r3, r1
 8007e84:	2200      	movs	r2, #0
 8007e86:	2300      	movs	r3, #0
 8007e88:	4640      	mov	r0, r8
 8007e8a:	4649      	mov	r1, r9
 8007e8c:	f7f8 fe3c 	bl	8000b08 <__aeabi_dcmpeq>
 8007e90:	2800      	cmp	r0, #0
 8007e92:	d1a6      	bne.n	8007de2 <_strtod_l+0x562>
 8007e94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e96:	9300      	str	r3, [sp, #0]
 8007e98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007e9a:	4633      	mov	r3, r6
 8007e9c:	465a      	mov	r2, fp
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f002 fcaa 	bl	800a7f8 <__s2b>
 8007ea4:	9009      	str	r0, [sp, #36]	; 0x24
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f43f af2a 	beq.w	8007d00 <_strtod_l+0x480>
 8007eac:	9a08      	ldr	r2, [sp, #32]
 8007eae:	9b05      	ldr	r3, [sp, #20]
 8007eb0:	2a00      	cmp	r2, #0
 8007eb2:	eba3 0307 	sub.w	r3, r3, r7
 8007eb6:	bfa8      	it	ge
 8007eb8:	2300      	movge	r3, #0
 8007eba:	930c      	str	r3, [sp, #48]	; 0x30
 8007ebc:	2500      	movs	r5, #0
 8007ebe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007ec2:	9312      	str	r3, [sp, #72]	; 0x48
 8007ec4:	46ab      	mov	fp, r5
 8007ec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ec8:	4620      	mov	r0, r4
 8007eca:	6859      	ldr	r1, [r3, #4]
 8007ecc:	f002 fbec 	bl	800a6a8 <_Balloc>
 8007ed0:	9005      	str	r0, [sp, #20]
 8007ed2:	2800      	cmp	r0, #0
 8007ed4:	f43f af18 	beq.w	8007d08 <_strtod_l+0x488>
 8007ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eda:	691a      	ldr	r2, [r3, #16]
 8007edc:	3202      	adds	r2, #2
 8007ede:	f103 010c 	add.w	r1, r3, #12
 8007ee2:	0092      	lsls	r2, r2, #2
 8007ee4:	300c      	adds	r0, #12
 8007ee6:	f001 f8e4 	bl	80090b2 <memcpy>
 8007eea:	ec49 8b10 	vmov	d0, r8, r9
 8007eee:	aa18      	add	r2, sp, #96	; 0x60
 8007ef0:	a917      	add	r1, sp, #92	; 0x5c
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	f002 ffb4 	bl	800ae60 <__d2b>
 8007ef8:	ec49 8b18 	vmov	d8, r8, r9
 8007efc:	9016      	str	r0, [sp, #88]	; 0x58
 8007efe:	2800      	cmp	r0, #0
 8007f00:	f43f af02 	beq.w	8007d08 <_strtod_l+0x488>
 8007f04:	2101      	movs	r1, #1
 8007f06:	4620      	mov	r0, r4
 8007f08:	f002 fd0e 	bl	800a928 <__i2b>
 8007f0c:	4683      	mov	fp, r0
 8007f0e:	2800      	cmp	r0, #0
 8007f10:	f43f aefa 	beq.w	8007d08 <_strtod_l+0x488>
 8007f14:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007f16:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007f18:	2e00      	cmp	r6, #0
 8007f1a:	bfab      	itete	ge
 8007f1c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8007f1e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8007f20:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8007f22:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8007f26:	bfac      	ite	ge
 8007f28:	eb06 0a03 	addge.w	sl, r6, r3
 8007f2c:	1b9f      	sublt	r7, r3, r6
 8007f2e:	9b04      	ldr	r3, [sp, #16]
 8007f30:	1af6      	subs	r6, r6, r3
 8007f32:	4416      	add	r6, r2
 8007f34:	4ba0      	ldr	r3, [pc, #640]	; (80081b8 <_strtod_l+0x938>)
 8007f36:	3e01      	subs	r6, #1
 8007f38:	429e      	cmp	r6, r3
 8007f3a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007f3e:	f280 80c4 	bge.w	80080ca <_strtod_l+0x84a>
 8007f42:	1b9b      	subs	r3, r3, r6
 8007f44:	2b1f      	cmp	r3, #31
 8007f46:	eba2 0203 	sub.w	r2, r2, r3
 8007f4a:	f04f 0101 	mov.w	r1, #1
 8007f4e:	f300 80b0 	bgt.w	80080b2 <_strtod_l+0x832>
 8007f52:	fa01 f303 	lsl.w	r3, r1, r3
 8007f56:	930e      	str	r3, [sp, #56]	; 0x38
 8007f58:	2300      	movs	r3, #0
 8007f5a:	930d      	str	r3, [sp, #52]	; 0x34
 8007f5c:	eb0a 0602 	add.w	r6, sl, r2
 8007f60:	9b04      	ldr	r3, [sp, #16]
 8007f62:	45b2      	cmp	sl, r6
 8007f64:	4417      	add	r7, r2
 8007f66:	441f      	add	r7, r3
 8007f68:	4653      	mov	r3, sl
 8007f6a:	bfa8      	it	ge
 8007f6c:	4633      	movge	r3, r6
 8007f6e:	42bb      	cmp	r3, r7
 8007f70:	bfa8      	it	ge
 8007f72:	463b      	movge	r3, r7
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	bfc2      	ittt	gt
 8007f78:	1af6      	subgt	r6, r6, r3
 8007f7a:	1aff      	subgt	r7, r7, r3
 8007f7c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007f80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	dd17      	ble.n	8007fb6 <_strtod_l+0x736>
 8007f86:	4659      	mov	r1, fp
 8007f88:	461a      	mov	r2, r3
 8007f8a:	4620      	mov	r0, r4
 8007f8c:	f002 fd8c 	bl	800aaa8 <__pow5mult>
 8007f90:	4683      	mov	fp, r0
 8007f92:	2800      	cmp	r0, #0
 8007f94:	f43f aeb8 	beq.w	8007d08 <_strtod_l+0x488>
 8007f98:	4601      	mov	r1, r0
 8007f9a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	f002 fcd9 	bl	800a954 <__multiply>
 8007fa2:	900b      	str	r0, [sp, #44]	; 0x2c
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	f43f aeaf 	beq.w	8007d08 <_strtod_l+0x488>
 8007faa:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007fac:	4620      	mov	r0, r4
 8007fae:	f002 fbbb 	bl	800a728 <_Bfree>
 8007fb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fb4:	9316      	str	r3, [sp, #88]	; 0x58
 8007fb6:	2e00      	cmp	r6, #0
 8007fb8:	f300 808c 	bgt.w	80080d4 <_strtod_l+0x854>
 8007fbc:	9b08      	ldr	r3, [sp, #32]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	dd08      	ble.n	8007fd4 <_strtod_l+0x754>
 8007fc2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fc4:	9905      	ldr	r1, [sp, #20]
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f002 fd6e 	bl	800aaa8 <__pow5mult>
 8007fcc:	9005      	str	r0, [sp, #20]
 8007fce:	2800      	cmp	r0, #0
 8007fd0:	f43f ae9a 	beq.w	8007d08 <_strtod_l+0x488>
 8007fd4:	2f00      	cmp	r7, #0
 8007fd6:	dd08      	ble.n	8007fea <_strtod_l+0x76a>
 8007fd8:	9905      	ldr	r1, [sp, #20]
 8007fda:	463a      	mov	r2, r7
 8007fdc:	4620      	mov	r0, r4
 8007fde:	f002 fdbd 	bl	800ab5c <__lshift>
 8007fe2:	9005      	str	r0, [sp, #20]
 8007fe4:	2800      	cmp	r0, #0
 8007fe6:	f43f ae8f 	beq.w	8007d08 <_strtod_l+0x488>
 8007fea:	f1ba 0f00 	cmp.w	sl, #0
 8007fee:	dd08      	ble.n	8008002 <_strtod_l+0x782>
 8007ff0:	4659      	mov	r1, fp
 8007ff2:	4652      	mov	r2, sl
 8007ff4:	4620      	mov	r0, r4
 8007ff6:	f002 fdb1 	bl	800ab5c <__lshift>
 8007ffa:	4683      	mov	fp, r0
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	f43f ae83 	beq.w	8007d08 <_strtod_l+0x488>
 8008002:	9a05      	ldr	r2, [sp, #20]
 8008004:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008006:	4620      	mov	r0, r4
 8008008:	f002 fe30 	bl	800ac6c <__mdiff>
 800800c:	4605      	mov	r5, r0
 800800e:	2800      	cmp	r0, #0
 8008010:	f43f ae7a 	beq.w	8007d08 <_strtod_l+0x488>
 8008014:	68c3      	ldr	r3, [r0, #12]
 8008016:	930b      	str	r3, [sp, #44]	; 0x2c
 8008018:	2300      	movs	r3, #0
 800801a:	60c3      	str	r3, [r0, #12]
 800801c:	4659      	mov	r1, fp
 800801e:	f002 fe09 	bl	800ac34 <__mcmp>
 8008022:	2800      	cmp	r0, #0
 8008024:	da60      	bge.n	80080e8 <_strtod_l+0x868>
 8008026:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008028:	ea53 0308 	orrs.w	r3, r3, r8
 800802c:	f040 8084 	bne.w	8008138 <_strtod_l+0x8b8>
 8008030:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008034:	2b00      	cmp	r3, #0
 8008036:	d17f      	bne.n	8008138 <_strtod_l+0x8b8>
 8008038:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800803c:	0d1b      	lsrs	r3, r3, #20
 800803e:	051b      	lsls	r3, r3, #20
 8008040:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008044:	d978      	bls.n	8008138 <_strtod_l+0x8b8>
 8008046:	696b      	ldr	r3, [r5, #20]
 8008048:	b913      	cbnz	r3, 8008050 <_strtod_l+0x7d0>
 800804a:	692b      	ldr	r3, [r5, #16]
 800804c:	2b01      	cmp	r3, #1
 800804e:	dd73      	ble.n	8008138 <_strtod_l+0x8b8>
 8008050:	4629      	mov	r1, r5
 8008052:	2201      	movs	r2, #1
 8008054:	4620      	mov	r0, r4
 8008056:	f002 fd81 	bl	800ab5c <__lshift>
 800805a:	4659      	mov	r1, fp
 800805c:	4605      	mov	r5, r0
 800805e:	f002 fde9 	bl	800ac34 <__mcmp>
 8008062:	2800      	cmp	r0, #0
 8008064:	dd68      	ble.n	8008138 <_strtod_l+0x8b8>
 8008066:	9904      	ldr	r1, [sp, #16]
 8008068:	4a54      	ldr	r2, [pc, #336]	; (80081bc <_strtod_l+0x93c>)
 800806a:	464b      	mov	r3, r9
 800806c:	2900      	cmp	r1, #0
 800806e:	f000 8084 	beq.w	800817a <_strtod_l+0x8fa>
 8008072:	ea02 0109 	and.w	r1, r2, r9
 8008076:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800807a:	dc7e      	bgt.n	800817a <_strtod_l+0x8fa>
 800807c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008080:	f77f aeb3 	ble.w	8007dea <_strtod_l+0x56a>
 8008084:	4b4e      	ldr	r3, [pc, #312]	; (80081c0 <_strtod_l+0x940>)
 8008086:	4640      	mov	r0, r8
 8008088:	4649      	mov	r1, r9
 800808a:	2200      	movs	r2, #0
 800808c:	f7f8 fad4 	bl	8000638 <__aeabi_dmul>
 8008090:	4b4a      	ldr	r3, [pc, #296]	; (80081bc <_strtod_l+0x93c>)
 8008092:	400b      	ands	r3, r1
 8008094:	4680      	mov	r8, r0
 8008096:	4689      	mov	r9, r1
 8008098:	2b00      	cmp	r3, #0
 800809a:	f47f ae3f 	bne.w	8007d1c <_strtod_l+0x49c>
 800809e:	2322      	movs	r3, #34	; 0x22
 80080a0:	6023      	str	r3, [r4, #0]
 80080a2:	e63b      	b.n	8007d1c <_strtod_l+0x49c>
 80080a4:	f04f 32ff 	mov.w	r2, #4294967295
 80080a8:	fa02 f303 	lsl.w	r3, r2, r3
 80080ac:	ea03 0808 	and.w	r8, r3, r8
 80080b0:	e6e8      	b.n	8007e84 <_strtod_l+0x604>
 80080b2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80080b6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80080ba:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80080be:	36e2      	adds	r6, #226	; 0xe2
 80080c0:	fa01 f306 	lsl.w	r3, r1, r6
 80080c4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80080c8:	e748      	b.n	8007f5c <_strtod_l+0x6dc>
 80080ca:	2100      	movs	r1, #0
 80080cc:	2301      	movs	r3, #1
 80080ce:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80080d2:	e743      	b.n	8007f5c <_strtod_l+0x6dc>
 80080d4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80080d6:	4632      	mov	r2, r6
 80080d8:	4620      	mov	r0, r4
 80080da:	f002 fd3f 	bl	800ab5c <__lshift>
 80080de:	9016      	str	r0, [sp, #88]	; 0x58
 80080e0:	2800      	cmp	r0, #0
 80080e2:	f47f af6b 	bne.w	8007fbc <_strtod_l+0x73c>
 80080e6:	e60f      	b.n	8007d08 <_strtod_l+0x488>
 80080e8:	46ca      	mov	sl, r9
 80080ea:	d171      	bne.n	80081d0 <_strtod_l+0x950>
 80080ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080f2:	b352      	cbz	r2, 800814a <_strtod_l+0x8ca>
 80080f4:	4a33      	ldr	r2, [pc, #204]	; (80081c4 <_strtod_l+0x944>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d12a      	bne.n	8008150 <_strtod_l+0x8d0>
 80080fa:	9b04      	ldr	r3, [sp, #16]
 80080fc:	4641      	mov	r1, r8
 80080fe:	b1fb      	cbz	r3, 8008140 <_strtod_l+0x8c0>
 8008100:	4b2e      	ldr	r3, [pc, #184]	; (80081bc <_strtod_l+0x93c>)
 8008102:	ea09 0303 	and.w	r3, r9, r3
 8008106:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800810a:	f04f 32ff 	mov.w	r2, #4294967295
 800810e:	d81a      	bhi.n	8008146 <_strtod_l+0x8c6>
 8008110:	0d1b      	lsrs	r3, r3, #20
 8008112:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008116:	fa02 f303 	lsl.w	r3, r2, r3
 800811a:	4299      	cmp	r1, r3
 800811c:	d118      	bne.n	8008150 <_strtod_l+0x8d0>
 800811e:	4b2a      	ldr	r3, [pc, #168]	; (80081c8 <_strtod_l+0x948>)
 8008120:	459a      	cmp	sl, r3
 8008122:	d102      	bne.n	800812a <_strtod_l+0x8aa>
 8008124:	3101      	adds	r1, #1
 8008126:	f43f adef 	beq.w	8007d08 <_strtod_l+0x488>
 800812a:	4b24      	ldr	r3, [pc, #144]	; (80081bc <_strtod_l+0x93c>)
 800812c:	ea0a 0303 	and.w	r3, sl, r3
 8008130:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008134:	f04f 0800 	mov.w	r8, #0
 8008138:	9b04      	ldr	r3, [sp, #16]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1a2      	bne.n	8008084 <_strtod_l+0x804>
 800813e:	e5ed      	b.n	8007d1c <_strtod_l+0x49c>
 8008140:	f04f 33ff 	mov.w	r3, #4294967295
 8008144:	e7e9      	b.n	800811a <_strtod_l+0x89a>
 8008146:	4613      	mov	r3, r2
 8008148:	e7e7      	b.n	800811a <_strtod_l+0x89a>
 800814a:	ea53 0308 	orrs.w	r3, r3, r8
 800814e:	d08a      	beq.n	8008066 <_strtod_l+0x7e6>
 8008150:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008152:	b1e3      	cbz	r3, 800818e <_strtod_l+0x90e>
 8008154:	ea13 0f0a 	tst.w	r3, sl
 8008158:	d0ee      	beq.n	8008138 <_strtod_l+0x8b8>
 800815a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800815c:	9a04      	ldr	r2, [sp, #16]
 800815e:	4640      	mov	r0, r8
 8008160:	4649      	mov	r1, r9
 8008162:	b1c3      	cbz	r3, 8008196 <_strtod_l+0x916>
 8008164:	f7ff fb6d 	bl	8007842 <sulp>
 8008168:	4602      	mov	r2, r0
 800816a:	460b      	mov	r3, r1
 800816c:	ec51 0b18 	vmov	r0, r1, d8
 8008170:	f7f8 f8ac 	bl	80002cc <__adddf3>
 8008174:	4680      	mov	r8, r0
 8008176:	4689      	mov	r9, r1
 8008178:	e7de      	b.n	8008138 <_strtod_l+0x8b8>
 800817a:	4013      	ands	r3, r2
 800817c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008180:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008184:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008188:	f04f 38ff 	mov.w	r8, #4294967295
 800818c:	e7d4      	b.n	8008138 <_strtod_l+0x8b8>
 800818e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008190:	ea13 0f08 	tst.w	r3, r8
 8008194:	e7e0      	b.n	8008158 <_strtod_l+0x8d8>
 8008196:	f7ff fb54 	bl	8007842 <sulp>
 800819a:	4602      	mov	r2, r0
 800819c:	460b      	mov	r3, r1
 800819e:	ec51 0b18 	vmov	r0, r1, d8
 80081a2:	f7f8 f891 	bl	80002c8 <__aeabi_dsub>
 80081a6:	2200      	movs	r2, #0
 80081a8:	2300      	movs	r3, #0
 80081aa:	4680      	mov	r8, r0
 80081ac:	4689      	mov	r9, r1
 80081ae:	f7f8 fcab 	bl	8000b08 <__aeabi_dcmpeq>
 80081b2:	2800      	cmp	r0, #0
 80081b4:	d0c0      	beq.n	8008138 <_strtod_l+0x8b8>
 80081b6:	e618      	b.n	8007dea <_strtod_l+0x56a>
 80081b8:	fffffc02 	.word	0xfffffc02
 80081bc:	7ff00000 	.word	0x7ff00000
 80081c0:	39500000 	.word	0x39500000
 80081c4:	000fffff 	.word	0x000fffff
 80081c8:	7fefffff 	.word	0x7fefffff
 80081cc:	0800bbe0 	.word	0x0800bbe0
 80081d0:	4659      	mov	r1, fp
 80081d2:	4628      	mov	r0, r5
 80081d4:	f002 fe9e 	bl	800af14 <__ratio>
 80081d8:	ec57 6b10 	vmov	r6, r7, d0
 80081dc:	ee10 0a10 	vmov	r0, s0
 80081e0:	2200      	movs	r2, #0
 80081e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80081e6:	4639      	mov	r1, r7
 80081e8:	f7f8 fca2 	bl	8000b30 <__aeabi_dcmple>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	d071      	beq.n	80082d4 <_strtod_l+0xa54>
 80081f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d17c      	bne.n	80082f0 <_strtod_l+0xa70>
 80081f6:	f1b8 0f00 	cmp.w	r8, #0
 80081fa:	d15a      	bne.n	80082b2 <_strtod_l+0xa32>
 80081fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008200:	2b00      	cmp	r3, #0
 8008202:	d15d      	bne.n	80082c0 <_strtod_l+0xa40>
 8008204:	4b90      	ldr	r3, [pc, #576]	; (8008448 <_strtod_l+0xbc8>)
 8008206:	2200      	movs	r2, #0
 8008208:	4630      	mov	r0, r6
 800820a:	4639      	mov	r1, r7
 800820c:	f7f8 fc86 	bl	8000b1c <__aeabi_dcmplt>
 8008210:	2800      	cmp	r0, #0
 8008212:	d15c      	bne.n	80082ce <_strtod_l+0xa4e>
 8008214:	4630      	mov	r0, r6
 8008216:	4639      	mov	r1, r7
 8008218:	4b8c      	ldr	r3, [pc, #560]	; (800844c <_strtod_l+0xbcc>)
 800821a:	2200      	movs	r2, #0
 800821c:	f7f8 fa0c 	bl	8000638 <__aeabi_dmul>
 8008220:	4606      	mov	r6, r0
 8008222:	460f      	mov	r7, r1
 8008224:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008228:	9606      	str	r6, [sp, #24]
 800822a:	9307      	str	r3, [sp, #28]
 800822c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008230:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008234:	4b86      	ldr	r3, [pc, #536]	; (8008450 <_strtod_l+0xbd0>)
 8008236:	ea0a 0303 	and.w	r3, sl, r3
 800823a:	930d      	str	r3, [sp, #52]	; 0x34
 800823c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800823e:	4b85      	ldr	r3, [pc, #532]	; (8008454 <_strtod_l+0xbd4>)
 8008240:	429a      	cmp	r2, r3
 8008242:	f040 8090 	bne.w	8008366 <_strtod_l+0xae6>
 8008246:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800824a:	ec49 8b10 	vmov	d0, r8, r9
 800824e:	f002 fd97 	bl	800ad80 <__ulp>
 8008252:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008256:	ec51 0b10 	vmov	r0, r1, d0
 800825a:	f7f8 f9ed 	bl	8000638 <__aeabi_dmul>
 800825e:	4642      	mov	r2, r8
 8008260:	464b      	mov	r3, r9
 8008262:	f7f8 f833 	bl	80002cc <__adddf3>
 8008266:	460b      	mov	r3, r1
 8008268:	4979      	ldr	r1, [pc, #484]	; (8008450 <_strtod_l+0xbd0>)
 800826a:	4a7b      	ldr	r2, [pc, #492]	; (8008458 <_strtod_l+0xbd8>)
 800826c:	4019      	ands	r1, r3
 800826e:	4291      	cmp	r1, r2
 8008270:	4680      	mov	r8, r0
 8008272:	d944      	bls.n	80082fe <_strtod_l+0xa7e>
 8008274:	ee18 2a90 	vmov	r2, s17
 8008278:	4b78      	ldr	r3, [pc, #480]	; (800845c <_strtod_l+0xbdc>)
 800827a:	429a      	cmp	r2, r3
 800827c:	d104      	bne.n	8008288 <_strtod_l+0xa08>
 800827e:	ee18 3a10 	vmov	r3, s16
 8008282:	3301      	adds	r3, #1
 8008284:	f43f ad40 	beq.w	8007d08 <_strtod_l+0x488>
 8008288:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800845c <_strtod_l+0xbdc>
 800828c:	f04f 38ff 	mov.w	r8, #4294967295
 8008290:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008292:	4620      	mov	r0, r4
 8008294:	f002 fa48 	bl	800a728 <_Bfree>
 8008298:	9905      	ldr	r1, [sp, #20]
 800829a:	4620      	mov	r0, r4
 800829c:	f002 fa44 	bl	800a728 <_Bfree>
 80082a0:	4659      	mov	r1, fp
 80082a2:	4620      	mov	r0, r4
 80082a4:	f002 fa40 	bl	800a728 <_Bfree>
 80082a8:	4629      	mov	r1, r5
 80082aa:	4620      	mov	r0, r4
 80082ac:	f002 fa3c 	bl	800a728 <_Bfree>
 80082b0:	e609      	b.n	8007ec6 <_strtod_l+0x646>
 80082b2:	f1b8 0f01 	cmp.w	r8, #1
 80082b6:	d103      	bne.n	80082c0 <_strtod_l+0xa40>
 80082b8:	f1b9 0f00 	cmp.w	r9, #0
 80082bc:	f43f ad95 	beq.w	8007dea <_strtod_l+0x56a>
 80082c0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8008418 <_strtod_l+0xb98>
 80082c4:	4f60      	ldr	r7, [pc, #384]	; (8008448 <_strtod_l+0xbc8>)
 80082c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80082ca:	2600      	movs	r6, #0
 80082cc:	e7ae      	b.n	800822c <_strtod_l+0x9ac>
 80082ce:	4f5f      	ldr	r7, [pc, #380]	; (800844c <_strtod_l+0xbcc>)
 80082d0:	2600      	movs	r6, #0
 80082d2:	e7a7      	b.n	8008224 <_strtod_l+0x9a4>
 80082d4:	4b5d      	ldr	r3, [pc, #372]	; (800844c <_strtod_l+0xbcc>)
 80082d6:	4630      	mov	r0, r6
 80082d8:	4639      	mov	r1, r7
 80082da:	2200      	movs	r2, #0
 80082dc:	f7f8 f9ac 	bl	8000638 <__aeabi_dmul>
 80082e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082e2:	4606      	mov	r6, r0
 80082e4:	460f      	mov	r7, r1
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d09c      	beq.n	8008224 <_strtod_l+0x9a4>
 80082ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80082ee:	e79d      	b.n	800822c <_strtod_l+0x9ac>
 80082f0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8008420 <_strtod_l+0xba0>
 80082f4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80082f8:	ec57 6b17 	vmov	r6, r7, d7
 80082fc:	e796      	b.n	800822c <_strtod_l+0x9ac>
 80082fe:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008302:	9b04      	ldr	r3, [sp, #16]
 8008304:	46ca      	mov	sl, r9
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1c2      	bne.n	8008290 <_strtod_l+0xa10>
 800830a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800830e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008310:	0d1b      	lsrs	r3, r3, #20
 8008312:	051b      	lsls	r3, r3, #20
 8008314:	429a      	cmp	r2, r3
 8008316:	d1bb      	bne.n	8008290 <_strtod_l+0xa10>
 8008318:	4630      	mov	r0, r6
 800831a:	4639      	mov	r1, r7
 800831c:	f7f8 fd3c 	bl	8000d98 <__aeabi_d2lz>
 8008320:	f7f8 f95c 	bl	80005dc <__aeabi_l2d>
 8008324:	4602      	mov	r2, r0
 8008326:	460b      	mov	r3, r1
 8008328:	4630      	mov	r0, r6
 800832a:	4639      	mov	r1, r7
 800832c:	f7f7 ffcc 	bl	80002c8 <__aeabi_dsub>
 8008330:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008332:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008336:	ea43 0308 	orr.w	r3, r3, r8
 800833a:	4313      	orrs	r3, r2
 800833c:	4606      	mov	r6, r0
 800833e:	460f      	mov	r7, r1
 8008340:	d054      	beq.n	80083ec <_strtod_l+0xb6c>
 8008342:	a339      	add	r3, pc, #228	; (adr r3, 8008428 <_strtod_l+0xba8>)
 8008344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008348:	f7f8 fbe8 	bl	8000b1c <__aeabi_dcmplt>
 800834c:	2800      	cmp	r0, #0
 800834e:	f47f ace5 	bne.w	8007d1c <_strtod_l+0x49c>
 8008352:	a337      	add	r3, pc, #220	; (adr r3, 8008430 <_strtod_l+0xbb0>)
 8008354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008358:	4630      	mov	r0, r6
 800835a:	4639      	mov	r1, r7
 800835c:	f7f8 fbfc 	bl	8000b58 <__aeabi_dcmpgt>
 8008360:	2800      	cmp	r0, #0
 8008362:	d095      	beq.n	8008290 <_strtod_l+0xa10>
 8008364:	e4da      	b.n	8007d1c <_strtod_l+0x49c>
 8008366:	9b04      	ldr	r3, [sp, #16]
 8008368:	b333      	cbz	r3, 80083b8 <_strtod_l+0xb38>
 800836a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800836c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008370:	d822      	bhi.n	80083b8 <_strtod_l+0xb38>
 8008372:	a331      	add	r3, pc, #196	; (adr r3, 8008438 <_strtod_l+0xbb8>)
 8008374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008378:	4630      	mov	r0, r6
 800837a:	4639      	mov	r1, r7
 800837c:	f7f8 fbd8 	bl	8000b30 <__aeabi_dcmple>
 8008380:	b1a0      	cbz	r0, 80083ac <_strtod_l+0xb2c>
 8008382:	4639      	mov	r1, r7
 8008384:	4630      	mov	r0, r6
 8008386:	f7f8 fc2f 	bl	8000be8 <__aeabi_d2uiz>
 800838a:	2801      	cmp	r0, #1
 800838c:	bf38      	it	cc
 800838e:	2001      	movcc	r0, #1
 8008390:	f7f8 f8d8 	bl	8000544 <__aeabi_ui2d>
 8008394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008396:	4606      	mov	r6, r0
 8008398:	460f      	mov	r7, r1
 800839a:	bb23      	cbnz	r3, 80083e6 <_strtod_l+0xb66>
 800839c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80083a0:	9010      	str	r0, [sp, #64]	; 0x40
 80083a2:	9311      	str	r3, [sp, #68]	; 0x44
 80083a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80083a8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80083ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083b0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80083b4:	1a9b      	subs	r3, r3, r2
 80083b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80083b8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80083bc:	eeb0 0a48 	vmov.f32	s0, s16
 80083c0:	eef0 0a68 	vmov.f32	s1, s17
 80083c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80083c8:	f002 fcda 	bl	800ad80 <__ulp>
 80083cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80083d0:	ec53 2b10 	vmov	r2, r3, d0
 80083d4:	f7f8 f930 	bl	8000638 <__aeabi_dmul>
 80083d8:	ec53 2b18 	vmov	r2, r3, d8
 80083dc:	f7f7 ff76 	bl	80002cc <__adddf3>
 80083e0:	4680      	mov	r8, r0
 80083e2:	4689      	mov	r9, r1
 80083e4:	e78d      	b.n	8008302 <_strtod_l+0xa82>
 80083e6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80083ea:	e7db      	b.n	80083a4 <_strtod_l+0xb24>
 80083ec:	a314      	add	r3, pc, #80	; (adr r3, 8008440 <_strtod_l+0xbc0>)
 80083ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f2:	f7f8 fb93 	bl	8000b1c <__aeabi_dcmplt>
 80083f6:	e7b3      	b.n	8008360 <_strtod_l+0xae0>
 80083f8:	2300      	movs	r3, #0
 80083fa:	930a      	str	r3, [sp, #40]	; 0x28
 80083fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008400:	6013      	str	r3, [r2, #0]
 8008402:	f7ff ba7c 	b.w	80078fe <_strtod_l+0x7e>
 8008406:	2a65      	cmp	r2, #101	; 0x65
 8008408:	f43f ab75 	beq.w	8007af6 <_strtod_l+0x276>
 800840c:	2a45      	cmp	r2, #69	; 0x45
 800840e:	f43f ab72 	beq.w	8007af6 <_strtod_l+0x276>
 8008412:	2301      	movs	r3, #1
 8008414:	f7ff bbaa 	b.w	8007b6c <_strtod_l+0x2ec>
 8008418:	00000000 	.word	0x00000000
 800841c:	bff00000 	.word	0xbff00000
 8008420:	00000000 	.word	0x00000000
 8008424:	3ff00000 	.word	0x3ff00000
 8008428:	94a03595 	.word	0x94a03595
 800842c:	3fdfffff 	.word	0x3fdfffff
 8008430:	35afe535 	.word	0x35afe535
 8008434:	3fe00000 	.word	0x3fe00000
 8008438:	ffc00000 	.word	0xffc00000
 800843c:	41dfffff 	.word	0x41dfffff
 8008440:	94a03595 	.word	0x94a03595
 8008444:	3fcfffff 	.word	0x3fcfffff
 8008448:	3ff00000 	.word	0x3ff00000
 800844c:	3fe00000 	.word	0x3fe00000
 8008450:	7ff00000 	.word	0x7ff00000
 8008454:	7fe00000 	.word	0x7fe00000
 8008458:	7c9fffff 	.word	0x7c9fffff
 800845c:	7fefffff 	.word	0x7fefffff

08008460 <strtod>:
 8008460:	460a      	mov	r2, r1
 8008462:	4601      	mov	r1, r0
 8008464:	4802      	ldr	r0, [pc, #8]	; (8008470 <strtod+0x10>)
 8008466:	4b03      	ldr	r3, [pc, #12]	; (8008474 <strtod+0x14>)
 8008468:	6800      	ldr	r0, [r0, #0]
 800846a:	f7ff ba09 	b.w	8007880 <_strtod_l>
 800846e:	bf00      	nop
 8008470:	200001d4 	.word	0x200001d4
 8008474:	2000001c 	.word	0x2000001c

08008478 <__cvt>:
 8008478:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800847c:	ec55 4b10 	vmov	r4, r5, d0
 8008480:	2d00      	cmp	r5, #0
 8008482:	460e      	mov	r6, r1
 8008484:	4619      	mov	r1, r3
 8008486:	462b      	mov	r3, r5
 8008488:	bfbb      	ittet	lt
 800848a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800848e:	461d      	movlt	r5, r3
 8008490:	2300      	movge	r3, #0
 8008492:	232d      	movlt	r3, #45	; 0x2d
 8008494:	700b      	strb	r3, [r1, #0]
 8008496:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008498:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800849c:	4691      	mov	r9, r2
 800849e:	f023 0820 	bic.w	r8, r3, #32
 80084a2:	bfbc      	itt	lt
 80084a4:	4622      	movlt	r2, r4
 80084a6:	4614      	movlt	r4, r2
 80084a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80084ac:	d005      	beq.n	80084ba <__cvt+0x42>
 80084ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80084b2:	d100      	bne.n	80084b6 <__cvt+0x3e>
 80084b4:	3601      	adds	r6, #1
 80084b6:	2102      	movs	r1, #2
 80084b8:	e000      	b.n	80084bc <__cvt+0x44>
 80084ba:	2103      	movs	r1, #3
 80084bc:	ab03      	add	r3, sp, #12
 80084be:	9301      	str	r3, [sp, #4]
 80084c0:	ab02      	add	r3, sp, #8
 80084c2:	9300      	str	r3, [sp, #0]
 80084c4:	ec45 4b10 	vmov	d0, r4, r5
 80084c8:	4653      	mov	r3, sl
 80084ca:	4632      	mov	r2, r6
 80084cc:	f000 fe90 	bl	80091f0 <_dtoa_r>
 80084d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80084d4:	4607      	mov	r7, r0
 80084d6:	d102      	bne.n	80084de <__cvt+0x66>
 80084d8:	f019 0f01 	tst.w	r9, #1
 80084dc:	d022      	beq.n	8008524 <__cvt+0xac>
 80084de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80084e2:	eb07 0906 	add.w	r9, r7, r6
 80084e6:	d110      	bne.n	800850a <__cvt+0x92>
 80084e8:	783b      	ldrb	r3, [r7, #0]
 80084ea:	2b30      	cmp	r3, #48	; 0x30
 80084ec:	d10a      	bne.n	8008504 <__cvt+0x8c>
 80084ee:	2200      	movs	r2, #0
 80084f0:	2300      	movs	r3, #0
 80084f2:	4620      	mov	r0, r4
 80084f4:	4629      	mov	r1, r5
 80084f6:	f7f8 fb07 	bl	8000b08 <__aeabi_dcmpeq>
 80084fa:	b918      	cbnz	r0, 8008504 <__cvt+0x8c>
 80084fc:	f1c6 0601 	rsb	r6, r6, #1
 8008500:	f8ca 6000 	str.w	r6, [sl]
 8008504:	f8da 3000 	ldr.w	r3, [sl]
 8008508:	4499      	add	r9, r3
 800850a:	2200      	movs	r2, #0
 800850c:	2300      	movs	r3, #0
 800850e:	4620      	mov	r0, r4
 8008510:	4629      	mov	r1, r5
 8008512:	f7f8 faf9 	bl	8000b08 <__aeabi_dcmpeq>
 8008516:	b108      	cbz	r0, 800851c <__cvt+0xa4>
 8008518:	f8cd 900c 	str.w	r9, [sp, #12]
 800851c:	2230      	movs	r2, #48	; 0x30
 800851e:	9b03      	ldr	r3, [sp, #12]
 8008520:	454b      	cmp	r3, r9
 8008522:	d307      	bcc.n	8008534 <__cvt+0xbc>
 8008524:	9b03      	ldr	r3, [sp, #12]
 8008526:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008528:	1bdb      	subs	r3, r3, r7
 800852a:	4638      	mov	r0, r7
 800852c:	6013      	str	r3, [r2, #0]
 800852e:	b004      	add	sp, #16
 8008530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008534:	1c59      	adds	r1, r3, #1
 8008536:	9103      	str	r1, [sp, #12]
 8008538:	701a      	strb	r2, [r3, #0]
 800853a:	e7f0      	b.n	800851e <__cvt+0xa6>

0800853c <__exponent>:
 800853c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800853e:	4603      	mov	r3, r0
 8008540:	2900      	cmp	r1, #0
 8008542:	bfb8      	it	lt
 8008544:	4249      	neglt	r1, r1
 8008546:	f803 2b02 	strb.w	r2, [r3], #2
 800854a:	bfb4      	ite	lt
 800854c:	222d      	movlt	r2, #45	; 0x2d
 800854e:	222b      	movge	r2, #43	; 0x2b
 8008550:	2909      	cmp	r1, #9
 8008552:	7042      	strb	r2, [r0, #1]
 8008554:	dd2a      	ble.n	80085ac <__exponent+0x70>
 8008556:	f10d 0207 	add.w	r2, sp, #7
 800855a:	4617      	mov	r7, r2
 800855c:	260a      	movs	r6, #10
 800855e:	4694      	mov	ip, r2
 8008560:	fb91 f5f6 	sdiv	r5, r1, r6
 8008564:	fb06 1415 	mls	r4, r6, r5, r1
 8008568:	3430      	adds	r4, #48	; 0x30
 800856a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800856e:	460c      	mov	r4, r1
 8008570:	2c63      	cmp	r4, #99	; 0x63
 8008572:	f102 32ff 	add.w	r2, r2, #4294967295
 8008576:	4629      	mov	r1, r5
 8008578:	dcf1      	bgt.n	800855e <__exponent+0x22>
 800857a:	3130      	adds	r1, #48	; 0x30
 800857c:	f1ac 0402 	sub.w	r4, ip, #2
 8008580:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008584:	1c41      	adds	r1, r0, #1
 8008586:	4622      	mov	r2, r4
 8008588:	42ba      	cmp	r2, r7
 800858a:	d30a      	bcc.n	80085a2 <__exponent+0x66>
 800858c:	f10d 0209 	add.w	r2, sp, #9
 8008590:	eba2 020c 	sub.w	r2, r2, ip
 8008594:	42bc      	cmp	r4, r7
 8008596:	bf88      	it	hi
 8008598:	2200      	movhi	r2, #0
 800859a:	4413      	add	r3, r2
 800859c:	1a18      	subs	r0, r3, r0
 800859e:	b003      	add	sp, #12
 80085a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085a2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80085a6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80085aa:	e7ed      	b.n	8008588 <__exponent+0x4c>
 80085ac:	2330      	movs	r3, #48	; 0x30
 80085ae:	3130      	adds	r1, #48	; 0x30
 80085b0:	7083      	strb	r3, [r0, #2]
 80085b2:	70c1      	strb	r1, [r0, #3]
 80085b4:	1d03      	adds	r3, r0, #4
 80085b6:	e7f1      	b.n	800859c <__exponent+0x60>

080085b8 <_printf_float>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	ed2d 8b02 	vpush	{d8}
 80085c0:	b08d      	sub	sp, #52	; 0x34
 80085c2:	460c      	mov	r4, r1
 80085c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80085c8:	4616      	mov	r6, r2
 80085ca:	461f      	mov	r7, r3
 80085cc:	4605      	mov	r5, r0
 80085ce:	f000 fcf9 	bl	8008fc4 <_localeconv_r>
 80085d2:	f8d0 a000 	ldr.w	sl, [r0]
 80085d6:	4650      	mov	r0, sl
 80085d8:	f7f7 fe6a 	bl	80002b0 <strlen>
 80085dc:	2300      	movs	r3, #0
 80085de:	930a      	str	r3, [sp, #40]	; 0x28
 80085e0:	6823      	ldr	r3, [r4, #0]
 80085e2:	9305      	str	r3, [sp, #20]
 80085e4:	f8d8 3000 	ldr.w	r3, [r8]
 80085e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80085ec:	3307      	adds	r3, #7
 80085ee:	f023 0307 	bic.w	r3, r3, #7
 80085f2:	f103 0208 	add.w	r2, r3, #8
 80085f6:	f8c8 2000 	str.w	r2, [r8]
 80085fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085fe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008602:	9307      	str	r3, [sp, #28]
 8008604:	f8cd 8018 	str.w	r8, [sp, #24]
 8008608:	ee08 0a10 	vmov	s16, r0
 800860c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008610:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008614:	4b9e      	ldr	r3, [pc, #632]	; (8008890 <_printf_float+0x2d8>)
 8008616:	f04f 32ff 	mov.w	r2, #4294967295
 800861a:	f7f8 faa7 	bl	8000b6c <__aeabi_dcmpun>
 800861e:	bb88      	cbnz	r0, 8008684 <_printf_float+0xcc>
 8008620:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008624:	4b9a      	ldr	r3, [pc, #616]	; (8008890 <_printf_float+0x2d8>)
 8008626:	f04f 32ff 	mov.w	r2, #4294967295
 800862a:	f7f8 fa81 	bl	8000b30 <__aeabi_dcmple>
 800862e:	bb48      	cbnz	r0, 8008684 <_printf_float+0xcc>
 8008630:	2200      	movs	r2, #0
 8008632:	2300      	movs	r3, #0
 8008634:	4640      	mov	r0, r8
 8008636:	4649      	mov	r1, r9
 8008638:	f7f8 fa70 	bl	8000b1c <__aeabi_dcmplt>
 800863c:	b110      	cbz	r0, 8008644 <_printf_float+0x8c>
 800863e:	232d      	movs	r3, #45	; 0x2d
 8008640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008644:	4a93      	ldr	r2, [pc, #588]	; (8008894 <_printf_float+0x2dc>)
 8008646:	4b94      	ldr	r3, [pc, #592]	; (8008898 <_printf_float+0x2e0>)
 8008648:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800864c:	bf94      	ite	ls
 800864e:	4690      	movls	r8, r2
 8008650:	4698      	movhi	r8, r3
 8008652:	2303      	movs	r3, #3
 8008654:	6123      	str	r3, [r4, #16]
 8008656:	9b05      	ldr	r3, [sp, #20]
 8008658:	f023 0304 	bic.w	r3, r3, #4
 800865c:	6023      	str	r3, [r4, #0]
 800865e:	f04f 0900 	mov.w	r9, #0
 8008662:	9700      	str	r7, [sp, #0]
 8008664:	4633      	mov	r3, r6
 8008666:	aa0b      	add	r2, sp, #44	; 0x2c
 8008668:	4621      	mov	r1, r4
 800866a:	4628      	mov	r0, r5
 800866c:	f000 f9da 	bl	8008a24 <_printf_common>
 8008670:	3001      	adds	r0, #1
 8008672:	f040 8090 	bne.w	8008796 <_printf_float+0x1de>
 8008676:	f04f 30ff 	mov.w	r0, #4294967295
 800867a:	b00d      	add	sp, #52	; 0x34
 800867c:	ecbd 8b02 	vpop	{d8}
 8008680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008684:	4642      	mov	r2, r8
 8008686:	464b      	mov	r3, r9
 8008688:	4640      	mov	r0, r8
 800868a:	4649      	mov	r1, r9
 800868c:	f7f8 fa6e 	bl	8000b6c <__aeabi_dcmpun>
 8008690:	b140      	cbz	r0, 80086a4 <_printf_float+0xec>
 8008692:	464b      	mov	r3, r9
 8008694:	2b00      	cmp	r3, #0
 8008696:	bfbc      	itt	lt
 8008698:	232d      	movlt	r3, #45	; 0x2d
 800869a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800869e:	4a7f      	ldr	r2, [pc, #508]	; (800889c <_printf_float+0x2e4>)
 80086a0:	4b7f      	ldr	r3, [pc, #508]	; (80088a0 <_printf_float+0x2e8>)
 80086a2:	e7d1      	b.n	8008648 <_printf_float+0x90>
 80086a4:	6863      	ldr	r3, [r4, #4]
 80086a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80086aa:	9206      	str	r2, [sp, #24]
 80086ac:	1c5a      	adds	r2, r3, #1
 80086ae:	d13f      	bne.n	8008730 <_printf_float+0x178>
 80086b0:	2306      	movs	r3, #6
 80086b2:	6063      	str	r3, [r4, #4]
 80086b4:	9b05      	ldr	r3, [sp, #20]
 80086b6:	6861      	ldr	r1, [r4, #4]
 80086b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80086bc:	2300      	movs	r3, #0
 80086be:	9303      	str	r3, [sp, #12]
 80086c0:	ab0a      	add	r3, sp, #40	; 0x28
 80086c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80086c6:	ab09      	add	r3, sp, #36	; 0x24
 80086c8:	ec49 8b10 	vmov	d0, r8, r9
 80086cc:	9300      	str	r3, [sp, #0]
 80086ce:	6022      	str	r2, [r4, #0]
 80086d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80086d4:	4628      	mov	r0, r5
 80086d6:	f7ff fecf 	bl	8008478 <__cvt>
 80086da:	9b06      	ldr	r3, [sp, #24]
 80086dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80086de:	2b47      	cmp	r3, #71	; 0x47
 80086e0:	4680      	mov	r8, r0
 80086e2:	d108      	bne.n	80086f6 <_printf_float+0x13e>
 80086e4:	1cc8      	adds	r0, r1, #3
 80086e6:	db02      	blt.n	80086ee <_printf_float+0x136>
 80086e8:	6863      	ldr	r3, [r4, #4]
 80086ea:	4299      	cmp	r1, r3
 80086ec:	dd41      	ble.n	8008772 <_printf_float+0x1ba>
 80086ee:	f1ab 0302 	sub.w	r3, fp, #2
 80086f2:	fa5f fb83 	uxtb.w	fp, r3
 80086f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80086fa:	d820      	bhi.n	800873e <_printf_float+0x186>
 80086fc:	3901      	subs	r1, #1
 80086fe:	465a      	mov	r2, fp
 8008700:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008704:	9109      	str	r1, [sp, #36]	; 0x24
 8008706:	f7ff ff19 	bl	800853c <__exponent>
 800870a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800870c:	1813      	adds	r3, r2, r0
 800870e:	2a01      	cmp	r2, #1
 8008710:	4681      	mov	r9, r0
 8008712:	6123      	str	r3, [r4, #16]
 8008714:	dc02      	bgt.n	800871c <_printf_float+0x164>
 8008716:	6822      	ldr	r2, [r4, #0]
 8008718:	07d2      	lsls	r2, r2, #31
 800871a:	d501      	bpl.n	8008720 <_printf_float+0x168>
 800871c:	3301      	adds	r3, #1
 800871e:	6123      	str	r3, [r4, #16]
 8008720:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008724:	2b00      	cmp	r3, #0
 8008726:	d09c      	beq.n	8008662 <_printf_float+0xaa>
 8008728:	232d      	movs	r3, #45	; 0x2d
 800872a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800872e:	e798      	b.n	8008662 <_printf_float+0xaa>
 8008730:	9a06      	ldr	r2, [sp, #24]
 8008732:	2a47      	cmp	r2, #71	; 0x47
 8008734:	d1be      	bne.n	80086b4 <_printf_float+0xfc>
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1bc      	bne.n	80086b4 <_printf_float+0xfc>
 800873a:	2301      	movs	r3, #1
 800873c:	e7b9      	b.n	80086b2 <_printf_float+0xfa>
 800873e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008742:	d118      	bne.n	8008776 <_printf_float+0x1be>
 8008744:	2900      	cmp	r1, #0
 8008746:	6863      	ldr	r3, [r4, #4]
 8008748:	dd0b      	ble.n	8008762 <_printf_float+0x1aa>
 800874a:	6121      	str	r1, [r4, #16]
 800874c:	b913      	cbnz	r3, 8008754 <_printf_float+0x19c>
 800874e:	6822      	ldr	r2, [r4, #0]
 8008750:	07d0      	lsls	r0, r2, #31
 8008752:	d502      	bpl.n	800875a <_printf_float+0x1a2>
 8008754:	3301      	adds	r3, #1
 8008756:	440b      	add	r3, r1
 8008758:	6123      	str	r3, [r4, #16]
 800875a:	65a1      	str	r1, [r4, #88]	; 0x58
 800875c:	f04f 0900 	mov.w	r9, #0
 8008760:	e7de      	b.n	8008720 <_printf_float+0x168>
 8008762:	b913      	cbnz	r3, 800876a <_printf_float+0x1b2>
 8008764:	6822      	ldr	r2, [r4, #0]
 8008766:	07d2      	lsls	r2, r2, #31
 8008768:	d501      	bpl.n	800876e <_printf_float+0x1b6>
 800876a:	3302      	adds	r3, #2
 800876c:	e7f4      	b.n	8008758 <_printf_float+0x1a0>
 800876e:	2301      	movs	r3, #1
 8008770:	e7f2      	b.n	8008758 <_printf_float+0x1a0>
 8008772:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008778:	4299      	cmp	r1, r3
 800877a:	db05      	blt.n	8008788 <_printf_float+0x1d0>
 800877c:	6823      	ldr	r3, [r4, #0]
 800877e:	6121      	str	r1, [r4, #16]
 8008780:	07d8      	lsls	r0, r3, #31
 8008782:	d5ea      	bpl.n	800875a <_printf_float+0x1a2>
 8008784:	1c4b      	adds	r3, r1, #1
 8008786:	e7e7      	b.n	8008758 <_printf_float+0x1a0>
 8008788:	2900      	cmp	r1, #0
 800878a:	bfd4      	ite	le
 800878c:	f1c1 0202 	rsble	r2, r1, #2
 8008790:	2201      	movgt	r2, #1
 8008792:	4413      	add	r3, r2
 8008794:	e7e0      	b.n	8008758 <_printf_float+0x1a0>
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	055a      	lsls	r2, r3, #21
 800879a:	d407      	bmi.n	80087ac <_printf_float+0x1f4>
 800879c:	6923      	ldr	r3, [r4, #16]
 800879e:	4642      	mov	r2, r8
 80087a0:	4631      	mov	r1, r6
 80087a2:	4628      	mov	r0, r5
 80087a4:	47b8      	blx	r7
 80087a6:	3001      	adds	r0, #1
 80087a8:	d12c      	bne.n	8008804 <_printf_float+0x24c>
 80087aa:	e764      	b.n	8008676 <_printf_float+0xbe>
 80087ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80087b0:	f240 80e0 	bls.w	8008974 <_printf_float+0x3bc>
 80087b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80087b8:	2200      	movs	r2, #0
 80087ba:	2300      	movs	r3, #0
 80087bc:	f7f8 f9a4 	bl	8000b08 <__aeabi_dcmpeq>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d034      	beq.n	800882e <_printf_float+0x276>
 80087c4:	4a37      	ldr	r2, [pc, #220]	; (80088a4 <_printf_float+0x2ec>)
 80087c6:	2301      	movs	r3, #1
 80087c8:	4631      	mov	r1, r6
 80087ca:	4628      	mov	r0, r5
 80087cc:	47b8      	blx	r7
 80087ce:	3001      	adds	r0, #1
 80087d0:	f43f af51 	beq.w	8008676 <_printf_float+0xbe>
 80087d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80087d8:	429a      	cmp	r2, r3
 80087da:	db02      	blt.n	80087e2 <_printf_float+0x22a>
 80087dc:	6823      	ldr	r3, [r4, #0]
 80087de:	07d8      	lsls	r0, r3, #31
 80087e0:	d510      	bpl.n	8008804 <_printf_float+0x24c>
 80087e2:	ee18 3a10 	vmov	r3, s16
 80087e6:	4652      	mov	r2, sl
 80087e8:	4631      	mov	r1, r6
 80087ea:	4628      	mov	r0, r5
 80087ec:	47b8      	blx	r7
 80087ee:	3001      	adds	r0, #1
 80087f0:	f43f af41 	beq.w	8008676 <_printf_float+0xbe>
 80087f4:	f04f 0800 	mov.w	r8, #0
 80087f8:	f104 091a 	add.w	r9, r4, #26
 80087fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087fe:	3b01      	subs	r3, #1
 8008800:	4543      	cmp	r3, r8
 8008802:	dc09      	bgt.n	8008818 <_printf_float+0x260>
 8008804:	6823      	ldr	r3, [r4, #0]
 8008806:	079b      	lsls	r3, r3, #30
 8008808:	f100 8107 	bmi.w	8008a1a <_printf_float+0x462>
 800880c:	68e0      	ldr	r0, [r4, #12]
 800880e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008810:	4298      	cmp	r0, r3
 8008812:	bfb8      	it	lt
 8008814:	4618      	movlt	r0, r3
 8008816:	e730      	b.n	800867a <_printf_float+0xc2>
 8008818:	2301      	movs	r3, #1
 800881a:	464a      	mov	r2, r9
 800881c:	4631      	mov	r1, r6
 800881e:	4628      	mov	r0, r5
 8008820:	47b8      	blx	r7
 8008822:	3001      	adds	r0, #1
 8008824:	f43f af27 	beq.w	8008676 <_printf_float+0xbe>
 8008828:	f108 0801 	add.w	r8, r8, #1
 800882c:	e7e6      	b.n	80087fc <_printf_float+0x244>
 800882e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008830:	2b00      	cmp	r3, #0
 8008832:	dc39      	bgt.n	80088a8 <_printf_float+0x2f0>
 8008834:	4a1b      	ldr	r2, [pc, #108]	; (80088a4 <_printf_float+0x2ec>)
 8008836:	2301      	movs	r3, #1
 8008838:	4631      	mov	r1, r6
 800883a:	4628      	mov	r0, r5
 800883c:	47b8      	blx	r7
 800883e:	3001      	adds	r0, #1
 8008840:	f43f af19 	beq.w	8008676 <_printf_float+0xbe>
 8008844:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008848:	4313      	orrs	r3, r2
 800884a:	d102      	bne.n	8008852 <_printf_float+0x29a>
 800884c:	6823      	ldr	r3, [r4, #0]
 800884e:	07d9      	lsls	r1, r3, #31
 8008850:	d5d8      	bpl.n	8008804 <_printf_float+0x24c>
 8008852:	ee18 3a10 	vmov	r3, s16
 8008856:	4652      	mov	r2, sl
 8008858:	4631      	mov	r1, r6
 800885a:	4628      	mov	r0, r5
 800885c:	47b8      	blx	r7
 800885e:	3001      	adds	r0, #1
 8008860:	f43f af09 	beq.w	8008676 <_printf_float+0xbe>
 8008864:	f04f 0900 	mov.w	r9, #0
 8008868:	f104 0a1a 	add.w	sl, r4, #26
 800886c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800886e:	425b      	negs	r3, r3
 8008870:	454b      	cmp	r3, r9
 8008872:	dc01      	bgt.n	8008878 <_printf_float+0x2c0>
 8008874:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008876:	e792      	b.n	800879e <_printf_float+0x1e6>
 8008878:	2301      	movs	r3, #1
 800887a:	4652      	mov	r2, sl
 800887c:	4631      	mov	r1, r6
 800887e:	4628      	mov	r0, r5
 8008880:	47b8      	blx	r7
 8008882:	3001      	adds	r0, #1
 8008884:	f43f aef7 	beq.w	8008676 <_printf_float+0xbe>
 8008888:	f109 0901 	add.w	r9, r9, #1
 800888c:	e7ee      	b.n	800886c <_printf_float+0x2b4>
 800888e:	bf00      	nop
 8008890:	7fefffff 	.word	0x7fefffff
 8008894:	0800bc08 	.word	0x0800bc08
 8008898:	0800bc0c 	.word	0x0800bc0c
 800889c:	0800bc10 	.word	0x0800bc10
 80088a0:	0800bc14 	.word	0x0800bc14
 80088a4:	0800bc18 	.word	0x0800bc18
 80088a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80088ac:	429a      	cmp	r2, r3
 80088ae:	bfa8      	it	ge
 80088b0:	461a      	movge	r2, r3
 80088b2:	2a00      	cmp	r2, #0
 80088b4:	4691      	mov	r9, r2
 80088b6:	dc37      	bgt.n	8008928 <_printf_float+0x370>
 80088b8:	f04f 0b00 	mov.w	fp, #0
 80088bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088c0:	f104 021a 	add.w	r2, r4, #26
 80088c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80088c6:	9305      	str	r3, [sp, #20]
 80088c8:	eba3 0309 	sub.w	r3, r3, r9
 80088cc:	455b      	cmp	r3, fp
 80088ce:	dc33      	bgt.n	8008938 <_printf_float+0x380>
 80088d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088d4:	429a      	cmp	r2, r3
 80088d6:	db3b      	blt.n	8008950 <_printf_float+0x398>
 80088d8:	6823      	ldr	r3, [r4, #0]
 80088da:	07da      	lsls	r2, r3, #31
 80088dc:	d438      	bmi.n	8008950 <_printf_float+0x398>
 80088de:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80088e2:	eba2 0903 	sub.w	r9, r2, r3
 80088e6:	9b05      	ldr	r3, [sp, #20]
 80088e8:	1ad2      	subs	r2, r2, r3
 80088ea:	4591      	cmp	r9, r2
 80088ec:	bfa8      	it	ge
 80088ee:	4691      	movge	r9, r2
 80088f0:	f1b9 0f00 	cmp.w	r9, #0
 80088f4:	dc35      	bgt.n	8008962 <_printf_float+0x3aa>
 80088f6:	f04f 0800 	mov.w	r8, #0
 80088fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088fe:	f104 0a1a 	add.w	sl, r4, #26
 8008902:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008906:	1a9b      	subs	r3, r3, r2
 8008908:	eba3 0309 	sub.w	r3, r3, r9
 800890c:	4543      	cmp	r3, r8
 800890e:	f77f af79 	ble.w	8008804 <_printf_float+0x24c>
 8008912:	2301      	movs	r3, #1
 8008914:	4652      	mov	r2, sl
 8008916:	4631      	mov	r1, r6
 8008918:	4628      	mov	r0, r5
 800891a:	47b8      	blx	r7
 800891c:	3001      	adds	r0, #1
 800891e:	f43f aeaa 	beq.w	8008676 <_printf_float+0xbe>
 8008922:	f108 0801 	add.w	r8, r8, #1
 8008926:	e7ec      	b.n	8008902 <_printf_float+0x34a>
 8008928:	4613      	mov	r3, r2
 800892a:	4631      	mov	r1, r6
 800892c:	4642      	mov	r2, r8
 800892e:	4628      	mov	r0, r5
 8008930:	47b8      	blx	r7
 8008932:	3001      	adds	r0, #1
 8008934:	d1c0      	bne.n	80088b8 <_printf_float+0x300>
 8008936:	e69e      	b.n	8008676 <_printf_float+0xbe>
 8008938:	2301      	movs	r3, #1
 800893a:	4631      	mov	r1, r6
 800893c:	4628      	mov	r0, r5
 800893e:	9205      	str	r2, [sp, #20]
 8008940:	47b8      	blx	r7
 8008942:	3001      	adds	r0, #1
 8008944:	f43f ae97 	beq.w	8008676 <_printf_float+0xbe>
 8008948:	9a05      	ldr	r2, [sp, #20]
 800894a:	f10b 0b01 	add.w	fp, fp, #1
 800894e:	e7b9      	b.n	80088c4 <_printf_float+0x30c>
 8008950:	ee18 3a10 	vmov	r3, s16
 8008954:	4652      	mov	r2, sl
 8008956:	4631      	mov	r1, r6
 8008958:	4628      	mov	r0, r5
 800895a:	47b8      	blx	r7
 800895c:	3001      	adds	r0, #1
 800895e:	d1be      	bne.n	80088de <_printf_float+0x326>
 8008960:	e689      	b.n	8008676 <_printf_float+0xbe>
 8008962:	9a05      	ldr	r2, [sp, #20]
 8008964:	464b      	mov	r3, r9
 8008966:	4442      	add	r2, r8
 8008968:	4631      	mov	r1, r6
 800896a:	4628      	mov	r0, r5
 800896c:	47b8      	blx	r7
 800896e:	3001      	adds	r0, #1
 8008970:	d1c1      	bne.n	80088f6 <_printf_float+0x33e>
 8008972:	e680      	b.n	8008676 <_printf_float+0xbe>
 8008974:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008976:	2a01      	cmp	r2, #1
 8008978:	dc01      	bgt.n	800897e <_printf_float+0x3c6>
 800897a:	07db      	lsls	r3, r3, #31
 800897c:	d53a      	bpl.n	80089f4 <_printf_float+0x43c>
 800897e:	2301      	movs	r3, #1
 8008980:	4642      	mov	r2, r8
 8008982:	4631      	mov	r1, r6
 8008984:	4628      	mov	r0, r5
 8008986:	47b8      	blx	r7
 8008988:	3001      	adds	r0, #1
 800898a:	f43f ae74 	beq.w	8008676 <_printf_float+0xbe>
 800898e:	ee18 3a10 	vmov	r3, s16
 8008992:	4652      	mov	r2, sl
 8008994:	4631      	mov	r1, r6
 8008996:	4628      	mov	r0, r5
 8008998:	47b8      	blx	r7
 800899a:	3001      	adds	r0, #1
 800899c:	f43f ae6b 	beq.w	8008676 <_printf_float+0xbe>
 80089a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80089a4:	2200      	movs	r2, #0
 80089a6:	2300      	movs	r3, #0
 80089a8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80089ac:	f7f8 f8ac 	bl	8000b08 <__aeabi_dcmpeq>
 80089b0:	b9d8      	cbnz	r0, 80089ea <_printf_float+0x432>
 80089b2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80089b6:	f108 0201 	add.w	r2, r8, #1
 80089ba:	4631      	mov	r1, r6
 80089bc:	4628      	mov	r0, r5
 80089be:	47b8      	blx	r7
 80089c0:	3001      	adds	r0, #1
 80089c2:	d10e      	bne.n	80089e2 <_printf_float+0x42a>
 80089c4:	e657      	b.n	8008676 <_printf_float+0xbe>
 80089c6:	2301      	movs	r3, #1
 80089c8:	4652      	mov	r2, sl
 80089ca:	4631      	mov	r1, r6
 80089cc:	4628      	mov	r0, r5
 80089ce:	47b8      	blx	r7
 80089d0:	3001      	adds	r0, #1
 80089d2:	f43f ae50 	beq.w	8008676 <_printf_float+0xbe>
 80089d6:	f108 0801 	add.w	r8, r8, #1
 80089da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089dc:	3b01      	subs	r3, #1
 80089de:	4543      	cmp	r3, r8
 80089e0:	dcf1      	bgt.n	80089c6 <_printf_float+0x40e>
 80089e2:	464b      	mov	r3, r9
 80089e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80089e8:	e6da      	b.n	80087a0 <_printf_float+0x1e8>
 80089ea:	f04f 0800 	mov.w	r8, #0
 80089ee:	f104 0a1a 	add.w	sl, r4, #26
 80089f2:	e7f2      	b.n	80089da <_printf_float+0x422>
 80089f4:	2301      	movs	r3, #1
 80089f6:	4642      	mov	r2, r8
 80089f8:	e7df      	b.n	80089ba <_printf_float+0x402>
 80089fa:	2301      	movs	r3, #1
 80089fc:	464a      	mov	r2, r9
 80089fe:	4631      	mov	r1, r6
 8008a00:	4628      	mov	r0, r5
 8008a02:	47b8      	blx	r7
 8008a04:	3001      	adds	r0, #1
 8008a06:	f43f ae36 	beq.w	8008676 <_printf_float+0xbe>
 8008a0a:	f108 0801 	add.w	r8, r8, #1
 8008a0e:	68e3      	ldr	r3, [r4, #12]
 8008a10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a12:	1a5b      	subs	r3, r3, r1
 8008a14:	4543      	cmp	r3, r8
 8008a16:	dcf0      	bgt.n	80089fa <_printf_float+0x442>
 8008a18:	e6f8      	b.n	800880c <_printf_float+0x254>
 8008a1a:	f04f 0800 	mov.w	r8, #0
 8008a1e:	f104 0919 	add.w	r9, r4, #25
 8008a22:	e7f4      	b.n	8008a0e <_printf_float+0x456>

08008a24 <_printf_common>:
 8008a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a28:	4616      	mov	r6, r2
 8008a2a:	4699      	mov	r9, r3
 8008a2c:	688a      	ldr	r2, [r1, #8]
 8008a2e:	690b      	ldr	r3, [r1, #16]
 8008a30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a34:	4293      	cmp	r3, r2
 8008a36:	bfb8      	it	lt
 8008a38:	4613      	movlt	r3, r2
 8008a3a:	6033      	str	r3, [r6, #0]
 8008a3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a40:	4607      	mov	r7, r0
 8008a42:	460c      	mov	r4, r1
 8008a44:	b10a      	cbz	r2, 8008a4a <_printf_common+0x26>
 8008a46:	3301      	adds	r3, #1
 8008a48:	6033      	str	r3, [r6, #0]
 8008a4a:	6823      	ldr	r3, [r4, #0]
 8008a4c:	0699      	lsls	r1, r3, #26
 8008a4e:	bf42      	ittt	mi
 8008a50:	6833      	ldrmi	r3, [r6, #0]
 8008a52:	3302      	addmi	r3, #2
 8008a54:	6033      	strmi	r3, [r6, #0]
 8008a56:	6825      	ldr	r5, [r4, #0]
 8008a58:	f015 0506 	ands.w	r5, r5, #6
 8008a5c:	d106      	bne.n	8008a6c <_printf_common+0x48>
 8008a5e:	f104 0a19 	add.w	sl, r4, #25
 8008a62:	68e3      	ldr	r3, [r4, #12]
 8008a64:	6832      	ldr	r2, [r6, #0]
 8008a66:	1a9b      	subs	r3, r3, r2
 8008a68:	42ab      	cmp	r3, r5
 8008a6a:	dc26      	bgt.n	8008aba <_printf_common+0x96>
 8008a6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a70:	1e13      	subs	r3, r2, #0
 8008a72:	6822      	ldr	r2, [r4, #0]
 8008a74:	bf18      	it	ne
 8008a76:	2301      	movne	r3, #1
 8008a78:	0692      	lsls	r2, r2, #26
 8008a7a:	d42b      	bmi.n	8008ad4 <_printf_common+0xb0>
 8008a7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a80:	4649      	mov	r1, r9
 8008a82:	4638      	mov	r0, r7
 8008a84:	47c0      	blx	r8
 8008a86:	3001      	adds	r0, #1
 8008a88:	d01e      	beq.n	8008ac8 <_printf_common+0xa4>
 8008a8a:	6823      	ldr	r3, [r4, #0]
 8008a8c:	6922      	ldr	r2, [r4, #16]
 8008a8e:	f003 0306 	and.w	r3, r3, #6
 8008a92:	2b04      	cmp	r3, #4
 8008a94:	bf02      	ittt	eq
 8008a96:	68e5      	ldreq	r5, [r4, #12]
 8008a98:	6833      	ldreq	r3, [r6, #0]
 8008a9a:	1aed      	subeq	r5, r5, r3
 8008a9c:	68a3      	ldr	r3, [r4, #8]
 8008a9e:	bf0c      	ite	eq
 8008aa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008aa4:	2500      	movne	r5, #0
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	bfc4      	itt	gt
 8008aaa:	1a9b      	subgt	r3, r3, r2
 8008aac:	18ed      	addgt	r5, r5, r3
 8008aae:	2600      	movs	r6, #0
 8008ab0:	341a      	adds	r4, #26
 8008ab2:	42b5      	cmp	r5, r6
 8008ab4:	d11a      	bne.n	8008aec <_printf_common+0xc8>
 8008ab6:	2000      	movs	r0, #0
 8008ab8:	e008      	b.n	8008acc <_printf_common+0xa8>
 8008aba:	2301      	movs	r3, #1
 8008abc:	4652      	mov	r2, sl
 8008abe:	4649      	mov	r1, r9
 8008ac0:	4638      	mov	r0, r7
 8008ac2:	47c0      	blx	r8
 8008ac4:	3001      	adds	r0, #1
 8008ac6:	d103      	bne.n	8008ad0 <_printf_common+0xac>
 8008ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8008acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ad0:	3501      	adds	r5, #1
 8008ad2:	e7c6      	b.n	8008a62 <_printf_common+0x3e>
 8008ad4:	18e1      	adds	r1, r4, r3
 8008ad6:	1c5a      	adds	r2, r3, #1
 8008ad8:	2030      	movs	r0, #48	; 0x30
 8008ada:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ade:	4422      	add	r2, r4
 8008ae0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ae4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ae8:	3302      	adds	r3, #2
 8008aea:	e7c7      	b.n	8008a7c <_printf_common+0x58>
 8008aec:	2301      	movs	r3, #1
 8008aee:	4622      	mov	r2, r4
 8008af0:	4649      	mov	r1, r9
 8008af2:	4638      	mov	r0, r7
 8008af4:	47c0      	blx	r8
 8008af6:	3001      	adds	r0, #1
 8008af8:	d0e6      	beq.n	8008ac8 <_printf_common+0xa4>
 8008afa:	3601      	adds	r6, #1
 8008afc:	e7d9      	b.n	8008ab2 <_printf_common+0x8e>
	...

08008b00 <_printf_i>:
 8008b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b04:	7e0f      	ldrb	r7, [r1, #24]
 8008b06:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008b08:	2f78      	cmp	r7, #120	; 0x78
 8008b0a:	4691      	mov	r9, r2
 8008b0c:	4680      	mov	r8, r0
 8008b0e:	460c      	mov	r4, r1
 8008b10:	469a      	mov	sl, r3
 8008b12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b16:	d807      	bhi.n	8008b28 <_printf_i+0x28>
 8008b18:	2f62      	cmp	r7, #98	; 0x62
 8008b1a:	d80a      	bhi.n	8008b32 <_printf_i+0x32>
 8008b1c:	2f00      	cmp	r7, #0
 8008b1e:	f000 80d4 	beq.w	8008cca <_printf_i+0x1ca>
 8008b22:	2f58      	cmp	r7, #88	; 0x58
 8008b24:	f000 80c0 	beq.w	8008ca8 <_printf_i+0x1a8>
 8008b28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b30:	e03a      	b.n	8008ba8 <_printf_i+0xa8>
 8008b32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b36:	2b15      	cmp	r3, #21
 8008b38:	d8f6      	bhi.n	8008b28 <_printf_i+0x28>
 8008b3a:	a101      	add	r1, pc, #4	; (adr r1, 8008b40 <_printf_i+0x40>)
 8008b3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b40:	08008b99 	.word	0x08008b99
 8008b44:	08008bad 	.word	0x08008bad
 8008b48:	08008b29 	.word	0x08008b29
 8008b4c:	08008b29 	.word	0x08008b29
 8008b50:	08008b29 	.word	0x08008b29
 8008b54:	08008b29 	.word	0x08008b29
 8008b58:	08008bad 	.word	0x08008bad
 8008b5c:	08008b29 	.word	0x08008b29
 8008b60:	08008b29 	.word	0x08008b29
 8008b64:	08008b29 	.word	0x08008b29
 8008b68:	08008b29 	.word	0x08008b29
 8008b6c:	08008cb1 	.word	0x08008cb1
 8008b70:	08008bd9 	.word	0x08008bd9
 8008b74:	08008c6b 	.word	0x08008c6b
 8008b78:	08008b29 	.word	0x08008b29
 8008b7c:	08008b29 	.word	0x08008b29
 8008b80:	08008cd3 	.word	0x08008cd3
 8008b84:	08008b29 	.word	0x08008b29
 8008b88:	08008bd9 	.word	0x08008bd9
 8008b8c:	08008b29 	.word	0x08008b29
 8008b90:	08008b29 	.word	0x08008b29
 8008b94:	08008c73 	.word	0x08008c73
 8008b98:	682b      	ldr	r3, [r5, #0]
 8008b9a:	1d1a      	adds	r2, r3, #4
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	602a      	str	r2, [r5, #0]
 8008ba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ba8:	2301      	movs	r3, #1
 8008baa:	e09f      	b.n	8008cec <_printf_i+0x1ec>
 8008bac:	6820      	ldr	r0, [r4, #0]
 8008bae:	682b      	ldr	r3, [r5, #0]
 8008bb0:	0607      	lsls	r7, r0, #24
 8008bb2:	f103 0104 	add.w	r1, r3, #4
 8008bb6:	6029      	str	r1, [r5, #0]
 8008bb8:	d501      	bpl.n	8008bbe <_printf_i+0xbe>
 8008bba:	681e      	ldr	r6, [r3, #0]
 8008bbc:	e003      	b.n	8008bc6 <_printf_i+0xc6>
 8008bbe:	0646      	lsls	r6, r0, #25
 8008bc0:	d5fb      	bpl.n	8008bba <_printf_i+0xba>
 8008bc2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008bc6:	2e00      	cmp	r6, #0
 8008bc8:	da03      	bge.n	8008bd2 <_printf_i+0xd2>
 8008bca:	232d      	movs	r3, #45	; 0x2d
 8008bcc:	4276      	negs	r6, r6
 8008bce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bd2:	485a      	ldr	r0, [pc, #360]	; (8008d3c <_printf_i+0x23c>)
 8008bd4:	230a      	movs	r3, #10
 8008bd6:	e012      	b.n	8008bfe <_printf_i+0xfe>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	6820      	ldr	r0, [r4, #0]
 8008bdc:	1d19      	adds	r1, r3, #4
 8008bde:	6029      	str	r1, [r5, #0]
 8008be0:	0605      	lsls	r5, r0, #24
 8008be2:	d501      	bpl.n	8008be8 <_printf_i+0xe8>
 8008be4:	681e      	ldr	r6, [r3, #0]
 8008be6:	e002      	b.n	8008bee <_printf_i+0xee>
 8008be8:	0641      	lsls	r1, r0, #25
 8008bea:	d5fb      	bpl.n	8008be4 <_printf_i+0xe4>
 8008bec:	881e      	ldrh	r6, [r3, #0]
 8008bee:	4853      	ldr	r0, [pc, #332]	; (8008d3c <_printf_i+0x23c>)
 8008bf0:	2f6f      	cmp	r7, #111	; 0x6f
 8008bf2:	bf0c      	ite	eq
 8008bf4:	2308      	moveq	r3, #8
 8008bf6:	230a      	movne	r3, #10
 8008bf8:	2100      	movs	r1, #0
 8008bfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008bfe:	6865      	ldr	r5, [r4, #4]
 8008c00:	60a5      	str	r5, [r4, #8]
 8008c02:	2d00      	cmp	r5, #0
 8008c04:	bfa2      	ittt	ge
 8008c06:	6821      	ldrge	r1, [r4, #0]
 8008c08:	f021 0104 	bicge.w	r1, r1, #4
 8008c0c:	6021      	strge	r1, [r4, #0]
 8008c0e:	b90e      	cbnz	r6, 8008c14 <_printf_i+0x114>
 8008c10:	2d00      	cmp	r5, #0
 8008c12:	d04b      	beq.n	8008cac <_printf_i+0x1ac>
 8008c14:	4615      	mov	r5, r2
 8008c16:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c1a:	fb03 6711 	mls	r7, r3, r1, r6
 8008c1e:	5dc7      	ldrb	r7, [r0, r7]
 8008c20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c24:	4637      	mov	r7, r6
 8008c26:	42bb      	cmp	r3, r7
 8008c28:	460e      	mov	r6, r1
 8008c2a:	d9f4      	bls.n	8008c16 <_printf_i+0x116>
 8008c2c:	2b08      	cmp	r3, #8
 8008c2e:	d10b      	bne.n	8008c48 <_printf_i+0x148>
 8008c30:	6823      	ldr	r3, [r4, #0]
 8008c32:	07de      	lsls	r6, r3, #31
 8008c34:	d508      	bpl.n	8008c48 <_printf_i+0x148>
 8008c36:	6923      	ldr	r3, [r4, #16]
 8008c38:	6861      	ldr	r1, [r4, #4]
 8008c3a:	4299      	cmp	r1, r3
 8008c3c:	bfde      	ittt	le
 8008c3e:	2330      	movle	r3, #48	; 0x30
 8008c40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008c44:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008c48:	1b52      	subs	r2, r2, r5
 8008c4a:	6122      	str	r2, [r4, #16]
 8008c4c:	f8cd a000 	str.w	sl, [sp]
 8008c50:	464b      	mov	r3, r9
 8008c52:	aa03      	add	r2, sp, #12
 8008c54:	4621      	mov	r1, r4
 8008c56:	4640      	mov	r0, r8
 8008c58:	f7ff fee4 	bl	8008a24 <_printf_common>
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	d14a      	bne.n	8008cf6 <_printf_i+0x1f6>
 8008c60:	f04f 30ff 	mov.w	r0, #4294967295
 8008c64:	b004      	add	sp, #16
 8008c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	f043 0320 	orr.w	r3, r3, #32
 8008c70:	6023      	str	r3, [r4, #0]
 8008c72:	4833      	ldr	r0, [pc, #204]	; (8008d40 <_printf_i+0x240>)
 8008c74:	2778      	movs	r7, #120	; 0x78
 8008c76:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	6829      	ldr	r1, [r5, #0]
 8008c7e:	061f      	lsls	r7, r3, #24
 8008c80:	f851 6b04 	ldr.w	r6, [r1], #4
 8008c84:	d402      	bmi.n	8008c8c <_printf_i+0x18c>
 8008c86:	065f      	lsls	r7, r3, #25
 8008c88:	bf48      	it	mi
 8008c8a:	b2b6      	uxthmi	r6, r6
 8008c8c:	07df      	lsls	r7, r3, #31
 8008c8e:	bf48      	it	mi
 8008c90:	f043 0320 	orrmi.w	r3, r3, #32
 8008c94:	6029      	str	r1, [r5, #0]
 8008c96:	bf48      	it	mi
 8008c98:	6023      	strmi	r3, [r4, #0]
 8008c9a:	b91e      	cbnz	r6, 8008ca4 <_printf_i+0x1a4>
 8008c9c:	6823      	ldr	r3, [r4, #0]
 8008c9e:	f023 0320 	bic.w	r3, r3, #32
 8008ca2:	6023      	str	r3, [r4, #0]
 8008ca4:	2310      	movs	r3, #16
 8008ca6:	e7a7      	b.n	8008bf8 <_printf_i+0xf8>
 8008ca8:	4824      	ldr	r0, [pc, #144]	; (8008d3c <_printf_i+0x23c>)
 8008caa:	e7e4      	b.n	8008c76 <_printf_i+0x176>
 8008cac:	4615      	mov	r5, r2
 8008cae:	e7bd      	b.n	8008c2c <_printf_i+0x12c>
 8008cb0:	682b      	ldr	r3, [r5, #0]
 8008cb2:	6826      	ldr	r6, [r4, #0]
 8008cb4:	6961      	ldr	r1, [r4, #20]
 8008cb6:	1d18      	adds	r0, r3, #4
 8008cb8:	6028      	str	r0, [r5, #0]
 8008cba:	0635      	lsls	r5, r6, #24
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	d501      	bpl.n	8008cc4 <_printf_i+0x1c4>
 8008cc0:	6019      	str	r1, [r3, #0]
 8008cc2:	e002      	b.n	8008cca <_printf_i+0x1ca>
 8008cc4:	0670      	lsls	r0, r6, #25
 8008cc6:	d5fb      	bpl.n	8008cc0 <_printf_i+0x1c0>
 8008cc8:	8019      	strh	r1, [r3, #0]
 8008cca:	2300      	movs	r3, #0
 8008ccc:	6123      	str	r3, [r4, #16]
 8008cce:	4615      	mov	r5, r2
 8008cd0:	e7bc      	b.n	8008c4c <_printf_i+0x14c>
 8008cd2:	682b      	ldr	r3, [r5, #0]
 8008cd4:	1d1a      	adds	r2, r3, #4
 8008cd6:	602a      	str	r2, [r5, #0]
 8008cd8:	681d      	ldr	r5, [r3, #0]
 8008cda:	6862      	ldr	r2, [r4, #4]
 8008cdc:	2100      	movs	r1, #0
 8008cde:	4628      	mov	r0, r5
 8008ce0:	f7f7 fa96 	bl	8000210 <memchr>
 8008ce4:	b108      	cbz	r0, 8008cea <_printf_i+0x1ea>
 8008ce6:	1b40      	subs	r0, r0, r5
 8008ce8:	6060      	str	r0, [r4, #4]
 8008cea:	6863      	ldr	r3, [r4, #4]
 8008cec:	6123      	str	r3, [r4, #16]
 8008cee:	2300      	movs	r3, #0
 8008cf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cf4:	e7aa      	b.n	8008c4c <_printf_i+0x14c>
 8008cf6:	6923      	ldr	r3, [r4, #16]
 8008cf8:	462a      	mov	r2, r5
 8008cfa:	4649      	mov	r1, r9
 8008cfc:	4640      	mov	r0, r8
 8008cfe:	47d0      	blx	sl
 8008d00:	3001      	adds	r0, #1
 8008d02:	d0ad      	beq.n	8008c60 <_printf_i+0x160>
 8008d04:	6823      	ldr	r3, [r4, #0]
 8008d06:	079b      	lsls	r3, r3, #30
 8008d08:	d413      	bmi.n	8008d32 <_printf_i+0x232>
 8008d0a:	68e0      	ldr	r0, [r4, #12]
 8008d0c:	9b03      	ldr	r3, [sp, #12]
 8008d0e:	4298      	cmp	r0, r3
 8008d10:	bfb8      	it	lt
 8008d12:	4618      	movlt	r0, r3
 8008d14:	e7a6      	b.n	8008c64 <_printf_i+0x164>
 8008d16:	2301      	movs	r3, #1
 8008d18:	4632      	mov	r2, r6
 8008d1a:	4649      	mov	r1, r9
 8008d1c:	4640      	mov	r0, r8
 8008d1e:	47d0      	blx	sl
 8008d20:	3001      	adds	r0, #1
 8008d22:	d09d      	beq.n	8008c60 <_printf_i+0x160>
 8008d24:	3501      	adds	r5, #1
 8008d26:	68e3      	ldr	r3, [r4, #12]
 8008d28:	9903      	ldr	r1, [sp, #12]
 8008d2a:	1a5b      	subs	r3, r3, r1
 8008d2c:	42ab      	cmp	r3, r5
 8008d2e:	dcf2      	bgt.n	8008d16 <_printf_i+0x216>
 8008d30:	e7eb      	b.n	8008d0a <_printf_i+0x20a>
 8008d32:	2500      	movs	r5, #0
 8008d34:	f104 0619 	add.w	r6, r4, #25
 8008d38:	e7f5      	b.n	8008d26 <_printf_i+0x226>
 8008d3a:	bf00      	nop
 8008d3c:	0800bc1a 	.word	0x0800bc1a
 8008d40:	0800bc2b 	.word	0x0800bc2b

08008d44 <std>:
 8008d44:	2300      	movs	r3, #0
 8008d46:	b510      	push	{r4, lr}
 8008d48:	4604      	mov	r4, r0
 8008d4a:	e9c0 3300 	strd	r3, r3, [r0]
 8008d4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d52:	6083      	str	r3, [r0, #8]
 8008d54:	8181      	strh	r1, [r0, #12]
 8008d56:	6643      	str	r3, [r0, #100]	; 0x64
 8008d58:	81c2      	strh	r2, [r0, #14]
 8008d5a:	6183      	str	r3, [r0, #24]
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	2208      	movs	r2, #8
 8008d60:	305c      	adds	r0, #92	; 0x5c
 8008d62:	f000 f914 	bl	8008f8e <memset>
 8008d66:	4b0d      	ldr	r3, [pc, #52]	; (8008d9c <std+0x58>)
 8008d68:	6263      	str	r3, [r4, #36]	; 0x24
 8008d6a:	4b0d      	ldr	r3, [pc, #52]	; (8008da0 <std+0x5c>)
 8008d6c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d6e:	4b0d      	ldr	r3, [pc, #52]	; (8008da4 <std+0x60>)
 8008d70:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d72:	4b0d      	ldr	r3, [pc, #52]	; (8008da8 <std+0x64>)
 8008d74:	6323      	str	r3, [r4, #48]	; 0x30
 8008d76:	4b0d      	ldr	r3, [pc, #52]	; (8008dac <std+0x68>)
 8008d78:	6224      	str	r4, [r4, #32]
 8008d7a:	429c      	cmp	r4, r3
 8008d7c:	d006      	beq.n	8008d8c <std+0x48>
 8008d7e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008d82:	4294      	cmp	r4, r2
 8008d84:	d002      	beq.n	8008d8c <std+0x48>
 8008d86:	33d0      	adds	r3, #208	; 0xd0
 8008d88:	429c      	cmp	r4, r3
 8008d8a:	d105      	bne.n	8008d98 <std+0x54>
 8008d8c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d94:	f000 b98a 	b.w	80090ac <__retarget_lock_init_recursive>
 8008d98:	bd10      	pop	{r4, pc}
 8008d9a:	bf00      	nop
 8008d9c:	08008f09 	.word	0x08008f09
 8008da0:	08008f2b 	.word	0x08008f2b
 8008da4:	08008f63 	.word	0x08008f63
 8008da8:	08008f87 	.word	0x08008f87
 8008dac:	2000094c 	.word	0x2000094c

08008db0 <stdio_exit_handler>:
 8008db0:	4a02      	ldr	r2, [pc, #8]	; (8008dbc <stdio_exit_handler+0xc>)
 8008db2:	4903      	ldr	r1, [pc, #12]	; (8008dc0 <stdio_exit_handler+0x10>)
 8008db4:	4803      	ldr	r0, [pc, #12]	; (8008dc4 <stdio_exit_handler+0x14>)
 8008db6:	f000 b869 	b.w	8008e8c <_fwalk_sglue>
 8008dba:	bf00      	nop
 8008dbc:	20000010 	.word	0x20000010
 8008dc0:	0800b3d9 	.word	0x0800b3d9
 8008dc4:	20000188 	.word	0x20000188

08008dc8 <cleanup_stdio>:
 8008dc8:	6841      	ldr	r1, [r0, #4]
 8008dca:	4b0c      	ldr	r3, [pc, #48]	; (8008dfc <cleanup_stdio+0x34>)
 8008dcc:	4299      	cmp	r1, r3
 8008dce:	b510      	push	{r4, lr}
 8008dd0:	4604      	mov	r4, r0
 8008dd2:	d001      	beq.n	8008dd8 <cleanup_stdio+0x10>
 8008dd4:	f002 fb00 	bl	800b3d8 <_fflush_r>
 8008dd8:	68a1      	ldr	r1, [r4, #8]
 8008dda:	4b09      	ldr	r3, [pc, #36]	; (8008e00 <cleanup_stdio+0x38>)
 8008ddc:	4299      	cmp	r1, r3
 8008dde:	d002      	beq.n	8008de6 <cleanup_stdio+0x1e>
 8008de0:	4620      	mov	r0, r4
 8008de2:	f002 faf9 	bl	800b3d8 <_fflush_r>
 8008de6:	68e1      	ldr	r1, [r4, #12]
 8008de8:	4b06      	ldr	r3, [pc, #24]	; (8008e04 <cleanup_stdio+0x3c>)
 8008dea:	4299      	cmp	r1, r3
 8008dec:	d004      	beq.n	8008df8 <cleanup_stdio+0x30>
 8008dee:	4620      	mov	r0, r4
 8008df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008df4:	f002 baf0 	b.w	800b3d8 <_fflush_r>
 8008df8:	bd10      	pop	{r4, pc}
 8008dfa:	bf00      	nop
 8008dfc:	2000094c 	.word	0x2000094c
 8008e00:	200009b4 	.word	0x200009b4
 8008e04:	20000a1c 	.word	0x20000a1c

08008e08 <global_stdio_init.part.0>:
 8008e08:	b510      	push	{r4, lr}
 8008e0a:	4b0b      	ldr	r3, [pc, #44]	; (8008e38 <global_stdio_init.part.0+0x30>)
 8008e0c:	4c0b      	ldr	r4, [pc, #44]	; (8008e3c <global_stdio_init.part.0+0x34>)
 8008e0e:	4a0c      	ldr	r2, [pc, #48]	; (8008e40 <global_stdio_init.part.0+0x38>)
 8008e10:	601a      	str	r2, [r3, #0]
 8008e12:	4620      	mov	r0, r4
 8008e14:	2200      	movs	r2, #0
 8008e16:	2104      	movs	r1, #4
 8008e18:	f7ff ff94 	bl	8008d44 <std>
 8008e1c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008e20:	2201      	movs	r2, #1
 8008e22:	2109      	movs	r1, #9
 8008e24:	f7ff ff8e 	bl	8008d44 <std>
 8008e28:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008e2c:	2202      	movs	r2, #2
 8008e2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e32:	2112      	movs	r1, #18
 8008e34:	f7ff bf86 	b.w	8008d44 <std>
 8008e38:	20000a84 	.word	0x20000a84
 8008e3c:	2000094c 	.word	0x2000094c
 8008e40:	08008db1 	.word	0x08008db1

08008e44 <__sfp_lock_acquire>:
 8008e44:	4801      	ldr	r0, [pc, #4]	; (8008e4c <__sfp_lock_acquire+0x8>)
 8008e46:	f000 b932 	b.w	80090ae <__retarget_lock_acquire_recursive>
 8008e4a:	bf00      	nop
 8008e4c:	20000a8d 	.word	0x20000a8d

08008e50 <__sfp_lock_release>:
 8008e50:	4801      	ldr	r0, [pc, #4]	; (8008e58 <__sfp_lock_release+0x8>)
 8008e52:	f000 b92d 	b.w	80090b0 <__retarget_lock_release_recursive>
 8008e56:	bf00      	nop
 8008e58:	20000a8d 	.word	0x20000a8d

08008e5c <__sinit>:
 8008e5c:	b510      	push	{r4, lr}
 8008e5e:	4604      	mov	r4, r0
 8008e60:	f7ff fff0 	bl	8008e44 <__sfp_lock_acquire>
 8008e64:	6a23      	ldr	r3, [r4, #32]
 8008e66:	b11b      	cbz	r3, 8008e70 <__sinit+0x14>
 8008e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e6c:	f7ff bff0 	b.w	8008e50 <__sfp_lock_release>
 8008e70:	4b04      	ldr	r3, [pc, #16]	; (8008e84 <__sinit+0x28>)
 8008e72:	6223      	str	r3, [r4, #32]
 8008e74:	4b04      	ldr	r3, [pc, #16]	; (8008e88 <__sinit+0x2c>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d1f5      	bne.n	8008e68 <__sinit+0xc>
 8008e7c:	f7ff ffc4 	bl	8008e08 <global_stdio_init.part.0>
 8008e80:	e7f2      	b.n	8008e68 <__sinit+0xc>
 8008e82:	bf00      	nop
 8008e84:	08008dc9 	.word	0x08008dc9
 8008e88:	20000a84 	.word	0x20000a84

08008e8c <_fwalk_sglue>:
 8008e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e90:	4607      	mov	r7, r0
 8008e92:	4688      	mov	r8, r1
 8008e94:	4614      	mov	r4, r2
 8008e96:	2600      	movs	r6, #0
 8008e98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e9c:	f1b9 0901 	subs.w	r9, r9, #1
 8008ea0:	d505      	bpl.n	8008eae <_fwalk_sglue+0x22>
 8008ea2:	6824      	ldr	r4, [r4, #0]
 8008ea4:	2c00      	cmp	r4, #0
 8008ea6:	d1f7      	bne.n	8008e98 <_fwalk_sglue+0xc>
 8008ea8:	4630      	mov	r0, r6
 8008eaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008eae:	89ab      	ldrh	r3, [r5, #12]
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d907      	bls.n	8008ec4 <_fwalk_sglue+0x38>
 8008eb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	d003      	beq.n	8008ec4 <_fwalk_sglue+0x38>
 8008ebc:	4629      	mov	r1, r5
 8008ebe:	4638      	mov	r0, r7
 8008ec0:	47c0      	blx	r8
 8008ec2:	4306      	orrs	r6, r0
 8008ec4:	3568      	adds	r5, #104	; 0x68
 8008ec6:	e7e9      	b.n	8008e9c <_fwalk_sglue+0x10>

08008ec8 <siprintf>:
 8008ec8:	b40e      	push	{r1, r2, r3}
 8008eca:	b500      	push	{lr}
 8008ecc:	b09c      	sub	sp, #112	; 0x70
 8008ece:	ab1d      	add	r3, sp, #116	; 0x74
 8008ed0:	9002      	str	r0, [sp, #8]
 8008ed2:	9006      	str	r0, [sp, #24]
 8008ed4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008ed8:	4809      	ldr	r0, [pc, #36]	; (8008f00 <siprintf+0x38>)
 8008eda:	9107      	str	r1, [sp, #28]
 8008edc:	9104      	str	r1, [sp, #16]
 8008ede:	4909      	ldr	r1, [pc, #36]	; (8008f04 <siprintf+0x3c>)
 8008ee0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ee4:	9105      	str	r1, [sp, #20]
 8008ee6:	6800      	ldr	r0, [r0, #0]
 8008ee8:	9301      	str	r3, [sp, #4]
 8008eea:	a902      	add	r1, sp, #8
 8008eec:	f002 f8f0 	bl	800b0d0 <_svfiprintf_r>
 8008ef0:	9b02      	ldr	r3, [sp, #8]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	701a      	strb	r2, [r3, #0]
 8008ef6:	b01c      	add	sp, #112	; 0x70
 8008ef8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008efc:	b003      	add	sp, #12
 8008efe:	4770      	bx	lr
 8008f00:	200001d4 	.word	0x200001d4
 8008f04:	ffff0208 	.word	0xffff0208

08008f08 <__sread>:
 8008f08:	b510      	push	{r4, lr}
 8008f0a:	460c      	mov	r4, r1
 8008f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f10:	f000 f87e 	bl	8009010 <_read_r>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	bfab      	itete	ge
 8008f18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f1a:	89a3      	ldrhlt	r3, [r4, #12]
 8008f1c:	181b      	addge	r3, r3, r0
 8008f1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f22:	bfac      	ite	ge
 8008f24:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f26:	81a3      	strhlt	r3, [r4, #12]
 8008f28:	bd10      	pop	{r4, pc}

08008f2a <__swrite>:
 8008f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f2e:	461f      	mov	r7, r3
 8008f30:	898b      	ldrh	r3, [r1, #12]
 8008f32:	05db      	lsls	r3, r3, #23
 8008f34:	4605      	mov	r5, r0
 8008f36:	460c      	mov	r4, r1
 8008f38:	4616      	mov	r6, r2
 8008f3a:	d505      	bpl.n	8008f48 <__swrite+0x1e>
 8008f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f40:	2302      	movs	r3, #2
 8008f42:	2200      	movs	r2, #0
 8008f44:	f000 f852 	bl	8008fec <_lseek_r>
 8008f48:	89a3      	ldrh	r3, [r4, #12]
 8008f4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f52:	81a3      	strh	r3, [r4, #12]
 8008f54:	4632      	mov	r2, r6
 8008f56:	463b      	mov	r3, r7
 8008f58:	4628      	mov	r0, r5
 8008f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f5e:	f000 b869 	b.w	8009034 <_write_r>

08008f62 <__sseek>:
 8008f62:	b510      	push	{r4, lr}
 8008f64:	460c      	mov	r4, r1
 8008f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f6a:	f000 f83f 	bl	8008fec <_lseek_r>
 8008f6e:	1c43      	adds	r3, r0, #1
 8008f70:	89a3      	ldrh	r3, [r4, #12]
 8008f72:	bf15      	itete	ne
 8008f74:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f7e:	81a3      	strheq	r3, [r4, #12]
 8008f80:	bf18      	it	ne
 8008f82:	81a3      	strhne	r3, [r4, #12]
 8008f84:	bd10      	pop	{r4, pc}

08008f86 <__sclose>:
 8008f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f8a:	f000 b81f 	b.w	8008fcc <_close_r>

08008f8e <memset>:
 8008f8e:	4402      	add	r2, r0
 8008f90:	4603      	mov	r3, r0
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d100      	bne.n	8008f98 <memset+0xa>
 8008f96:	4770      	bx	lr
 8008f98:	f803 1b01 	strb.w	r1, [r3], #1
 8008f9c:	e7f9      	b.n	8008f92 <memset+0x4>

08008f9e <strncmp>:
 8008f9e:	b510      	push	{r4, lr}
 8008fa0:	b16a      	cbz	r2, 8008fbe <strncmp+0x20>
 8008fa2:	3901      	subs	r1, #1
 8008fa4:	1884      	adds	r4, r0, r2
 8008fa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008faa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d103      	bne.n	8008fba <strncmp+0x1c>
 8008fb2:	42a0      	cmp	r0, r4
 8008fb4:	d001      	beq.n	8008fba <strncmp+0x1c>
 8008fb6:	2a00      	cmp	r2, #0
 8008fb8:	d1f5      	bne.n	8008fa6 <strncmp+0x8>
 8008fba:	1ad0      	subs	r0, r2, r3
 8008fbc:	bd10      	pop	{r4, pc}
 8008fbe:	4610      	mov	r0, r2
 8008fc0:	e7fc      	b.n	8008fbc <strncmp+0x1e>
	...

08008fc4 <_localeconv_r>:
 8008fc4:	4800      	ldr	r0, [pc, #0]	; (8008fc8 <_localeconv_r+0x4>)
 8008fc6:	4770      	bx	lr
 8008fc8:	2000010c 	.word	0x2000010c

08008fcc <_close_r>:
 8008fcc:	b538      	push	{r3, r4, r5, lr}
 8008fce:	4d06      	ldr	r5, [pc, #24]	; (8008fe8 <_close_r+0x1c>)
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	4604      	mov	r4, r0
 8008fd4:	4608      	mov	r0, r1
 8008fd6:	602b      	str	r3, [r5, #0]
 8008fd8:	f7f9 fd97 	bl	8002b0a <_close>
 8008fdc:	1c43      	adds	r3, r0, #1
 8008fde:	d102      	bne.n	8008fe6 <_close_r+0x1a>
 8008fe0:	682b      	ldr	r3, [r5, #0]
 8008fe2:	b103      	cbz	r3, 8008fe6 <_close_r+0x1a>
 8008fe4:	6023      	str	r3, [r4, #0]
 8008fe6:	bd38      	pop	{r3, r4, r5, pc}
 8008fe8:	20000a88 	.word	0x20000a88

08008fec <_lseek_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	4d07      	ldr	r5, [pc, #28]	; (800900c <_lseek_r+0x20>)
 8008ff0:	4604      	mov	r4, r0
 8008ff2:	4608      	mov	r0, r1
 8008ff4:	4611      	mov	r1, r2
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	602a      	str	r2, [r5, #0]
 8008ffa:	461a      	mov	r2, r3
 8008ffc:	f7f9 fdac 	bl	8002b58 <_lseek>
 8009000:	1c43      	adds	r3, r0, #1
 8009002:	d102      	bne.n	800900a <_lseek_r+0x1e>
 8009004:	682b      	ldr	r3, [r5, #0]
 8009006:	b103      	cbz	r3, 800900a <_lseek_r+0x1e>
 8009008:	6023      	str	r3, [r4, #0]
 800900a:	bd38      	pop	{r3, r4, r5, pc}
 800900c:	20000a88 	.word	0x20000a88

08009010 <_read_r>:
 8009010:	b538      	push	{r3, r4, r5, lr}
 8009012:	4d07      	ldr	r5, [pc, #28]	; (8009030 <_read_r+0x20>)
 8009014:	4604      	mov	r4, r0
 8009016:	4608      	mov	r0, r1
 8009018:	4611      	mov	r1, r2
 800901a:	2200      	movs	r2, #0
 800901c:	602a      	str	r2, [r5, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	f7f9 fd3a 	bl	8002a98 <_read>
 8009024:	1c43      	adds	r3, r0, #1
 8009026:	d102      	bne.n	800902e <_read_r+0x1e>
 8009028:	682b      	ldr	r3, [r5, #0]
 800902a:	b103      	cbz	r3, 800902e <_read_r+0x1e>
 800902c:	6023      	str	r3, [r4, #0]
 800902e:	bd38      	pop	{r3, r4, r5, pc}
 8009030:	20000a88 	.word	0x20000a88

08009034 <_write_r>:
 8009034:	b538      	push	{r3, r4, r5, lr}
 8009036:	4d07      	ldr	r5, [pc, #28]	; (8009054 <_write_r+0x20>)
 8009038:	4604      	mov	r4, r0
 800903a:	4608      	mov	r0, r1
 800903c:	4611      	mov	r1, r2
 800903e:	2200      	movs	r2, #0
 8009040:	602a      	str	r2, [r5, #0]
 8009042:	461a      	mov	r2, r3
 8009044:	f7f9 fd45 	bl	8002ad2 <_write>
 8009048:	1c43      	adds	r3, r0, #1
 800904a:	d102      	bne.n	8009052 <_write_r+0x1e>
 800904c:	682b      	ldr	r3, [r5, #0]
 800904e:	b103      	cbz	r3, 8009052 <_write_r+0x1e>
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	bd38      	pop	{r3, r4, r5, pc}
 8009054:	20000a88 	.word	0x20000a88

08009058 <__errno>:
 8009058:	4b01      	ldr	r3, [pc, #4]	; (8009060 <__errno+0x8>)
 800905a:	6818      	ldr	r0, [r3, #0]
 800905c:	4770      	bx	lr
 800905e:	bf00      	nop
 8009060:	200001d4 	.word	0x200001d4

08009064 <__libc_init_array>:
 8009064:	b570      	push	{r4, r5, r6, lr}
 8009066:	4d0d      	ldr	r5, [pc, #52]	; (800909c <__libc_init_array+0x38>)
 8009068:	4c0d      	ldr	r4, [pc, #52]	; (80090a0 <__libc_init_array+0x3c>)
 800906a:	1b64      	subs	r4, r4, r5
 800906c:	10a4      	asrs	r4, r4, #2
 800906e:	2600      	movs	r6, #0
 8009070:	42a6      	cmp	r6, r4
 8009072:	d109      	bne.n	8009088 <__libc_init_array+0x24>
 8009074:	4d0b      	ldr	r5, [pc, #44]	; (80090a4 <__libc_init_array+0x40>)
 8009076:	4c0c      	ldr	r4, [pc, #48]	; (80090a8 <__libc_init_array+0x44>)
 8009078:	f002 fd6e 	bl	800bb58 <_init>
 800907c:	1b64      	subs	r4, r4, r5
 800907e:	10a4      	asrs	r4, r4, #2
 8009080:	2600      	movs	r6, #0
 8009082:	42a6      	cmp	r6, r4
 8009084:	d105      	bne.n	8009092 <__libc_init_array+0x2e>
 8009086:	bd70      	pop	{r4, r5, r6, pc}
 8009088:	f855 3b04 	ldr.w	r3, [r5], #4
 800908c:	4798      	blx	r3
 800908e:	3601      	adds	r6, #1
 8009090:	e7ee      	b.n	8009070 <__libc_init_array+0xc>
 8009092:	f855 3b04 	ldr.w	r3, [r5], #4
 8009096:	4798      	blx	r3
 8009098:	3601      	adds	r6, #1
 800909a:	e7f2      	b.n	8009082 <__libc_init_array+0x1e>
 800909c:	0800bfe4 	.word	0x0800bfe4
 80090a0:	0800bfe4 	.word	0x0800bfe4
 80090a4:	0800bfe4 	.word	0x0800bfe4
 80090a8:	0800bfe8 	.word	0x0800bfe8

080090ac <__retarget_lock_init_recursive>:
 80090ac:	4770      	bx	lr

080090ae <__retarget_lock_acquire_recursive>:
 80090ae:	4770      	bx	lr

080090b0 <__retarget_lock_release_recursive>:
 80090b0:	4770      	bx	lr

080090b2 <memcpy>:
 80090b2:	440a      	add	r2, r1
 80090b4:	4291      	cmp	r1, r2
 80090b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80090ba:	d100      	bne.n	80090be <memcpy+0xc>
 80090bc:	4770      	bx	lr
 80090be:	b510      	push	{r4, lr}
 80090c0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090c8:	4291      	cmp	r1, r2
 80090ca:	d1f9      	bne.n	80090c0 <memcpy+0xe>
 80090cc:	bd10      	pop	{r4, pc}
	...

080090d0 <nan>:
 80090d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80090d8 <nan+0x8>
 80090d4:	4770      	bx	lr
 80090d6:	bf00      	nop
 80090d8:	00000000 	.word	0x00000000
 80090dc:	7ff80000 	.word	0x7ff80000

080090e0 <quorem>:
 80090e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090e4:	6903      	ldr	r3, [r0, #16]
 80090e6:	690c      	ldr	r4, [r1, #16]
 80090e8:	42a3      	cmp	r3, r4
 80090ea:	4607      	mov	r7, r0
 80090ec:	db7e      	blt.n	80091ec <quorem+0x10c>
 80090ee:	3c01      	subs	r4, #1
 80090f0:	f101 0814 	add.w	r8, r1, #20
 80090f4:	f100 0514 	add.w	r5, r0, #20
 80090f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80090fc:	9301      	str	r3, [sp, #4]
 80090fe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009102:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009106:	3301      	adds	r3, #1
 8009108:	429a      	cmp	r2, r3
 800910a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800910e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009112:	fbb2 f6f3 	udiv	r6, r2, r3
 8009116:	d331      	bcc.n	800917c <quorem+0x9c>
 8009118:	f04f 0e00 	mov.w	lr, #0
 800911c:	4640      	mov	r0, r8
 800911e:	46ac      	mov	ip, r5
 8009120:	46f2      	mov	sl, lr
 8009122:	f850 2b04 	ldr.w	r2, [r0], #4
 8009126:	b293      	uxth	r3, r2
 8009128:	fb06 e303 	mla	r3, r6, r3, lr
 800912c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009130:	0c1a      	lsrs	r2, r3, #16
 8009132:	b29b      	uxth	r3, r3
 8009134:	ebaa 0303 	sub.w	r3, sl, r3
 8009138:	f8dc a000 	ldr.w	sl, [ip]
 800913c:	fa13 f38a 	uxtah	r3, r3, sl
 8009140:	fb06 220e 	mla	r2, r6, lr, r2
 8009144:	9300      	str	r3, [sp, #0]
 8009146:	9b00      	ldr	r3, [sp, #0]
 8009148:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800914c:	b292      	uxth	r2, r2
 800914e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009152:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009156:	f8bd 3000 	ldrh.w	r3, [sp]
 800915a:	4581      	cmp	r9, r0
 800915c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009160:	f84c 3b04 	str.w	r3, [ip], #4
 8009164:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009168:	d2db      	bcs.n	8009122 <quorem+0x42>
 800916a:	f855 300b 	ldr.w	r3, [r5, fp]
 800916e:	b92b      	cbnz	r3, 800917c <quorem+0x9c>
 8009170:	9b01      	ldr	r3, [sp, #4]
 8009172:	3b04      	subs	r3, #4
 8009174:	429d      	cmp	r5, r3
 8009176:	461a      	mov	r2, r3
 8009178:	d32c      	bcc.n	80091d4 <quorem+0xf4>
 800917a:	613c      	str	r4, [r7, #16]
 800917c:	4638      	mov	r0, r7
 800917e:	f001 fd59 	bl	800ac34 <__mcmp>
 8009182:	2800      	cmp	r0, #0
 8009184:	db22      	blt.n	80091cc <quorem+0xec>
 8009186:	3601      	adds	r6, #1
 8009188:	4629      	mov	r1, r5
 800918a:	2000      	movs	r0, #0
 800918c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009190:	f8d1 c000 	ldr.w	ip, [r1]
 8009194:	b293      	uxth	r3, r2
 8009196:	1ac3      	subs	r3, r0, r3
 8009198:	0c12      	lsrs	r2, r2, #16
 800919a:	fa13 f38c 	uxtah	r3, r3, ip
 800919e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80091a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091ac:	45c1      	cmp	r9, r8
 80091ae:	f841 3b04 	str.w	r3, [r1], #4
 80091b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80091b6:	d2e9      	bcs.n	800918c <quorem+0xac>
 80091b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091c0:	b922      	cbnz	r2, 80091cc <quorem+0xec>
 80091c2:	3b04      	subs	r3, #4
 80091c4:	429d      	cmp	r5, r3
 80091c6:	461a      	mov	r2, r3
 80091c8:	d30a      	bcc.n	80091e0 <quorem+0x100>
 80091ca:	613c      	str	r4, [r7, #16]
 80091cc:	4630      	mov	r0, r6
 80091ce:	b003      	add	sp, #12
 80091d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091d4:	6812      	ldr	r2, [r2, #0]
 80091d6:	3b04      	subs	r3, #4
 80091d8:	2a00      	cmp	r2, #0
 80091da:	d1ce      	bne.n	800917a <quorem+0x9a>
 80091dc:	3c01      	subs	r4, #1
 80091de:	e7c9      	b.n	8009174 <quorem+0x94>
 80091e0:	6812      	ldr	r2, [r2, #0]
 80091e2:	3b04      	subs	r3, #4
 80091e4:	2a00      	cmp	r2, #0
 80091e6:	d1f0      	bne.n	80091ca <quorem+0xea>
 80091e8:	3c01      	subs	r4, #1
 80091ea:	e7eb      	b.n	80091c4 <quorem+0xe4>
 80091ec:	2000      	movs	r0, #0
 80091ee:	e7ee      	b.n	80091ce <quorem+0xee>

080091f0 <_dtoa_r>:
 80091f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f4:	ed2d 8b04 	vpush	{d8-d9}
 80091f8:	69c5      	ldr	r5, [r0, #28]
 80091fa:	b093      	sub	sp, #76	; 0x4c
 80091fc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009200:	ec57 6b10 	vmov	r6, r7, d0
 8009204:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009208:	9107      	str	r1, [sp, #28]
 800920a:	4604      	mov	r4, r0
 800920c:	920a      	str	r2, [sp, #40]	; 0x28
 800920e:	930d      	str	r3, [sp, #52]	; 0x34
 8009210:	b975      	cbnz	r5, 8009230 <_dtoa_r+0x40>
 8009212:	2010      	movs	r0, #16
 8009214:	f001 f982 	bl	800a51c <malloc>
 8009218:	4602      	mov	r2, r0
 800921a:	61e0      	str	r0, [r4, #28]
 800921c:	b920      	cbnz	r0, 8009228 <_dtoa_r+0x38>
 800921e:	4bae      	ldr	r3, [pc, #696]	; (80094d8 <_dtoa_r+0x2e8>)
 8009220:	21ef      	movs	r1, #239	; 0xef
 8009222:	48ae      	ldr	r0, [pc, #696]	; (80094dc <_dtoa_r+0x2ec>)
 8009224:	f002 f92a 	bl	800b47c <__assert_func>
 8009228:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800922c:	6005      	str	r5, [r0, #0]
 800922e:	60c5      	str	r5, [r0, #12]
 8009230:	69e3      	ldr	r3, [r4, #28]
 8009232:	6819      	ldr	r1, [r3, #0]
 8009234:	b151      	cbz	r1, 800924c <_dtoa_r+0x5c>
 8009236:	685a      	ldr	r2, [r3, #4]
 8009238:	604a      	str	r2, [r1, #4]
 800923a:	2301      	movs	r3, #1
 800923c:	4093      	lsls	r3, r2
 800923e:	608b      	str	r3, [r1, #8]
 8009240:	4620      	mov	r0, r4
 8009242:	f001 fa71 	bl	800a728 <_Bfree>
 8009246:	69e3      	ldr	r3, [r4, #28]
 8009248:	2200      	movs	r2, #0
 800924a:	601a      	str	r2, [r3, #0]
 800924c:	1e3b      	subs	r3, r7, #0
 800924e:	bfbb      	ittet	lt
 8009250:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009254:	9303      	strlt	r3, [sp, #12]
 8009256:	2300      	movge	r3, #0
 8009258:	2201      	movlt	r2, #1
 800925a:	bfac      	ite	ge
 800925c:	f8c8 3000 	strge.w	r3, [r8]
 8009260:	f8c8 2000 	strlt.w	r2, [r8]
 8009264:	4b9e      	ldr	r3, [pc, #632]	; (80094e0 <_dtoa_r+0x2f0>)
 8009266:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800926a:	ea33 0308 	bics.w	r3, r3, r8
 800926e:	d11b      	bne.n	80092a8 <_dtoa_r+0xb8>
 8009270:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009272:	f242 730f 	movw	r3, #9999	; 0x270f
 8009276:	6013      	str	r3, [r2, #0]
 8009278:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800927c:	4333      	orrs	r3, r6
 800927e:	f000 8593 	beq.w	8009da8 <_dtoa_r+0xbb8>
 8009282:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009284:	b963      	cbnz	r3, 80092a0 <_dtoa_r+0xb0>
 8009286:	4b97      	ldr	r3, [pc, #604]	; (80094e4 <_dtoa_r+0x2f4>)
 8009288:	e027      	b.n	80092da <_dtoa_r+0xea>
 800928a:	4b97      	ldr	r3, [pc, #604]	; (80094e8 <_dtoa_r+0x2f8>)
 800928c:	9300      	str	r3, [sp, #0]
 800928e:	3308      	adds	r3, #8
 8009290:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009292:	6013      	str	r3, [r2, #0]
 8009294:	9800      	ldr	r0, [sp, #0]
 8009296:	b013      	add	sp, #76	; 0x4c
 8009298:	ecbd 8b04 	vpop	{d8-d9}
 800929c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092a0:	4b90      	ldr	r3, [pc, #576]	; (80094e4 <_dtoa_r+0x2f4>)
 80092a2:	9300      	str	r3, [sp, #0]
 80092a4:	3303      	adds	r3, #3
 80092a6:	e7f3      	b.n	8009290 <_dtoa_r+0xa0>
 80092a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80092ac:	2200      	movs	r2, #0
 80092ae:	ec51 0b17 	vmov	r0, r1, d7
 80092b2:	eeb0 8a47 	vmov.f32	s16, s14
 80092b6:	eef0 8a67 	vmov.f32	s17, s15
 80092ba:	2300      	movs	r3, #0
 80092bc:	f7f7 fc24 	bl	8000b08 <__aeabi_dcmpeq>
 80092c0:	4681      	mov	r9, r0
 80092c2:	b160      	cbz	r0, 80092de <_dtoa_r+0xee>
 80092c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092c6:	2301      	movs	r3, #1
 80092c8:	6013      	str	r3, [r2, #0]
 80092ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f000 8568 	beq.w	8009da2 <_dtoa_r+0xbb2>
 80092d2:	4b86      	ldr	r3, [pc, #536]	; (80094ec <_dtoa_r+0x2fc>)
 80092d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80092d6:	6013      	str	r3, [r2, #0]
 80092d8:	3b01      	subs	r3, #1
 80092da:	9300      	str	r3, [sp, #0]
 80092dc:	e7da      	b.n	8009294 <_dtoa_r+0xa4>
 80092de:	aa10      	add	r2, sp, #64	; 0x40
 80092e0:	a911      	add	r1, sp, #68	; 0x44
 80092e2:	4620      	mov	r0, r4
 80092e4:	eeb0 0a48 	vmov.f32	s0, s16
 80092e8:	eef0 0a68 	vmov.f32	s1, s17
 80092ec:	f001 fdb8 	bl	800ae60 <__d2b>
 80092f0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80092f4:	4682      	mov	sl, r0
 80092f6:	2d00      	cmp	r5, #0
 80092f8:	d07f      	beq.n	80093fa <_dtoa_r+0x20a>
 80092fa:	ee18 3a90 	vmov	r3, s17
 80092fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009302:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009306:	ec51 0b18 	vmov	r0, r1, d8
 800930a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800930e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009312:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009316:	4619      	mov	r1, r3
 8009318:	2200      	movs	r2, #0
 800931a:	4b75      	ldr	r3, [pc, #468]	; (80094f0 <_dtoa_r+0x300>)
 800931c:	f7f6 ffd4 	bl	80002c8 <__aeabi_dsub>
 8009320:	a367      	add	r3, pc, #412	; (adr r3, 80094c0 <_dtoa_r+0x2d0>)
 8009322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009326:	f7f7 f987 	bl	8000638 <__aeabi_dmul>
 800932a:	a367      	add	r3, pc, #412	; (adr r3, 80094c8 <_dtoa_r+0x2d8>)
 800932c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009330:	f7f6 ffcc 	bl	80002cc <__adddf3>
 8009334:	4606      	mov	r6, r0
 8009336:	4628      	mov	r0, r5
 8009338:	460f      	mov	r7, r1
 800933a:	f7f7 f913 	bl	8000564 <__aeabi_i2d>
 800933e:	a364      	add	r3, pc, #400	; (adr r3, 80094d0 <_dtoa_r+0x2e0>)
 8009340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009344:	f7f7 f978 	bl	8000638 <__aeabi_dmul>
 8009348:	4602      	mov	r2, r0
 800934a:	460b      	mov	r3, r1
 800934c:	4630      	mov	r0, r6
 800934e:	4639      	mov	r1, r7
 8009350:	f7f6 ffbc 	bl	80002cc <__adddf3>
 8009354:	4606      	mov	r6, r0
 8009356:	460f      	mov	r7, r1
 8009358:	f7f7 fc1e 	bl	8000b98 <__aeabi_d2iz>
 800935c:	2200      	movs	r2, #0
 800935e:	4683      	mov	fp, r0
 8009360:	2300      	movs	r3, #0
 8009362:	4630      	mov	r0, r6
 8009364:	4639      	mov	r1, r7
 8009366:	f7f7 fbd9 	bl	8000b1c <__aeabi_dcmplt>
 800936a:	b148      	cbz	r0, 8009380 <_dtoa_r+0x190>
 800936c:	4658      	mov	r0, fp
 800936e:	f7f7 f8f9 	bl	8000564 <__aeabi_i2d>
 8009372:	4632      	mov	r2, r6
 8009374:	463b      	mov	r3, r7
 8009376:	f7f7 fbc7 	bl	8000b08 <__aeabi_dcmpeq>
 800937a:	b908      	cbnz	r0, 8009380 <_dtoa_r+0x190>
 800937c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009380:	f1bb 0f16 	cmp.w	fp, #22
 8009384:	d857      	bhi.n	8009436 <_dtoa_r+0x246>
 8009386:	4b5b      	ldr	r3, [pc, #364]	; (80094f4 <_dtoa_r+0x304>)
 8009388:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800938c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009390:	ec51 0b18 	vmov	r0, r1, d8
 8009394:	f7f7 fbc2 	bl	8000b1c <__aeabi_dcmplt>
 8009398:	2800      	cmp	r0, #0
 800939a:	d04e      	beq.n	800943a <_dtoa_r+0x24a>
 800939c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80093a0:	2300      	movs	r3, #0
 80093a2:	930c      	str	r3, [sp, #48]	; 0x30
 80093a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093a6:	1b5b      	subs	r3, r3, r5
 80093a8:	1e5a      	subs	r2, r3, #1
 80093aa:	bf45      	ittet	mi
 80093ac:	f1c3 0301 	rsbmi	r3, r3, #1
 80093b0:	9305      	strmi	r3, [sp, #20]
 80093b2:	2300      	movpl	r3, #0
 80093b4:	2300      	movmi	r3, #0
 80093b6:	9206      	str	r2, [sp, #24]
 80093b8:	bf54      	ite	pl
 80093ba:	9305      	strpl	r3, [sp, #20]
 80093bc:	9306      	strmi	r3, [sp, #24]
 80093be:	f1bb 0f00 	cmp.w	fp, #0
 80093c2:	db3c      	blt.n	800943e <_dtoa_r+0x24e>
 80093c4:	9b06      	ldr	r3, [sp, #24]
 80093c6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80093ca:	445b      	add	r3, fp
 80093cc:	9306      	str	r3, [sp, #24]
 80093ce:	2300      	movs	r3, #0
 80093d0:	9308      	str	r3, [sp, #32]
 80093d2:	9b07      	ldr	r3, [sp, #28]
 80093d4:	2b09      	cmp	r3, #9
 80093d6:	d868      	bhi.n	80094aa <_dtoa_r+0x2ba>
 80093d8:	2b05      	cmp	r3, #5
 80093da:	bfc4      	itt	gt
 80093dc:	3b04      	subgt	r3, #4
 80093de:	9307      	strgt	r3, [sp, #28]
 80093e0:	9b07      	ldr	r3, [sp, #28]
 80093e2:	f1a3 0302 	sub.w	r3, r3, #2
 80093e6:	bfcc      	ite	gt
 80093e8:	2500      	movgt	r5, #0
 80093ea:	2501      	movle	r5, #1
 80093ec:	2b03      	cmp	r3, #3
 80093ee:	f200 8085 	bhi.w	80094fc <_dtoa_r+0x30c>
 80093f2:	e8df f003 	tbb	[pc, r3]
 80093f6:	3b2e      	.short	0x3b2e
 80093f8:	5839      	.short	0x5839
 80093fa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80093fe:	441d      	add	r5, r3
 8009400:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009404:	2b20      	cmp	r3, #32
 8009406:	bfc1      	itttt	gt
 8009408:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800940c:	fa08 f803 	lslgt.w	r8, r8, r3
 8009410:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8009414:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009418:	bfd6      	itet	le
 800941a:	f1c3 0320 	rsble	r3, r3, #32
 800941e:	ea48 0003 	orrgt.w	r0, r8, r3
 8009422:	fa06 f003 	lslle.w	r0, r6, r3
 8009426:	f7f7 f88d 	bl	8000544 <__aeabi_ui2d>
 800942a:	2201      	movs	r2, #1
 800942c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009430:	3d01      	subs	r5, #1
 8009432:	920e      	str	r2, [sp, #56]	; 0x38
 8009434:	e76f      	b.n	8009316 <_dtoa_r+0x126>
 8009436:	2301      	movs	r3, #1
 8009438:	e7b3      	b.n	80093a2 <_dtoa_r+0x1b2>
 800943a:	900c      	str	r0, [sp, #48]	; 0x30
 800943c:	e7b2      	b.n	80093a4 <_dtoa_r+0x1b4>
 800943e:	9b05      	ldr	r3, [sp, #20]
 8009440:	eba3 030b 	sub.w	r3, r3, fp
 8009444:	9305      	str	r3, [sp, #20]
 8009446:	f1cb 0300 	rsb	r3, fp, #0
 800944a:	9308      	str	r3, [sp, #32]
 800944c:	2300      	movs	r3, #0
 800944e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009450:	e7bf      	b.n	80093d2 <_dtoa_r+0x1e2>
 8009452:	2300      	movs	r3, #0
 8009454:	9309      	str	r3, [sp, #36]	; 0x24
 8009456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009458:	2b00      	cmp	r3, #0
 800945a:	dc52      	bgt.n	8009502 <_dtoa_r+0x312>
 800945c:	2301      	movs	r3, #1
 800945e:	9301      	str	r3, [sp, #4]
 8009460:	9304      	str	r3, [sp, #16]
 8009462:	461a      	mov	r2, r3
 8009464:	920a      	str	r2, [sp, #40]	; 0x28
 8009466:	e00b      	b.n	8009480 <_dtoa_r+0x290>
 8009468:	2301      	movs	r3, #1
 800946a:	e7f3      	b.n	8009454 <_dtoa_r+0x264>
 800946c:	2300      	movs	r3, #0
 800946e:	9309      	str	r3, [sp, #36]	; 0x24
 8009470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009472:	445b      	add	r3, fp
 8009474:	9301      	str	r3, [sp, #4]
 8009476:	3301      	adds	r3, #1
 8009478:	2b01      	cmp	r3, #1
 800947a:	9304      	str	r3, [sp, #16]
 800947c:	bfb8      	it	lt
 800947e:	2301      	movlt	r3, #1
 8009480:	69e0      	ldr	r0, [r4, #28]
 8009482:	2100      	movs	r1, #0
 8009484:	2204      	movs	r2, #4
 8009486:	f102 0614 	add.w	r6, r2, #20
 800948a:	429e      	cmp	r6, r3
 800948c:	d93d      	bls.n	800950a <_dtoa_r+0x31a>
 800948e:	6041      	str	r1, [r0, #4]
 8009490:	4620      	mov	r0, r4
 8009492:	f001 f909 	bl	800a6a8 <_Balloc>
 8009496:	9000      	str	r0, [sp, #0]
 8009498:	2800      	cmp	r0, #0
 800949a:	d139      	bne.n	8009510 <_dtoa_r+0x320>
 800949c:	4b16      	ldr	r3, [pc, #88]	; (80094f8 <_dtoa_r+0x308>)
 800949e:	4602      	mov	r2, r0
 80094a0:	f240 11af 	movw	r1, #431	; 0x1af
 80094a4:	e6bd      	b.n	8009222 <_dtoa_r+0x32>
 80094a6:	2301      	movs	r3, #1
 80094a8:	e7e1      	b.n	800946e <_dtoa_r+0x27e>
 80094aa:	2501      	movs	r5, #1
 80094ac:	2300      	movs	r3, #0
 80094ae:	9307      	str	r3, [sp, #28]
 80094b0:	9509      	str	r5, [sp, #36]	; 0x24
 80094b2:	f04f 33ff 	mov.w	r3, #4294967295
 80094b6:	9301      	str	r3, [sp, #4]
 80094b8:	9304      	str	r3, [sp, #16]
 80094ba:	2200      	movs	r2, #0
 80094bc:	2312      	movs	r3, #18
 80094be:	e7d1      	b.n	8009464 <_dtoa_r+0x274>
 80094c0:	636f4361 	.word	0x636f4361
 80094c4:	3fd287a7 	.word	0x3fd287a7
 80094c8:	8b60c8b3 	.word	0x8b60c8b3
 80094cc:	3fc68a28 	.word	0x3fc68a28
 80094d0:	509f79fb 	.word	0x509f79fb
 80094d4:	3fd34413 	.word	0x3fd34413
 80094d8:	0800bc51 	.word	0x0800bc51
 80094dc:	0800bc68 	.word	0x0800bc68
 80094e0:	7ff00000 	.word	0x7ff00000
 80094e4:	0800bc4d 	.word	0x0800bc4d
 80094e8:	0800bc44 	.word	0x0800bc44
 80094ec:	0800bc19 	.word	0x0800bc19
 80094f0:	3ff80000 	.word	0x3ff80000
 80094f4:	0800bdb8 	.word	0x0800bdb8
 80094f8:	0800bcc0 	.word	0x0800bcc0
 80094fc:	2301      	movs	r3, #1
 80094fe:	9309      	str	r3, [sp, #36]	; 0x24
 8009500:	e7d7      	b.n	80094b2 <_dtoa_r+0x2c2>
 8009502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009504:	9301      	str	r3, [sp, #4]
 8009506:	9304      	str	r3, [sp, #16]
 8009508:	e7ba      	b.n	8009480 <_dtoa_r+0x290>
 800950a:	3101      	adds	r1, #1
 800950c:	0052      	lsls	r2, r2, #1
 800950e:	e7ba      	b.n	8009486 <_dtoa_r+0x296>
 8009510:	69e3      	ldr	r3, [r4, #28]
 8009512:	9a00      	ldr	r2, [sp, #0]
 8009514:	601a      	str	r2, [r3, #0]
 8009516:	9b04      	ldr	r3, [sp, #16]
 8009518:	2b0e      	cmp	r3, #14
 800951a:	f200 80a8 	bhi.w	800966e <_dtoa_r+0x47e>
 800951e:	2d00      	cmp	r5, #0
 8009520:	f000 80a5 	beq.w	800966e <_dtoa_r+0x47e>
 8009524:	f1bb 0f00 	cmp.w	fp, #0
 8009528:	dd38      	ble.n	800959c <_dtoa_r+0x3ac>
 800952a:	4bc0      	ldr	r3, [pc, #768]	; (800982c <_dtoa_r+0x63c>)
 800952c:	f00b 020f 	and.w	r2, fp, #15
 8009530:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009534:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009538:	e9d3 6700 	ldrd	r6, r7, [r3]
 800953c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009540:	d019      	beq.n	8009576 <_dtoa_r+0x386>
 8009542:	4bbb      	ldr	r3, [pc, #748]	; (8009830 <_dtoa_r+0x640>)
 8009544:	ec51 0b18 	vmov	r0, r1, d8
 8009548:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800954c:	f7f7 f99e 	bl	800088c <__aeabi_ddiv>
 8009550:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009554:	f008 080f 	and.w	r8, r8, #15
 8009558:	2503      	movs	r5, #3
 800955a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009830 <_dtoa_r+0x640>
 800955e:	f1b8 0f00 	cmp.w	r8, #0
 8009562:	d10a      	bne.n	800957a <_dtoa_r+0x38a>
 8009564:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009568:	4632      	mov	r2, r6
 800956a:	463b      	mov	r3, r7
 800956c:	f7f7 f98e 	bl	800088c <__aeabi_ddiv>
 8009570:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009574:	e02b      	b.n	80095ce <_dtoa_r+0x3de>
 8009576:	2502      	movs	r5, #2
 8009578:	e7ef      	b.n	800955a <_dtoa_r+0x36a>
 800957a:	f018 0f01 	tst.w	r8, #1
 800957e:	d008      	beq.n	8009592 <_dtoa_r+0x3a2>
 8009580:	4630      	mov	r0, r6
 8009582:	4639      	mov	r1, r7
 8009584:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009588:	f7f7 f856 	bl	8000638 <__aeabi_dmul>
 800958c:	3501      	adds	r5, #1
 800958e:	4606      	mov	r6, r0
 8009590:	460f      	mov	r7, r1
 8009592:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009596:	f109 0908 	add.w	r9, r9, #8
 800959a:	e7e0      	b.n	800955e <_dtoa_r+0x36e>
 800959c:	f000 809f 	beq.w	80096de <_dtoa_r+0x4ee>
 80095a0:	f1cb 0600 	rsb	r6, fp, #0
 80095a4:	4ba1      	ldr	r3, [pc, #644]	; (800982c <_dtoa_r+0x63c>)
 80095a6:	4fa2      	ldr	r7, [pc, #648]	; (8009830 <_dtoa_r+0x640>)
 80095a8:	f006 020f 	and.w	r2, r6, #15
 80095ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b4:	ec51 0b18 	vmov	r0, r1, d8
 80095b8:	f7f7 f83e 	bl	8000638 <__aeabi_dmul>
 80095bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095c0:	1136      	asrs	r6, r6, #4
 80095c2:	2300      	movs	r3, #0
 80095c4:	2502      	movs	r5, #2
 80095c6:	2e00      	cmp	r6, #0
 80095c8:	d17e      	bne.n	80096c8 <_dtoa_r+0x4d8>
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1d0      	bne.n	8009570 <_dtoa_r+0x380>
 80095ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095d0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f000 8084 	beq.w	80096e2 <_dtoa_r+0x4f2>
 80095da:	4b96      	ldr	r3, [pc, #600]	; (8009834 <_dtoa_r+0x644>)
 80095dc:	2200      	movs	r2, #0
 80095de:	4640      	mov	r0, r8
 80095e0:	4649      	mov	r1, r9
 80095e2:	f7f7 fa9b 	bl	8000b1c <__aeabi_dcmplt>
 80095e6:	2800      	cmp	r0, #0
 80095e8:	d07b      	beq.n	80096e2 <_dtoa_r+0x4f2>
 80095ea:	9b04      	ldr	r3, [sp, #16]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d078      	beq.n	80096e2 <_dtoa_r+0x4f2>
 80095f0:	9b01      	ldr	r3, [sp, #4]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	dd39      	ble.n	800966a <_dtoa_r+0x47a>
 80095f6:	4b90      	ldr	r3, [pc, #576]	; (8009838 <_dtoa_r+0x648>)
 80095f8:	2200      	movs	r2, #0
 80095fa:	4640      	mov	r0, r8
 80095fc:	4649      	mov	r1, r9
 80095fe:	f7f7 f81b 	bl	8000638 <__aeabi_dmul>
 8009602:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009606:	9e01      	ldr	r6, [sp, #4]
 8009608:	f10b 37ff 	add.w	r7, fp, #4294967295
 800960c:	3501      	adds	r5, #1
 800960e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009612:	4628      	mov	r0, r5
 8009614:	f7f6 ffa6 	bl	8000564 <__aeabi_i2d>
 8009618:	4642      	mov	r2, r8
 800961a:	464b      	mov	r3, r9
 800961c:	f7f7 f80c 	bl	8000638 <__aeabi_dmul>
 8009620:	4b86      	ldr	r3, [pc, #536]	; (800983c <_dtoa_r+0x64c>)
 8009622:	2200      	movs	r2, #0
 8009624:	f7f6 fe52 	bl	80002cc <__adddf3>
 8009628:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800962c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009630:	9303      	str	r3, [sp, #12]
 8009632:	2e00      	cmp	r6, #0
 8009634:	d158      	bne.n	80096e8 <_dtoa_r+0x4f8>
 8009636:	4b82      	ldr	r3, [pc, #520]	; (8009840 <_dtoa_r+0x650>)
 8009638:	2200      	movs	r2, #0
 800963a:	4640      	mov	r0, r8
 800963c:	4649      	mov	r1, r9
 800963e:	f7f6 fe43 	bl	80002c8 <__aeabi_dsub>
 8009642:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009646:	4680      	mov	r8, r0
 8009648:	4689      	mov	r9, r1
 800964a:	f7f7 fa85 	bl	8000b58 <__aeabi_dcmpgt>
 800964e:	2800      	cmp	r0, #0
 8009650:	f040 8296 	bne.w	8009b80 <_dtoa_r+0x990>
 8009654:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009658:	4640      	mov	r0, r8
 800965a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800965e:	4649      	mov	r1, r9
 8009660:	f7f7 fa5c 	bl	8000b1c <__aeabi_dcmplt>
 8009664:	2800      	cmp	r0, #0
 8009666:	f040 8289 	bne.w	8009b7c <_dtoa_r+0x98c>
 800966a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800966e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009670:	2b00      	cmp	r3, #0
 8009672:	f2c0 814e 	blt.w	8009912 <_dtoa_r+0x722>
 8009676:	f1bb 0f0e 	cmp.w	fp, #14
 800967a:	f300 814a 	bgt.w	8009912 <_dtoa_r+0x722>
 800967e:	4b6b      	ldr	r3, [pc, #428]	; (800982c <_dtoa_r+0x63c>)
 8009680:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009684:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800968a:	2b00      	cmp	r3, #0
 800968c:	f280 80dc 	bge.w	8009848 <_dtoa_r+0x658>
 8009690:	9b04      	ldr	r3, [sp, #16]
 8009692:	2b00      	cmp	r3, #0
 8009694:	f300 80d8 	bgt.w	8009848 <_dtoa_r+0x658>
 8009698:	f040 826f 	bne.w	8009b7a <_dtoa_r+0x98a>
 800969c:	4b68      	ldr	r3, [pc, #416]	; (8009840 <_dtoa_r+0x650>)
 800969e:	2200      	movs	r2, #0
 80096a0:	4640      	mov	r0, r8
 80096a2:	4649      	mov	r1, r9
 80096a4:	f7f6 ffc8 	bl	8000638 <__aeabi_dmul>
 80096a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096ac:	f7f7 fa4a 	bl	8000b44 <__aeabi_dcmpge>
 80096b0:	9e04      	ldr	r6, [sp, #16]
 80096b2:	4637      	mov	r7, r6
 80096b4:	2800      	cmp	r0, #0
 80096b6:	f040 8245 	bne.w	8009b44 <_dtoa_r+0x954>
 80096ba:	9d00      	ldr	r5, [sp, #0]
 80096bc:	2331      	movs	r3, #49	; 0x31
 80096be:	f805 3b01 	strb.w	r3, [r5], #1
 80096c2:	f10b 0b01 	add.w	fp, fp, #1
 80096c6:	e241      	b.n	8009b4c <_dtoa_r+0x95c>
 80096c8:	07f2      	lsls	r2, r6, #31
 80096ca:	d505      	bpl.n	80096d8 <_dtoa_r+0x4e8>
 80096cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096d0:	f7f6 ffb2 	bl	8000638 <__aeabi_dmul>
 80096d4:	3501      	adds	r5, #1
 80096d6:	2301      	movs	r3, #1
 80096d8:	1076      	asrs	r6, r6, #1
 80096da:	3708      	adds	r7, #8
 80096dc:	e773      	b.n	80095c6 <_dtoa_r+0x3d6>
 80096de:	2502      	movs	r5, #2
 80096e0:	e775      	b.n	80095ce <_dtoa_r+0x3de>
 80096e2:	9e04      	ldr	r6, [sp, #16]
 80096e4:	465f      	mov	r7, fp
 80096e6:	e792      	b.n	800960e <_dtoa_r+0x41e>
 80096e8:	9900      	ldr	r1, [sp, #0]
 80096ea:	4b50      	ldr	r3, [pc, #320]	; (800982c <_dtoa_r+0x63c>)
 80096ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 80096f0:	4431      	add	r1, r6
 80096f2:	9102      	str	r1, [sp, #8]
 80096f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096f6:	eeb0 9a47 	vmov.f32	s18, s14
 80096fa:	eef0 9a67 	vmov.f32	s19, s15
 80096fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009702:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009706:	2900      	cmp	r1, #0
 8009708:	d044      	beq.n	8009794 <_dtoa_r+0x5a4>
 800970a:	494e      	ldr	r1, [pc, #312]	; (8009844 <_dtoa_r+0x654>)
 800970c:	2000      	movs	r0, #0
 800970e:	f7f7 f8bd 	bl	800088c <__aeabi_ddiv>
 8009712:	ec53 2b19 	vmov	r2, r3, d9
 8009716:	f7f6 fdd7 	bl	80002c8 <__aeabi_dsub>
 800971a:	9d00      	ldr	r5, [sp, #0]
 800971c:	ec41 0b19 	vmov	d9, r0, r1
 8009720:	4649      	mov	r1, r9
 8009722:	4640      	mov	r0, r8
 8009724:	f7f7 fa38 	bl	8000b98 <__aeabi_d2iz>
 8009728:	4606      	mov	r6, r0
 800972a:	f7f6 ff1b 	bl	8000564 <__aeabi_i2d>
 800972e:	4602      	mov	r2, r0
 8009730:	460b      	mov	r3, r1
 8009732:	4640      	mov	r0, r8
 8009734:	4649      	mov	r1, r9
 8009736:	f7f6 fdc7 	bl	80002c8 <__aeabi_dsub>
 800973a:	3630      	adds	r6, #48	; 0x30
 800973c:	f805 6b01 	strb.w	r6, [r5], #1
 8009740:	ec53 2b19 	vmov	r2, r3, d9
 8009744:	4680      	mov	r8, r0
 8009746:	4689      	mov	r9, r1
 8009748:	f7f7 f9e8 	bl	8000b1c <__aeabi_dcmplt>
 800974c:	2800      	cmp	r0, #0
 800974e:	d164      	bne.n	800981a <_dtoa_r+0x62a>
 8009750:	4642      	mov	r2, r8
 8009752:	464b      	mov	r3, r9
 8009754:	4937      	ldr	r1, [pc, #220]	; (8009834 <_dtoa_r+0x644>)
 8009756:	2000      	movs	r0, #0
 8009758:	f7f6 fdb6 	bl	80002c8 <__aeabi_dsub>
 800975c:	ec53 2b19 	vmov	r2, r3, d9
 8009760:	f7f7 f9dc 	bl	8000b1c <__aeabi_dcmplt>
 8009764:	2800      	cmp	r0, #0
 8009766:	f040 80b6 	bne.w	80098d6 <_dtoa_r+0x6e6>
 800976a:	9b02      	ldr	r3, [sp, #8]
 800976c:	429d      	cmp	r5, r3
 800976e:	f43f af7c 	beq.w	800966a <_dtoa_r+0x47a>
 8009772:	4b31      	ldr	r3, [pc, #196]	; (8009838 <_dtoa_r+0x648>)
 8009774:	ec51 0b19 	vmov	r0, r1, d9
 8009778:	2200      	movs	r2, #0
 800977a:	f7f6 ff5d 	bl	8000638 <__aeabi_dmul>
 800977e:	4b2e      	ldr	r3, [pc, #184]	; (8009838 <_dtoa_r+0x648>)
 8009780:	ec41 0b19 	vmov	d9, r0, r1
 8009784:	2200      	movs	r2, #0
 8009786:	4640      	mov	r0, r8
 8009788:	4649      	mov	r1, r9
 800978a:	f7f6 ff55 	bl	8000638 <__aeabi_dmul>
 800978e:	4680      	mov	r8, r0
 8009790:	4689      	mov	r9, r1
 8009792:	e7c5      	b.n	8009720 <_dtoa_r+0x530>
 8009794:	ec51 0b17 	vmov	r0, r1, d7
 8009798:	f7f6 ff4e 	bl	8000638 <__aeabi_dmul>
 800979c:	9b02      	ldr	r3, [sp, #8]
 800979e:	9d00      	ldr	r5, [sp, #0]
 80097a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80097a2:	ec41 0b19 	vmov	d9, r0, r1
 80097a6:	4649      	mov	r1, r9
 80097a8:	4640      	mov	r0, r8
 80097aa:	f7f7 f9f5 	bl	8000b98 <__aeabi_d2iz>
 80097ae:	4606      	mov	r6, r0
 80097b0:	f7f6 fed8 	bl	8000564 <__aeabi_i2d>
 80097b4:	3630      	adds	r6, #48	; 0x30
 80097b6:	4602      	mov	r2, r0
 80097b8:	460b      	mov	r3, r1
 80097ba:	4640      	mov	r0, r8
 80097bc:	4649      	mov	r1, r9
 80097be:	f7f6 fd83 	bl	80002c8 <__aeabi_dsub>
 80097c2:	f805 6b01 	strb.w	r6, [r5], #1
 80097c6:	9b02      	ldr	r3, [sp, #8]
 80097c8:	429d      	cmp	r5, r3
 80097ca:	4680      	mov	r8, r0
 80097cc:	4689      	mov	r9, r1
 80097ce:	f04f 0200 	mov.w	r2, #0
 80097d2:	d124      	bne.n	800981e <_dtoa_r+0x62e>
 80097d4:	4b1b      	ldr	r3, [pc, #108]	; (8009844 <_dtoa_r+0x654>)
 80097d6:	ec51 0b19 	vmov	r0, r1, d9
 80097da:	f7f6 fd77 	bl	80002cc <__adddf3>
 80097de:	4602      	mov	r2, r0
 80097e0:	460b      	mov	r3, r1
 80097e2:	4640      	mov	r0, r8
 80097e4:	4649      	mov	r1, r9
 80097e6:	f7f7 f9b7 	bl	8000b58 <__aeabi_dcmpgt>
 80097ea:	2800      	cmp	r0, #0
 80097ec:	d173      	bne.n	80098d6 <_dtoa_r+0x6e6>
 80097ee:	ec53 2b19 	vmov	r2, r3, d9
 80097f2:	4914      	ldr	r1, [pc, #80]	; (8009844 <_dtoa_r+0x654>)
 80097f4:	2000      	movs	r0, #0
 80097f6:	f7f6 fd67 	bl	80002c8 <__aeabi_dsub>
 80097fa:	4602      	mov	r2, r0
 80097fc:	460b      	mov	r3, r1
 80097fe:	4640      	mov	r0, r8
 8009800:	4649      	mov	r1, r9
 8009802:	f7f7 f98b 	bl	8000b1c <__aeabi_dcmplt>
 8009806:	2800      	cmp	r0, #0
 8009808:	f43f af2f 	beq.w	800966a <_dtoa_r+0x47a>
 800980c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800980e:	1e6b      	subs	r3, r5, #1
 8009810:	930f      	str	r3, [sp, #60]	; 0x3c
 8009812:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009816:	2b30      	cmp	r3, #48	; 0x30
 8009818:	d0f8      	beq.n	800980c <_dtoa_r+0x61c>
 800981a:	46bb      	mov	fp, r7
 800981c:	e04a      	b.n	80098b4 <_dtoa_r+0x6c4>
 800981e:	4b06      	ldr	r3, [pc, #24]	; (8009838 <_dtoa_r+0x648>)
 8009820:	f7f6 ff0a 	bl	8000638 <__aeabi_dmul>
 8009824:	4680      	mov	r8, r0
 8009826:	4689      	mov	r9, r1
 8009828:	e7bd      	b.n	80097a6 <_dtoa_r+0x5b6>
 800982a:	bf00      	nop
 800982c:	0800bdb8 	.word	0x0800bdb8
 8009830:	0800bd90 	.word	0x0800bd90
 8009834:	3ff00000 	.word	0x3ff00000
 8009838:	40240000 	.word	0x40240000
 800983c:	401c0000 	.word	0x401c0000
 8009840:	40140000 	.word	0x40140000
 8009844:	3fe00000 	.word	0x3fe00000
 8009848:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800984c:	9d00      	ldr	r5, [sp, #0]
 800984e:	4642      	mov	r2, r8
 8009850:	464b      	mov	r3, r9
 8009852:	4630      	mov	r0, r6
 8009854:	4639      	mov	r1, r7
 8009856:	f7f7 f819 	bl	800088c <__aeabi_ddiv>
 800985a:	f7f7 f99d 	bl	8000b98 <__aeabi_d2iz>
 800985e:	9001      	str	r0, [sp, #4]
 8009860:	f7f6 fe80 	bl	8000564 <__aeabi_i2d>
 8009864:	4642      	mov	r2, r8
 8009866:	464b      	mov	r3, r9
 8009868:	f7f6 fee6 	bl	8000638 <__aeabi_dmul>
 800986c:	4602      	mov	r2, r0
 800986e:	460b      	mov	r3, r1
 8009870:	4630      	mov	r0, r6
 8009872:	4639      	mov	r1, r7
 8009874:	f7f6 fd28 	bl	80002c8 <__aeabi_dsub>
 8009878:	9e01      	ldr	r6, [sp, #4]
 800987a:	9f04      	ldr	r7, [sp, #16]
 800987c:	3630      	adds	r6, #48	; 0x30
 800987e:	f805 6b01 	strb.w	r6, [r5], #1
 8009882:	9e00      	ldr	r6, [sp, #0]
 8009884:	1bae      	subs	r6, r5, r6
 8009886:	42b7      	cmp	r7, r6
 8009888:	4602      	mov	r2, r0
 800988a:	460b      	mov	r3, r1
 800988c:	d134      	bne.n	80098f8 <_dtoa_r+0x708>
 800988e:	f7f6 fd1d 	bl	80002cc <__adddf3>
 8009892:	4642      	mov	r2, r8
 8009894:	464b      	mov	r3, r9
 8009896:	4606      	mov	r6, r0
 8009898:	460f      	mov	r7, r1
 800989a:	f7f7 f95d 	bl	8000b58 <__aeabi_dcmpgt>
 800989e:	b9c8      	cbnz	r0, 80098d4 <_dtoa_r+0x6e4>
 80098a0:	4642      	mov	r2, r8
 80098a2:	464b      	mov	r3, r9
 80098a4:	4630      	mov	r0, r6
 80098a6:	4639      	mov	r1, r7
 80098a8:	f7f7 f92e 	bl	8000b08 <__aeabi_dcmpeq>
 80098ac:	b110      	cbz	r0, 80098b4 <_dtoa_r+0x6c4>
 80098ae:	9b01      	ldr	r3, [sp, #4]
 80098b0:	07db      	lsls	r3, r3, #31
 80098b2:	d40f      	bmi.n	80098d4 <_dtoa_r+0x6e4>
 80098b4:	4651      	mov	r1, sl
 80098b6:	4620      	mov	r0, r4
 80098b8:	f000 ff36 	bl	800a728 <_Bfree>
 80098bc:	2300      	movs	r3, #0
 80098be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098c0:	702b      	strb	r3, [r5, #0]
 80098c2:	f10b 0301 	add.w	r3, fp, #1
 80098c6:	6013      	str	r3, [r2, #0]
 80098c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	f43f ace2 	beq.w	8009294 <_dtoa_r+0xa4>
 80098d0:	601d      	str	r5, [r3, #0]
 80098d2:	e4df      	b.n	8009294 <_dtoa_r+0xa4>
 80098d4:	465f      	mov	r7, fp
 80098d6:	462b      	mov	r3, r5
 80098d8:	461d      	mov	r5, r3
 80098da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098de:	2a39      	cmp	r2, #57	; 0x39
 80098e0:	d106      	bne.n	80098f0 <_dtoa_r+0x700>
 80098e2:	9a00      	ldr	r2, [sp, #0]
 80098e4:	429a      	cmp	r2, r3
 80098e6:	d1f7      	bne.n	80098d8 <_dtoa_r+0x6e8>
 80098e8:	9900      	ldr	r1, [sp, #0]
 80098ea:	2230      	movs	r2, #48	; 0x30
 80098ec:	3701      	adds	r7, #1
 80098ee:	700a      	strb	r2, [r1, #0]
 80098f0:	781a      	ldrb	r2, [r3, #0]
 80098f2:	3201      	adds	r2, #1
 80098f4:	701a      	strb	r2, [r3, #0]
 80098f6:	e790      	b.n	800981a <_dtoa_r+0x62a>
 80098f8:	4ba3      	ldr	r3, [pc, #652]	; (8009b88 <_dtoa_r+0x998>)
 80098fa:	2200      	movs	r2, #0
 80098fc:	f7f6 fe9c 	bl	8000638 <__aeabi_dmul>
 8009900:	2200      	movs	r2, #0
 8009902:	2300      	movs	r3, #0
 8009904:	4606      	mov	r6, r0
 8009906:	460f      	mov	r7, r1
 8009908:	f7f7 f8fe 	bl	8000b08 <__aeabi_dcmpeq>
 800990c:	2800      	cmp	r0, #0
 800990e:	d09e      	beq.n	800984e <_dtoa_r+0x65e>
 8009910:	e7d0      	b.n	80098b4 <_dtoa_r+0x6c4>
 8009912:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009914:	2a00      	cmp	r2, #0
 8009916:	f000 80ca 	beq.w	8009aae <_dtoa_r+0x8be>
 800991a:	9a07      	ldr	r2, [sp, #28]
 800991c:	2a01      	cmp	r2, #1
 800991e:	f300 80ad 	bgt.w	8009a7c <_dtoa_r+0x88c>
 8009922:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009924:	2a00      	cmp	r2, #0
 8009926:	f000 80a5 	beq.w	8009a74 <_dtoa_r+0x884>
 800992a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800992e:	9e08      	ldr	r6, [sp, #32]
 8009930:	9d05      	ldr	r5, [sp, #20]
 8009932:	9a05      	ldr	r2, [sp, #20]
 8009934:	441a      	add	r2, r3
 8009936:	9205      	str	r2, [sp, #20]
 8009938:	9a06      	ldr	r2, [sp, #24]
 800993a:	2101      	movs	r1, #1
 800993c:	441a      	add	r2, r3
 800993e:	4620      	mov	r0, r4
 8009940:	9206      	str	r2, [sp, #24]
 8009942:	f000 fff1 	bl	800a928 <__i2b>
 8009946:	4607      	mov	r7, r0
 8009948:	b165      	cbz	r5, 8009964 <_dtoa_r+0x774>
 800994a:	9b06      	ldr	r3, [sp, #24]
 800994c:	2b00      	cmp	r3, #0
 800994e:	dd09      	ble.n	8009964 <_dtoa_r+0x774>
 8009950:	42ab      	cmp	r3, r5
 8009952:	9a05      	ldr	r2, [sp, #20]
 8009954:	bfa8      	it	ge
 8009956:	462b      	movge	r3, r5
 8009958:	1ad2      	subs	r2, r2, r3
 800995a:	9205      	str	r2, [sp, #20]
 800995c:	9a06      	ldr	r2, [sp, #24]
 800995e:	1aed      	subs	r5, r5, r3
 8009960:	1ad3      	subs	r3, r2, r3
 8009962:	9306      	str	r3, [sp, #24]
 8009964:	9b08      	ldr	r3, [sp, #32]
 8009966:	b1f3      	cbz	r3, 80099a6 <_dtoa_r+0x7b6>
 8009968:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800996a:	2b00      	cmp	r3, #0
 800996c:	f000 80a3 	beq.w	8009ab6 <_dtoa_r+0x8c6>
 8009970:	2e00      	cmp	r6, #0
 8009972:	dd10      	ble.n	8009996 <_dtoa_r+0x7a6>
 8009974:	4639      	mov	r1, r7
 8009976:	4632      	mov	r2, r6
 8009978:	4620      	mov	r0, r4
 800997a:	f001 f895 	bl	800aaa8 <__pow5mult>
 800997e:	4652      	mov	r2, sl
 8009980:	4601      	mov	r1, r0
 8009982:	4607      	mov	r7, r0
 8009984:	4620      	mov	r0, r4
 8009986:	f000 ffe5 	bl	800a954 <__multiply>
 800998a:	4651      	mov	r1, sl
 800998c:	4680      	mov	r8, r0
 800998e:	4620      	mov	r0, r4
 8009990:	f000 feca 	bl	800a728 <_Bfree>
 8009994:	46c2      	mov	sl, r8
 8009996:	9b08      	ldr	r3, [sp, #32]
 8009998:	1b9a      	subs	r2, r3, r6
 800999a:	d004      	beq.n	80099a6 <_dtoa_r+0x7b6>
 800999c:	4651      	mov	r1, sl
 800999e:	4620      	mov	r0, r4
 80099a0:	f001 f882 	bl	800aaa8 <__pow5mult>
 80099a4:	4682      	mov	sl, r0
 80099a6:	2101      	movs	r1, #1
 80099a8:	4620      	mov	r0, r4
 80099aa:	f000 ffbd 	bl	800a928 <__i2b>
 80099ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	4606      	mov	r6, r0
 80099b4:	f340 8081 	ble.w	8009aba <_dtoa_r+0x8ca>
 80099b8:	461a      	mov	r2, r3
 80099ba:	4601      	mov	r1, r0
 80099bc:	4620      	mov	r0, r4
 80099be:	f001 f873 	bl	800aaa8 <__pow5mult>
 80099c2:	9b07      	ldr	r3, [sp, #28]
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	4606      	mov	r6, r0
 80099c8:	dd7a      	ble.n	8009ac0 <_dtoa_r+0x8d0>
 80099ca:	f04f 0800 	mov.w	r8, #0
 80099ce:	6933      	ldr	r3, [r6, #16]
 80099d0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80099d4:	6918      	ldr	r0, [r3, #16]
 80099d6:	f000 ff59 	bl	800a88c <__hi0bits>
 80099da:	f1c0 0020 	rsb	r0, r0, #32
 80099de:	9b06      	ldr	r3, [sp, #24]
 80099e0:	4418      	add	r0, r3
 80099e2:	f010 001f 	ands.w	r0, r0, #31
 80099e6:	f000 8094 	beq.w	8009b12 <_dtoa_r+0x922>
 80099ea:	f1c0 0320 	rsb	r3, r0, #32
 80099ee:	2b04      	cmp	r3, #4
 80099f0:	f340 8085 	ble.w	8009afe <_dtoa_r+0x90e>
 80099f4:	9b05      	ldr	r3, [sp, #20]
 80099f6:	f1c0 001c 	rsb	r0, r0, #28
 80099fa:	4403      	add	r3, r0
 80099fc:	9305      	str	r3, [sp, #20]
 80099fe:	9b06      	ldr	r3, [sp, #24]
 8009a00:	4403      	add	r3, r0
 8009a02:	4405      	add	r5, r0
 8009a04:	9306      	str	r3, [sp, #24]
 8009a06:	9b05      	ldr	r3, [sp, #20]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	dd05      	ble.n	8009a18 <_dtoa_r+0x828>
 8009a0c:	4651      	mov	r1, sl
 8009a0e:	461a      	mov	r2, r3
 8009a10:	4620      	mov	r0, r4
 8009a12:	f001 f8a3 	bl	800ab5c <__lshift>
 8009a16:	4682      	mov	sl, r0
 8009a18:	9b06      	ldr	r3, [sp, #24]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	dd05      	ble.n	8009a2a <_dtoa_r+0x83a>
 8009a1e:	4631      	mov	r1, r6
 8009a20:	461a      	mov	r2, r3
 8009a22:	4620      	mov	r0, r4
 8009a24:	f001 f89a 	bl	800ab5c <__lshift>
 8009a28:	4606      	mov	r6, r0
 8009a2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d072      	beq.n	8009b16 <_dtoa_r+0x926>
 8009a30:	4631      	mov	r1, r6
 8009a32:	4650      	mov	r0, sl
 8009a34:	f001 f8fe 	bl	800ac34 <__mcmp>
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	da6c      	bge.n	8009b16 <_dtoa_r+0x926>
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	4651      	mov	r1, sl
 8009a40:	220a      	movs	r2, #10
 8009a42:	4620      	mov	r0, r4
 8009a44:	f000 fe92 	bl	800a76c <__multadd>
 8009a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a4a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009a4e:	4682      	mov	sl, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	f000 81b0 	beq.w	8009db6 <_dtoa_r+0xbc6>
 8009a56:	2300      	movs	r3, #0
 8009a58:	4639      	mov	r1, r7
 8009a5a:	220a      	movs	r2, #10
 8009a5c:	4620      	mov	r0, r4
 8009a5e:	f000 fe85 	bl	800a76c <__multadd>
 8009a62:	9b01      	ldr	r3, [sp, #4]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	4607      	mov	r7, r0
 8009a68:	f300 8096 	bgt.w	8009b98 <_dtoa_r+0x9a8>
 8009a6c:	9b07      	ldr	r3, [sp, #28]
 8009a6e:	2b02      	cmp	r3, #2
 8009a70:	dc59      	bgt.n	8009b26 <_dtoa_r+0x936>
 8009a72:	e091      	b.n	8009b98 <_dtoa_r+0x9a8>
 8009a74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009a7a:	e758      	b.n	800992e <_dtoa_r+0x73e>
 8009a7c:	9b04      	ldr	r3, [sp, #16]
 8009a7e:	1e5e      	subs	r6, r3, #1
 8009a80:	9b08      	ldr	r3, [sp, #32]
 8009a82:	42b3      	cmp	r3, r6
 8009a84:	bfbf      	itttt	lt
 8009a86:	9b08      	ldrlt	r3, [sp, #32]
 8009a88:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009a8a:	9608      	strlt	r6, [sp, #32]
 8009a8c:	1af3      	sublt	r3, r6, r3
 8009a8e:	bfb4      	ite	lt
 8009a90:	18d2      	addlt	r2, r2, r3
 8009a92:	1b9e      	subge	r6, r3, r6
 8009a94:	9b04      	ldr	r3, [sp, #16]
 8009a96:	bfbc      	itt	lt
 8009a98:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009a9a:	2600      	movlt	r6, #0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	bfb7      	itett	lt
 8009aa0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009aa4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009aa8:	1a9d      	sublt	r5, r3, r2
 8009aaa:	2300      	movlt	r3, #0
 8009aac:	e741      	b.n	8009932 <_dtoa_r+0x742>
 8009aae:	9e08      	ldr	r6, [sp, #32]
 8009ab0:	9d05      	ldr	r5, [sp, #20]
 8009ab2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009ab4:	e748      	b.n	8009948 <_dtoa_r+0x758>
 8009ab6:	9a08      	ldr	r2, [sp, #32]
 8009ab8:	e770      	b.n	800999c <_dtoa_r+0x7ac>
 8009aba:	9b07      	ldr	r3, [sp, #28]
 8009abc:	2b01      	cmp	r3, #1
 8009abe:	dc19      	bgt.n	8009af4 <_dtoa_r+0x904>
 8009ac0:	9b02      	ldr	r3, [sp, #8]
 8009ac2:	b9bb      	cbnz	r3, 8009af4 <_dtoa_r+0x904>
 8009ac4:	9b03      	ldr	r3, [sp, #12]
 8009ac6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009aca:	b99b      	cbnz	r3, 8009af4 <_dtoa_r+0x904>
 8009acc:	9b03      	ldr	r3, [sp, #12]
 8009ace:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009ad2:	0d1b      	lsrs	r3, r3, #20
 8009ad4:	051b      	lsls	r3, r3, #20
 8009ad6:	b183      	cbz	r3, 8009afa <_dtoa_r+0x90a>
 8009ad8:	9b05      	ldr	r3, [sp, #20]
 8009ada:	3301      	adds	r3, #1
 8009adc:	9305      	str	r3, [sp, #20]
 8009ade:	9b06      	ldr	r3, [sp, #24]
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	9306      	str	r3, [sp, #24]
 8009ae4:	f04f 0801 	mov.w	r8, #1
 8009ae8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	f47f af6f 	bne.w	80099ce <_dtoa_r+0x7de>
 8009af0:	2001      	movs	r0, #1
 8009af2:	e774      	b.n	80099de <_dtoa_r+0x7ee>
 8009af4:	f04f 0800 	mov.w	r8, #0
 8009af8:	e7f6      	b.n	8009ae8 <_dtoa_r+0x8f8>
 8009afa:	4698      	mov	r8, r3
 8009afc:	e7f4      	b.n	8009ae8 <_dtoa_r+0x8f8>
 8009afe:	d082      	beq.n	8009a06 <_dtoa_r+0x816>
 8009b00:	9a05      	ldr	r2, [sp, #20]
 8009b02:	331c      	adds	r3, #28
 8009b04:	441a      	add	r2, r3
 8009b06:	9205      	str	r2, [sp, #20]
 8009b08:	9a06      	ldr	r2, [sp, #24]
 8009b0a:	441a      	add	r2, r3
 8009b0c:	441d      	add	r5, r3
 8009b0e:	9206      	str	r2, [sp, #24]
 8009b10:	e779      	b.n	8009a06 <_dtoa_r+0x816>
 8009b12:	4603      	mov	r3, r0
 8009b14:	e7f4      	b.n	8009b00 <_dtoa_r+0x910>
 8009b16:	9b04      	ldr	r3, [sp, #16]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	dc37      	bgt.n	8009b8c <_dtoa_r+0x99c>
 8009b1c:	9b07      	ldr	r3, [sp, #28]
 8009b1e:	2b02      	cmp	r3, #2
 8009b20:	dd34      	ble.n	8009b8c <_dtoa_r+0x99c>
 8009b22:	9b04      	ldr	r3, [sp, #16]
 8009b24:	9301      	str	r3, [sp, #4]
 8009b26:	9b01      	ldr	r3, [sp, #4]
 8009b28:	b963      	cbnz	r3, 8009b44 <_dtoa_r+0x954>
 8009b2a:	4631      	mov	r1, r6
 8009b2c:	2205      	movs	r2, #5
 8009b2e:	4620      	mov	r0, r4
 8009b30:	f000 fe1c 	bl	800a76c <__multadd>
 8009b34:	4601      	mov	r1, r0
 8009b36:	4606      	mov	r6, r0
 8009b38:	4650      	mov	r0, sl
 8009b3a:	f001 f87b 	bl	800ac34 <__mcmp>
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	f73f adbb 	bgt.w	80096ba <_dtoa_r+0x4ca>
 8009b44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b46:	9d00      	ldr	r5, [sp, #0]
 8009b48:	ea6f 0b03 	mvn.w	fp, r3
 8009b4c:	f04f 0800 	mov.w	r8, #0
 8009b50:	4631      	mov	r1, r6
 8009b52:	4620      	mov	r0, r4
 8009b54:	f000 fde8 	bl	800a728 <_Bfree>
 8009b58:	2f00      	cmp	r7, #0
 8009b5a:	f43f aeab 	beq.w	80098b4 <_dtoa_r+0x6c4>
 8009b5e:	f1b8 0f00 	cmp.w	r8, #0
 8009b62:	d005      	beq.n	8009b70 <_dtoa_r+0x980>
 8009b64:	45b8      	cmp	r8, r7
 8009b66:	d003      	beq.n	8009b70 <_dtoa_r+0x980>
 8009b68:	4641      	mov	r1, r8
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f000 fddc 	bl	800a728 <_Bfree>
 8009b70:	4639      	mov	r1, r7
 8009b72:	4620      	mov	r0, r4
 8009b74:	f000 fdd8 	bl	800a728 <_Bfree>
 8009b78:	e69c      	b.n	80098b4 <_dtoa_r+0x6c4>
 8009b7a:	2600      	movs	r6, #0
 8009b7c:	4637      	mov	r7, r6
 8009b7e:	e7e1      	b.n	8009b44 <_dtoa_r+0x954>
 8009b80:	46bb      	mov	fp, r7
 8009b82:	4637      	mov	r7, r6
 8009b84:	e599      	b.n	80096ba <_dtoa_r+0x4ca>
 8009b86:	bf00      	nop
 8009b88:	40240000 	.word	0x40240000
 8009b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	f000 80c8 	beq.w	8009d24 <_dtoa_r+0xb34>
 8009b94:	9b04      	ldr	r3, [sp, #16]
 8009b96:	9301      	str	r3, [sp, #4]
 8009b98:	2d00      	cmp	r5, #0
 8009b9a:	dd05      	ble.n	8009ba8 <_dtoa_r+0x9b8>
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	462a      	mov	r2, r5
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	f000 ffdb 	bl	800ab5c <__lshift>
 8009ba6:	4607      	mov	r7, r0
 8009ba8:	f1b8 0f00 	cmp.w	r8, #0
 8009bac:	d05b      	beq.n	8009c66 <_dtoa_r+0xa76>
 8009bae:	6879      	ldr	r1, [r7, #4]
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f000 fd79 	bl	800a6a8 <_Balloc>
 8009bb6:	4605      	mov	r5, r0
 8009bb8:	b928      	cbnz	r0, 8009bc6 <_dtoa_r+0x9d6>
 8009bba:	4b83      	ldr	r3, [pc, #524]	; (8009dc8 <_dtoa_r+0xbd8>)
 8009bbc:	4602      	mov	r2, r0
 8009bbe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009bc2:	f7ff bb2e 	b.w	8009222 <_dtoa_r+0x32>
 8009bc6:	693a      	ldr	r2, [r7, #16]
 8009bc8:	3202      	adds	r2, #2
 8009bca:	0092      	lsls	r2, r2, #2
 8009bcc:	f107 010c 	add.w	r1, r7, #12
 8009bd0:	300c      	adds	r0, #12
 8009bd2:	f7ff fa6e 	bl	80090b2 <memcpy>
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	4629      	mov	r1, r5
 8009bda:	4620      	mov	r0, r4
 8009bdc:	f000 ffbe 	bl	800ab5c <__lshift>
 8009be0:	9b00      	ldr	r3, [sp, #0]
 8009be2:	3301      	adds	r3, #1
 8009be4:	9304      	str	r3, [sp, #16]
 8009be6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bea:	4413      	add	r3, r2
 8009bec:	9308      	str	r3, [sp, #32]
 8009bee:	9b02      	ldr	r3, [sp, #8]
 8009bf0:	f003 0301 	and.w	r3, r3, #1
 8009bf4:	46b8      	mov	r8, r7
 8009bf6:	9306      	str	r3, [sp, #24]
 8009bf8:	4607      	mov	r7, r0
 8009bfa:	9b04      	ldr	r3, [sp, #16]
 8009bfc:	4631      	mov	r1, r6
 8009bfe:	3b01      	subs	r3, #1
 8009c00:	4650      	mov	r0, sl
 8009c02:	9301      	str	r3, [sp, #4]
 8009c04:	f7ff fa6c 	bl	80090e0 <quorem>
 8009c08:	4641      	mov	r1, r8
 8009c0a:	9002      	str	r0, [sp, #8]
 8009c0c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009c10:	4650      	mov	r0, sl
 8009c12:	f001 f80f 	bl	800ac34 <__mcmp>
 8009c16:	463a      	mov	r2, r7
 8009c18:	9005      	str	r0, [sp, #20]
 8009c1a:	4631      	mov	r1, r6
 8009c1c:	4620      	mov	r0, r4
 8009c1e:	f001 f825 	bl	800ac6c <__mdiff>
 8009c22:	68c2      	ldr	r2, [r0, #12]
 8009c24:	4605      	mov	r5, r0
 8009c26:	bb02      	cbnz	r2, 8009c6a <_dtoa_r+0xa7a>
 8009c28:	4601      	mov	r1, r0
 8009c2a:	4650      	mov	r0, sl
 8009c2c:	f001 f802 	bl	800ac34 <__mcmp>
 8009c30:	4602      	mov	r2, r0
 8009c32:	4629      	mov	r1, r5
 8009c34:	4620      	mov	r0, r4
 8009c36:	9209      	str	r2, [sp, #36]	; 0x24
 8009c38:	f000 fd76 	bl	800a728 <_Bfree>
 8009c3c:	9b07      	ldr	r3, [sp, #28]
 8009c3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c40:	9d04      	ldr	r5, [sp, #16]
 8009c42:	ea43 0102 	orr.w	r1, r3, r2
 8009c46:	9b06      	ldr	r3, [sp, #24]
 8009c48:	4319      	orrs	r1, r3
 8009c4a:	d110      	bne.n	8009c6e <_dtoa_r+0xa7e>
 8009c4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009c50:	d029      	beq.n	8009ca6 <_dtoa_r+0xab6>
 8009c52:	9b05      	ldr	r3, [sp, #20]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	dd02      	ble.n	8009c5e <_dtoa_r+0xa6e>
 8009c58:	9b02      	ldr	r3, [sp, #8]
 8009c5a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009c5e:	9b01      	ldr	r3, [sp, #4]
 8009c60:	f883 9000 	strb.w	r9, [r3]
 8009c64:	e774      	b.n	8009b50 <_dtoa_r+0x960>
 8009c66:	4638      	mov	r0, r7
 8009c68:	e7ba      	b.n	8009be0 <_dtoa_r+0x9f0>
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	e7e1      	b.n	8009c32 <_dtoa_r+0xa42>
 8009c6e:	9b05      	ldr	r3, [sp, #20]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	db04      	blt.n	8009c7e <_dtoa_r+0xa8e>
 8009c74:	9907      	ldr	r1, [sp, #28]
 8009c76:	430b      	orrs	r3, r1
 8009c78:	9906      	ldr	r1, [sp, #24]
 8009c7a:	430b      	orrs	r3, r1
 8009c7c:	d120      	bne.n	8009cc0 <_dtoa_r+0xad0>
 8009c7e:	2a00      	cmp	r2, #0
 8009c80:	dded      	ble.n	8009c5e <_dtoa_r+0xa6e>
 8009c82:	4651      	mov	r1, sl
 8009c84:	2201      	movs	r2, #1
 8009c86:	4620      	mov	r0, r4
 8009c88:	f000 ff68 	bl	800ab5c <__lshift>
 8009c8c:	4631      	mov	r1, r6
 8009c8e:	4682      	mov	sl, r0
 8009c90:	f000 ffd0 	bl	800ac34 <__mcmp>
 8009c94:	2800      	cmp	r0, #0
 8009c96:	dc03      	bgt.n	8009ca0 <_dtoa_r+0xab0>
 8009c98:	d1e1      	bne.n	8009c5e <_dtoa_r+0xa6e>
 8009c9a:	f019 0f01 	tst.w	r9, #1
 8009c9e:	d0de      	beq.n	8009c5e <_dtoa_r+0xa6e>
 8009ca0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009ca4:	d1d8      	bne.n	8009c58 <_dtoa_r+0xa68>
 8009ca6:	9a01      	ldr	r2, [sp, #4]
 8009ca8:	2339      	movs	r3, #57	; 0x39
 8009caa:	7013      	strb	r3, [r2, #0]
 8009cac:	462b      	mov	r3, r5
 8009cae:	461d      	mov	r5, r3
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009cb6:	2a39      	cmp	r2, #57	; 0x39
 8009cb8:	d06c      	beq.n	8009d94 <_dtoa_r+0xba4>
 8009cba:	3201      	adds	r2, #1
 8009cbc:	701a      	strb	r2, [r3, #0]
 8009cbe:	e747      	b.n	8009b50 <_dtoa_r+0x960>
 8009cc0:	2a00      	cmp	r2, #0
 8009cc2:	dd07      	ble.n	8009cd4 <_dtoa_r+0xae4>
 8009cc4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009cc8:	d0ed      	beq.n	8009ca6 <_dtoa_r+0xab6>
 8009cca:	9a01      	ldr	r2, [sp, #4]
 8009ccc:	f109 0301 	add.w	r3, r9, #1
 8009cd0:	7013      	strb	r3, [r2, #0]
 8009cd2:	e73d      	b.n	8009b50 <_dtoa_r+0x960>
 8009cd4:	9b04      	ldr	r3, [sp, #16]
 8009cd6:	9a08      	ldr	r2, [sp, #32]
 8009cd8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009cdc:	4293      	cmp	r3, r2
 8009cde:	d043      	beq.n	8009d68 <_dtoa_r+0xb78>
 8009ce0:	4651      	mov	r1, sl
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	220a      	movs	r2, #10
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f000 fd40 	bl	800a76c <__multadd>
 8009cec:	45b8      	cmp	r8, r7
 8009cee:	4682      	mov	sl, r0
 8009cf0:	f04f 0300 	mov.w	r3, #0
 8009cf4:	f04f 020a 	mov.w	r2, #10
 8009cf8:	4641      	mov	r1, r8
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	d107      	bne.n	8009d0e <_dtoa_r+0xb1e>
 8009cfe:	f000 fd35 	bl	800a76c <__multadd>
 8009d02:	4680      	mov	r8, r0
 8009d04:	4607      	mov	r7, r0
 8009d06:	9b04      	ldr	r3, [sp, #16]
 8009d08:	3301      	adds	r3, #1
 8009d0a:	9304      	str	r3, [sp, #16]
 8009d0c:	e775      	b.n	8009bfa <_dtoa_r+0xa0a>
 8009d0e:	f000 fd2d 	bl	800a76c <__multadd>
 8009d12:	4639      	mov	r1, r7
 8009d14:	4680      	mov	r8, r0
 8009d16:	2300      	movs	r3, #0
 8009d18:	220a      	movs	r2, #10
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	f000 fd26 	bl	800a76c <__multadd>
 8009d20:	4607      	mov	r7, r0
 8009d22:	e7f0      	b.n	8009d06 <_dtoa_r+0xb16>
 8009d24:	9b04      	ldr	r3, [sp, #16]
 8009d26:	9301      	str	r3, [sp, #4]
 8009d28:	9d00      	ldr	r5, [sp, #0]
 8009d2a:	4631      	mov	r1, r6
 8009d2c:	4650      	mov	r0, sl
 8009d2e:	f7ff f9d7 	bl	80090e0 <quorem>
 8009d32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009d36:	9b00      	ldr	r3, [sp, #0]
 8009d38:	f805 9b01 	strb.w	r9, [r5], #1
 8009d3c:	1aea      	subs	r2, r5, r3
 8009d3e:	9b01      	ldr	r3, [sp, #4]
 8009d40:	4293      	cmp	r3, r2
 8009d42:	dd07      	ble.n	8009d54 <_dtoa_r+0xb64>
 8009d44:	4651      	mov	r1, sl
 8009d46:	2300      	movs	r3, #0
 8009d48:	220a      	movs	r2, #10
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	f000 fd0e 	bl	800a76c <__multadd>
 8009d50:	4682      	mov	sl, r0
 8009d52:	e7ea      	b.n	8009d2a <_dtoa_r+0xb3a>
 8009d54:	9b01      	ldr	r3, [sp, #4]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	bfc8      	it	gt
 8009d5a:	461d      	movgt	r5, r3
 8009d5c:	9b00      	ldr	r3, [sp, #0]
 8009d5e:	bfd8      	it	le
 8009d60:	2501      	movle	r5, #1
 8009d62:	441d      	add	r5, r3
 8009d64:	f04f 0800 	mov.w	r8, #0
 8009d68:	4651      	mov	r1, sl
 8009d6a:	2201      	movs	r2, #1
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f000 fef5 	bl	800ab5c <__lshift>
 8009d72:	4631      	mov	r1, r6
 8009d74:	4682      	mov	sl, r0
 8009d76:	f000 ff5d 	bl	800ac34 <__mcmp>
 8009d7a:	2800      	cmp	r0, #0
 8009d7c:	dc96      	bgt.n	8009cac <_dtoa_r+0xabc>
 8009d7e:	d102      	bne.n	8009d86 <_dtoa_r+0xb96>
 8009d80:	f019 0f01 	tst.w	r9, #1
 8009d84:	d192      	bne.n	8009cac <_dtoa_r+0xabc>
 8009d86:	462b      	mov	r3, r5
 8009d88:	461d      	mov	r5, r3
 8009d8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d8e:	2a30      	cmp	r2, #48	; 0x30
 8009d90:	d0fa      	beq.n	8009d88 <_dtoa_r+0xb98>
 8009d92:	e6dd      	b.n	8009b50 <_dtoa_r+0x960>
 8009d94:	9a00      	ldr	r2, [sp, #0]
 8009d96:	429a      	cmp	r2, r3
 8009d98:	d189      	bne.n	8009cae <_dtoa_r+0xabe>
 8009d9a:	f10b 0b01 	add.w	fp, fp, #1
 8009d9e:	2331      	movs	r3, #49	; 0x31
 8009da0:	e796      	b.n	8009cd0 <_dtoa_r+0xae0>
 8009da2:	4b0a      	ldr	r3, [pc, #40]	; (8009dcc <_dtoa_r+0xbdc>)
 8009da4:	f7ff ba99 	b.w	80092da <_dtoa_r+0xea>
 8009da8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	f47f aa6d 	bne.w	800928a <_dtoa_r+0x9a>
 8009db0:	4b07      	ldr	r3, [pc, #28]	; (8009dd0 <_dtoa_r+0xbe0>)
 8009db2:	f7ff ba92 	b.w	80092da <_dtoa_r+0xea>
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	dcb5      	bgt.n	8009d28 <_dtoa_r+0xb38>
 8009dbc:	9b07      	ldr	r3, [sp, #28]
 8009dbe:	2b02      	cmp	r3, #2
 8009dc0:	f73f aeb1 	bgt.w	8009b26 <_dtoa_r+0x936>
 8009dc4:	e7b0      	b.n	8009d28 <_dtoa_r+0xb38>
 8009dc6:	bf00      	nop
 8009dc8:	0800bcc0 	.word	0x0800bcc0
 8009dcc:	0800bc18 	.word	0x0800bc18
 8009dd0:	0800bc44 	.word	0x0800bc44

08009dd4 <_free_r>:
 8009dd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009dd6:	2900      	cmp	r1, #0
 8009dd8:	d044      	beq.n	8009e64 <_free_r+0x90>
 8009dda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dde:	9001      	str	r0, [sp, #4]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	f1a1 0404 	sub.w	r4, r1, #4
 8009de6:	bfb8      	it	lt
 8009de8:	18e4      	addlt	r4, r4, r3
 8009dea:	f000 fc51 	bl	800a690 <__malloc_lock>
 8009dee:	4a1e      	ldr	r2, [pc, #120]	; (8009e68 <_free_r+0x94>)
 8009df0:	9801      	ldr	r0, [sp, #4]
 8009df2:	6813      	ldr	r3, [r2, #0]
 8009df4:	b933      	cbnz	r3, 8009e04 <_free_r+0x30>
 8009df6:	6063      	str	r3, [r4, #4]
 8009df8:	6014      	str	r4, [r2, #0]
 8009dfa:	b003      	add	sp, #12
 8009dfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e00:	f000 bc4c 	b.w	800a69c <__malloc_unlock>
 8009e04:	42a3      	cmp	r3, r4
 8009e06:	d908      	bls.n	8009e1a <_free_r+0x46>
 8009e08:	6825      	ldr	r5, [r4, #0]
 8009e0a:	1961      	adds	r1, r4, r5
 8009e0c:	428b      	cmp	r3, r1
 8009e0e:	bf01      	itttt	eq
 8009e10:	6819      	ldreq	r1, [r3, #0]
 8009e12:	685b      	ldreq	r3, [r3, #4]
 8009e14:	1949      	addeq	r1, r1, r5
 8009e16:	6021      	streq	r1, [r4, #0]
 8009e18:	e7ed      	b.n	8009df6 <_free_r+0x22>
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	b10b      	cbz	r3, 8009e24 <_free_r+0x50>
 8009e20:	42a3      	cmp	r3, r4
 8009e22:	d9fa      	bls.n	8009e1a <_free_r+0x46>
 8009e24:	6811      	ldr	r1, [r2, #0]
 8009e26:	1855      	adds	r5, r2, r1
 8009e28:	42a5      	cmp	r5, r4
 8009e2a:	d10b      	bne.n	8009e44 <_free_r+0x70>
 8009e2c:	6824      	ldr	r4, [r4, #0]
 8009e2e:	4421      	add	r1, r4
 8009e30:	1854      	adds	r4, r2, r1
 8009e32:	42a3      	cmp	r3, r4
 8009e34:	6011      	str	r1, [r2, #0]
 8009e36:	d1e0      	bne.n	8009dfa <_free_r+0x26>
 8009e38:	681c      	ldr	r4, [r3, #0]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	6053      	str	r3, [r2, #4]
 8009e3e:	440c      	add	r4, r1
 8009e40:	6014      	str	r4, [r2, #0]
 8009e42:	e7da      	b.n	8009dfa <_free_r+0x26>
 8009e44:	d902      	bls.n	8009e4c <_free_r+0x78>
 8009e46:	230c      	movs	r3, #12
 8009e48:	6003      	str	r3, [r0, #0]
 8009e4a:	e7d6      	b.n	8009dfa <_free_r+0x26>
 8009e4c:	6825      	ldr	r5, [r4, #0]
 8009e4e:	1961      	adds	r1, r4, r5
 8009e50:	428b      	cmp	r3, r1
 8009e52:	bf04      	itt	eq
 8009e54:	6819      	ldreq	r1, [r3, #0]
 8009e56:	685b      	ldreq	r3, [r3, #4]
 8009e58:	6063      	str	r3, [r4, #4]
 8009e5a:	bf04      	itt	eq
 8009e5c:	1949      	addeq	r1, r1, r5
 8009e5e:	6021      	streq	r1, [r4, #0]
 8009e60:	6054      	str	r4, [r2, #4]
 8009e62:	e7ca      	b.n	8009dfa <_free_r+0x26>
 8009e64:	b003      	add	sp, #12
 8009e66:	bd30      	pop	{r4, r5, pc}
 8009e68:	20000a90 	.word	0x20000a90

08009e6c <rshift>:
 8009e6c:	6903      	ldr	r3, [r0, #16]
 8009e6e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009e72:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e76:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009e7a:	f100 0414 	add.w	r4, r0, #20
 8009e7e:	dd45      	ble.n	8009f0c <rshift+0xa0>
 8009e80:	f011 011f 	ands.w	r1, r1, #31
 8009e84:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009e88:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009e8c:	d10c      	bne.n	8009ea8 <rshift+0x3c>
 8009e8e:	f100 0710 	add.w	r7, r0, #16
 8009e92:	4629      	mov	r1, r5
 8009e94:	42b1      	cmp	r1, r6
 8009e96:	d334      	bcc.n	8009f02 <rshift+0x96>
 8009e98:	1a9b      	subs	r3, r3, r2
 8009e9a:	009b      	lsls	r3, r3, #2
 8009e9c:	1eea      	subs	r2, r5, #3
 8009e9e:	4296      	cmp	r6, r2
 8009ea0:	bf38      	it	cc
 8009ea2:	2300      	movcc	r3, #0
 8009ea4:	4423      	add	r3, r4
 8009ea6:	e015      	b.n	8009ed4 <rshift+0x68>
 8009ea8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009eac:	f1c1 0820 	rsb	r8, r1, #32
 8009eb0:	40cf      	lsrs	r7, r1
 8009eb2:	f105 0e04 	add.w	lr, r5, #4
 8009eb6:	46a1      	mov	r9, r4
 8009eb8:	4576      	cmp	r6, lr
 8009eba:	46f4      	mov	ip, lr
 8009ebc:	d815      	bhi.n	8009eea <rshift+0x7e>
 8009ebe:	1a9a      	subs	r2, r3, r2
 8009ec0:	0092      	lsls	r2, r2, #2
 8009ec2:	3a04      	subs	r2, #4
 8009ec4:	3501      	adds	r5, #1
 8009ec6:	42ae      	cmp	r6, r5
 8009ec8:	bf38      	it	cc
 8009eca:	2200      	movcc	r2, #0
 8009ecc:	18a3      	adds	r3, r4, r2
 8009ece:	50a7      	str	r7, [r4, r2]
 8009ed0:	b107      	cbz	r7, 8009ed4 <rshift+0x68>
 8009ed2:	3304      	adds	r3, #4
 8009ed4:	1b1a      	subs	r2, r3, r4
 8009ed6:	42a3      	cmp	r3, r4
 8009ed8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009edc:	bf08      	it	eq
 8009ede:	2300      	moveq	r3, #0
 8009ee0:	6102      	str	r2, [r0, #16]
 8009ee2:	bf08      	it	eq
 8009ee4:	6143      	streq	r3, [r0, #20]
 8009ee6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009eea:	f8dc c000 	ldr.w	ip, [ip]
 8009eee:	fa0c fc08 	lsl.w	ip, ip, r8
 8009ef2:	ea4c 0707 	orr.w	r7, ip, r7
 8009ef6:	f849 7b04 	str.w	r7, [r9], #4
 8009efa:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009efe:	40cf      	lsrs	r7, r1
 8009f00:	e7da      	b.n	8009eb8 <rshift+0x4c>
 8009f02:	f851 cb04 	ldr.w	ip, [r1], #4
 8009f06:	f847 cf04 	str.w	ip, [r7, #4]!
 8009f0a:	e7c3      	b.n	8009e94 <rshift+0x28>
 8009f0c:	4623      	mov	r3, r4
 8009f0e:	e7e1      	b.n	8009ed4 <rshift+0x68>

08009f10 <__hexdig_fun>:
 8009f10:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009f14:	2b09      	cmp	r3, #9
 8009f16:	d802      	bhi.n	8009f1e <__hexdig_fun+0xe>
 8009f18:	3820      	subs	r0, #32
 8009f1a:	b2c0      	uxtb	r0, r0
 8009f1c:	4770      	bx	lr
 8009f1e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009f22:	2b05      	cmp	r3, #5
 8009f24:	d801      	bhi.n	8009f2a <__hexdig_fun+0x1a>
 8009f26:	3847      	subs	r0, #71	; 0x47
 8009f28:	e7f7      	b.n	8009f1a <__hexdig_fun+0xa>
 8009f2a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009f2e:	2b05      	cmp	r3, #5
 8009f30:	d801      	bhi.n	8009f36 <__hexdig_fun+0x26>
 8009f32:	3827      	subs	r0, #39	; 0x27
 8009f34:	e7f1      	b.n	8009f1a <__hexdig_fun+0xa>
 8009f36:	2000      	movs	r0, #0
 8009f38:	4770      	bx	lr
	...

08009f3c <__gethex>:
 8009f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f40:	4617      	mov	r7, r2
 8009f42:	680a      	ldr	r2, [r1, #0]
 8009f44:	b085      	sub	sp, #20
 8009f46:	f102 0b02 	add.w	fp, r2, #2
 8009f4a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009f4e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009f52:	4681      	mov	r9, r0
 8009f54:	468a      	mov	sl, r1
 8009f56:	9302      	str	r3, [sp, #8]
 8009f58:	32fe      	adds	r2, #254	; 0xfe
 8009f5a:	eb02 030b 	add.w	r3, r2, fp
 8009f5e:	46d8      	mov	r8, fp
 8009f60:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009f64:	9301      	str	r3, [sp, #4]
 8009f66:	2830      	cmp	r0, #48	; 0x30
 8009f68:	d0f7      	beq.n	8009f5a <__gethex+0x1e>
 8009f6a:	f7ff ffd1 	bl	8009f10 <__hexdig_fun>
 8009f6e:	4604      	mov	r4, r0
 8009f70:	2800      	cmp	r0, #0
 8009f72:	d138      	bne.n	8009fe6 <__gethex+0xaa>
 8009f74:	49a7      	ldr	r1, [pc, #668]	; (800a214 <__gethex+0x2d8>)
 8009f76:	2201      	movs	r2, #1
 8009f78:	4640      	mov	r0, r8
 8009f7a:	f7ff f810 	bl	8008f9e <strncmp>
 8009f7e:	4606      	mov	r6, r0
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d169      	bne.n	800a058 <__gethex+0x11c>
 8009f84:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009f88:	465d      	mov	r5, fp
 8009f8a:	f7ff ffc1 	bl	8009f10 <__hexdig_fun>
 8009f8e:	2800      	cmp	r0, #0
 8009f90:	d064      	beq.n	800a05c <__gethex+0x120>
 8009f92:	465a      	mov	r2, fp
 8009f94:	7810      	ldrb	r0, [r2, #0]
 8009f96:	2830      	cmp	r0, #48	; 0x30
 8009f98:	4690      	mov	r8, r2
 8009f9a:	f102 0201 	add.w	r2, r2, #1
 8009f9e:	d0f9      	beq.n	8009f94 <__gethex+0x58>
 8009fa0:	f7ff ffb6 	bl	8009f10 <__hexdig_fun>
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	fab0 f480 	clz	r4, r0
 8009faa:	0964      	lsrs	r4, r4, #5
 8009fac:	465e      	mov	r6, fp
 8009fae:	9301      	str	r3, [sp, #4]
 8009fb0:	4642      	mov	r2, r8
 8009fb2:	4615      	mov	r5, r2
 8009fb4:	3201      	adds	r2, #1
 8009fb6:	7828      	ldrb	r0, [r5, #0]
 8009fb8:	f7ff ffaa 	bl	8009f10 <__hexdig_fun>
 8009fbc:	2800      	cmp	r0, #0
 8009fbe:	d1f8      	bne.n	8009fb2 <__gethex+0x76>
 8009fc0:	4994      	ldr	r1, [pc, #592]	; (800a214 <__gethex+0x2d8>)
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	4628      	mov	r0, r5
 8009fc6:	f7fe ffea 	bl	8008f9e <strncmp>
 8009fca:	b978      	cbnz	r0, 8009fec <__gethex+0xb0>
 8009fcc:	b946      	cbnz	r6, 8009fe0 <__gethex+0xa4>
 8009fce:	1c6e      	adds	r6, r5, #1
 8009fd0:	4632      	mov	r2, r6
 8009fd2:	4615      	mov	r5, r2
 8009fd4:	3201      	adds	r2, #1
 8009fd6:	7828      	ldrb	r0, [r5, #0]
 8009fd8:	f7ff ff9a 	bl	8009f10 <__hexdig_fun>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d1f8      	bne.n	8009fd2 <__gethex+0x96>
 8009fe0:	1b73      	subs	r3, r6, r5
 8009fe2:	009e      	lsls	r6, r3, #2
 8009fe4:	e004      	b.n	8009ff0 <__gethex+0xb4>
 8009fe6:	2400      	movs	r4, #0
 8009fe8:	4626      	mov	r6, r4
 8009fea:	e7e1      	b.n	8009fb0 <__gethex+0x74>
 8009fec:	2e00      	cmp	r6, #0
 8009fee:	d1f7      	bne.n	8009fe0 <__gethex+0xa4>
 8009ff0:	782b      	ldrb	r3, [r5, #0]
 8009ff2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ff6:	2b50      	cmp	r3, #80	; 0x50
 8009ff8:	d13d      	bne.n	800a076 <__gethex+0x13a>
 8009ffa:	786b      	ldrb	r3, [r5, #1]
 8009ffc:	2b2b      	cmp	r3, #43	; 0x2b
 8009ffe:	d02f      	beq.n	800a060 <__gethex+0x124>
 800a000:	2b2d      	cmp	r3, #45	; 0x2d
 800a002:	d031      	beq.n	800a068 <__gethex+0x12c>
 800a004:	1c69      	adds	r1, r5, #1
 800a006:	f04f 0b00 	mov.w	fp, #0
 800a00a:	7808      	ldrb	r0, [r1, #0]
 800a00c:	f7ff ff80 	bl	8009f10 <__hexdig_fun>
 800a010:	1e42      	subs	r2, r0, #1
 800a012:	b2d2      	uxtb	r2, r2
 800a014:	2a18      	cmp	r2, #24
 800a016:	d82e      	bhi.n	800a076 <__gethex+0x13a>
 800a018:	f1a0 0210 	sub.w	r2, r0, #16
 800a01c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a020:	f7ff ff76 	bl	8009f10 <__hexdig_fun>
 800a024:	f100 3cff 	add.w	ip, r0, #4294967295
 800a028:	fa5f fc8c 	uxtb.w	ip, ip
 800a02c:	f1bc 0f18 	cmp.w	ip, #24
 800a030:	d91d      	bls.n	800a06e <__gethex+0x132>
 800a032:	f1bb 0f00 	cmp.w	fp, #0
 800a036:	d000      	beq.n	800a03a <__gethex+0xfe>
 800a038:	4252      	negs	r2, r2
 800a03a:	4416      	add	r6, r2
 800a03c:	f8ca 1000 	str.w	r1, [sl]
 800a040:	b1dc      	cbz	r4, 800a07a <__gethex+0x13e>
 800a042:	9b01      	ldr	r3, [sp, #4]
 800a044:	2b00      	cmp	r3, #0
 800a046:	bf14      	ite	ne
 800a048:	f04f 0800 	movne.w	r8, #0
 800a04c:	f04f 0806 	moveq.w	r8, #6
 800a050:	4640      	mov	r0, r8
 800a052:	b005      	add	sp, #20
 800a054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a058:	4645      	mov	r5, r8
 800a05a:	4626      	mov	r6, r4
 800a05c:	2401      	movs	r4, #1
 800a05e:	e7c7      	b.n	8009ff0 <__gethex+0xb4>
 800a060:	f04f 0b00 	mov.w	fp, #0
 800a064:	1ca9      	adds	r1, r5, #2
 800a066:	e7d0      	b.n	800a00a <__gethex+0xce>
 800a068:	f04f 0b01 	mov.w	fp, #1
 800a06c:	e7fa      	b.n	800a064 <__gethex+0x128>
 800a06e:	230a      	movs	r3, #10
 800a070:	fb03 0002 	mla	r0, r3, r2, r0
 800a074:	e7d0      	b.n	800a018 <__gethex+0xdc>
 800a076:	4629      	mov	r1, r5
 800a078:	e7e0      	b.n	800a03c <__gethex+0x100>
 800a07a:	eba5 0308 	sub.w	r3, r5, r8
 800a07e:	3b01      	subs	r3, #1
 800a080:	4621      	mov	r1, r4
 800a082:	2b07      	cmp	r3, #7
 800a084:	dc0a      	bgt.n	800a09c <__gethex+0x160>
 800a086:	4648      	mov	r0, r9
 800a088:	f000 fb0e 	bl	800a6a8 <_Balloc>
 800a08c:	4604      	mov	r4, r0
 800a08e:	b940      	cbnz	r0, 800a0a2 <__gethex+0x166>
 800a090:	4b61      	ldr	r3, [pc, #388]	; (800a218 <__gethex+0x2dc>)
 800a092:	4602      	mov	r2, r0
 800a094:	21e4      	movs	r1, #228	; 0xe4
 800a096:	4861      	ldr	r0, [pc, #388]	; (800a21c <__gethex+0x2e0>)
 800a098:	f001 f9f0 	bl	800b47c <__assert_func>
 800a09c:	3101      	adds	r1, #1
 800a09e:	105b      	asrs	r3, r3, #1
 800a0a0:	e7ef      	b.n	800a082 <__gethex+0x146>
 800a0a2:	f100 0a14 	add.w	sl, r0, #20
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	495a      	ldr	r1, [pc, #360]	; (800a214 <__gethex+0x2d8>)
 800a0aa:	f8cd a004 	str.w	sl, [sp, #4]
 800a0ae:	469b      	mov	fp, r3
 800a0b0:	45a8      	cmp	r8, r5
 800a0b2:	d342      	bcc.n	800a13a <__gethex+0x1fe>
 800a0b4:	9801      	ldr	r0, [sp, #4]
 800a0b6:	f840 bb04 	str.w	fp, [r0], #4
 800a0ba:	eba0 000a 	sub.w	r0, r0, sl
 800a0be:	1080      	asrs	r0, r0, #2
 800a0c0:	6120      	str	r0, [r4, #16]
 800a0c2:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a0c6:	4658      	mov	r0, fp
 800a0c8:	f000 fbe0 	bl	800a88c <__hi0bits>
 800a0cc:	683d      	ldr	r5, [r7, #0]
 800a0ce:	eba8 0000 	sub.w	r0, r8, r0
 800a0d2:	42a8      	cmp	r0, r5
 800a0d4:	dd59      	ble.n	800a18a <__gethex+0x24e>
 800a0d6:	eba0 0805 	sub.w	r8, r0, r5
 800a0da:	4641      	mov	r1, r8
 800a0dc:	4620      	mov	r0, r4
 800a0de:	f000 ff6f 	bl	800afc0 <__any_on>
 800a0e2:	4683      	mov	fp, r0
 800a0e4:	b1b8      	cbz	r0, 800a116 <__gethex+0x1da>
 800a0e6:	f108 33ff 	add.w	r3, r8, #4294967295
 800a0ea:	1159      	asrs	r1, r3, #5
 800a0ec:	f003 021f 	and.w	r2, r3, #31
 800a0f0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a0f4:	f04f 0b01 	mov.w	fp, #1
 800a0f8:	fa0b f202 	lsl.w	r2, fp, r2
 800a0fc:	420a      	tst	r2, r1
 800a0fe:	d00a      	beq.n	800a116 <__gethex+0x1da>
 800a100:	455b      	cmp	r3, fp
 800a102:	dd06      	ble.n	800a112 <__gethex+0x1d6>
 800a104:	f1a8 0102 	sub.w	r1, r8, #2
 800a108:	4620      	mov	r0, r4
 800a10a:	f000 ff59 	bl	800afc0 <__any_on>
 800a10e:	2800      	cmp	r0, #0
 800a110:	d138      	bne.n	800a184 <__gethex+0x248>
 800a112:	f04f 0b02 	mov.w	fp, #2
 800a116:	4641      	mov	r1, r8
 800a118:	4620      	mov	r0, r4
 800a11a:	f7ff fea7 	bl	8009e6c <rshift>
 800a11e:	4446      	add	r6, r8
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	42b3      	cmp	r3, r6
 800a124:	da41      	bge.n	800a1aa <__gethex+0x26e>
 800a126:	4621      	mov	r1, r4
 800a128:	4648      	mov	r0, r9
 800a12a:	f000 fafd 	bl	800a728 <_Bfree>
 800a12e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a130:	2300      	movs	r3, #0
 800a132:	6013      	str	r3, [r2, #0]
 800a134:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a138:	e78a      	b.n	800a050 <__gethex+0x114>
 800a13a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a13e:	2a2e      	cmp	r2, #46	; 0x2e
 800a140:	d014      	beq.n	800a16c <__gethex+0x230>
 800a142:	2b20      	cmp	r3, #32
 800a144:	d106      	bne.n	800a154 <__gethex+0x218>
 800a146:	9b01      	ldr	r3, [sp, #4]
 800a148:	f843 bb04 	str.w	fp, [r3], #4
 800a14c:	f04f 0b00 	mov.w	fp, #0
 800a150:	9301      	str	r3, [sp, #4]
 800a152:	465b      	mov	r3, fp
 800a154:	7828      	ldrb	r0, [r5, #0]
 800a156:	9303      	str	r3, [sp, #12]
 800a158:	f7ff feda 	bl	8009f10 <__hexdig_fun>
 800a15c:	9b03      	ldr	r3, [sp, #12]
 800a15e:	f000 000f 	and.w	r0, r0, #15
 800a162:	4098      	lsls	r0, r3
 800a164:	ea4b 0b00 	orr.w	fp, fp, r0
 800a168:	3304      	adds	r3, #4
 800a16a:	e7a1      	b.n	800a0b0 <__gethex+0x174>
 800a16c:	45a8      	cmp	r8, r5
 800a16e:	d8e8      	bhi.n	800a142 <__gethex+0x206>
 800a170:	2201      	movs	r2, #1
 800a172:	4628      	mov	r0, r5
 800a174:	9303      	str	r3, [sp, #12]
 800a176:	f7fe ff12 	bl	8008f9e <strncmp>
 800a17a:	4926      	ldr	r1, [pc, #152]	; (800a214 <__gethex+0x2d8>)
 800a17c:	9b03      	ldr	r3, [sp, #12]
 800a17e:	2800      	cmp	r0, #0
 800a180:	d1df      	bne.n	800a142 <__gethex+0x206>
 800a182:	e795      	b.n	800a0b0 <__gethex+0x174>
 800a184:	f04f 0b03 	mov.w	fp, #3
 800a188:	e7c5      	b.n	800a116 <__gethex+0x1da>
 800a18a:	da0b      	bge.n	800a1a4 <__gethex+0x268>
 800a18c:	eba5 0800 	sub.w	r8, r5, r0
 800a190:	4621      	mov	r1, r4
 800a192:	4642      	mov	r2, r8
 800a194:	4648      	mov	r0, r9
 800a196:	f000 fce1 	bl	800ab5c <__lshift>
 800a19a:	eba6 0608 	sub.w	r6, r6, r8
 800a19e:	4604      	mov	r4, r0
 800a1a0:	f100 0a14 	add.w	sl, r0, #20
 800a1a4:	f04f 0b00 	mov.w	fp, #0
 800a1a8:	e7ba      	b.n	800a120 <__gethex+0x1e4>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	42b3      	cmp	r3, r6
 800a1ae:	dd73      	ble.n	800a298 <__gethex+0x35c>
 800a1b0:	1b9e      	subs	r6, r3, r6
 800a1b2:	42b5      	cmp	r5, r6
 800a1b4:	dc34      	bgt.n	800a220 <__gethex+0x2e4>
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	2b02      	cmp	r3, #2
 800a1ba:	d023      	beq.n	800a204 <__gethex+0x2c8>
 800a1bc:	2b03      	cmp	r3, #3
 800a1be:	d025      	beq.n	800a20c <__gethex+0x2d0>
 800a1c0:	2b01      	cmp	r3, #1
 800a1c2:	d115      	bne.n	800a1f0 <__gethex+0x2b4>
 800a1c4:	42b5      	cmp	r5, r6
 800a1c6:	d113      	bne.n	800a1f0 <__gethex+0x2b4>
 800a1c8:	2d01      	cmp	r5, #1
 800a1ca:	d10b      	bne.n	800a1e4 <__gethex+0x2a8>
 800a1cc:	9a02      	ldr	r2, [sp, #8]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6013      	str	r3, [r2, #0]
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	6123      	str	r3, [r4, #16]
 800a1d6:	f8ca 3000 	str.w	r3, [sl]
 800a1da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1dc:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a1e0:	601c      	str	r4, [r3, #0]
 800a1e2:	e735      	b.n	800a050 <__gethex+0x114>
 800a1e4:	1e69      	subs	r1, r5, #1
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	f000 feea 	bl	800afc0 <__any_on>
 800a1ec:	2800      	cmp	r0, #0
 800a1ee:	d1ed      	bne.n	800a1cc <__gethex+0x290>
 800a1f0:	4621      	mov	r1, r4
 800a1f2:	4648      	mov	r0, r9
 800a1f4:	f000 fa98 	bl	800a728 <_Bfree>
 800a1f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	6013      	str	r3, [r2, #0]
 800a1fe:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a202:	e725      	b.n	800a050 <__gethex+0x114>
 800a204:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a206:	2b00      	cmp	r3, #0
 800a208:	d1f2      	bne.n	800a1f0 <__gethex+0x2b4>
 800a20a:	e7df      	b.n	800a1cc <__gethex+0x290>
 800a20c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d1dc      	bne.n	800a1cc <__gethex+0x290>
 800a212:	e7ed      	b.n	800a1f0 <__gethex+0x2b4>
 800a214:	0800bbb4 	.word	0x0800bbb4
 800a218:	0800bcc0 	.word	0x0800bcc0
 800a21c:	0800bcd1 	.word	0x0800bcd1
 800a220:	f106 38ff 	add.w	r8, r6, #4294967295
 800a224:	f1bb 0f00 	cmp.w	fp, #0
 800a228:	d133      	bne.n	800a292 <__gethex+0x356>
 800a22a:	f1b8 0f00 	cmp.w	r8, #0
 800a22e:	d004      	beq.n	800a23a <__gethex+0x2fe>
 800a230:	4641      	mov	r1, r8
 800a232:	4620      	mov	r0, r4
 800a234:	f000 fec4 	bl	800afc0 <__any_on>
 800a238:	4683      	mov	fp, r0
 800a23a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a23e:	2301      	movs	r3, #1
 800a240:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a244:	f008 081f 	and.w	r8, r8, #31
 800a248:	fa03 f308 	lsl.w	r3, r3, r8
 800a24c:	4213      	tst	r3, r2
 800a24e:	4631      	mov	r1, r6
 800a250:	4620      	mov	r0, r4
 800a252:	bf18      	it	ne
 800a254:	f04b 0b02 	orrne.w	fp, fp, #2
 800a258:	1bad      	subs	r5, r5, r6
 800a25a:	f7ff fe07 	bl	8009e6c <rshift>
 800a25e:	687e      	ldr	r6, [r7, #4]
 800a260:	f04f 0802 	mov.w	r8, #2
 800a264:	f1bb 0f00 	cmp.w	fp, #0
 800a268:	d04a      	beq.n	800a300 <__gethex+0x3c4>
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2b02      	cmp	r3, #2
 800a26e:	d016      	beq.n	800a29e <__gethex+0x362>
 800a270:	2b03      	cmp	r3, #3
 800a272:	d018      	beq.n	800a2a6 <__gethex+0x36a>
 800a274:	2b01      	cmp	r3, #1
 800a276:	d109      	bne.n	800a28c <__gethex+0x350>
 800a278:	f01b 0f02 	tst.w	fp, #2
 800a27c:	d006      	beq.n	800a28c <__gethex+0x350>
 800a27e:	f8da 3000 	ldr.w	r3, [sl]
 800a282:	ea4b 0b03 	orr.w	fp, fp, r3
 800a286:	f01b 0f01 	tst.w	fp, #1
 800a28a:	d10f      	bne.n	800a2ac <__gethex+0x370>
 800a28c:	f048 0810 	orr.w	r8, r8, #16
 800a290:	e036      	b.n	800a300 <__gethex+0x3c4>
 800a292:	f04f 0b01 	mov.w	fp, #1
 800a296:	e7d0      	b.n	800a23a <__gethex+0x2fe>
 800a298:	f04f 0801 	mov.w	r8, #1
 800a29c:	e7e2      	b.n	800a264 <__gethex+0x328>
 800a29e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a2a0:	f1c3 0301 	rsb	r3, r3, #1
 800a2a4:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d0ef      	beq.n	800a28c <__gethex+0x350>
 800a2ac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a2b0:	f104 0214 	add.w	r2, r4, #20
 800a2b4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a2b8:	9301      	str	r3, [sp, #4]
 800a2ba:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a2be:	2300      	movs	r3, #0
 800a2c0:	4694      	mov	ip, r2
 800a2c2:	f852 1b04 	ldr.w	r1, [r2], #4
 800a2c6:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a2ca:	d01e      	beq.n	800a30a <__gethex+0x3ce>
 800a2cc:	3101      	adds	r1, #1
 800a2ce:	f8cc 1000 	str.w	r1, [ip]
 800a2d2:	f1b8 0f02 	cmp.w	r8, #2
 800a2d6:	f104 0214 	add.w	r2, r4, #20
 800a2da:	d13d      	bne.n	800a358 <__gethex+0x41c>
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	3b01      	subs	r3, #1
 800a2e0:	42ab      	cmp	r3, r5
 800a2e2:	d10b      	bne.n	800a2fc <__gethex+0x3c0>
 800a2e4:	1169      	asrs	r1, r5, #5
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	f005 051f 	and.w	r5, r5, #31
 800a2ec:	fa03 f505 	lsl.w	r5, r3, r5
 800a2f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2f4:	421d      	tst	r5, r3
 800a2f6:	bf18      	it	ne
 800a2f8:	f04f 0801 	movne.w	r8, #1
 800a2fc:	f048 0820 	orr.w	r8, r8, #32
 800a300:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a302:	601c      	str	r4, [r3, #0]
 800a304:	9b02      	ldr	r3, [sp, #8]
 800a306:	601e      	str	r6, [r3, #0]
 800a308:	e6a2      	b.n	800a050 <__gethex+0x114>
 800a30a:	4290      	cmp	r0, r2
 800a30c:	f842 3c04 	str.w	r3, [r2, #-4]
 800a310:	d8d6      	bhi.n	800a2c0 <__gethex+0x384>
 800a312:	68a2      	ldr	r2, [r4, #8]
 800a314:	4593      	cmp	fp, r2
 800a316:	db17      	blt.n	800a348 <__gethex+0x40c>
 800a318:	6861      	ldr	r1, [r4, #4]
 800a31a:	4648      	mov	r0, r9
 800a31c:	3101      	adds	r1, #1
 800a31e:	f000 f9c3 	bl	800a6a8 <_Balloc>
 800a322:	4682      	mov	sl, r0
 800a324:	b918      	cbnz	r0, 800a32e <__gethex+0x3f2>
 800a326:	4b1b      	ldr	r3, [pc, #108]	; (800a394 <__gethex+0x458>)
 800a328:	4602      	mov	r2, r0
 800a32a:	2184      	movs	r1, #132	; 0x84
 800a32c:	e6b3      	b.n	800a096 <__gethex+0x15a>
 800a32e:	6922      	ldr	r2, [r4, #16]
 800a330:	3202      	adds	r2, #2
 800a332:	f104 010c 	add.w	r1, r4, #12
 800a336:	0092      	lsls	r2, r2, #2
 800a338:	300c      	adds	r0, #12
 800a33a:	f7fe feba 	bl	80090b2 <memcpy>
 800a33e:	4621      	mov	r1, r4
 800a340:	4648      	mov	r0, r9
 800a342:	f000 f9f1 	bl	800a728 <_Bfree>
 800a346:	4654      	mov	r4, sl
 800a348:	6922      	ldr	r2, [r4, #16]
 800a34a:	1c51      	adds	r1, r2, #1
 800a34c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a350:	6121      	str	r1, [r4, #16]
 800a352:	2101      	movs	r1, #1
 800a354:	6151      	str	r1, [r2, #20]
 800a356:	e7bc      	b.n	800a2d2 <__gethex+0x396>
 800a358:	6921      	ldr	r1, [r4, #16]
 800a35a:	4559      	cmp	r1, fp
 800a35c:	dd0b      	ble.n	800a376 <__gethex+0x43a>
 800a35e:	2101      	movs	r1, #1
 800a360:	4620      	mov	r0, r4
 800a362:	f7ff fd83 	bl	8009e6c <rshift>
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	3601      	adds	r6, #1
 800a36a:	42b3      	cmp	r3, r6
 800a36c:	f6ff aedb 	blt.w	800a126 <__gethex+0x1ea>
 800a370:	f04f 0801 	mov.w	r8, #1
 800a374:	e7c2      	b.n	800a2fc <__gethex+0x3c0>
 800a376:	f015 051f 	ands.w	r5, r5, #31
 800a37a:	d0f9      	beq.n	800a370 <__gethex+0x434>
 800a37c:	9b01      	ldr	r3, [sp, #4]
 800a37e:	441a      	add	r2, r3
 800a380:	f1c5 0520 	rsb	r5, r5, #32
 800a384:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a388:	f000 fa80 	bl	800a88c <__hi0bits>
 800a38c:	42a8      	cmp	r0, r5
 800a38e:	dbe6      	blt.n	800a35e <__gethex+0x422>
 800a390:	e7ee      	b.n	800a370 <__gethex+0x434>
 800a392:	bf00      	nop
 800a394:	0800bcc0 	.word	0x0800bcc0

0800a398 <L_shift>:
 800a398:	f1c2 0208 	rsb	r2, r2, #8
 800a39c:	0092      	lsls	r2, r2, #2
 800a39e:	b570      	push	{r4, r5, r6, lr}
 800a3a0:	f1c2 0620 	rsb	r6, r2, #32
 800a3a4:	6843      	ldr	r3, [r0, #4]
 800a3a6:	6804      	ldr	r4, [r0, #0]
 800a3a8:	fa03 f506 	lsl.w	r5, r3, r6
 800a3ac:	432c      	orrs	r4, r5
 800a3ae:	40d3      	lsrs	r3, r2
 800a3b0:	6004      	str	r4, [r0, #0]
 800a3b2:	f840 3f04 	str.w	r3, [r0, #4]!
 800a3b6:	4288      	cmp	r0, r1
 800a3b8:	d3f4      	bcc.n	800a3a4 <L_shift+0xc>
 800a3ba:	bd70      	pop	{r4, r5, r6, pc}

0800a3bc <__match>:
 800a3bc:	b530      	push	{r4, r5, lr}
 800a3be:	6803      	ldr	r3, [r0, #0]
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3c6:	b914      	cbnz	r4, 800a3ce <__match+0x12>
 800a3c8:	6003      	str	r3, [r0, #0]
 800a3ca:	2001      	movs	r0, #1
 800a3cc:	bd30      	pop	{r4, r5, pc}
 800a3ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3d2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a3d6:	2d19      	cmp	r5, #25
 800a3d8:	bf98      	it	ls
 800a3da:	3220      	addls	r2, #32
 800a3dc:	42a2      	cmp	r2, r4
 800a3de:	d0f0      	beq.n	800a3c2 <__match+0x6>
 800a3e0:	2000      	movs	r0, #0
 800a3e2:	e7f3      	b.n	800a3cc <__match+0x10>

0800a3e4 <__hexnan>:
 800a3e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e8:	680b      	ldr	r3, [r1, #0]
 800a3ea:	6801      	ldr	r1, [r0, #0]
 800a3ec:	115e      	asrs	r6, r3, #5
 800a3ee:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a3f2:	f013 031f 	ands.w	r3, r3, #31
 800a3f6:	b087      	sub	sp, #28
 800a3f8:	bf18      	it	ne
 800a3fa:	3604      	addne	r6, #4
 800a3fc:	2500      	movs	r5, #0
 800a3fe:	1f37      	subs	r7, r6, #4
 800a400:	4682      	mov	sl, r0
 800a402:	4690      	mov	r8, r2
 800a404:	9301      	str	r3, [sp, #4]
 800a406:	f846 5c04 	str.w	r5, [r6, #-4]
 800a40a:	46b9      	mov	r9, r7
 800a40c:	463c      	mov	r4, r7
 800a40e:	9502      	str	r5, [sp, #8]
 800a410:	46ab      	mov	fp, r5
 800a412:	784a      	ldrb	r2, [r1, #1]
 800a414:	1c4b      	adds	r3, r1, #1
 800a416:	9303      	str	r3, [sp, #12]
 800a418:	b342      	cbz	r2, 800a46c <__hexnan+0x88>
 800a41a:	4610      	mov	r0, r2
 800a41c:	9105      	str	r1, [sp, #20]
 800a41e:	9204      	str	r2, [sp, #16]
 800a420:	f7ff fd76 	bl	8009f10 <__hexdig_fun>
 800a424:	2800      	cmp	r0, #0
 800a426:	d14f      	bne.n	800a4c8 <__hexnan+0xe4>
 800a428:	9a04      	ldr	r2, [sp, #16]
 800a42a:	9905      	ldr	r1, [sp, #20]
 800a42c:	2a20      	cmp	r2, #32
 800a42e:	d818      	bhi.n	800a462 <__hexnan+0x7e>
 800a430:	9b02      	ldr	r3, [sp, #8]
 800a432:	459b      	cmp	fp, r3
 800a434:	dd13      	ble.n	800a45e <__hexnan+0x7a>
 800a436:	454c      	cmp	r4, r9
 800a438:	d206      	bcs.n	800a448 <__hexnan+0x64>
 800a43a:	2d07      	cmp	r5, #7
 800a43c:	dc04      	bgt.n	800a448 <__hexnan+0x64>
 800a43e:	462a      	mov	r2, r5
 800a440:	4649      	mov	r1, r9
 800a442:	4620      	mov	r0, r4
 800a444:	f7ff ffa8 	bl	800a398 <L_shift>
 800a448:	4544      	cmp	r4, r8
 800a44a:	d950      	bls.n	800a4ee <__hexnan+0x10a>
 800a44c:	2300      	movs	r3, #0
 800a44e:	f1a4 0904 	sub.w	r9, r4, #4
 800a452:	f844 3c04 	str.w	r3, [r4, #-4]
 800a456:	f8cd b008 	str.w	fp, [sp, #8]
 800a45a:	464c      	mov	r4, r9
 800a45c:	461d      	mov	r5, r3
 800a45e:	9903      	ldr	r1, [sp, #12]
 800a460:	e7d7      	b.n	800a412 <__hexnan+0x2e>
 800a462:	2a29      	cmp	r2, #41	; 0x29
 800a464:	d155      	bne.n	800a512 <__hexnan+0x12e>
 800a466:	3102      	adds	r1, #2
 800a468:	f8ca 1000 	str.w	r1, [sl]
 800a46c:	f1bb 0f00 	cmp.w	fp, #0
 800a470:	d04f      	beq.n	800a512 <__hexnan+0x12e>
 800a472:	454c      	cmp	r4, r9
 800a474:	d206      	bcs.n	800a484 <__hexnan+0xa0>
 800a476:	2d07      	cmp	r5, #7
 800a478:	dc04      	bgt.n	800a484 <__hexnan+0xa0>
 800a47a:	462a      	mov	r2, r5
 800a47c:	4649      	mov	r1, r9
 800a47e:	4620      	mov	r0, r4
 800a480:	f7ff ff8a 	bl	800a398 <L_shift>
 800a484:	4544      	cmp	r4, r8
 800a486:	d934      	bls.n	800a4f2 <__hexnan+0x10e>
 800a488:	f1a8 0204 	sub.w	r2, r8, #4
 800a48c:	4623      	mov	r3, r4
 800a48e:	f853 1b04 	ldr.w	r1, [r3], #4
 800a492:	f842 1f04 	str.w	r1, [r2, #4]!
 800a496:	429f      	cmp	r7, r3
 800a498:	d2f9      	bcs.n	800a48e <__hexnan+0xaa>
 800a49a:	1b3b      	subs	r3, r7, r4
 800a49c:	f023 0303 	bic.w	r3, r3, #3
 800a4a0:	3304      	adds	r3, #4
 800a4a2:	3e03      	subs	r6, #3
 800a4a4:	3401      	adds	r4, #1
 800a4a6:	42a6      	cmp	r6, r4
 800a4a8:	bf38      	it	cc
 800a4aa:	2304      	movcc	r3, #4
 800a4ac:	4443      	add	r3, r8
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	f843 2b04 	str.w	r2, [r3], #4
 800a4b4:	429f      	cmp	r7, r3
 800a4b6:	d2fb      	bcs.n	800a4b0 <__hexnan+0xcc>
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	b91b      	cbnz	r3, 800a4c4 <__hexnan+0xe0>
 800a4bc:	4547      	cmp	r7, r8
 800a4be:	d126      	bne.n	800a50e <__hexnan+0x12a>
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	603b      	str	r3, [r7, #0]
 800a4c4:	2005      	movs	r0, #5
 800a4c6:	e025      	b.n	800a514 <__hexnan+0x130>
 800a4c8:	3501      	adds	r5, #1
 800a4ca:	2d08      	cmp	r5, #8
 800a4cc:	f10b 0b01 	add.w	fp, fp, #1
 800a4d0:	dd06      	ble.n	800a4e0 <__hexnan+0xfc>
 800a4d2:	4544      	cmp	r4, r8
 800a4d4:	d9c3      	bls.n	800a45e <__hexnan+0x7a>
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a4dc:	2501      	movs	r5, #1
 800a4de:	3c04      	subs	r4, #4
 800a4e0:	6822      	ldr	r2, [r4, #0]
 800a4e2:	f000 000f 	and.w	r0, r0, #15
 800a4e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a4ea:	6020      	str	r0, [r4, #0]
 800a4ec:	e7b7      	b.n	800a45e <__hexnan+0x7a>
 800a4ee:	2508      	movs	r5, #8
 800a4f0:	e7b5      	b.n	800a45e <__hexnan+0x7a>
 800a4f2:	9b01      	ldr	r3, [sp, #4]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d0df      	beq.n	800a4b8 <__hexnan+0xd4>
 800a4f8:	f1c3 0320 	rsb	r3, r3, #32
 800a4fc:	f04f 32ff 	mov.w	r2, #4294967295
 800a500:	40da      	lsrs	r2, r3
 800a502:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a506:	4013      	ands	r3, r2
 800a508:	f846 3c04 	str.w	r3, [r6, #-4]
 800a50c:	e7d4      	b.n	800a4b8 <__hexnan+0xd4>
 800a50e:	3f04      	subs	r7, #4
 800a510:	e7d2      	b.n	800a4b8 <__hexnan+0xd4>
 800a512:	2004      	movs	r0, #4
 800a514:	b007      	add	sp, #28
 800a516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800a51c <malloc>:
 800a51c:	4b02      	ldr	r3, [pc, #8]	; (800a528 <malloc+0xc>)
 800a51e:	4601      	mov	r1, r0
 800a520:	6818      	ldr	r0, [r3, #0]
 800a522:	f000 b823 	b.w	800a56c <_malloc_r>
 800a526:	bf00      	nop
 800a528:	200001d4 	.word	0x200001d4

0800a52c <sbrk_aligned>:
 800a52c:	b570      	push	{r4, r5, r6, lr}
 800a52e:	4e0e      	ldr	r6, [pc, #56]	; (800a568 <sbrk_aligned+0x3c>)
 800a530:	460c      	mov	r4, r1
 800a532:	6831      	ldr	r1, [r6, #0]
 800a534:	4605      	mov	r5, r0
 800a536:	b911      	cbnz	r1, 800a53e <sbrk_aligned+0x12>
 800a538:	f000 ff90 	bl	800b45c <_sbrk_r>
 800a53c:	6030      	str	r0, [r6, #0]
 800a53e:	4621      	mov	r1, r4
 800a540:	4628      	mov	r0, r5
 800a542:	f000 ff8b 	bl	800b45c <_sbrk_r>
 800a546:	1c43      	adds	r3, r0, #1
 800a548:	d00a      	beq.n	800a560 <sbrk_aligned+0x34>
 800a54a:	1cc4      	adds	r4, r0, #3
 800a54c:	f024 0403 	bic.w	r4, r4, #3
 800a550:	42a0      	cmp	r0, r4
 800a552:	d007      	beq.n	800a564 <sbrk_aligned+0x38>
 800a554:	1a21      	subs	r1, r4, r0
 800a556:	4628      	mov	r0, r5
 800a558:	f000 ff80 	bl	800b45c <_sbrk_r>
 800a55c:	3001      	adds	r0, #1
 800a55e:	d101      	bne.n	800a564 <sbrk_aligned+0x38>
 800a560:	f04f 34ff 	mov.w	r4, #4294967295
 800a564:	4620      	mov	r0, r4
 800a566:	bd70      	pop	{r4, r5, r6, pc}
 800a568:	20000a94 	.word	0x20000a94

0800a56c <_malloc_r>:
 800a56c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a570:	1ccd      	adds	r5, r1, #3
 800a572:	f025 0503 	bic.w	r5, r5, #3
 800a576:	3508      	adds	r5, #8
 800a578:	2d0c      	cmp	r5, #12
 800a57a:	bf38      	it	cc
 800a57c:	250c      	movcc	r5, #12
 800a57e:	2d00      	cmp	r5, #0
 800a580:	4607      	mov	r7, r0
 800a582:	db01      	blt.n	800a588 <_malloc_r+0x1c>
 800a584:	42a9      	cmp	r1, r5
 800a586:	d905      	bls.n	800a594 <_malloc_r+0x28>
 800a588:	230c      	movs	r3, #12
 800a58a:	603b      	str	r3, [r7, #0]
 800a58c:	2600      	movs	r6, #0
 800a58e:	4630      	mov	r0, r6
 800a590:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a594:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a668 <_malloc_r+0xfc>
 800a598:	f000 f87a 	bl	800a690 <__malloc_lock>
 800a59c:	f8d8 3000 	ldr.w	r3, [r8]
 800a5a0:	461c      	mov	r4, r3
 800a5a2:	bb5c      	cbnz	r4, 800a5fc <_malloc_r+0x90>
 800a5a4:	4629      	mov	r1, r5
 800a5a6:	4638      	mov	r0, r7
 800a5a8:	f7ff ffc0 	bl	800a52c <sbrk_aligned>
 800a5ac:	1c43      	adds	r3, r0, #1
 800a5ae:	4604      	mov	r4, r0
 800a5b0:	d155      	bne.n	800a65e <_malloc_r+0xf2>
 800a5b2:	f8d8 4000 	ldr.w	r4, [r8]
 800a5b6:	4626      	mov	r6, r4
 800a5b8:	2e00      	cmp	r6, #0
 800a5ba:	d145      	bne.n	800a648 <_malloc_r+0xdc>
 800a5bc:	2c00      	cmp	r4, #0
 800a5be:	d048      	beq.n	800a652 <_malloc_r+0xe6>
 800a5c0:	6823      	ldr	r3, [r4, #0]
 800a5c2:	4631      	mov	r1, r6
 800a5c4:	4638      	mov	r0, r7
 800a5c6:	eb04 0903 	add.w	r9, r4, r3
 800a5ca:	f000 ff47 	bl	800b45c <_sbrk_r>
 800a5ce:	4581      	cmp	r9, r0
 800a5d0:	d13f      	bne.n	800a652 <_malloc_r+0xe6>
 800a5d2:	6821      	ldr	r1, [r4, #0]
 800a5d4:	1a6d      	subs	r5, r5, r1
 800a5d6:	4629      	mov	r1, r5
 800a5d8:	4638      	mov	r0, r7
 800a5da:	f7ff ffa7 	bl	800a52c <sbrk_aligned>
 800a5de:	3001      	adds	r0, #1
 800a5e0:	d037      	beq.n	800a652 <_malloc_r+0xe6>
 800a5e2:	6823      	ldr	r3, [r4, #0]
 800a5e4:	442b      	add	r3, r5
 800a5e6:	6023      	str	r3, [r4, #0]
 800a5e8:	f8d8 3000 	ldr.w	r3, [r8]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d038      	beq.n	800a662 <_malloc_r+0xf6>
 800a5f0:	685a      	ldr	r2, [r3, #4]
 800a5f2:	42a2      	cmp	r2, r4
 800a5f4:	d12b      	bne.n	800a64e <_malloc_r+0xe2>
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	605a      	str	r2, [r3, #4]
 800a5fa:	e00f      	b.n	800a61c <_malloc_r+0xb0>
 800a5fc:	6822      	ldr	r2, [r4, #0]
 800a5fe:	1b52      	subs	r2, r2, r5
 800a600:	d41f      	bmi.n	800a642 <_malloc_r+0xd6>
 800a602:	2a0b      	cmp	r2, #11
 800a604:	d917      	bls.n	800a636 <_malloc_r+0xca>
 800a606:	1961      	adds	r1, r4, r5
 800a608:	42a3      	cmp	r3, r4
 800a60a:	6025      	str	r5, [r4, #0]
 800a60c:	bf18      	it	ne
 800a60e:	6059      	strne	r1, [r3, #4]
 800a610:	6863      	ldr	r3, [r4, #4]
 800a612:	bf08      	it	eq
 800a614:	f8c8 1000 	streq.w	r1, [r8]
 800a618:	5162      	str	r2, [r4, r5]
 800a61a:	604b      	str	r3, [r1, #4]
 800a61c:	4638      	mov	r0, r7
 800a61e:	f104 060b 	add.w	r6, r4, #11
 800a622:	f000 f83b 	bl	800a69c <__malloc_unlock>
 800a626:	f026 0607 	bic.w	r6, r6, #7
 800a62a:	1d23      	adds	r3, r4, #4
 800a62c:	1af2      	subs	r2, r6, r3
 800a62e:	d0ae      	beq.n	800a58e <_malloc_r+0x22>
 800a630:	1b9b      	subs	r3, r3, r6
 800a632:	50a3      	str	r3, [r4, r2]
 800a634:	e7ab      	b.n	800a58e <_malloc_r+0x22>
 800a636:	42a3      	cmp	r3, r4
 800a638:	6862      	ldr	r2, [r4, #4]
 800a63a:	d1dd      	bne.n	800a5f8 <_malloc_r+0x8c>
 800a63c:	f8c8 2000 	str.w	r2, [r8]
 800a640:	e7ec      	b.n	800a61c <_malloc_r+0xb0>
 800a642:	4623      	mov	r3, r4
 800a644:	6864      	ldr	r4, [r4, #4]
 800a646:	e7ac      	b.n	800a5a2 <_malloc_r+0x36>
 800a648:	4634      	mov	r4, r6
 800a64a:	6876      	ldr	r6, [r6, #4]
 800a64c:	e7b4      	b.n	800a5b8 <_malloc_r+0x4c>
 800a64e:	4613      	mov	r3, r2
 800a650:	e7cc      	b.n	800a5ec <_malloc_r+0x80>
 800a652:	230c      	movs	r3, #12
 800a654:	603b      	str	r3, [r7, #0]
 800a656:	4638      	mov	r0, r7
 800a658:	f000 f820 	bl	800a69c <__malloc_unlock>
 800a65c:	e797      	b.n	800a58e <_malloc_r+0x22>
 800a65e:	6025      	str	r5, [r4, #0]
 800a660:	e7dc      	b.n	800a61c <_malloc_r+0xb0>
 800a662:	605b      	str	r3, [r3, #4]
 800a664:	deff      	udf	#255	; 0xff
 800a666:	bf00      	nop
 800a668:	20000a90 	.word	0x20000a90

0800a66c <__ascii_mbtowc>:
 800a66c:	b082      	sub	sp, #8
 800a66e:	b901      	cbnz	r1, 800a672 <__ascii_mbtowc+0x6>
 800a670:	a901      	add	r1, sp, #4
 800a672:	b142      	cbz	r2, 800a686 <__ascii_mbtowc+0x1a>
 800a674:	b14b      	cbz	r3, 800a68a <__ascii_mbtowc+0x1e>
 800a676:	7813      	ldrb	r3, [r2, #0]
 800a678:	600b      	str	r3, [r1, #0]
 800a67a:	7812      	ldrb	r2, [r2, #0]
 800a67c:	1e10      	subs	r0, r2, #0
 800a67e:	bf18      	it	ne
 800a680:	2001      	movne	r0, #1
 800a682:	b002      	add	sp, #8
 800a684:	4770      	bx	lr
 800a686:	4610      	mov	r0, r2
 800a688:	e7fb      	b.n	800a682 <__ascii_mbtowc+0x16>
 800a68a:	f06f 0001 	mvn.w	r0, #1
 800a68e:	e7f8      	b.n	800a682 <__ascii_mbtowc+0x16>

0800a690 <__malloc_lock>:
 800a690:	4801      	ldr	r0, [pc, #4]	; (800a698 <__malloc_lock+0x8>)
 800a692:	f7fe bd0c 	b.w	80090ae <__retarget_lock_acquire_recursive>
 800a696:	bf00      	nop
 800a698:	20000a8c 	.word	0x20000a8c

0800a69c <__malloc_unlock>:
 800a69c:	4801      	ldr	r0, [pc, #4]	; (800a6a4 <__malloc_unlock+0x8>)
 800a69e:	f7fe bd07 	b.w	80090b0 <__retarget_lock_release_recursive>
 800a6a2:	bf00      	nop
 800a6a4:	20000a8c 	.word	0x20000a8c

0800a6a8 <_Balloc>:
 800a6a8:	b570      	push	{r4, r5, r6, lr}
 800a6aa:	69c6      	ldr	r6, [r0, #28]
 800a6ac:	4604      	mov	r4, r0
 800a6ae:	460d      	mov	r5, r1
 800a6b0:	b976      	cbnz	r6, 800a6d0 <_Balloc+0x28>
 800a6b2:	2010      	movs	r0, #16
 800a6b4:	f7ff ff32 	bl	800a51c <malloc>
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	61e0      	str	r0, [r4, #28]
 800a6bc:	b920      	cbnz	r0, 800a6c8 <_Balloc+0x20>
 800a6be:	4b18      	ldr	r3, [pc, #96]	; (800a720 <_Balloc+0x78>)
 800a6c0:	4818      	ldr	r0, [pc, #96]	; (800a724 <_Balloc+0x7c>)
 800a6c2:	216b      	movs	r1, #107	; 0x6b
 800a6c4:	f000 feda 	bl	800b47c <__assert_func>
 800a6c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6cc:	6006      	str	r6, [r0, #0]
 800a6ce:	60c6      	str	r6, [r0, #12]
 800a6d0:	69e6      	ldr	r6, [r4, #28]
 800a6d2:	68f3      	ldr	r3, [r6, #12]
 800a6d4:	b183      	cbz	r3, 800a6f8 <_Balloc+0x50>
 800a6d6:	69e3      	ldr	r3, [r4, #28]
 800a6d8:	68db      	ldr	r3, [r3, #12]
 800a6da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6de:	b9b8      	cbnz	r0, 800a710 <_Balloc+0x68>
 800a6e0:	2101      	movs	r1, #1
 800a6e2:	fa01 f605 	lsl.w	r6, r1, r5
 800a6e6:	1d72      	adds	r2, r6, #5
 800a6e8:	0092      	lsls	r2, r2, #2
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	f000 fee4 	bl	800b4b8 <_calloc_r>
 800a6f0:	b160      	cbz	r0, 800a70c <_Balloc+0x64>
 800a6f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6f6:	e00e      	b.n	800a716 <_Balloc+0x6e>
 800a6f8:	2221      	movs	r2, #33	; 0x21
 800a6fa:	2104      	movs	r1, #4
 800a6fc:	4620      	mov	r0, r4
 800a6fe:	f000 fedb 	bl	800b4b8 <_calloc_r>
 800a702:	69e3      	ldr	r3, [r4, #28]
 800a704:	60f0      	str	r0, [r6, #12]
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d1e4      	bne.n	800a6d6 <_Balloc+0x2e>
 800a70c:	2000      	movs	r0, #0
 800a70e:	bd70      	pop	{r4, r5, r6, pc}
 800a710:	6802      	ldr	r2, [r0, #0]
 800a712:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a716:	2300      	movs	r3, #0
 800a718:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a71c:	e7f7      	b.n	800a70e <_Balloc+0x66>
 800a71e:	bf00      	nop
 800a720:	0800bc51 	.word	0x0800bc51
 800a724:	0800bd31 	.word	0x0800bd31

0800a728 <_Bfree>:
 800a728:	b570      	push	{r4, r5, r6, lr}
 800a72a:	69c6      	ldr	r6, [r0, #28]
 800a72c:	4605      	mov	r5, r0
 800a72e:	460c      	mov	r4, r1
 800a730:	b976      	cbnz	r6, 800a750 <_Bfree+0x28>
 800a732:	2010      	movs	r0, #16
 800a734:	f7ff fef2 	bl	800a51c <malloc>
 800a738:	4602      	mov	r2, r0
 800a73a:	61e8      	str	r0, [r5, #28]
 800a73c:	b920      	cbnz	r0, 800a748 <_Bfree+0x20>
 800a73e:	4b09      	ldr	r3, [pc, #36]	; (800a764 <_Bfree+0x3c>)
 800a740:	4809      	ldr	r0, [pc, #36]	; (800a768 <_Bfree+0x40>)
 800a742:	218f      	movs	r1, #143	; 0x8f
 800a744:	f000 fe9a 	bl	800b47c <__assert_func>
 800a748:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a74c:	6006      	str	r6, [r0, #0]
 800a74e:	60c6      	str	r6, [r0, #12]
 800a750:	b13c      	cbz	r4, 800a762 <_Bfree+0x3a>
 800a752:	69eb      	ldr	r3, [r5, #28]
 800a754:	6862      	ldr	r2, [r4, #4]
 800a756:	68db      	ldr	r3, [r3, #12]
 800a758:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a75c:	6021      	str	r1, [r4, #0]
 800a75e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a762:	bd70      	pop	{r4, r5, r6, pc}
 800a764:	0800bc51 	.word	0x0800bc51
 800a768:	0800bd31 	.word	0x0800bd31

0800a76c <__multadd>:
 800a76c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a770:	690d      	ldr	r5, [r1, #16]
 800a772:	4607      	mov	r7, r0
 800a774:	460c      	mov	r4, r1
 800a776:	461e      	mov	r6, r3
 800a778:	f101 0c14 	add.w	ip, r1, #20
 800a77c:	2000      	movs	r0, #0
 800a77e:	f8dc 3000 	ldr.w	r3, [ip]
 800a782:	b299      	uxth	r1, r3
 800a784:	fb02 6101 	mla	r1, r2, r1, r6
 800a788:	0c1e      	lsrs	r6, r3, #16
 800a78a:	0c0b      	lsrs	r3, r1, #16
 800a78c:	fb02 3306 	mla	r3, r2, r6, r3
 800a790:	b289      	uxth	r1, r1
 800a792:	3001      	adds	r0, #1
 800a794:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a798:	4285      	cmp	r5, r0
 800a79a:	f84c 1b04 	str.w	r1, [ip], #4
 800a79e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a7a2:	dcec      	bgt.n	800a77e <__multadd+0x12>
 800a7a4:	b30e      	cbz	r6, 800a7ea <__multadd+0x7e>
 800a7a6:	68a3      	ldr	r3, [r4, #8]
 800a7a8:	42ab      	cmp	r3, r5
 800a7aa:	dc19      	bgt.n	800a7e0 <__multadd+0x74>
 800a7ac:	6861      	ldr	r1, [r4, #4]
 800a7ae:	4638      	mov	r0, r7
 800a7b0:	3101      	adds	r1, #1
 800a7b2:	f7ff ff79 	bl	800a6a8 <_Balloc>
 800a7b6:	4680      	mov	r8, r0
 800a7b8:	b928      	cbnz	r0, 800a7c6 <__multadd+0x5a>
 800a7ba:	4602      	mov	r2, r0
 800a7bc:	4b0c      	ldr	r3, [pc, #48]	; (800a7f0 <__multadd+0x84>)
 800a7be:	480d      	ldr	r0, [pc, #52]	; (800a7f4 <__multadd+0x88>)
 800a7c0:	21ba      	movs	r1, #186	; 0xba
 800a7c2:	f000 fe5b 	bl	800b47c <__assert_func>
 800a7c6:	6922      	ldr	r2, [r4, #16]
 800a7c8:	3202      	adds	r2, #2
 800a7ca:	f104 010c 	add.w	r1, r4, #12
 800a7ce:	0092      	lsls	r2, r2, #2
 800a7d0:	300c      	adds	r0, #12
 800a7d2:	f7fe fc6e 	bl	80090b2 <memcpy>
 800a7d6:	4621      	mov	r1, r4
 800a7d8:	4638      	mov	r0, r7
 800a7da:	f7ff ffa5 	bl	800a728 <_Bfree>
 800a7de:	4644      	mov	r4, r8
 800a7e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7e4:	3501      	adds	r5, #1
 800a7e6:	615e      	str	r6, [r3, #20]
 800a7e8:	6125      	str	r5, [r4, #16]
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7f0:	0800bcc0 	.word	0x0800bcc0
 800a7f4:	0800bd31 	.word	0x0800bd31

0800a7f8 <__s2b>:
 800a7f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7fc:	460c      	mov	r4, r1
 800a7fe:	4615      	mov	r5, r2
 800a800:	461f      	mov	r7, r3
 800a802:	2209      	movs	r2, #9
 800a804:	3308      	adds	r3, #8
 800a806:	4606      	mov	r6, r0
 800a808:	fb93 f3f2 	sdiv	r3, r3, r2
 800a80c:	2100      	movs	r1, #0
 800a80e:	2201      	movs	r2, #1
 800a810:	429a      	cmp	r2, r3
 800a812:	db09      	blt.n	800a828 <__s2b+0x30>
 800a814:	4630      	mov	r0, r6
 800a816:	f7ff ff47 	bl	800a6a8 <_Balloc>
 800a81a:	b940      	cbnz	r0, 800a82e <__s2b+0x36>
 800a81c:	4602      	mov	r2, r0
 800a81e:	4b19      	ldr	r3, [pc, #100]	; (800a884 <__s2b+0x8c>)
 800a820:	4819      	ldr	r0, [pc, #100]	; (800a888 <__s2b+0x90>)
 800a822:	21d3      	movs	r1, #211	; 0xd3
 800a824:	f000 fe2a 	bl	800b47c <__assert_func>
 800a828:	0052      	lsls	r2, r2, #1
 800a82a:	3101      	adds	r1, #1
 800a82c:	e7f0      	b.n	800a810 <__s2b+0x18>
 800a82e:	9b08      	ldr	r3, [sp, #32]
 800a830:	6143      	str	r3, [r0, #20]
 800a832:	2d09      	cmp	r5, #9
 800a834:	f04f 0301 	mov.w	r3, #1
 800a838:	6103      	str	r3, [r0, #16]
 800a83a:	dd16      	ble.n	800a86a <__s2b+0x72>
 800a83c:	f104 0909 	add.w	r9, r4, #9
 800a840:	46c8      	mov	r8, r9
 800a842:	442c      	add	r4, r5
 800a844:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a848:	4601      	mov	r1, r0
 800a84a:	3b30      	subs	r3, #48	; 0x30
 800a84c:	220a      	movs	r2, #10
 800a84e:	4630      	mov	r0, r6
 800a850:	f7ff ff8c 	bl	800a76c <__multadd>
 800a854:	45a0      	cmp	r8, r4
 800a856:	d1f5      	bne.n	800a844 <__s2b+0x4c>
 800a858:	f1a5 0408 	sub.w	r4, r5, #8
 800a85c:	444c      	add	r4, r9
 800a85e:	1b2d      	subs	r5, r5, r4
 800a860:	1963      	adds	r3, r4, r5
 800a862:	42bb      	cmp	r3, r7
 800a864:	db04      	blt.n	800a870 <__s2b+0x78>
 800a866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a86a:	340a      	adds	r4, #10
 800a86c:	2509      	movs	r5, #9
 800a86e:	e7f6      	b.n	800a85e <__s2b+0x66>
 800a870:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a874:	4601      	mov	r1, r0
 800a876:	3b30      	subs	r3, #48	; 0x30
 800a878:	220a      	movs	r2, #10
 800a87a:	4630      	mov	r0, r6
 800a87c:	f7ff ff76 	bl	800a76c <__multadd>
 800a880:	e7ee      	b.n	800a860 <__s2b+0x68>
 800a882:	bf00      	nop
 800a884:	0800bcc0 	.word	0x0800bcc0
 800a888:	0800bd31 	.word	0x0800bd31

0800a88c <__hi0bits>:
 800a88c:	0c03      	lsrs	r3, r0, #16
 800a88e:	041b      	lsls	r3, r3, #16
 800a890:	b9d3      	cbnz	r3, 800a8c8 <__hi0bits+0x3c>
 800a892:	0400      	lsls	r0, r0, #16
 800a894:	2310      	movs	r3, #16
 800a896:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a89a:	bf04      	itt	eq
 800a89c:	0200      	lsleq	r0, r0, #8
 800a89e:	3308      	addeq	r3, #8
 800a8a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a8a4:	bf04      	itt	eq
 800a8a6:	0100      	lsleq	r0, r0, #4
 800a8a8:	3304      	addeq	r3, #4
 800a8aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a8ae:	bf04      	itt	eq
 800a8b0:	0080      	lsleq	r0, r0, #2
 800a8b2:	3302      	addeq	r3, #2
 800a8b4:	2800      	cmp	r0, #0
 800a8b6:	db05      	blt.n	800a8c4 <__hi0bits+0x38>
 800a8b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a8bc:	f103 0301 	add.w	r3, r3, #1
 800a8c0:	bf08      	it	eq
 800a8c2:	2320      	moveq	r3, #32
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	4770      	bx	lr
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	e7e4      	b.n	800a896 <__hi0bits+0xa>

0800a8cc <__lo0bits>:
 800a8cc:	6803      	ldr	r3, [r0, #0]
 800a8ce:	f013 0207 	ands.w	r2, r3, #7
 800a8d2:	d00c      	beq.n	800a8ee <__lo0bits+0x22>
 800a8d4:	07d9      	lsls	r1, r3, #31
 800a8d6:	d422      	bmi.n	800a91e <__lo0bits+0x52>
 800a8d8:	079a      	lsls	r2, r3, #30
 800a8da:	bf49      	itett	mi
 800a8dc:	085b      	lsrmi	r3, r3, #1
 800a8de:	089b      	lsrpl	r3, r3, #2
 800a8e0:	6003      	strmi	r3, [r0, #0]
 800a8e2:	2201      	movmi	r2, #1
 800a8e4:	bf5c      	itt	pl
 800a8e6:	6003      	strpl	r3, [r0, #0]
 800a8e8:	2202      	movpl	r2, #2
 800a8ea:	4610      	mov	r0, r2
 800a8ec:	4770      	bx	lr
 800a8ee:	b299      	uxth	r1, r3
 800a8f0:	b909      	cbnz	r1, 800a8f6 <__lo0bits+0x2a>
 800a8f2:	0c1b      	lsrs	r3, r3, #16
 800a8f4:	2210      	movs	r2, #16
 800a8f6:	b2d9      	uxtb	r1, r3
 800a8f8:	b909      	cbnz	r1, 800a8fe <__lo0bits+0x32>
 800a8fa:	3208      	adds	r2, #8
 800a8fc:	0a1b      	lsrs	r3, r3, #8
 800a8fe:	0719      	lsls	r1, r3, #28
 800a900:	bf04      	itt	eq
 800a902:	091b      	lsreq	r3, r3, #4
 800a904:	3204      	addeq	r2, #4
 800a906:	0799      	lsls	r1, r3, #30
 800a908:	bf04      	itt	eq
 800a90a:	089b      	lsreq	r3, r3, #2
 800a90c:	3202      	addeq	r2, #2
 800a90e:	07d9      	lsls	r1, r3, #31
 800a910:	d403      	bmi.n	800a91a <__lo0bits+0x4e>
 800a912:	085b      	lsrs	r3, r3, #1
 800a914:	f102 0201 	add.w	r2, r2, #1
 800a918:	d003      	beq.n	800a922 <__lo0bits+0x56>
 800a91a:	6003      	str	r3, [r0, #0]
 800a91c:	e7e5      	b.n	800a8ea <__lo0bits+0x1e>
 800a91e:	2200      	movs	r2, #0
 800a920:	e7e3      	b.n	800a8ea <__lo0bits+0x1e>
 800a922:	2220      	movs	r2, #32
 800a924:	e7e1      	b.n	800a8ea <__lo0bits+0x1e>
	...

0800a928 <__i2b>:
 800a928:	b510      	push	{r4, lr}
 800a92a:	460c      	mov	r4, r1
 800a92c:	2101      	movs	r1, #1
 800a92e:	f7ff febb 	bl	800a6a8 <_Balloc>
 800a932:	4602      	mov	r2, r0
 800a934:	b928      	cbnz	r0, 800a942 <__i2b+0x1a>
 800a936:	4b05      	ldr	r3, [pc, #20]	; (800a94c <__i2b+0x24>)
 800a938:	4805      	ldr	r0, [pc, #20]	; (800a950 <__i2b+0x28>)
 800a93a:	f240 1145 	movw	r1, #325	; 0x145
 800a93e:	f000 fd9d 	bl	800b47c <__assert_func>
 800a942:	2301      	movs	r3, #1
 800a944:	6144      	str	r4, [r0, #20]
 800a946:	6103      	str	r3, [r0, #16]
 800a948:	bd10      	pop	{r4, pc}
 800a94a:	bf00      	nop
 800a94c:	0800bcc0 	.word	0x0800bcc0
 800a950:	0800bd31 	.word	0x0800bd31

0800a954 <__multiply>:
 800a954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a958:	4691      	mov	r9, r2
 800a95a:	690a      	ldr	r2, [r1, #16]
 800a95c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a960:	429a      	cmp	r2, r3
 800a962:	bfb8      	it	lt
 800a964:	460b      	movlt	r3, r1
 800a966:	460c      	mov	r4, r1
 800a968:	bfbc      	itt	lt
 800a96a:	464c      	movlt	r4, r9
 800a96c:	4699      	movlt	r9, r3
 800a96e:	6927      	ldr	r7, [r4, #16]
 800a970:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a974:	68a3      	ldr	r3, [r4, #8]
 800a976:	6861      	ldr	r1, [r4, #4]
 800a978:	eb07 060a 	add.w	r6, r7, sl
 800a97c:	42b3      	cmp	r3, r6
 800a97e:	b085      	sub	sp, #20
 800a980:	bfb8      	it	lt
 800a982:	3101      	addlt	r1, #1
 800a984:	f7ff fe90 	bl	800a6a8 <_Balloc>
 800a988:	b930      	cbnz	r0, 800a998 <__multiply+0x44>
 800a98a:	4602      	mov	r2, r0
 800a98c:	4b44      	ldr	r3, [pc, #272]	; (800aaa0 <__multiply+0x14c>)
 800a98e:	4845      	ldr	r0, [pc, #276]	; (800aaa4 <__multiply+0x150>)
 800a990:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a994:	f000 fd72 	bl	800b47c <__assert_func>
 800a998:	f100 0514 	add.w	r5, r0, #20
 800a99c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a9a0:	462b      	mov	r3, r5
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	4543      	cmp	r3, r8
 800a9a6:	d321      	bcc.n	800a9ec <__multiply+0x98>
 800a9a8:	f104 0314 	add.w	r3, r4, #20
 800a9ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a9b0:	f109 0314 	add.w	r3, r9, #20
 800a9b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a9b8:	9202      	str	r2, [sp, #8]
 800a9ba:	1b3a      	subs	r2, r7, r4
 800a9bc:	3a15      	subs	r2, #21
 800a9be:	f022 0203 	bic.w	r2, r2, #3
 800a9c2:	3204      	adds	r2, #4
 800a9c4:	f104 0115 	add.w	r1, r4, #21
 800a9c8:	428f      	cmp	r7, r1
 800a9ca:	bf38      	it	cc
 800a9cc:	2204      	movcc	r2, #4
 800a9ce:	9201      	str	r2, [sp, #4]
 800a9d0:	9a02      	ldr	r2, [sp, #8]
 800a9d2:	9303      	str	r3, [sp, #12]
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	d80c      	bhi.n	800a9f2 <__multiply+0x9e>
 800a9d8:	2e00      	cmp	r6, #0
 800a9da:	dd03      	ble.n	800a9e4 <__multiply+0x90>
 800a9dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d05b      	beq.n	800aa9c <__multiply+0x148>
 800a9e4:	6106      	str	r6, [r0, #16]
 800a9e6:	b005      	add	sp, #20
 800a9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ec:	f843 2b04 	str.w	r2, [r3], #4
 800a9f0:	e7d8      	b.n	800a9a4 <__multiply+0x50>
 800a9f2:	f8b3 a000 	ldrh.w	sl, [r3]
 800a9f6:	f1ba 0f00 	cmp.w	sl, #0
 800a9fa:	d024      	beq.n	800aa46 <__multiply+0xf2>
 800a9fc:	f104 0e14 	add.w	lr, r4, #20
 800aa00:	46a9      	mov	r9, r5
 800aa02:	f04f 0c00 	mov.w	ip, #0
 800aa06:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aa0a:	f8d9 1000 	ldr.w	r1, [r9]
 800aa0e:	fa1f fb82 	uxth.w	fp, r2
 800aa12:	b289      	uxth	r1, r1
 800aa14:	fb0a 110b 	mla	r1, sl, fp, r1
 800aa18:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aa1c:	f8d9 2000 	ldr.w	r2, [r9]
 800aa20:	4461      	add	r1, ip
 800aa22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa26:	fb0a c20b 	mla	r2, sl, fp, ip
 800aa2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aa2e:	b289      	uxth	r1, r1
 800aa30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa34:	4577      	cmp	r7, lr
 800aa36:	f849 1b04 	str.w	r1, [r9], #4
 800aa3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa3e:	d8e2      	bhi.n	800aa06 <__multiply+0xb2>
 800aa40:	9a01      	ldr	r2, [sp, #4]
 800aa42:	f845 c002 	str.w	ip, [r5, r2]
 800aa46:	9a03      	ldr	r2, [sp, #12]
 800aa48:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aa4c:	3304      	adds	r3, #4
 800aa4e:	f1b9 0f00 	cmp.w	r9, #0
 800aa52:	d021      	beq.n	800aa98 <__multiply+0x144>
 800aa54:	6829      	ldr	r1, [r5, #0]
 800aa56:	f104 0c14 	add.w	ip, r4, #20
 800aa5a:	46ae      	mov	lr, r5
 800aa5c:	f04f 0a00 	mov.w	sl, #0
 800aa60:	f8bc b000 	ldrh.w	fp, [ip]
 800aa64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aa68:	fb09 220b 	mla	r2, r9, fp, r2
 800aa6c:	4452      	add	r2, sl
 800aa6e:	b289      	uxth	r1, r1
 800aa70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa74:	f84e 1b04 	str.w	r1, [lr], #4
 800aa78:	f85c 1b04 	ldr.w	r1, [ip], #4
 800aa7c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aa80:	f8be 1000 	ldrh.w	r1, [lr]
 800aa84:	fb09 110a 	mla	r1, r9, sl, r1
 800aa88:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800aa8c:	4567      	cmp	r7, ip
 800aa8e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aa92:	d8e5      	bhi.n	800aa60 <__multiply+0x10c>
 800aa94:	9a01      	ldr	r2, [sp, #4]
 800aa96:	50a9      	str	r1, [r5, r2]
 800aa98:	3504      	adds	r5, #4
 800aa9a:	e799      	b.n	800a9d0 <__multiply+0x7c>
 800aa9c:	3e01      	subs	r6, #1
 800aa9e:	e79b      	b.n	800a9d8 <__multiply+0x84>
 800aaa0:	0800bcc0 	.word	0x0800bcc0
 800aaa4:	0800bd31 	.word	0x0800bd31

0800aaa8 <__pow5mult>:
 800aaa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaac:	4615      	mov	r5, r2
 800aaae:	f012 0203 	ands.w	r2, r2, #3
 800aab2:	4606      	mov	r6, r0
 800aab4:	460f      	mov	r7, r1
 800aab6:	d007      	beq.n	800aac8 <__pow5mult+0x20>
 800aab8:	4c25      	ldr	r4, [pc, #148]	; (800ab50 <__pow5mult+0xa8>)
 800aaba:	3a01      	subs	r2, #1
 800aabc:	2300      	movs	r3, #0
 800aabe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aac2:	f7ff fe53 	bl	800a76c <__multadd>
 800aac6:	4607      	mov	r7, r0
 800aac8:	10ad      	asrs	r5, r5, #2
 800aaca:	d03d      	beq.n	800ab48 <__pow5mult+0xa0>
 800aacc:	69f4      	ldr	r4, [r6, #28]
 800aace:	b97c      	cbnz	r4, 800aaf0 <__pow5mult+0x48>
 800aad0:	2010      	movs	r0, #16
 800aad2:	f7ff fd23 	bl	800a51c <malloc>
 800aad6:	4602      	mov	r2, r0
 800aad8:	61f0      	str	r0, [r6, #28]
 800aada:	b928      	cbnz	r0, 800aae8 <__pow5mult+0x40>
 800aadc:	4b1d      	ldr	r3, [pc, #116]	; (800ab54 <__pow5mult+0xac>)
 800aade:	481e      	ldr	r0, [pc, #120]	; (800ab58 <__pow5mult+0xb0>)
 800aae0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800aae4:	f000 fcca 	bl	800b47c <__assert_func>
 800aae8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aaec:	6004      	str	r4, [r0, #0]
 800aaee:	60c4      	str	r4, [r0, #12]
 800aaf0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800aaf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aaf8:	b94c      	cbnz	r4, 800ab0e <__pow5mult+0x66>
 800aafa:	f240 2171 	movw	r1, #625	; 0x271
 800aafe:	4630      	mov	r0, r6
 800ab00:	f7ff ff12 	bl	800a928 <__i2b>
 800ab04:	2300      	movs	r3, #0
 800ab06:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	6003      	str	r3, [r0, #0]
 800ab0e:	f04f 0900 	mov.w	r9, #0
 800ab12:	07eb      	lsls	r3, r5, #31
 800ab14:	d50a      	bpl.n	800ab2c <__pow5mult+0x84>
 800ab16:	4639      	mov	r1, r7
 800ab18:	4622      	mov	r2, r4
 800ab1a:	4630      	mov	r0, r6
 800ab1c:	f7ff ff1a 	bl	800a954 <__multiply>
 800ab20:	4639      	mov	r1, r7
 800ab22:	4680      	mov	r8, r0
 800ab24:	4630      	mov	r0, r6
 800ab26:	f7ff fdff 	bl	800a728 <_Bfree>
 800ab2a:	4647      	mov	r7, r8
 800ab2c:	106d      	asrs	r5, r5, #1
 800ab2e:	d00b      	beq.n	800ab48 <__pow5mult+0xa0>
 800ab30:	6820      	ldr	r0, [r4, #0]
 800ab32:	b938      	cbnz	r0, 800ab44 <__pow5mult+0x9c>
 800ab34:	4622      	mov	r2, r4
 800ab36:	4621      	mov	r1, r4
 800ab38:	4630      	mov	r0, r6
 800ab3a:	f7ff ff0b 	bl	800a954 <__multiply>
 800ab3e:	6020      	str	r0, [r4, #0]
 800ab40:	f8c0 9000 	str.w	r9, [r0]
 800ab44:	4604      	mov	r4, r0
 800ab46:	e7e4      	b.n	800ab12 <__pow5mult+0x6a>
 800ab48:	4638      	mov	r0, r7
 800ab4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab4e:	bf00      	nop
 800ab50:	0800be80 	.word	0x0800be80
 800ab54:	0800bc51 	.word	0x0800bc51
 800ab58:	0800bd31 	.word	0x0800bd31

0800ab5c <__lshift>:
 800ab5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab60:	460c      	mov	r4, r1
 800ab62:	6849      	ldr	r1, [r1, #4]
 800ab64:	6923      	ldr	r3, [r4, #16]
 800ab66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab6a:	68a3      	ldr	r3, [r4, #8]
 800ab6c:	4607      	mov	r7, r0
 800ab6e:	4691      	mov	r9, r2
 800ab70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab74:	f108 0601 	add.w	r6, r8, #1
 800ab78:	42b3      	cmp	r3, r6
 800ab7a:	db0b      	blt.n	800ab94 <__lshift+0x38>
 800ab7c:	4638      	mov	r0, r7
 800ab7e:	f7ff fd93 	bl	800a6a8 <_Balloc>
 800ab82:	4605      	mov	r5, r0
 800ab84:	b948      	cbnz	r0, 800ab9a <__lshift+0x3e>
 800ab86:	4602      	mov	r2, r0
 800ab88:	4b28      	ldr	r3, [pc, #160]	; (800ac2c <__lshift+0xd0>)
 800ab8a:	4829      	ldr	r0, [pc, #164]	; (800ac30 <__lshift+0xd4>)
 800ab8c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ab90:	f000 fc74 	bl	800b47c <__assert_func>
 800ab94:	3101      	adds	r1, #1
 800ab96:	005b      	lsls	r3, r3, #1
 800ab98:	e7ee      	b.n	800ab78 <__lshift+0x1c>
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	f100 0114 	add.w	r1, r0, #20
 800aba0:	f100 0210 	add.w	r2, r0, #16
 800aba4:	4618      	mov	r0, r3
 800aba6:	4553      	cmp	r3, sl
 800aba8:	db33      	blt.n	800ac12 <__lshift+0xb6>
 800abaa:	6920      	ldr	r0, [r4, #16]
 800abac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800abb0:	f104 0314 	add.w	r3, r4, #20
 800abb4:	f019 091f 	ands.w	r9, r9, #31
 800abb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800abbc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800abc0:	d02b      	beq.n	800ac1a <__lshift+0xbe>
 800abc2:	f1c9 0e20 	rsb	lr, r9, #32
 800abc6:	468a      	mov	sl, r1
 800abc8:	2200      	movs	r2, #0
 800abca:	6818      	ldr	r0, [r3, #0]
 800abcc:	fa00 f009 	lsl.w	r0, r0, r9
 800abd0:	4310      	orrs	r0, r2
 800abd2:	f84a 0b04 	str.w	r0, [sl], #4
 800abd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800abda:	459c      	cmp	ip, r3
 800abdc:	fa22 f20e 	lsr.w	r2, r2, lr
 800abe0:	d8f3      	bhi.n	800abca <__lshift+0x6e>
 800abe2:	ebac 0304 	sub.w	r3, ip, r4
 800abe6:	3b15      	subs	r3, #21
 800abe8:	f023 0303 	bic.w	r3, r3, #3
 800abec:	3304      	adds	r3, #4
 800abee:	f104 0015 	add.w	r0, r4, #21
 800abf2:	4584      	cmp	ip, r0
 800abf4:	bf38      	it	cc
 800abf6:	2304      	movcc	r3, #4
 800abf8:	50ca      	str	r2, [r1, r3]
 800abfa:	b10a      	cbz	r2, 800ac00 <__lshift+0xa4>
 800abfc:	f108 0602 	add.w	r6, r8, #2
 800ac00:	3e01      	subs	r6, #1
 800ac02:	4638      	mov	r0, r7
 800ac04:	612e      	str	r6, [r5, #16]
 800ac06:	4621      	mov	r1, r4
 800ac08:	f7ff fd8e 	bl	800a728 <_Bfree>
 800ac0c:	4628      	mov	r0, r5
 800ac0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac12:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac16:	3301      	adds	r3, #1
 800ac18:	e7c5      	b.n	800aba6 <__lshift+0x4a>
 800ac1a:	3904      	subs	r1, #4
 800ac1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac20:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac24:	459c      	cmp	ip, r3
 800ac26:	d8f9      	bhi.n	800ac1c <__lshift+0xc0>
 800ac28:	e7ea      	b.n	800ac00 <__lshift+0xa4>
 800ac2a:	bf00      	nop
 800ac2c:	0800bcc0 	.word	0x0800bcc0
 800ac30:	0800bd31 	.word	0x0800bd31

0800ac34 <__mcmp>:
 800ac34:	b530      	push	{r4, r5, lr}
 800ac36:	6902      	ldr	r2, [r0, #16]
 800ac38:	690c      	ldr	r4, [r1, #16]
 800ac3a:	1b12      	subs	r2, r2, r4
 800ac3c:	d10e      	bne.n	800ac5c <__mcmp+0x28>
 800ac3e:	f100 0314 	add.w	r3, r0, #20
 800ac42:	3114      	adds	r1, #20
 800ac44:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ac48:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ac4c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ac50:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ac54:	42a5      	cmp	r5, r4
 800ac56:	d003      	beq.n	800ac60 <__mcmp+0x2c>
 800ac58:	d305      	bcc.n	800ac66 <__mcmp+0x32>
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	4610      	mov	r0, r2
 800ac5e:	bd30      	pop	{r4, r5, pc}
 800ac60:	4283      	cmp	r3, r0
 800ac62:	d3f3      	bcc.n	800ac4c <__mcmp+0x18>
 800ac64:	e7fa      	b.n	800ac5c <__mcmp+0x28>
 800ac66:	f04f 32ff 	mov.w	r2, #4294967295
 800ac6a:	e7f7      	b.n	800ac5c <__mcmp+0x28>

0800ac6c <__mdiff>:
 800ac6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac70:	460c      	mov	r4, r1
 800ac72:	4606      	mov	r6, r0
 800ac74:	4611      	mov	r1, r2
 800ac76:	4620      	mov	r0, r4
 800ac78:	4690      	mov	r8, r2
 800ac7a:	f7ff ffdb 	bl	800ac34 <__mcmp>
 800ac7e:	1e05      	subs	r5, r0, #0
 800ac80:	d110      	bne.n	800aca4 <__mdiff+0x38>
 800ac82:	4629      	mov	r1, r5
 800ac84:	4630      	mov	r0, r6
 800ac86:	f7ff fd0f 	bl	800a6a8 <_Balloc>
 800ac8a:	b930      	cbnz	r0, 800ac9a <__mdiff+0x2e>
 800ac8c:	4b3a      	ldr	r3, [pc, #232]	; (800ad78 <__mdiff+0x10c>)
 800ac8e:	4602      	mov	r2, r0
 800ac90:	f240 2137 	movw	r1, #567	; 0x237
 800ac94:	4839      	ldr	r0, [pc, #228]	; (800ad7c <__mdiff+0x110>)
 800ac96:	f000 fbf1 	bl	800b47c <__assert_func>
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca4:	bfa4      	itt	ge
 800aca6:	4643      	movge	r3, r8
 800aca8:	46a0      	movge	r8, r4
 800acaa:	4630      	mov	r0, r6
 800acac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800acb0:	bfa6      	itte	ge
 800acb2:	461c      	movge	r4, r3
 800acb4:	2500      	movge	r5, #0
 800acb6:	2501      	movlt	r5, #1
 800acb8:	f7ff fcf6 	bl	800a6a8 <_Balloc>
 800acbc:	b920      	cbnz	r0, 800acc8 <__mdiff+0x5c>
 800acbe:	4b2e      	ldr	r3, [pc, #184]	; (800ad78 <__mdiff+0x10c>)
 800acc0:	4602      	mov	r2, r0
 800acc2:	f240 2145 	movw	r1, #581	; 0x245
 800acc6:	e7e5      	b.n	800ac94 <__mdiff+0x28>
 800acc8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800accc:	6926      	ldr	r6, [r4, #16]
 800acce:	60c5      	str	r5, [r0, #12]
 800acd0:	f104 0914 	add.w	r9, r4, #20
 800acd4:	f108 0514 	add.w	r5, r8, #20
 800acd8:	f100 0e14 	add.w	lr, r0, #20
 800acdc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ace0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ace4:	f108 0210 	add.w	r2, r8, #16
 800ace8:	46f2      	mov	sl, lr
 800acea:	2100      	movs	r1, #0
 800acec:	f859 3b04 	ldr.w	r3, [r9], #4
 800acf0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800acf4:	fa11 f88b 	uxtah	r8, r1, fp
 800acf8:	b299      	uxth	r1, r3
 800acfa:	0c1b      	lsrs	r3, r3, #16
 800acfc:	eba8 0801 	sub.w	r8, r8, r1
 800ad00:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ad04:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ad08:	fa1f f888 	uxth.w	r8, r8
 800ad0c:	1419      	asrs	r1, r3, #16
 800ad0e:	454e      	cmp	r6, r9
 800ad10:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ad14:	f84a 3b04 	str.w	r3, [sl], #4
 800ad18:	d8e8      	bhi.n	800acec <__mdiff+0x80>
 800ad1a:	1b33      	subs	r3, r6, r4
 800ad1c:	3b15      	subs	r3, #21
 800ad1e:	f023 0303 	bic.w	r3, r3, #3
 800ad22:	3304      	adds	r3, #4
 800ad24:	3415      	adds	r4, #21
 800ad26:	42a6      	cmp	r6, r4
 800ad28:	bf38      	it	cc
 800ad2a:	2304      	movcc	r3, #4
 800ad2c:	441d      	add	r5, r3
 800ad2e:	4473      	add	r3, lr
 800ad30:	469e      	mov	lr, r3
 800ad32:	462e      	mov	r6, r5
 800ad34:	4566      	cmp	r6, ip
 800ad36:	d30e      	bcc.n	800ad56 <__mdiff+0xea>
 800ad38:	f10c 0203 	add.w	r2, ip, #3
 800ad3c:	1b52      	subs	r2, r2, r5
 800ad3e:	f022 0203 	bic.w	r2, r2, #3
 800ad42:	3d03      	subs	r5, #3
 800ad44:	45ac      	cmp	ip, r5
 800ad46:	bf38      	it	cc
 800ad48:	2200      	movcc	r2, #0
 800ad4a:	4413      	add	r3, r2
 800ad4c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ad50:	b17a      	cbz	r2, 800ad72 <__mdiff+0x106>
 800ad52:	6107      	str	r7, [r0, #16]
 800ad54:	e7a4      	b.n	800aca0 <__mdiff+0x34>
 800ad56:	f856 8b04 	ldr.w	r8, [r6], #4
 800ad5a:	fa11 f288 	uxtah	r2, r1, r8
 800ad5e:	1414      	asrs	r4, r2, #16
 800ad60:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ad64:	b292      	uxth	r2, r2
 800ad66:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ad6a:	f84e 2b04 	str.w	r2, [lr], #4
 800ad6e:	1421      	asrs	r1, r4, #16
 800ad70:	e7e0      	b.n	800ad34 <__mdiff+0xc8>
 800ad72:	3f01      	subs	r7, #1
 800ad74:	e7ea      	b.n	800ad4c <__mdiff+0xe0>
 800ad76:	bf00      	nop
 800ad78:	0800bcc0 	.word	0x0800bcc0
 800ad7c:	0800bd31 	.word	0x0800bd31

0800ad80 <__ulp>:
 800ad80:	b082      	sub	sp, #8
 800ad82:	ed8d 0b00 	vstr	d0, [sp]
 800ad86:	9a01      	ldr	r2, [sp, #4]
 800ad88:	4b0f      	ldr	r3, [pc, #60]	; (800adc8 <__ulp+0x48>)
 800ad8a:	4013      	ands	r3, r2
 800ad8c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	dc08      	bgt.n	800ada6 <__ulp+0x26>
 800ad94:	425b      	negs	r3, r3
 800ad96:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ad9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ad9e:	da04      	bge.n	800adaa <__ulp+0x2a>
 800ada0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ada4:	4113      	asrs	r3, r2
 800ada6:	2200      	movs	r2, #0
 800ada8:	e008      	b.n	800adbc <__ulp+0x3c>
 800adaa:	f1a2 0314 	sub.w	r3, r2, #20
 800adae:	2b1e      	cmp	r3, #30
 800adb0:	bfda      	itte	le
 800adb2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800adb6:	40da      	lsrle	r2, r3
 800adb8:	2201      	movgt	r2, #1
 800adba:	2300      	movs	r3, #0
 800adbc:	4619      	mov	r1, r3
 800adbe:	4610      	mov	r0, r2
 800adc0:	ec41 0b10 	vmov	d0, r0, r1
 800adc4:	b002      	add	sp, #8
 800adc6:	4770      	bx	lr
 800adc8:	7ff00000 	.word	0x7ff00000

0800adcc <__b2d>:
 800adcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800add0:	6906      	ldr	r6, [r0, #16]
 800add2:	f100 0814 	add.w	r8, r0, #20
 800add6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800adda:	1f37      	subs	r7, r6, #4
 800addc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ade0:	4610      	mov	r0, r2
 800ade2:	f7ff fd53 	bl	800a88c <__hi0bits>
 800ade6:	f1c0 0320 	rsb	r3, r0, #32
 800adea:	280a      	cmp	r0, #10
 800adec:	600b      	str	r3, [r1, #0]
 800adee:	491b      	ldr	r1, [pc, #108]	; (800ae5c <__b2d+0x90>)
 800adf0:	dc15      	bgt.n	800ae1e <__b2d+0x52>
 800adf2:	f1c0 0c0b 	rsb	ip, r0, #11
 800adf6:	fa22 f30c 	lsr.w	r3, r2, ip
 800adfa:	45b8      	cmp	r8, r7
 800adfc:	ea43 0501 	orr.w	r5, r3, r1
 800ae00:	bf34      	ite	cc
 800ae02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae06:	2300      	movcs	r3, #0
 800ae08:	3015      	adds	r0, #21
 800ae0a:	fa02 f000 	lsl.w	r0, r2, r0
 800ae0e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ae12:	4303      	orrs	r3, r0
 800ae14:	461c      	mov	r4, r3
 800ae16:	ec45 4b10 	vmov	d0, r4, r5
 800ae1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae1e:	45b8      	cmp	r8, r7
 800ae20:	bf3a      	itte	cc
 800ae22:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ae26:	f1a6 0708 	subcc.w	r7, r6, #8
 800ae2a:	2300      	movcs	r3, #0
 800ae2c:	380b      	subs	r0, #11
 800ae2e:	d012      	beq.n	800ae56 <__b2d+0x8a>
 800ae30:	f1c0 0120 	rsb	r1, r0, #32
 800ae34:	fa23 f401 	lsr.w	r4, r3, r1
 800ae38:	4082      	lsls	r2, r0
 800ae3a:	4322      	orrs	r2, r4
 800ae3c:	4547      	cmp	r7, r8
 800ae3e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800ae42:	bf8c      	ite	hi
 800ae44:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ae48:	2200      	movls	r2, #0
 800ae4a:	4083      	lsls	r3, r0
 800ae4c:	40ca      	lsrs	r2, r1
 800ae4e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ae52:	4313      	orrs	r3, r2
 800ae54:	e7de      	b.n	800ae14 <__b2d+0x48>
 800ae56:	ea42 0501 	orr.w	r5, r2, r1
 800ae5a:	e7db      	b.n	800ae14 <__b2d+0x48>
 800ae5c:	3ff00000 	.word	0x3ff00000

0800ae60 <__d2b>:
 800ae60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae64:	460f      	mov	r7, r1
 800ae66:	2101      	movs	r1, #1
 800ae68:	ec59 8b10 	vmov	r8, r9, d0
 800ae6c:	4616      	mov	r6, r2
 800ae6e:	f7ff fc1b 	bl	800a6a8 <_Balloc>
 800ae72:	4604      	mov	r4, r0
 800ae74:	b930      	cbnz	r0, 800ae84 <__d2b+0x24>
 800ae76:	4602      	mov	r2, r0
 800ae78:	4b24      	ldr	r3, [pc, #144]	; (800af0c <__d2b+0xac>)
 800ae7a:	4825      	ldr	r0, [pc, #148]	; (800af10 <__d2b+0xb0>)
 800ae7c:	f240 310f 	movw	r1, #783	; 0x30f
 800ae80:	f000 fafc 	bl	800b47c <__assert_func>
 800ae84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ae88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae8c:	bb2d      	cbnz	r5, 800aeda <__d2b+0x7a>
 800ae8e:	9301      	str	r3, [sp, #4]
 800ae90:	f1b8 0300 	subs.w	r3, r8, #0
 800ae94:	d026      	beq.n	800aee4 <__d2b+0x84>
 800ae96:	4668      	mov	r0, sp
 800ae98:	9300      	str	r3, [sp, #0]
 800ae9a:	f7ff fd17 	bl	800a8cc <__lo0bits>
 800ae9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aea2:	b1e8      	cbz	r0, 800aee0 <__d2b+0x80>
 800aea4:	f1c0 0320 	rsb	r3, r0, #32
 800aea8:	fa02 f303 	lsl.w	r3, r2, r3
 800aeac:	430b      	orrs	r3, r1
 800aeae:	40c2      	lsrs	r2, r0
 800aeb0:	6163      	str	r3, [r4, #20]
 800aeb2:	9201      	str	r2, [sp, #4]
 800aeb4:	9b01      	ldr	r3, [sp, #4]
 800aeb6:	61a3      	str	r3, [r4, #24]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	bf14      	ite	ne
 800aebc:	2202      	movne	r2, #2
 800aebe:	2201      	moveq	r2, #1
 800aec0:	6122      	str	r2, [r4, #16]
 800aec2:	b1bd      	cbz	r5, 800aef4 <__d2b+0x94>
 800aec4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aec8:	4405      	add	r5, r0
 800aeca:	603d      	str	r5, [r7, #0]
 800aecc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aed0:	6030      	str	r0, [r6, #0]
 800aed2:	4620      	mov	r0, r4
 800aed4:	b003      	add	sp, #12
 800aed6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aeda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aede:	e7d6      	b.n	800ae8e <__d2b+0x2e>
 800aee0:	6161      	str	r1, [r4, #20]
 800aee2:	e7e7      	b.n	800aeb4 <__d2b+0x54>
 800aee4:	a801      	add	r0, sp, #4
 800aee6:	f7ff fcf1 	bl	800a8cc <__lo0bits>
 800aeea:	9b01      	ldr	r3, [sp, #4]
 800aeec:	6163      	str	r3, [r4, #20]
 800aeee:	3020      	adds	r0, #32
 800aef0:	2201      	movs	r2, #1
 800aef2:	e7e5      	b.n	800aec0 <__d2b+0x60>
 800aef4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aef8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aefc:	6038      	str	r0, [r7, #0]
 800aefe:	6918      	ldr	r0, [r3, #16]
 800af00:	f7ff fcc4 	bl	800a88c <__hi0bits>
 800af04:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af08:	e7e2      	b.n	800aed0 <__d2b+0x70>
 800af0a:	bf00      	nop
 800af0c:	0800bcc0 	.word	0x0800bcc0
 800af10:	0800bd31 	.word	0x0800bd31

0800af14 <__ratio>:
 800af14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af18:	4688      	mov	r8, r1
 800af1a:	4669      	mov	r1, sp
 800af1c:	4681      	mov	r9, r0
 800af1e:	f7ff ff55 	bl	800adcc <__b2d>
 800af22:	a901      	add	r1, sp, #4
 800af24:	4640      	mov	r0, r8
 800af26:	ec55 4b10 	vmov	r4, r5, d0
 800af2a:	f7ff ff4f 	bl	800adcc <__b2d>
 800af2e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af32:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800af36:	eba3 0c02 	sub.w	ip, r3, r2
 800af3a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800af3e:	1a9b      	subs	r3, r3, r2
 800af40:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800af44:	ec51 0b10 	vmov	r0, r1, d0
 800af48:	2b00      	cmp	r3, #0
 800af4a:	bfd6      	itet	le
 800af4c:	460a      	movle	r2, r1
 800af4e:	462a      	movgt	r2, r5
 800af50:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af54:	468b      	mov	fp, r1
 800af56:	462f      	mov	r7, r5
 800af58:	bfd4      	ite	le
 800af5a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800af5e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800af62:	4620      	mov	r0, r4
 800af64:	ee10 2a10 	vmov	r2, s0
 800af68:	465b      	mov	r3, fp
 800af6a:	4639      	mov	r1, r7
 800af6c:	f7f5 fc8e 	bl	800088c <__aeabi_ddiv>
 800af70:	ec41 0b10 	vmov	d0, r0, r1
 800af74:	b003      	add	sp, #12
 800af76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af7a <__copybits>:
 800af7a:	3901      	subs	r1, #1
 800af7c:	b570      	push	{r4, r5, r6, lr}
 800af7e:	1149      	asrs	r1, r1, #5
 800af80:	6914      	ldr	r4, [r2, #16]
 800af82:	3101      	adds	r1, #1
 800af84:	f102 0314 	add.w	r3, r2, #20
 800af88:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800af8c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800af90:	1f05      	subs	r5, r0, #4
 800af92:	42a3      	cmp	r3, r4
 800af94:	d30c      	bcc.n	800afb0 <__copybits+0x36>
 800af96:	1aa3      	subs	r3, r4, r2
 800af98:	3b11      	subs	r3, #17
 800af9a:	f023 0303 	bic.w	r3, r3, #3
 800af9e:	3211      	adds	r2, #17
 800afa0:	42a2      	cmp	r2, r4
 800afa2:	bf88      	it	hi
 800afa4:	2300      	movhi	r3, #0
 800afa6:	4418      	add	r0, r3
 800afa8:	2300      	movs	r3, #0
 800afaa:	4288      	cmp	r0, r1
 800afac:	d305      	bcc.n	800afba <__copybits+0x40>
 800afae:	bd70      	pop	{r4, r5, r6, pc}
 800afb0:	f853 6b04 	ldr.w	r6, [r3], #4
 800afb4:	f845 6f04 	str.w	r6, [r5, #4]!
 800afb8:	e7eb      	b.n	800af92 <__copybits+0x18>
 800afba:	f840 3b04 	str.w	r3, [r0], #4
 800afbe:	e7f4      	b.n	800afaa <__copybits+0x30>

0800afc0 <__any_on>:
 800afc0:	f100 0214 	add.w	r2, r0, #20
 800afc4:	6900      	ldr	r0, [r0, #16]
 800afc6:	114b      	asrs	r3, r1, #5
 800afc8:	4298      	cmp	r0, r3
 800afca:	b510      	push	{r4, lr}
 800afcc:	db11      	blt.n	800aff2 <__any_on+0x32>
 800afce:	dd0a      	ble.n	800afe6 <__any_on+0x26>
 800afd0:	f011 011f 	ands.w	r1, r1, #31
 800afd4:	d007      	beq.n	800afe6 <__any_on+0x26>
 800afd6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800afda:	fa24 f001 	lsr.w	r0, r4, r1
 800afde:	fa00 f101 	lsl.w	r1, r0, r1
 800afe2:	428c      	cmp	r4, r1
 800afe4:	d10b      	bne.n	800affe <__any_on+0x3e>
 800afe6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800afea:	4293      	cmp	r3, r2
 800afec:	d803      	bhi.n	800aff6 <__any_on+0x36>
 800afee:	2000      	movs	r0, #0
 800aff0:	bd10      	pop	{r4, pc}
 800aff2:	4603      	mov	r3, r0
 800aff4:	e7f7      	b.n	800afe6 <__any_on+0x26>
 800aff6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800affa:	2900      	cmp	r1, #0
 800affc:	d0f5      	beq.n	800afea <__any_on+0x2a>
 800affe:	2001      	movs	r0, #1
 800b000:	e7f6      	b.n	800aff0 <__any_on+0x30>

0800b002 <__ascii_wctomb>:
 800b002:	b149      	cbz	r1, 800b018 <__ascii_wctomb+0x16>
 800b004:	2aff      	cmp	r2, #255	; 0xff
 800b006:	bf85      	ittet	hi
 800b008:	238a      	movhi	r3, #138	; 0x8a
 800b00a:	6003      	strhi	r3, [r0, #0]
 800b00c:	700a      	strbls	r2, [r1, #0]
 800b00e:	f04f 30ff 	movhi.w	r0, #4294967295
 800b012:	bf98      	it	ls
 800b014:	2001      	movls	r0, #1
 800b016:	4770      	bx	lr
 800b018:	4608      	mov	r0, r1
 800b01a:	4770      	bx	lr

0800b01c <__ssputs_r>:
 800b01c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b020:	688e      	ldr	r6, [r1, #8]
 800b022:	461f      	mov	r7, r3
 800b024:	42be      	cmp	r6, r7
 800b026:	680b      	ldr	r3, [r1, #0]
 800b028:	4682      	mov	sl, r0
 800b02a:	460c      	mov	r4, r1
 800b02c:	4690      	mov	r8, r2
 800b02e:	d82c      	bhi.n	800b08a <__ssputs_r+0x6e>
 800b030:	898a      	ldrh	r2, [r1, #12]
 800b032:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b036:	d026      	beq.n	800b086 <__ssputs_r+0x6a>
 800b038:	6965      	ldr	r5, [r4, #20]
 800b03a:	6909      	ldr	r1, [r1, #16]
 800b03c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b040:	eba3 0901 	sub.w	r9, r3, r1
 800b044:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b048:	1c7b      	adds	r3, r7, #1
 800b04a:	444b      	add	r3, r9
 800b04c:	106d      	asrs	r5, r5, #1
 800b04e:	429d      	cmp	r5, r3
 800b050:	bf38      	it	cc
 800b052:	461d      	movcc	r5, r3
 800b054:	0553      	lsls	r3, r2, #21
 800b056:	d527      	bpl.n	800b0a8 <__ssputs_r+0x8c>
 800b058:	4629      	mov	r1, r5
 800b05a:	f7ff fa87 	bl	800a56c <_malloc_r>
 800b05e:	4606      	mov	r6, r0
 800b060:	b360      	cbz	r0, 800b0bc <__ssputs_r+0xa0>
 800b062:	6921      	ldr	r1, [r4, #16]
 800b064:	464a      	mov	r2, r9
 800b066:	f7fe f824 	bl	80090b2 <memcpy>
 800b06a:	89a3      	ldrh	r3, [r4, #12]
 800b06c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b070:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b074:	81a3      	strh	r3, [r4, #12]
 800b076:	6126      	str	r6, [r4, #16]
 800b078:	6165      	str	r5, [r4, #20]
 800b07a:	444e      	add	r6, r9
 800b07c:	eba5 0509 	sub.w	r5, r5, r9
 800b080:	6026      	str	r6, [r4, #0]
 800b082:	60a5      	str	r5, [r4, #8]
 800b084:	463e      	mov	r6, r7
 800b086:	42be      	cmp	r6, r7
 800b088:	d900      	bls.n	800b08c <__ssputs_r+0x70>
 800b08a:	463e      	mov	r6, r7
 800b08c:	6820      	ldr	r0, [r4, #0]
 800b08e:	4632      	mov	r2, r6
 800b090:	4641      	mov	r1, r8
 800b092:	f000 f9c9 	bl	800b428 <memmove>
 800b096:	68a3      	ldr	r3, [r4, #8]
 800b098:	1b9b      	subs	r3, r3, r6
 800b09a:	60a3      	str	r3, [r4, #8]
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	4433      	add	r3, r6
 800b0a0:	6023      	str	r3, [r4, #0]
 800b0a2:	2000      	movs	r0, #0
 800b0a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0a8:	462a      	mov	r2, r5
 800b0aa:	f000 fa1b 	bl	800b4e4 <_realloc_r>
 800b0ae:	4606      	mov	r6, r0
 800b0b0:	2800      	cmp	r0, #0
 800b0b2:	d1e0      	bne.n	800b076 <__ssputs_r+0x5a>
 800b0b4:	6921      	ldr	r1, [r4, #16]
 800b0b6:	4650      	mov	r0, sl
 800b0b8:	f7fe fe8c 	bl	8009dd4 <_free_r>
 800b0bc:	230c      	movs	r3, #12
 800b0be:	f8ca 3000 	str.w	r3, [sl]
 800b0c2:	89a3      	ldrh	r3, [r4, #12]
 800b0c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0c8:	81a3      	strh	r3, [r4, #12]
 800b0ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ce:	e7e9      	b.n	800b0a4 <__ssputs_r+0x88>

0800b0d0 <_svfiprintf_r>:
 800b0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0d4:	4698      	mov	r8, r3
 800b0d6:	898b      	ldrh	r3, [r1, #12]
 800b0d8:	061b      	lsls	r3, r3, #24
 800b0da:	b09d      	sub	sp, #116	; 0x74
 800b0dc:	4607      	mov	r7, r0
 800b0de:	460d      	mov	r5, r1
 800b0e0:	4614      	mov	r4, r2
 800b0e2:	d50e      	bpl.n	800b102 <_svfiprintf_r+0x32>
 800b0e4:	690b      	ldr	r3, [r1, #16]
 800b0e6:	b963      	cbnz	r3, 800b102 <_svfiprintf_r+0x32>
 800b0e8:	2140      	movs	r1, #64	; 0x40
 800b0ea:	f7ff fa3f 	bl	800a56c <_malloc_r>
 800b0ee:	6028      	str	r0, [r5, #0]
 800b0f0:	6128      	str	r0, [r5, #16]
 800b0f2:	b920      	cbnz	r0, 800b0fe <_svfiprintf_r+0x2e>
 800b0f4:	230c      	movs	r3, #12
 800b0f6:	603b      	str	r3, [r7, #0]
 800b0f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b0fc:	e0d0      	b.n	800b2a0 <_svfiprintf_r+0x1d0>
 800b0fe:	2340      	movs	r3, #64	; 0x40
 800b100:	616b      	str	r3, [r5, #20]
 800b102:	2300      	movs	r3, #0
 800b104:	9309      	str	r3, [sp, #36]	; 0x24
 800b106:	2320      	movs	r3, #32
 800b108:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b10c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b110:	2330      	movs	r3, #48	; 0x30
 800b112:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b2b8 <_svfiprintf_r+0x1e8>
 800b116:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b11a:	f04f 0901 	mov.w	r9, #1
 800b11e:	4623      	mov	r3, r4
 800b120:	469a      	mov	sl, r3
 800b122:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b126:	b10a      	cbz	r2, 800b12c <_svfiprintf_r+0x5c>
 800b128:	2a25      	cmp	r2, #37	; 0x25
 800b12a:	d1f9      	bne.n	800b120 <_svfiprintf_r+0x50>
 800b12c:	ebba 0b04 	subs.w	fp, sl, r4
 800b130:	d00b      	beq.n	800b14a <_svfiprintf_r+0x7a>
 800b132:	465b      	mov	r3, fp
 800b134:	4622      	mov	r2, r4
 800b136:	4629      	mov	r1, r5
 800b138:	4638      	mov	r0, r7
 800b13a:	f7ff ff6f 	bl	800b01c <__ssputs_r>
 800b13e:	3001      	adds	r0, #1
 800b140:	f000 80a9 	beq.w	800b296 <_svfiprintf_r+0x1c6>
 800b144:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b146:	445a      	add	r2, fp
 800b148:	9209      	str	r2, [sp, #36]	; 0x24
 800b14a:	f89a 3000 	ldrb.w	r3, [sl]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	f000 80a1 	beq.w	800b296 <_svfiprintf_r+0x1c6>
 800b154:	2300      	movs	r3, #0
 800b156:	f04f 32ff 	mov.w	r2, #4294967295
 800b15a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b15e:	f10a 0a01 	add.w	sl, sl, #1
 800b162:	9304      	str	r3, [sp, #16]
 800b164:	9307      	str	r3, [sp, #28]
 800b166:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b16a:	931a      	str	r3, [sp, #104]	; 0x68
 800b16c:	4654      	mov	r4, sl
 800b16e:	2205      	movs	r2, #5
 800b170:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b174:	4850      	ldr	r0, [pc, #320]	; (800b2b8 <_svfiprintf_r+0x1e8>)
 800b176:	f7f5 f84b 	bl	8000210 <memchr>
 800b17a:	9a04      	ldr	r2, [sp, #16]
 800b17c:	b9d8      	cbnz	r0, 800b1b6 <_svfiprintf_r+0xe6>
 800b17e:	06d0      	lsls	r0, r2, #27
 800b180:	bf44      	itt	mi
 800b182:	2320      	movmi	r3, #32
 800b184:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b188:	0711      	lsls	r1, r2, #28
 800b18a:	bf44      	itt	mi
 800b18c:	232b      	movmi	r3, #43	; 0x2b
 800b18e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b192:	f89a 3000 	ldrb.w	r3, [sl]
 800b196:	2b2a      	cmp	r3, #42	; 0x2a
 800b198:	d015      	beq.n	800b1c6 <_svfiprintf_r+0xf6>
 800b19a:	9a07      	ldr	r2, [sp, #28]
 800b19c:	4654      	mov	r4, sl
 800b19e:	2000      	movs	r0, #0
 800b1a0:	f04f 0c0a 	mov.w	ip, #10
 800b1a4:	4621      	mov	r1, r4
 800b1a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b1aa:	3b30      	subs	r3, #48	; 0x30
 800b1ac:	2b09      	cmp	r3, #9
 800b1ae:	d94d      	bls.n	800b24c <_svfiprintf_r+0x17c>
 800b1b0:	b1b0      	cbz	r0, 800b1e0 <_svfiprintf_r+0x110>
 800b1b2:	9207      	str	r2, [sp, #28]
 800b1b4:	e014      	b.n	800b1e0 <_svfiprintf_r+0x110>
 800b1b6:	eba0 0308 	sub.w	r3, r0, r8
 800b1ba:	fa09 f303 	lsl.w	r3, r9, r3
 800b1be:	4313      	orrs	r3, r2
 800b1c0:	9304      	str	r3, [sp, #16]
 800b1c2:	46a2      	mov	sl, r4
 800b1c4:	e7d2      	b.n	800b16c <_svfiprintf_r+0x9c>
 800b1c6:	9b03      	ldr	r3, [sp, #12]
 800b1c8:	1d19      	adds	r1, r3, #4
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	9103      	str	r1, [sp, #12]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	bfbb      	ittet	lt
 800b1d2:	425b      	neglt	r3, r3
 800b1d4:	f042 0202 	orrlt.w	r2, r2, #2
 800b1d8:	9307      	strge	r3, [sp, #28]
 800b1da:	9307      	strlt	r3, [sp, #28]
 800b1dc:	bfb8      	it	lt
 800b1de:	9204      	strlt	r2, [sp, #16]
 800b1e0:	7823      	ldrb	r3, [r4, #0]
 800b1e2:	2b2e      	cmp	r3, #46	; 0x2e
 800b1e4:	d10c      	bne.n	800b200 <_svfiprintf_r+0x130>
 800b1e6:	7863      	ldrb	r3, [r4, #1]
 800b1e8:	2b2a      	cmp	r3, #42	; 0x2a
 800b1ea:	d134      	bne.n	800b256 <_svfiprintf_r+0x186>
 800b1ec:	9b03      	ldr	r3, [sp, #12]
 800b1ee:	1d1a      	adds	r2, r3, #4
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	9203      	str	r2, [sp, #12]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	bfb8      	it	lt
 800b1f8:	f04f 33ff 	movlt.w	r3, #4294967295
 800b1fc:	3402      	adds	r4, #2
 800b1fe:	9305      	str	r3, [sp, #20]
 800b200:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b2c8 <_svfiprintf_r+0x1f8>
 800b204:	7821      	ldrb	r1, [r4, #0]
 800b206:	2203      	movs	r2, #3
 800b208:	4650      	mov	r0, sl
 800b20a:	f7f5 f801 	bl	8000210 <memchr>
 800b20e:	b138      	cbz	r0, 800b220 <_svfiprintf_r+0x150>
 800b210:	9b04      	ldr	r3, [sp, #16]
 800b212:	eba0 000a 	sub.w	r0, r0, sl
 800b216:	2240      	movs	r2, #64	; 0x40
 800b218:	4082      	lsls	r2, r0
 800b21a:	4313      	orrs	r3, r2
 800b21c:	3401      	adds	r4, #1
 800b21e:	9304      	str	r3, [sp, #16]
 800b220:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b224:	4825      	ldr	r0, [pc, #148]	; (800b2bc <_svfiprintf_r+0x1ec>)
 800b226:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b22a:	2206      	movs	r2, #6
 800b22c:	f7f4 fff0 	bl	8000210 <memchr>
 800b230:	2800      	cmp	r0, #0
 800b232:	d038      	beq.n	800b2a6 <_svfiprintf_r+0x1d6>
 800b234:	4b22      	ldr	r3, [pc, #136]	; (800b2c0 <_svfiprintf_r+0x1f0>)
 800b236:	bb1b      	cbnz	r3, 800b280 <_svfiprintf_r+0x1b0>
 800b238:	9b03      	ldr	r3, [sp, #12]
 800b23a:	3307      	adds	r3, #7
 800b23c:	f023 0307 	bic.w	r3, r3, #7
 800b240:	3308      	adds	r3, #8
 800b242:	9303      	str	r3, [sp, #12]
 800b244:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b246:	4433      	add	r3, r6
 800b248:	9309      	str	r3, [sp, #36]	; 0x24
 800b24a:	e768      	b.n	800b11e <_svfiprintf_r+0x4e>
 800b24c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b250:	460c      	mov	r4, r1
 800b252:	2001      	movs	r0, #1
 800b254:	e7a6      	b.n	800b1a4 <_svfiprintf_r+0xd4>
 800b256:	2300      	movs	r3, #0
 800b258:	3401      	adds	r4, #1
 800b25a:	9305      	str	r3, [sp, #20]
 800b25c:	4619      	mov	r1, r3
 800b25e:	f04f 0c0a 	mov.w	ip, #10
 800b262:	4620      	mov	r0, r4
 800b264:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b268:	3a30      	subs	r2, #48	; 0x30
 800b26a:	2a09      	cmp	r2, #9
 800b26c:	d903      	bls.n	800b276 <_svfiprintf_r+0x1a6>
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d0c6      	beq.n	800b200 <_svfiprintf_r+0x130>
 800b272:	9105      	str	r1, [sp, #20]
 800b274:	e7c4      	b.n	800b200 <_svfiprintf_r+0x130>
 800b276:	fb0c 2101 	mla	r1, ip, r1, r2
 800b27a:	4604      	mov	r4, r0
 800b27c:	2301      	movs	r3, #1
 800b27e:	e7f0      	b.n	800b262 <_svfiprintf_r+0x192>
 800b280:	ab03      	add	r3, sp, #12
 800b282:	9300      	str	r3, [sp, #0]
 800b284:	462a      	mov	r2, r5
 800b286:	4b0f      	ldr	r3, [pc, #60]	; (800b2c4 <_svfiprintf_r+0x1f4>)
 800b288:	a904      	add	r1, sp, #16
 800b28a:	4638      	mov	r0, r7
 800b28c:	f7fd f994 	bl	80085b8 <_printf_float>
 800b290:	1c42      	adds	r2, r0, #1
 800b292:	4606      	mov	r6, r0
 800b294:	d1d6      	bne.n	800b244 <_svfiprintf_r+0x174>
 800b296:	89ab      	ldrh	r3, [r5, #12]
 800b298:	065b      	lsls	r3, r3, #25
 800b29a:	f53f af2d 	bmi.w	800b0f8 <_svfiprintf_r+0x28>
 800b29e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b2a0:	b01d      	add	sp, #116	; 0x74
 800b2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2a6:	ab03      	add	r3, sp, #12
 800b2a8:	9300      	str	r3, [sp, #0]
 800b2aa:	462a      	mov	r2, r5
 800b2ac:	4b05      	ldr	r3, [pc, #20]	; (800b2c4 <_svfiprintf_r+0x1f4>)
 800b2ae:	a904      	add	r1, sp, #16
 800b2b0:	4638      	mov	r0, r7
 800b2b2:	f7fd fc25 	bl	8008b00 <_printf_i>
 800b2b6:	e7eb      	b.n	800b290 <_svfiprintf_r+0x1c0>
 800b2b8:	0800bf8d 	.word	0x0800bf8d
 800b2bc:	0800bf97 	.word	0x0800bf97
 800b2c0:	080085b9 	.word	0x080085b9
 800b2c4:	0800b01d 	.word	0x0800b01d
 800b2c8:	0800bf93 	.word	0x0800bf93

0800b2cc <__sflush_r>:
 800b2cc:	898a      	ldrh	r2, [r1, #12]
 800b2ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2d2:	4605      	mov	r5, r0
 800b2d4:	0710      	lsls	r0, r2, #28
 800b2d6:	460c      	mov	r4, r1
 800b2d8:	d458      	bmi.n	800b38c <__sflush_r+0xc0>
 800b2da:	684b      	ldr	r3, [r1, #4]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	dc05      	bgt.n	800b2ec <__sflush_r+0x20>
 800b2e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	dc02      	bgt.n	800b2ec <__sflush_r+0x20>
 800b2e6:	2000      	movs	r0, #0
 800b2e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b2ee:	2e00      	cmp	r6, #0
 800b2f0:	d0f9      	beq.n	800b2e6 <__sflush_r+0x1a>
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b2f8:	682f      	ldr	r7, [r5, #0]
 800b2fa:	6a21      	ldr	r1, [r4, #32]
 800b2fc:	602b      	str	r3, [r5, #0]
 800b2fe:	d032      	beq.n	800b366 <__sflush_r+0x9a>
 800b300:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b302:	89a3      	ldrh	r3, [r4, #12]
 800b304:	075a      	lsls	r2, r3, #29
 800b306:	d505      	bpl.n	800b314 <__sflush_r+0x48>
 800b308:	6863      	ldr	r3, [r4, #4]
 800b30a:	1ac0      	subs	r0, r0, r3
 800b30c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b30e:	b10b      	cbz	r3, 800b314 <__sflush_r+0x48>
 800b310:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b312:	1ac0      	subs	r0, r0, r3
 800b314:	2300      	movs	r3, #0
 800b316:	4602      	mov	r2, r0
 800b318:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b31a:	6a21      	ldr	r1, [r4, #32]
 800b31c:	4628      	mov	r0, r5
 800b31e:	47b0      	blx	r6
 800b320:	1c43      	adds	r3, r0, #1
 800b322:	89a3      	ldrh	r3, [r4, #12]
 800b324:	d106      	bne.n	800b334 <__sflush_r+0x68>
 800b326:	6829      	ldr	r1, [r5, #0]
 800b328:	291d      	cmp	r1, #29
 800b32a:	d82b      	bhi.n	800b384 <__sflush_r+0xb8>
 800b32c:	4a29      	ldr	r2, [pc, #164]	; (800b3d4 <__sflush_r+0x108>)
 800b32e:	410a      	asrs	r2, r1
 800b330:	07d6      	lsls	r6, r2, #31
 800b332:	d427      	bmi.n	800b384 <__sflush_r+0xb8>
 800b334:	2200      	movs	r2, #0
 800b336:	6062      	str	r2, [r4, #4]
 800b338:	04d9      	lsls	r1, r3, #19
 800b33a:	6922      	ldr	r2, [r4, #16]
 800b33c:	6022      	str	r2, [r4, #0]
 800b33e:	d504      	bpl.n	800b34a <__sflush_r+0x7e>
 800b340:	1c42      	adds	r2, r0, #1
 800b342:	d101      	bne.n	800b348 <__sflush_r+0x7c>
 800b344:	682b      	ldr	r3, [r5, #0]
 800b346:	b903      	cbnz	r3, 800b34a <__sflush_r+0x7e>
 800b348:	6560      	str	r0, [r4, #84]	; 0x54
 800b34a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b34c:	602f      	str	r7, [r5, #0]
 800b34e:	2900      	cmp	r1, #0
 800b350:	d0c9      	beq.n	800b2e6 <__sflush_r+0x1a>
 800b352:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b356:	4299      	cmp	r1, r3
 800b358:	d002      	beq.n	800b360 <__sflush_r+0x94>
 800b35a:	4628      	mov	r0, r5
 800b35c:	f7fe fd3a 	bl	8009dd4 <_free_r>
 800b360:	2000      	movs	r0, #0
 800b362:	6360      	str	r0, [r4, #52]	; 0x34
 800b364:	e7c0      	b.n	800b2e8 <__sflush_r+0x1c>
 800b366:	2301      	movs	r3, #1
 800b368:	4628      	mov	r0, r5
 800b36a:	47b0      	blx	r6
 800b36c:	1c41      	adds	r1, r0, #1
 800b36e:	d1c8      	bne.n	800b302 <__sflush_r+0x36>
 800b370:	682b      	ldr	r3, [r5, #0]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d0c5      	beq.n	800b302 <__sflush_r+0x36>
 800b376:	2b1d      	cmp	r3, #29
 800b378:	d001      	beq.n	800b37e <__sflush_r+0xb2>
 800b37a:	2b16      	cmp	r3, #22
 800b37c:	d101      	bne.n	800b382 <__sflush_r+0xb6>
 800b37e:	602f      	str	r7, [r5, #0]
 800b380:	e7b1      	b.n	800b2e6 <__sflush_r+0x1a>
 800b382:	89a3      	ldrh	r3, [r4, #12]
 800b384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b388:	81a3      	strh	r3, [r4, #12]
 800b38a:	e7ad      	b.n	800b2e8 <__sflush_r+0x1c>
 800b38c:	690f      	ldr	r7, [r1, #16]
 800b38e:	2f00      	cmp	r7, #0
 800b390:	d0a9      	beq.n	800b2e6 <__sflush_r+0x1a>
 800b392:	0793      	lsls	r3, r2, #30
 800b394:	680e      	ldr	r6, [r1, #0]
 800b396:	bf08      	it	eq
 800b398:	694b      	ldreq	r3, [r1, #20]
 800b39a:	600f      	str	r7, [r1, #0]
 800b39c:	bf18      	it	ne
 800b39e:	2300      	movne	r3, #0
 800b3a0:	eba6 0807 	sub.w	r8, r6, r7
 800b3a4:	608b      	str	r3, [r1, #8]
 800b3a6:	f1b8 0f00 	cmp.w	r8, #0
 800b3aa:	dd9c      	ble.n	800b2e6 <__sflush_r+0x1a>
 800b3ac:	6a21      	ldr	r1, [r4, #32]
 800b3ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b3b0:	4643      	mov	r3, r8
 800b3b2:	463a      	mov	r2, r7
 800b3b4:	4628      	mov	r0, r5
 800b3b6:	47b0      	blx	r6
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	dc06      	bgt.n	800b3ca <__sflush_r+0xfe>
 800b3bc:	89a3      	ldrh	r3, [r4, #12]
 800b3be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3c2:	81a3      	strh	r3, [r4, #12]
 800b3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3c8:	e78e      	b.n	800b2e8 <__sflush_r+0x1c>
 800b3ca:	4407      	add	r7, r0
 800b3cc:	eba8 0800 	sub.w	r8, r8, r0
 800b3d0:	e7e9      	b.n	800b3a6 <__sflush_r+0xda>
 800b3d2:	bf00      	nop
 800b3d4:	dfbffffe 	.word	0xdfbffffe

0800b3d8 <_fflush_r>:
 800b3d8:	b538      	push	{r3, r4, r5, lr}
 800b3da:	690b      	ldr	r3, [r1, #16]
 800b3dc:	4605      	mov	r5, r0
 800b3de:	460c      	mov	r4, r1
 800b3e0:	b913      	cbnz	r3, 800b3e8 <_fflush_r+0x10>
 800b3e2:	2500      	movs	r5, #0
 800b3e4:	4628      	mov	r0, r5
 800b3e6:	bd38      	pop	{r3, r4, r5, pc}
 800b3e8:	b118      	cbz	r0, 800b3f2 <_fflush_r+0x1a>
 800b3ea:	6a03      	ldr	r3, [r0, #32]
 800b3ec:	b90b      	cbnz	r3, 800b3f2 <_fflush_r+0x1a>
 800b3ee:	f7fd fd35 	bl	8008e5c <__sinit>
 800b3f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d0f3      	beq.n	800b3e2 <_fflush_r+0xa>
 800b3fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b3fc:	07d0      	lsls	r0, r2, #31
 800b3fe:	d404      	bmi.n	800b40a <_fflush_r+0x32>
 800b400:	0599      	lsls	r1, r3, #22
 800b402:	d402      	bmi.n	800b40a <_fflush_r+0x32>
 800b404:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b406:	f7fd fe52 	bl	80090ae <__retarget_lock_acquire_recursive>
 800b40a:	4628      	mov	r0, r5
 800b40c:	4621      	mov	r1, r4
 800b40e:	f7ff ff5d 	bl	800b2cc <__sflush_r>
 800b412:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b414:	07da      	lsls	r2, r3, #31
 800b416:	4605      	mov	r5, r0
 800b418:	d4e4      	bmi.n	800b3e4 <_fflush_r+0xc>
 800b41a:	89a3      	ldrh	r3, [r4, #12]
 800b41c:	059b      	lsls	r3, r3, #22
 800b41e:	d4e1      	bmi.n	800b3e4 <_fflush_r+0xc>
 800b420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b422:	f7fd fe45 	bl	80090b0 <__retarget_lock_release_recursive>
 800b426:	e7dd      	b.n	800b3e4 <_fflush_r+0xc>

0800b428 <memmove>:
 800b428:	4288      	cmp	r0, r1
 800b42a:	b510      	push	{r4, lr}
 800b42c:	eb01 0402 	add.w	r4, r1, r2
 800b430:	d902      	bls.n	800b438 <memmove+0x10>
 800b432:	4284      	cmp	r4, r0
 800b434:	4623      	mov	r3, r4
 800b436:	d807      	bhi.n	800b448 <memmove+0x20>
 800b438:	1e43      	subs	r3, r0, #1
 800b43a:	42a1      	cmp	r1, r4
 800b43c:	d008      	beq.n	800b450 <memmove+0x28>
 800b43e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b442:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b446:	e7f8      	b.n	800b43a <memmove+0x12>
 800b448:	4402      	add	r2, r0
 800b44a:	4601      	mov	r1, r0
 800b44c:	428a      	cmp	r2, r1
 800b44e:	d100      	bne.n	800b452 <memmove+0x2a>
 800b450:	bd10      	pop	{r4, pc}
 800b452:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b456:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b45a:	e7f7      	b.n	800b44c <memmove+0x24>

0800b45c <_sbrk_r>:
 800b45c:	b538      	push	{r3, r4, r5, lr}
 800b45e:	4d06      	ldr	r5, [pc, #24]	; (800b478 <_sbrk_r+0x1c>)
 800b460:	2300      	movs	r3, #0
 800b462:	4604      	mov	r4, r0
 800b464:	4608      	mov	r0, r1
 800b466:	602b      	str	r3, [r5, #0]
 800b468:	f7f7 fb84 	bl	8002b74 <_sbrk>
 800b46c:	1c43      	adds	r3, r0, #1
 800b46e:	d102      	bne.n	800b476 <_sbrk_r+0x1a>
 800b470:	682b      	ldr	r3, [r5, #0]
 800b472:	b103      	cbz	r3, 800b476 <_sbrk_r+0x1a>
 800b474:	6023      	str	r3, [r4, #0]
 800b476:	bd38      	pop	{r3, r4, r5, pc}
 800b478:	20000a88 	.word	0x20000a88

0800b47c <__assert_func>:
 800b47c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b47e:	4614      	mov	r4, r2
 800b480:	461a      	mov	r2, r3
 800b482:	4b09      	ldr	r3, [pc, #36]	; (800b4a8 <__assert_func+0x2c>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	4605      	mov	r5, r0
 800b488:	68d8      	ldr	r0, [r3, #12]
 800b48a:	b14c      	cbz	r4, 800b4a0 <__assert_func+0x24>
 800b48c:	4b07      	ldr	r3, [pc, #28]	; (800b4ac <__assert_func+0x30>)
 800b48e:	9100      	str	r1, [sp, #0]
 800b490:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b494:	4906      	ldr	r1, [pc, #24]	; (800b4b0 <__assert_func+0x34>)
 800b496:	462b      	mov	r3, r5
 800b498:	f000 f854 	bl	800b544 <fiprintf>
 800b49c:	f000 f864 	bl	800b568 <abort>
 800b4a0:	4b04      	ldr	r3, [pc, #16]	; (800b4b4 <__assert_func+0x38>)
 800b4a2:	461c      	mov	r4, r3
 800b4a4:	e7f3      	b.n	800b48e <__assert_func+0x12>
 800b4a6:	bf00      	nop
 800b4a8:	200001d4 	.word	0x200001d4
 800b4ac:	0800bf9e 	.word	0x0800bf9e
 800b4b0:	0800bfab 	.word	0x0800bfab
 800b4b4:	0800bfd9 	.word	0x0800bfd9

0800b4b8 <_calloc_r>:
 800b4b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4ba:	fba1 2402 	umull	r2, r4, r1, r2
 800b4be:	b94c      	cbnz	r4, 800b4d4 <_calloc_r+0x1c>
 800b4c0:	4611      	mov	r1, r2
 800b4c2:	9201      	str	r2, [sp, #4]
 800b4c4:	f7ff f852 	bl	800a56c <_malloc_r>
 800b4c8:	9a01      	ldr	r2, [sp, #4]
 800b4ca:	4605      	mov	r5, r0
 800b4cc:	b930      	cbnz	r0, 800b4dc <_calloc_r+0x24>
 800b4ce:	4628      	mov	r0, r5
 800b4d0:	b003      	add	sp, #12
 800b4d2:	bd30      	pop	{r4, r5, pc}
 800b4d4:	220c      	movs	r2, #12
 800b4d6:	6002      	str	r2, [r0, #0]
 800b4d8:	2500      	movs	r5, #0
 800b4da:	e7f8      	b.n	800b4ce <_calloc_r+0x16>
 800b4dc:	4621      	mov	r1, r4
 800b4de:	f7fd fd56 	bl	8008f8e <memset>
 800b4e2:	e7f4      	b.n	800b4ce <_calloc_r+0x16>

0800b4e4 <_realloc_r>:
 800b4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4e8:	4680      	mov	r8, r0
 800b4ea:	4614      	mov	r4, r2
 800b4ec:	460e      	mov	r6, r1
 800b4ee:	b921      	cbnz	r1, 800b4fa <_realloc_r+0x16>
 800b4f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4f4:	4611      	mov	r1, r2
 800b4f6:	f7ff b839 	b.w	800a56c <_malloc_r>
 800b4fa:	b92a      	cbnz	r2, 800b508 <_realloc_r+0x24>
 800b4fc:	f7fe fc6a 	bl	8009dd4 <_free_r>
 800b500:	4625      	mov	r5, r4
 800b502:	4628      	mov	r0, r5
 800b504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b508:	f000 f835 	bl	800b576 <_malloc_usable_size_r>
 800b50c:	4284      	cmp	r4, r0
 800b50e:	4607      	mov	r7, r0
 800b510:	d802      	bhi.n	800b518 <_realloc_r+0x34>
 800b512:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b516:	d812      	bhi.n	800b53e <_realloc_r+0x5a>
 800b518:	4621      	mov	r1, r4
 800b51a:	4640      	mov	r0, r8
 800b51c:	f7ff f826 	bl	800a56c <_malloc_r>
 800b520:	4605      	mov	r5, r0
 800b522:	2800      	cmp	r0, #0
 800b524:	d0ed      	beq.n	800b502 <_realloc_r+0x1e>
 800b526:	42bc      	cmp	r4, r7
 800b528:	4622      	mov	r2, r4
 800b52a:	4631      	mov	r1, r6
 800b52c:	bf28      	it	cs
 800b52e:	463a      	movcs	r2, r7
 800b530:	f7fd fdbf 	bl	80090b2 <memcpy>
 800b534:	4631      	mov	r1, r6
 800b536:	4640      	mov	r0, r8
 800b538:	f7fe fc4c 	bl	8009dd4 <_free_r>
 800b53c:	e7e1      	b.n	800b502 <_realloc_r+0x1e>
 800b53e:	4635      	mov	r5, r6
 800b540:	e7df      	b.n	800b502 <_realloc_r+0x1e>
	...

0800b544 <fiprintf>:
 800b544:	b40e      	push	{r1, r2, r3}
 800b546:	b503      	push	{r0, r1, lr}
 800b548:	4601      	mov	r1, r0
 800b54a:	ab03      	add	r3, sp, #12
 800b54c:	4805      	ldr	r0, [pc, #20]	; (800b564 <fiprintf+0x20>)
 800b54e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b552:	6800      	ldr	r0, [r0, #0]
 800b554:	9301      	str	r3, [sp, #4]
 800b556:	f000 f83f 	bl	800b5d8 <_vfiprintf_r>
 800b55a:	b002      	add	sp, #8
 800b55c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b560:	b003      	add	sp, #12
 800b562:	4770      	bx	lr
 800b564:	200001d4 	.word	0x200001d4

0800b568 <abort>:
 800b568:	b508      	push	{r3, lr}
 800b56a:	2006      	movs	r0, #6
 800b56c:	f000 fa0c 	bl	800b988 <raise>
 800b570:	2001      	movs	r0, #1
 800b572:	f7f7 fa87 	bl	8002a84 <_exit>

0800b576 <_malloc_usable_size_r>:
 800b576:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b57a:	1f18      	subs	r0, r3, #4
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	bfbc      	itt	lt
 800b580:	580b      	ldrlt	r3, [r1, r0]
 800b582:	18c0      	addlt	r0, r0, r3
 800b584:	4770      	bx	lr

0800b586 <__sfputc_r>:
 800b586:	6893      	ldr	r3, [r2, #8]
 800b588:	3b01      	subs	r3, #1
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	b410      	push	{r4}
 800b58e:	6093      	str	r3, [r2, #8]
 800b590:	da08      	bge.n	800b5a4 <__sfputc_r+0x1e>
 800b592:	6994      	ldr	r4, [r2, #24]
 800b594:	42a3      	cmp	r3, r4
 800b596:	db01      	blt.n	800b59c <__sfputc_r+0x16>
 800b598:	290a      	cmp	r1, #10
 800b59a:	d103      	bne.n	800b5a4 <__sfputc_r+0x1e>
 800b59c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5a0:	f000 b934 	b.w	800b80c <__swbuf_r>
 800b5a4:	6813      	ldr	r3, [r2, #0]
 800b5a6:	1c58      	adds	r0, r3, #1
 800b5a8:	6010      	str	r0, [r2, #0]
 800b5aa:	7019      	strb	r1, [r3, #0]
 800b5ac:	4608      	mov	r0, r1
 800b5ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <__sfputs_r>:
 800b5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5b6:	4606      	mov	r6, r0
 800b5b8:	460f      	mov	r7, r1
 800b5ba:	4614      	mov	r4, r2
 800b5bc:	18d5      	adds	r5, r2, r3
 800b5be:	42ac      	cmp	r4, r5
 800b5c0:	d101      	bne.n	800b5c6 <__sfputs_r+0x12>
 800b5c2:	2000      	movs	r0, #0
 800b5c4:	e007      	b.n	800b5d6 <__sfputs_r+0x22>
 800b5c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5ca:	463a      	mov	r2, r7
 800b5cc:	4630      	mov	r0, r6
 800b5ce:	f7ff ffda 	bl	800b586 <__sfputc_r>
 800b5d2:	1c43      	adds	r3, r0, #1
 800b5d4:	d1f3      	bne.n	800b5be <__sfputs_r+0xa>
 800b5d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b5d8 <_vfiprintf_r>:
 800b5d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5dc:	460d      	mov	r5, r1
 800b5de:	b09d      	sub	sp, #116	; 0x74
 800b5e0:	4614      	mov	r4, r2
 800b5e2:	4698      	mov	r8, r3
 800b5e4:	4606      	mov	r6, r0
 800b5e6:	b118      	cbz	r0, 800b5f0 <_vfiprintf_r+0x18>
 800b5e8:	6a03      	ldr	r3, [r0, #32]
 800b5ea:	b90b      	cbnz	r3, 800b5f0 <_vfiprintf_r+0x18>
 800b5ec:	f7fd fc36 	bl	8008e5c <__sinit>
 800b5f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b5f2:	07d9      	lsls	r1, r3, #31
 800b5f4:	d405      	bmi.n	800b602 <_vfiprintf_r+0x2a>
 800b5f6:	89ab      	ldrh	r3, [r5, #12]
 800b5f8:	059a      	lsls	r2, r3, #22
 800b5fa:	d402      	bmi.n	800b602 <_vfiprintf_r+0x2a>
 800b5fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b5fe:	f7fd fd56 	bl	80090ae <__retarget_lock_acquire_recursive>
 800b602:	89ab      	ldrh	r3, [r5, #12]
 800b604:	071b      	lsls	r3, r3, #28
 800b606:	d501      	bpl.n	800b60c <_vfiprintf_r+0x34>
 800b608:	692b      	ldr	r3, [r5, #16]
 800b60a:	b99b      	cbnz	r3, 800b634 <_vfiprintf_r+0x5c>
 800b60c:	4629      	mov	r1, r5
 800b60e:	4630      	mov	r0, r6
 800b610:	f000 f93a 	bl	800b888 <__swsetup_r>
 800b614:	b170      	cbz	r0, 800b634 <_vfiprintf_r+0x5c>
 800b616:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b618:	07dc      	lsls	r4, r3, #31
 800b61a:	d504      	bpl.n	800b626 <_vfiprintf_r+0x4e>
 800b61c:	f04f 30ff 	mov.w	r0, #4294967295
 800b620:	b01d      	add	sp, #116	; 0x74
 800b622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b626:	89ab      	ldrh	r3, [r5, #12]
 800b628:	0598      	lsls	r0, r3, #22
 800b62a:	d4f7      	bmi.n	800b61c <_vfiprintf_r+0x44>
 800b62c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b62e:	f7fd fd3f 	bl	80090b0 <__retarget_lock_release_recursive>
 800b632:	e7f3      	b.n	800b61c <_vfiprintf_r+0x44>
 800b634:	2300      	movs	r3, #0
 800b636:	9309      	str	r3, [sp, #36]	; 0x24
 800b638:	2320      	movs	r3, #32
 800b63a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b63e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b642:	2330      	movs	r3, #48	; 0x30
 800b644:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b7f8 <_vfiprintf_r+0x220>
 800b648:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b64c:	f04f 0901 	mov.w	r9, #1
 800b650:	4623      	mov	r3, r4
 800b652:	469a      	mov	sl, r3
 800b654:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b658:	b10a      	cbz	r2, 800b65e <_vfiprintf_r+0x86>
 800b65a:	2a25      	cmp	r2, #37	; 0x25
 800b65c:	d1f9      	bne.n	800b652 <_vfiprintf_r+0x7a>
 800b65e:	ebba 0b04 	subs.w	fp, sl, r4
 800b662:	d00b      	beq.n	800b67c <_vfiprintf_r+0xa4>
 800b664:	465b      	mov	r3, fp
 800b666:	4622      	mov	r2, r4
 800b668:	4629      	mov	r1, r5
 800b66a:	4630      	mov	r0, r6
 800b66c:	f7ff ffa2 	bl	800b5b4 <__sfputs_r>
 800b670:	3001      	adds	r0, #1
 800b672:	f000 80a9 	beq.w	800b7c8 <_vfiprintf_r+0x1f0>
 800b676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b678:	445a      	add	r2, fp
 800b67a:	9209      	str	r2, [sp, #36]	; 0x24
 800b67c:	f89a 3000 	ldrb.w	r3, [sl]
 800b680:	2b00      	cmp	r3, #0
 800b682:	f000 80a1 	beq.w	800b7c8 <_vfiprintf_r+0x1f0>
 800b686:	2300      	movs	r3, #0
 800b688:	f04f 32ff 	mov.w	r2, #4294967295
 800b68c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b690:	f10a 0a01 	add.w	sl, sl, #1
 800b694:	9304      	str	r3, [sp, #16]
 800b696:	9307      	str	r3, [sp, #28]
 800b698:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b69c:	931a      	str	r3, [sp, #104]	; 0x68
 800b69e:	4654      	mov	r4, sl
 800b6a0:	2205      	movs	r2, #5
 800b6a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6a6:	4854      	ldr	r0, [pc, #336]	; (800b7f8 <_vfiprintf_r+0x220>)
 800b6a8:	f7f4 fdb2 	bl	8000210 <memchr>
 800b6ac:	9a04      	ldr	r2, [sp, #16]
 800b6ae:	b9d8      	cbnz	r0, 800b6e8 <_vfiprintf_r+0x110>
 800b6b0:	06d1      	lsls	r1, r2, #27
 800b6b2:	bf44      	itt	mi
 800b6b4:	2320      	movmi	r3, #32
 800b6b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6ba:	0713      	lsls	r3, r2, #28
 800b6bc:	bf44      	itt	mi
 800b6be:	232b      	movmi	r3, #43	; 0x2b
 800b6c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6c4:	f89a 3000 	ldrb.w	r3, [sl]
 800b6c8:	2b2a      	cmp	r3, #42	; 0x2a
 800b6ca:	d015      	beq.n	800b6f8 <_vfiprintf_r+0x120>
 800b6cc:	9a07      	ldr	r2, [sp, #28]
 800b6ce:	4654      	mov	r4, sl
 800b6d0:	2000      	movs	r0, #0
 800b6d2:	f04f 0c0a 	mov.w	ip, #10
 800b6d6:	4621      	mov	r1, r4
 800b6d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6dc:	3b30      	subs	r3, #48	; 0x30
 800b6de:	2b09      	cmp	r3, #9
 800b6e0:	d94d      	bls.n	800b77e <_vfiprintf_r+0x1a6>
 800b6e2:	b1b0      	cbz	r0, 800b712 <_vfiprintf_r+0x13a>
 800b6e4:	9207      	str	r2, [sp, #28]
 800b6e6:	e014      	b.n	800b712 <_vfiprintf_r+0x13a>
 800b6e8:	eba0 0308 	sub.w	r3, r0, r8
 800b6ec:	fa09 f303 	lsl.w	r3, r9, r3
 800b6f0:	4313      	orrs	r3, r2
 800b6f2:	9304      	str	r3, [sp, #16]
 800b6f4:	46a2      	mov	sl, r4
 800b6f6:	e7d2      	b.n	800b69e <_vfiprintf_r+0xc6>
 800b6f8:	9b03      	ldr	r3, [sp, #12]
 800b6fa:	1d19      	adds	r1, r3, #4
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	9103      	str	r1, [sp, #12]
 800b700:	2b00      	cmp	r3, #0
 800b702:	bfbb      	ittet	lt
 800b704:	425b      	neglt	r3, r3
 800b706:	f042 0202 	orrlt.w	r2, r2, #2
 800b70a:	9307      	strge	r3, [sp, #28]
 800b70c:	9307      	strlt	r3, [sp, #28]
 800b70e:	bfb8      	it	lt
 800b710:	9204      	strlt	r2, [sp, #16]
 800b712:	7823      	ldrb	r3, [r4, #0]
 800b714:	2b2e      	cmp	r3, #46	; 0x2e
 800b716:	d10c      	bne.n	800b732 <_vfiprintf_r+0x15a>
 800b718:	7863      	ldrb	r3, [r4, #1]
 800b71a:	2b2a      	cmp	r3, #42	; 0x2a
 800b71c:	d134      	bne.n	800b788 <_vfiprintf_r+0x1b0>
 800b71e:	9b03      	ldr	r3, [sp, #12]
 800b720:	1d1a      	adds	r2, r3, #4
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	9203      	str	r2, [sp, #12]
 800b726:	2b00      	cmp	r3, #0
 800b728:	bfb8      	it	lt
 800b72a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b72e:	3402      	adds	r4, #2
 800b730:	9305      	str	r3, [sp, #20]
 800b732:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b808 <_vfiprintf_r+0x230>
 800b736:	7821      	ldrb	r1, [r4, #0]
 800b738:	2203      	movs	r2, #3
 800b73a:	4650      	mov	r0, sl
 800b73c:	f7f4 fd68 	bl	8000210 <memchr>
 800b740:	b138      	cbz	r0, 800b752 <_vfiprintf_r+0x17a>
 800b742:	9b04      	ldr	r3, [sp, #16]
 800b744:	eba0 000a 	sub.w	r0, r0, sl
 800b748:	2240      	movs	r2, #64	; 0x40
 800b74a:	4082      	lsls	r2, r0
 800b74c:	4313      	orrs	r3, r2
 800b74e:	3401      	adds	r4, #1
 800b750:	9304      	str	r3, [sp, #16]
 800b752:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b756:	4829      	ldr	r0, [pc, #164]	; (800b7fc <_vfiprintf_r+0x224>)
 800b758:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b75c:	2206      	movs	r2, #6
 800b75e:	f7f4 fd57 	bl	8000210 <memchr>
 800b762:	2800      	cmp	r0, #0
 800b764:	d03f      	beq.n	800b7e6 <_vfiprintf_r+0x20e>
 800b766:	4b26      	ldr	r3, [pc, #152]	; (800b800 <_vfiprintf_r+0x228>)
 800b768:	bb1b      	cbnz	r3, 800b7b2 <_vfiprintf_r+0x1da>
 800b76a:	9b03      	ldr	r3, [sp, #12]
 800b76c:	3307      	adds	r3, #7
 800b76e:	f023 0307 	bic.w	r3, r3, #7
 800b772:	3308      	adds	r3, #8
 800b774:	9303      	str	r3, [sp, #12]
 800b776:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b778:	443b      	add	r3, r7
 800b77a:	9309      	str	r3, [sp, #36]	; 0x24
 800b77c:	e768      	b.n	800b650 <_vfiprintf_r+0x78>
 800b77e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b782:	460c      	mov	r4, r1
 800b784:	2001      	movs	r0, #1
 800b786:	e7a6      	b.n	800b6d6 <_vfiprintf_r+0xfe>
 800b788:	2300      	movs	r3, #0
 800b78a:	3401      	adds	r4, #1
 800b78c:	9305      	str	r3, [sp, #20]
 800b78e:	4619      	mov	r1, r3
 800b790:	f04f 0c0a 	mov.w	ip, #10
 800b794:	4620      	mov	r0, r4
 800b796:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b79a:	3a30      	subs	r2, #48	; 0x30
 800b79c:	2a09      	cmp	r2, #9
 800b79e:	d903      	bls.n	800b7a8 <_vfiprintf_r+0x1d0>
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d0c6      	beq.n	800b732 <_vfiprintf_r+0x15a>
 800b7a4:	9105      	str	r1, [sp, #20]
 800b7a6:	e7c4      	b.n	800b732 <_vfiprintf_r+0x15a>
 800b7a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7ac:	4604      	mov	r4, r0
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	e7f0      	b.n	800b794 <_vfiprintf_r+0x1bc>
 800b7b2:	ab03      	add	r3, sp, #12
 800b7b4:	9300      	str	r3, [sp, #0]
 800b7b6:	462a      	mov	r2, r5
 800b7b8:	4b12      	ldr	r3, [pc, #72]	; (800b804 <_vfiprintf_r+0x22c>)
 800b7ba:	a904      	add	r1, sp, #16
 800b7bc:	4630      	mov	r0, r6
 800b7be:	f7fc fefb 	bl	80085b8 <_printf_float>
 800b7c2:	4607      	mov	r7, r0
 800b7c4:	1c78      	adds	r0, r7, #1
 800b7c6:	d1d6      	bne.n	800b776 <_vfiprintf_r+0x19e>
 800b7c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7ca:	07d9      	lsls	r1, r3, #31
 800b7cc:	d405      	bmi.n	800b7da <_vfiprintf_r+0x202>
 800b7ce:	89ab      	ldrh	r3, [r5, #12]
 800b7d0:	059a      	lsls	r2, r3, #22
 800b7d2:	d402      	bmi.n	800b7da <_vfiprintf_r+0x202>
 800b7d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7d6:	f7fd fc6b 	bl	80090b0 <__retarget_lock_release_recursive>
 800b7da:	89ab      	ldrh	r3, [r5, #12]
 800b7dc:	065b      	lsls	r3, r3, #25
 800b7de:	f53f af1d 	bmi.w	800b61c <_vfiprintf_r+0x44>
 800b7e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b7e4:	e71c      	b.n	800b620 <_vfiprintf_r+0x48>
 800b7e6:	ab03      	add	r3, sp, #12
 800b7e8:	9300      	str	r3, [sp, #0]
 800b7ea:	462a      	mov	r2, r5
 800b7ec:	4b05      	ldr	r3, [pc, #20]	; (800b804 <_vfiprintf_r+0x22c>)
 800b7ee:	a904      	add	r1, sp, #16
 800b7f0:	4630      	mov	r0, r6
 800b7f2:	f7fd f985 	bl	8008b00 <_printf_i>
 800b7f6:	e7e4      	b.n	800b7c2 <_vfiprintf_r+0x1ea>
 800b7f8:	0800bf8d 	.word	0x0800bf8d
 800b7fc:	0800bf97 	.word	0x0800bf97
 800b800:	080085b9 	.word	0x080085b9
 800b804:	0800b5b5 	.word	0x0800b5b5
 800b808:	0800bf93 	.word	0x0800bf93

0800b80c <__swbuf_r>:
 800b80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b80e:	460e      	mov	r6, r1
 800b810:	4614      	mov	r4, r2
 800b812:	4605      	mov	r5, r0
 800b814:	b118      	cbz	r0, 800b81e <__swbuf_r+0x12>
 800b816:	6a03      	ldr	r3, [r0, #32]
 800b818:	b90b      	cbnz	r3, 800b81e <__swbuf_r+0x12>
 800b81a:	f7fd fb1f 	bl	8008e5c <__sinit>
 800b81e:	69a3      	ldr	r3, [r4, #24]
 800b820:	60a3      	str	r3, [r4, #8]
 800b822:	89a3      	ldrh	r3, [r4, #12]
 800b824:	071a      	lsls	r2, r3, #28
 800b826:	d525      	bpl.n	800b874 <__swbuf_r+0x68>
 800b828:	6923      	ldr	r3, [r4, #16]
 800b82a:	b31b      	cbz	r3, 800b874 <__swbuf_r+0x68>
 800b82c:	6823      	ldr	r3, [r4, #0]
 800b82e:	6922      	ldr	r2, [r4, #16]
 800b830:	1a98      	subs	r0, r3, r2
 800b832:	6963      	ldr	r3, [r4, #20]
 800b834:	b2f6      	uxtb	r6, r6
 800b836:	4283      	cmp	r3, r0
 800b838:	4637      	mov	r7, r6
 800b83a:	dc04      	bgt.n	800b846 <__swbuf_r+0x3a>
 800b83c:	4621      	mov	r1, r4
 800b83e:	4628      	mov	r0, r5
 800b840:	f7ff fdca 	bl	800b3d8 <_fflush_r>
 800b844:	b9e0      	cbnz	r0, 800b880 <__swbuf_r+0x74>
 800b846:	68a3      	ldr	r3, [r4, #8]
 800b848:	3b01      	subs	r3, #1
 800b84a:	60a3      	str	r3, [r4, #8]
 800b84c:	6823      	ldr	r3, [r4, #0]
 800b84e:	1c5a      	adds	r2, r3, #1
 800b850:	6022      	str	r2, [r4, #0]
 800b852:	701e      	strb	r6, [r3, #0]
 800b854:	6962      	ldr	r2, [r4, #20]
 800b856:	1c43      	adds	r3, r0, #1
 800b858:	429a      	cmp	r2, r3
 800b85a:	d004      	beq.n	800b866 <__swbuf_r+0x5a>
 800b85c:	89a3      	ldrh	r3, [r4, #12]
 800b85e:	07db      	lsls	r3, r3, #31
 800b860:	d506      	bpl.n	800b870 <__swbuf_r+0x64>
 800b862:	2e0a      	cmp	r6, #10
 800b864:	d104      	bne.n	800b870 <__swbuf_r+0x64>
 800b866:	4621      	mov	r1, r4
 800b868:	4628      	mov	r0, r5
 800b86a:	f7ff fdb5 	bl	800b3d8 <_fflush_r>
 800b86e:	b938      	cbnz	r0, 800b880 <__swbuf_r+0x74>
 800b870:	4638      	mov	r0, r7
 800b872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b874:	4621      	mov	r1, r4
 800b876:	4628      	mov	r0, r5
 800b878:	f000 f806 	bl	800b888 <__swsetup_r>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	d0d5      	beq.n	800b82c <__swbuf_r+0x20>
 800b880:	f04f 37ff 	mov.w	r7, #4294967295
 800b884:	e7f4      	b.n	800b870 <__swbuf_r+0x64>
	...

0800b888 <__swsetup_r>:
 800b888:	b538      	push	{r3, r4, r5, lr}
 800b88a:	4b2a      	ldr	r3, [pc, #168]	; (800b934 <__swsetup_r+0xac>)
 800b88c:	4605      	mov	r5, r0
 800b88e:	6818      	ldr	r0, [r3, #0]
 800b890:	460c      	mov	r4, r1
 800b892:	b118      	cbz	r0, 800b89c <__swsetup_r+0x14>
 800b894:	6a03      	ldr	r3, [r0, #32]
 800b896:	b90b      	cbnz	r3, 800b89c <__swsetup_r+0x14>
 800b898:	f7fd fae0 	bl	8008e5c <__sinit>
 800b89c:	89a3      	ldrh	r3, [r4, #12]
 800b89e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b8a2:	0718      	lsls	r0, r3, #28
 800b8a4:	d422      	bmi.n	800b8ec <__swsetup_r+0x64>
 800b8a6:	06d9      	lsls	r1, r3, #27
 800b8a8:	d407      	bmi.n	800b8ba <__swsetup_r+0x32>
 800b8aa:	2309      	movs	r3, #9
 800b8ac:	602b      	str	r3, [r5, #0]
 800b8ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b8b2:	81a3      	strh	r3, [r4, #12]
 800b8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b8:	e034      	b.n	800b924 <__swsetup_r+0x9c>
 800b8ba:	0758      	lsls	r0, r3, #29
 800b8bc:	d512      	bpl.n	800b8e4 <__swsetup_r+0x5c>
 800b8be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8c0:	b141      	cbz	r1, 800b8d4 <__swsetup_r+0x4c>
 800b8c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8c6:	4299      	cmp	r1, r3
 800b8c8:	d002      	beq.n	800b8d0 <__swsetup_r+0x48>
 800b8ca:	4628      	mov	r0, r5
 800b8cc:	f7fe fa82 	bl	8009dd4 <_free_r>
 800b8d0:	2300      	movs	r3, #0
 800b8d2:	6363      	str	r3, [r4, #52]	; 0x34
 800b8d4:	89a3      	ldrh	r3, [r4, #12]
 800b8d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b8da:	81a3      	strh	r3, [r4, #12]
 800b8dc:	2300      	movs	r3, #0
 800b8de:	6063      	str	r3, [r4, #4]
 800b8e0:	6923      	ldr	r3, [r4, #16]
 800b8e2:	6023      	str	r3, [r4, #0]
 800b8e4:	89a3      	ldrh	r3, [r4, #12]
 800b8e6:	f043 0308 	orr.w	r3, r3, #8
 800b8ea:	81a3      	strh	r3, [r4, #12]
 800b8ec:	6923      	ldr	r3, [r4, #16]
 800b8ee:	b94b      	cbnz	r3, 800b904 <__swsetup_r+0x7c>
 800b8f0:	89a3      	ldrh	r3, [r4, #12]
 800b8f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b8f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b8fa:	d003      	beq.n	800b904 <__swsetup_r+0x7c>
 800b8fc:	4621      	mov	r1, r4
 800b8fe:	4628      	mov	r0, r5
 800b900:	f000 f884 	bl	800ba0c <__smakebuf_r>
 800b904:	89a0      	ldrh	r0, [r4, #12]
 800b906:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b90a:	f010 0301 	ands.w	r3, r0, #1
 800b90e:	d00a      	beq.n	800b926 <__swsetup_r+0x9e>
 800b910:	2300      	movs	r3, #0
 800b912:	60a3      	str	r3, [r4, #8]
 800b914:	6963      	ldr	r3, [r4, #20]
 800b916:	425b      	negs	r3, r3
 800b918:	61a3      	str	r3, [r4, #24]
 800b91a:	6923      	ldr	r3, [r4, #16]
 800b91c:	b943      	cbnz	r3, 800b930 <__swsetup_r+0xa8>
 800b91e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b922:	d1c4      	bne.n	800b8ae <__swsetup_r+0x26>
 800b924:	bd38      	pop	{r3, r4, r5, pc}
 800b926:	0781      	lsls	r1, r0, #30
 800b928:	bf58      	it	pl
 800b92a:	6963      	ldrpl	r3, [r4, #20]
 800b92c:	60a3      	str	r3, [r4, #8]
 800b92e:	e7f4      	b.n	800b91a <__swsetup_r+0x92>
 800b930:	2000      	movs	r0, #0
 800b932:	e7f7      	b.n	800b924 <__swsetup_r+0x9c>
 800b934:	200001d4 	.word	0x200001d4

0800b938 <_raise_r>:
 800b938:	291f      	cmp	r1, #31
 800b93a:	b538      	push	{r3, r4, r5, lr}
 800b93c:	4604      	mov	r4, r0
 800b93e:	460d      	mov	r5, r1
 800b940:	d904      	bls.n	800b94c <_raise_r+0x14>
 800b942:	2316      	movs	r3, #22
 800b944:	6003      	str	r3, [r0, #0]
 800b946:	f04f 30ff 	mov.w	r0, #4294967295
 800b94a:	bd38      	pop	{r3, r4, r5, pc}
 800b94c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b94e:	b112      	cbz	r2, 800b956 <_raise_r+0x1e>
 800b950:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b954:	b94b      	cbnz	r3, 800b96a <_raise_r+0x32>
 800b956:	4620      	mov	r0, r4
 800b958:	f000 f830 	bl	800b9bc <_getpid_r>
 800b95c:	462a      	mov	r2, r5
 800b95e:	4601      	mov	r1, r0
 800b960:	4620      	mov	r0, r4
 800b962:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b966:	f000 b817 	b.w	800b998 <_kill_r>
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	d00a      	beq.n	800b984 <_raise_r+0x4c>
 800b96e:	1c59      	adds	r1, r3, #1
 800b970:	d103      	bne.n	800b97a <_raise_r+0x42>
 800b972:	2316      	movs	r3, #22
 800b974:	6003      	str	r3, [r0, #0]
 800b976:	2001      	movs	r0, #1
 800b978:	e7e7      	b.n	800b94a <_raise_r+0x12>
 800b97a:	2400      	movs	r4, #0
 800b97c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b980:	4628      	mov	r0, r5
 800b982:	4798      	blx	r3
 800b984:	2000      	movs	r0, #0
 800b986:	e7e0      	b.n	800b94a <_raise_r+0x12>

0800b988 <raise>:
 800b988:	4b02      	ldr	r3, [pc, #8]	; (800b994 <raise+0xc>)
 800b98a:	4601      	mov	r1, r0
 800b98c:	6818      	ldr	r0, [r3, #0]
 800b98e:	f7ff bfd3 	b.w	800b938 <_raise_r>
 800b992:	bf00      	nop
 800b994:	200001d4 	.word	0x200001d4

0800b998 <_kill_r>:
 800b998:	b538      	push	{r3, r4, r5, lr}
 800b99a:	4d07      	ldr	r5, [pc, #28]	; (800b9b8 <_kill_r+0x20>)
 800b99c:	2300      	movs	r3, #0
 800b99e:	4604      	mov	r4, r0
 800b9a0:	4608      	mov	r0, r1
 800b9a2:	4611      	mov	r1, r2
 800b9a4:	602b      	str	r3, [r5, #0]
 800b9a6:	f7f7 f85d 	bl	8002a64 <_kill>
 800b9aa:	1c43      	adds	r3, r0, #1
 800b9ac:	d102      	bne.n	800b9b4 <_kill_r+0x1c>
 800b9ae:	682b      	ldr	r3, [r5, #0]
 800b9b0:	b103      	cbz	r3, 800b9b4 <_kill_r+0x1c>
 800b9b2:	6023      	str	r3, [r4, #0]
 800b9b4:	bd38      	pop	{r3, r4, r5, pc}
 800b9b6:	bf00      	nop
 800b9b8:	20000a88 	.word	0x20000a88

0800b9bc <_getpid_r>:
 800b9bc:	f7f7 b84a 	b.w	8002a54 <_getpid>

0800b9c0 <__swhatbuf_r>:
 800b9c0:	b570      	push	{r4, r5, r6, lr}
 800b9c2:	460c      	mov	r4, r1
 800b9c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9c8:	2900      	cmp	r1, #0
 800b9ca:	b096      	sub	sp, #88	; 0x58
 800b9cc:	4615      	mov	r5, r2
 800b9ce:	461e      	mov	r6, r3
 800b9d0:	da0d      	bge.n	800b9ee <__swhatbuf_r+0x2e>
 800b9d2:	89a3      	ldrh	r3, [r4, #12]
 800b9d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b9d8:	f04f 0100 	mov.w	r1, #0
 800b9dc:	bf0c      	ite	eq
 800b9de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b9e2:	2340      	movne	r3, #64	; 0x40
 800b9e4:	2000      	movs	r0, #0
 800b9e6:	6031      	str	r1, [r6, #0]
 800b9e8:	602b      	str	r3, [r5, #0]
 800b9ea:	b016      	add	sp, #88	; 0x58
 800b9ec:	bd70      	pop	{r4, r5, r6, pc}
 800b9ee:	466a      	mov	r2, sp
 800b9f0:	f000 f848 	bl	800ba84 <_fstat_r>
 800b9f4:	2800      	cmp	r0, #0
 800b9f6:	dbec      	blt.n	800b9d2 <__swhatbuf_r+0x12>
 800b9f8:	9901      	ldr	r1, [sp, #4]
 800b9fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b9fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ba02:	4259      	negs	r1, r3
 800ba04:	4159      	adcs	r1, r3
 800ba06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba0a:	e7eb      	b.n	800b9e4 <__swhatbuf_r+0x24>

0800ba0c <__smakebuf_r>:
 800ba0c:	898b      	ldrh	r3, [r1, #12]
 800ba0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba10:	079d      	lsls	r5, r3, #30
 800ba12:	4606      	mov	r6, r0
 800ba14:	460c      	mov	r4, r1
 800ba16:	d507      	bpl.n	800ba28 <__smakebuf_r+0x1c>
 800ba18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba1c:	6023      	str	r3, [r4, #0]
 800ba1e:	6123      	str	r3, [r4, #16]
 800ba20:	2301      	movs	r3, #1
 800ba22:	6163      	str	r3, [r4, #20]
 800ba24:	b002      	add	sp, #8
 800ba26:	bd70      	pop	{r4, r5, r6, pc}
 800ba28:	ab01      	add	r3, sp, #4
 800ba2a:	466a      	mov	r2, sp
 800ba2c:	f7ff ffc8 	bl	800b9c0 <__swhatbuf_r>
 800ba30:	9900      	ldr	r1, [sp, #0]
 800ba32:	4605      	mov	r5, r0
 800ba34:	4630      	mov	r0, r6
 800ba36:	f7fe fd99 	bl	800a56c <_malloc_r>
 800ba3a:	b948      	cbnz	r0, 800ba50 <__smakebuf_r+0x44>
 800ba3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba40:	059a      	lsls	r2, r3, #22
 800ba42:	d4ef      	bmi.n	800ba24 <__smakebuf_r+0x18>
 800ba44:	f023 0303 	bic.w	r3, r3, #3
 800ba48:	f043 0302 	orr.w	r3, r3, #2
 800ba4c:	81a3      	strh	r3, [r4, #12]
 800ba4e:	e7e3      	b.n	800ba18 <__smakebuf_r+0xc>
 800ba50:	89a3      	ldrh	r3, [r4, #12]
 800ba52:	6020      	str	r0, [r4, #0]
 800ba54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba58:	81a3      	strh	r3, [r4, #12]
 800ba5a:	9b00      	ldr	r3, [sp, #0]
 800ba5c:	6163      	str	r3, [r4, #20]
 800ba5e:	9b01      	ldr	r3, [sp, #4]
 800ba60:	6120      	str	r0, [r4, #16]
 800ba62:	b15b      	cbz	r3, 800ba7c <__smakebuf_r+0x70>
 800ba64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba68:	4630      	mov	r0, r6
 800ba6a:	f000 f81d 	bl	800baa8 <_isatty_r>
 800ba6e:	b128      	cbz	r0, 800ba7c <__smakebuf_r+0x70>
 800ba70:	89a3      	ldrh	r3, [r4, #12]
 800ba72:	f023 0303 	bic.w	r3, r3, #3
 800ba76:	f043 0301 	orr.w	r3, r3, #1
 800ba7a:	81a3      	strh	r3, [r4, #12]
 800ba7c:	89a3      	ldrh	r3, [r4, #12]
 800ba7e:	431d      	orrs	r5, r3
 800ba80:	81a5      	strh	r5, [r4, #12]
 800ba82:	e7cf      	b.n	800ba24 <__smakebuf_r+0x18>

0800ba84 <_fstat_r>:
 800ba84:	b538      	push	{r3, r4, r5, lr}
 800ba86:	4d07      	ldr	r5, [pc, #28]	; (800baa4 <_fstat_r+0x20>)
 800ba88:	2300      	movs	r3, #0
 800ba8a:	4604      	mov	r4, r0
 800ba8c:	4608      	mov	r0, r1
 800ba8e:	4611      	mov	r1, r2
 800ba90:	602b      	str	r3, [r5, #0]
 800ba92:	f7f7 f846 	bl	8002b22 <_fstat>
 800ba96:	1c43      	adds	r3, r0, #1
 800ba98:	d102      	bne.n	800baa0 <_fstat_r+0x1c>
 800ba9a:	682b      	ldr	r3, [r5, #0]
 800ba9c:	b103      	cbz	r3, 800baa0 <_fstat_r+0x1c>
 800ba9e:	6023      	str	r3, [r4, #0]
 800baa0:	bd38      	pop	{r3, r4, r5, pc}
 800baa2:	bf00      	nop
 800baa4:	20000a88 	.word	0x20000a88

0800baa8 <_isatty_r>:
 800baa8:	b538      	push	{r3, r4, r5, lr}
 800baaa:	4d06      	ldr	r5, [pc, #24]	; (800bac4 <_isatty_r+0x1c>)
 800baac:	2300      	movs	r3, #0
 800baae:	4604      	mov	r4, r0
 800bab0:	4608      	mov	r0, r1
 800bab2:	602b      	str	r3, [r5, #0]
 800bab4:	f7f7 f845 	bl	8002b42 <_isatty>
 800bab8:	1c43      	adds	r3, r0, #1
 800baba:	d102      	bne.n	800bac2 <_isatty_r+0x1a>
 800babc:	682b      	ldr	r3, [r5, #0]
 800babe:	b103      	cbz	r3, 800bac2 <_isatty_r+0x1a>
 800bac0:	6023      	str	r3, [r4, #0]
 800bac2:	bd38      	pop	{r3, r4, r5, pc}
 800bac4:	20000a88 	.word	0x20000a88

0800bac8 <round>:
 800bac8:	ec53 2b10 	vmov	r2, r3, d0
 800bacc:	b570      	push	{r4, r5, r6, lr}
 800bace:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800bad2:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800bad6:	2813      	cmp	r0, #19
 800bad8:	ee10 5a10 	vmov	r5, s0
 800badc:	4619      	mov	r1, r3
 800bade:	dc18      	bgt.n	800bb12 <round+0x4a>
 800bae0:	2800      	cmp	r0, #0
 800bae2:	da09      	bge.n	800baf8 <round+0x30>
 800bae4:	3001      	adds	r0, #1
 800bae6:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800baea:	d103      	bne.n	800baf4 <round+0x2c>
 800baec:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800baf0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800baf4:	2300      	movs	r3, #0
 800baf6:	e02a      	b.n	800bb4e <round+0x86>
 800baf8:	4c16      	ldr	r4, [pc, #88]	; (800bb54 <round+0x8c>)
 800bafa:	4104      	asrs	r4, r0
 800bafc:	ea03 0604 	and.w	r6, r3, r4
 800bb00:	4316      	orrs	r6, r2
 800bb02:	d011      	beq.n	800bb28 <round+0x60>
 800bb04:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bb08:	4103      	asrs	r3, r0
 800bb0a:	440b      	add	r3, r1
 800bb0c:	ea23 0104 	bic.w	r1, r3, r4
 800bb10:	e7f0      	b.n	800baf4 <round+0x2c>
 800bb12:	2833      	cmp	r0, #51	; 0x33
 800bb14:	dd0b      	ble.n	800bb2e <round+0x66>
 800bb16:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800bb1a:	d105      	bne.n	800bb28 <round+0x60>
 800bb1c:	ee10 0a10 	vmov	r0, s0
 800bb20:	f7f4 fbd4 	bl	80002cc <__adddf3>
 800bb24:	4602      	mov	r2, r0
 800bb26:	460b      	mov	r3, r1
 800bb28:	ec43 2b10 	vmov	d0, r2, r3
 800bb2c:	bd70      	pop	{r4, r5, r6, pc}
 800bb2e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800bb32:	f04f 34ff 	mov.w	r4, #4294967295
 800bb36:	40f4      	lsrs	r4, r6
 800bb38:	4214      	tst	r4, r2
 800bb3a:	d0f5      	beq.n	800bb28 <round+0x60>
 800bb3c:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800bb40:	2301      	movs	r3, #1
 800bb42:	4083      	lsls	r3, r0
 800bb44:	195b      	adds	r3, r3, r5
 800bb46:	bf28      	it	cs
 800bb48:	3101      	addcs	r1, #1
 800bb4a:	ea23 0304 	bic.w	r3, r3, r4
 800bb4e:	461a      	mov	r2, r3
 800bb50:	460b      	mov	r3, r1
 800bb52:	e7e9      	b.n	800bb28 <round+0x60>
 800bb54:	000fffff 	.word	0x000fffff

0800bb58 <_init>:
 800bb58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb5a:	bf00      	nop
 800bb5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb5e:	bc08      	pop	{r3}
 800bb60:	469e      	mov	lr, r3
 800bb62:	4770      	bx	lr

0800bb64 <_fini>:
 800bb64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb66:	bf00      	nop
 800bb68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb6a:	bc08      	pop	{r3}
 800bb6c:	469e      	mov	lr, r3
 800bb6e:	4770      	bx	lr
