Fitter Status : Successful - Thu Mar 09 21:21:22 2017
Quartus II 32-bit Version : 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition
Revision Name : top_seven_seg_decoder
Top-level Entity Name : sev_seg_decoder
Family : Cyclone V
Device : 5CGXFC7D6F31C6
Timing Models : Preliminary
Logic utilization : < 1 %
    Combinational ALUTs : 8 / 112,960 ( < 1 % )
    Memory ALUTs : 0 / 56,480 ( 0 % )
    Dedicated logic registers : 0 / 225,920 ( 0 % )
Total registers : 0
Total pins : 11 / 522 ( 2 % )
Total virtual pins : 0
Total block memory bits : 0 / 7,024,640 ( 0 % )
DSP Blocks : 0 / 156 ( 0 % )
Total HSSI RX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA RX Deserializers : 0 / 9 ( 0 % )
Total HSSI TX PCSs : 0 / 9 ( 0 % )
Total HSSI PMA TX Serializers : 0 / 9 ( 0 % )
Total PLLs : 0 / 16 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
