<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pllImpl" module="pllImpl" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 05 01 23:04:00.965" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="pllImpl.lpc" type="lpc" modified="2019 05 01 23:03:59.405"/>
		<File name="pllImpl.v" type="top_level_verilog" modified="2019 05 01 23:03:59.505"/>
		<File name="pllImpl_tmpl.v" type="template_verilog" modified="2019 05 01 23:03:59.505"/>
  </Package>
</DiamondModule>
