INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_1/lab3_3_1.srcs/sources_1/new/2_bit_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_comparator
WARNING: [VRFC 10-1315] redeclaration of ansi port lt is not allowed [C:/Users/Administrator/Desktop/lab3/lab3_3_1/lab3_3_1.srcs/sources_1/new/2_bit_comparator.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_1/lab3_3_1.srcs/sim_1/new/two_2_bit_comparator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_2_bit_comparator_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab3_3_1/lab3_3_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
