

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_158_1'
================================================================
* Date:           Mon Sep  4 23:58:17 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3106|     3106|  31.060 us|  31.060 us|  3081|  3081|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------------------+-------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                            |                         |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |          Instance          |          Module         |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +----------------------------+-------------------------+---------+---------+-----------+-----------+------+------+----------+
        |init_block_AB_proc34_U0     |init_block_AB_proc34     |      772|      772|   7.720 us|   7.720 us|   772|   772|        no|
        |systolic_array_k_768_2_U0   |systolic_array_k_768_2   |     3103|     3103|  31.030 us|  31.030 us|  3081|  3081|  dataflow|
        |VITIS_LOOP_179_4_proc_U0    |VITIS_LOOP_179_4_proc    |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc35_U0  |VITIS_LOOP_179_4_proc35  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc36_U0  |VITIS_LOOP_179_4_proc36  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc37_U0  |VITIS_LOOP_179_4_proc37  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc38_U0  |VITIS_LOOP_179_4_proc38  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc39_U0  |VITIS_LOOP_179_4_proc39  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc40_U0  |VITIS_LOOP_179_4_proc40  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc41_U0  |VITIS_LOOP_179_4_proc41  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc42_U0  |VITIS_LOOP_179_4_proc42  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc43_U0  |VITIS_LOOP_179_4_proc43  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc44_U0  |VITIS_LOOP_179_4_proc44  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        |VITIS_LOOP_179_4_proc45_U0  |VITIS_LOOP_179_4_proc45  |       22|       22|   0.220 us|   0.220 us|    22|    22|        no|
        +----------------------------+-------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      60|    -|
|FIFO             |        -|    -|    4752|    3264|    -|
|Instance         |        -|  744|  146620|  183392|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|      13|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|  744|  151385|  186833|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|  338|     142|     351|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-----+--------+--------+-----+
    |          Instance          |          Module         | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +----------------------------+-------------------------+---------+-----+--------+--------+-----+
    |VITIS_LOOP_179_4_proc_U0    |VITIS_LOOP_179_4_proc    |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc35_U0  |VITIS_LOOP_179_4_proc35  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc36_U0  |VITIS_LOOP_179_4_proc36  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc37_U0  |VITIS_LOOP_179_4_proc37  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc38_U0  |VITIS_LOOP_179_4_proc38  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc39_U0  |VITIS_LOOP_179_4_proc39  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc40_U0  |VITIS_LOOP_179_4_proc40  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc41_U0  |VITIS_LOOP_179_4_proc41  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc42_U0  |VITIS_LOOP_179_4_proc42  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc43_U0  |VITIS_LOOP_179_4_proc43  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc44_U0  |VITIS_LOOP_179_4_proc44  |        0|    2|     413|     568|    0|
    |VITIS_LOOP_179_4_proc45_U0  |VITIS_LOOP_179_4_proc45  |        0|    2|     413|     568|    0|
    |init_block_AB_proc34_U0     |init_block_AB_proc34     |        0|    0|      27|     692|    0|
    |systolic_array_k_768_2_U0   |systolic_array_k_768_2   |        0|  720|  141637|  175884|    0|
    +----------------------------+-------------------------+---------+-----+--------+--------+-----+
    |Total                       |                         |        0|  744|  146620|  183392|    0|
    +----------------------------+-------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |block_A_loader_01_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_1011_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_1112_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_12_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_23_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_34_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_45_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_56_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_67_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_78_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_89_U     |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_910_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_013_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_1023_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_1124_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_114_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_215_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_316_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_417_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_518_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_619_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_720_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_821_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_922_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_025_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_1035_U  |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_1136_U  |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_126_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_227_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_328_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_429_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_530_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_631_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_732_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_833_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_934_U   |        0|  99|   0|    -|     2|   32|       64|
    |jj_c10_U                |        0|  99|   0|    -|     3|    6|       18|
    |jj_c11_U                |        0|  99|   0|    -|     3|    6|       18|
    |jj_c1_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c2_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c3_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c4_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c5_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c6_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c7_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c8_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c9_U                 |        0|  99|   0|    -|     3|    6|       18|
    |jj_c_U                  |        0|  99|   0|    -|     3|    6|       18|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        0|4752|   0|    0|   108| 1224|     2520|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |VITIS_LOOP_179_4_proc35_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc36_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc37_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc38_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc39_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc40_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc41_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc42_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc43_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc44_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc45_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |VITIS_LOOP_179_4_proc_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_idle                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                |       and|   0|  0|   2|           1|           1|
    |init_block_AB_proc34_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc35_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc36_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc37_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc38_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc39_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc40_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc41_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc42_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc43_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc44_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc45_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_VITIS_LOOP_179_4_proc_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_init_block_AB_proc34_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                        |          |   0|  0|  60|          30|          30|
    +---------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc44_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc45_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_init_block_AB_proc34_U0_ap_ready     |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 117|         26|   13|         26|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc44_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc45_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_init_block_AB_proc34_U0_ap_ready     |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            | 13|   0|   13|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|A_0_address0      |  out|   10|   ap_memory|                                A_0|         array|
|A_0_ce0           |  out|    1|   ap_memory|                                A_0|         array|
|A_0_d0            |  out|   32|   ap_memory|                                A_0|         array|
|A_0_q0            |   in|   32|   ap_memory|                                A_0|         array|
|A_0_we0           |  out|    1|   ap_memory|                                A_0|         array|
|A_0_address1      |  out|   10|   ap_memory|                                A_0|         array|
|A_0_ce1           |  out|    1|   ap_memory|                                A_0|         array|
|A_0_d1            |  out|   32|   ap_memory|                                A_0|         array|
|A_0_q1            |   in|   32|   ap_memory|                                A_0|         array|
|A_0_we1           |  out|    1|   ap_memory|                                A_0|         array|
|A_1_address0      |  out|   10|   ap_memory|                                A_1|         array|
|A_1_ce0           |  out|    1|   ap_memory|                                A_1|         array|
|A_1_d0            |  out|   32|   ap_memory|                                A_1|         array|
|A_1_q0            |   in|   32|   ap_memory|                                A_1|         array|
|A_1_we0           |  out|    1|   ap_memory|                                A_1|         array|
|A_1_address1      |  out|   10|   ap_memory|                                A_1|         array|
|A_1_ce1           |  out|    1|   ap_memory|                                A_1|         array|
|A_1_d1            |  out|   32|   ap_memory|                                A_1|         array|
|A_1_q1            |   in|   32|   ap_memory|                                A_1|         array|
|A_1_we1           |  out|    1|   ap_memory|                                A_1|         array|
|A_2_address0      |  out|   10|   ap_memory|                                A_2|         array|
|A_2_ce0           |  out|    1|   ap_memory|                                A_2|         array|
|A_2_d0            |  out|   32|   ap_memory|                                A_2|         array|
|A_2_q0            |   in|   32|   ap_memory|                                A_2|         array|
|A_2_we0           |  out|    1|   ap_memory|                                A_2|         array|
|A_2_address1      |  out|   10|   ap_memory|                                A_2|         array|
|A_2_ce1           |  out|    1|   ap_memory|                                A_2|         array|
|A_2_d1            |  out|   32|   ap_memory|                                A_2|         array|
|A_2_q1            |   in|   32|   ap_memory|                                A_2|         array|
|A_2_we1           |  out|    1|   ap_memory|                                A_2|         array|
|A_3_address0      |  out|   10|   ap_memory|                                A_3|         array|
|A_3_ce0           |  out|    1|   ap_memory|                                A_3|         array|
|A_3_d0            |  out|   32|   ap_memory|                                A_3|         array|
|A_3_q0            |   in|   32|   ap_memory|                                A_3|         array|
|A_3_we0           |  out|    1|   ap_memory|                                A_3|         array|
|A_3_address1      |  out|   10|   ap_memory|                                A_3|         array|
|A_3_ce1           |  out|    1|   ap_memory|                                A_3|         array|
|A_3_d1            |  out|   32|   ap_memory|                                A_3|         array|
|A_3_q1            |   in|   32|   ap_memory|                                A_3|         array|
|A_3_we1           |  out|    1|   ap_memory|                                A_3|         array|
|A_4_address0      |  out|   10|   ap_memory|                                A_4|         array|
|A_4_ce0           |  out|    1|   ap_memory|                                A_4|         array|
|A_4_d0            |  out|   32|   ap_memory|                                A_4|         array|
|A_4_q0            |   in|   32|   ap_memory|                                A_4|         array|
|A_4_we0           |  out|    1|   ap_memory|                                A_4|         array|
|A_4_address1      |  out|   10|   ap_memory|                                A_4|         array|
|A_4_ce1           |  out|    1|   ap_memory|                                A_4|         array|
|A_4_d1            |  out|   32|   ap_memory|                                A_4|         array|
|A_4_q1            |   in|   32|   ap_memory|                                A_4|         array|
|A_4_we1           |  out|    1|   ap_memory|                                A_4|         array|
|A_5_address0      |  out|   10|   ap_memory|                                A_5|         array|
|A_5_ce0           |  out|    1|   ap_memory|                                A_5|         array|
|A_5_d0            |  out|   32|   ap_memory|                                A_5|         array|
|A_5_q0            |   in|   32|   ap_memory|                                A_5|         array|
|A_5_we0           |  out|    1|   ap_memory|                                A_5|         array|
|A_5_address1      |  out|   10|   ap_memory|                                A_5|         array|
|A_5_ce1           |  out|    1|   ap_memory|                                A_5|         array|
|A_5_d1            |  out|   32|   ap_memory|                                A_5|         array|
|A_5_q1            |   in|   32|   ap_memory|                                A_5|         array|
|A_5_we1           |  out|    1|   ap_memory|                                A_5|         array|
|A_6_address0      |  out|   10|   ap_memory|                                A_6|         array|
|A_6_ce0           |  out|    1|   ap_memory|                                A_6|         array|
|A_6_d0            |  out|   32|   ap_memory|                                A_6|         array|
|A_6_q0            |   in|   32|   ap_memory|                                A_6|         array|
|A_6_we0           |  out|    1|   ap_memory|                                A_6|         array|
|A_6_address1      |  out|   10|   ap_memory|                                A_6|         array|
|A_6_ce1           |  out|    1|   ap_memory|                                A_6|         array|
|A_6_d1            |  out|   32|   ap_memory|                                A_6|         array|
|A_6_q1            |   in|   32|   ap_memory|                                A_6|         array|
|A_6_we1           |  out|    1|   ap_memory|                                A_6|         array|
|A_7_address0      |  out|   10|   ap_memory|                                A_7|         array|
|A_7_ce0           |  out|    1|   ap_memory|                                A_7|         array|
|A_7_d0            |  out|   32|   ap_memory|                                A_7|         array|
|A_7_q0            |   in|   32|   ap_memory|                                A_7|         array|
|A_7_we0           |  out|    1|   ap_memory|                                A_7|         array|
|A_7_address1      |  out|   10|   ap_memory|                                A_7|         array|
|A_7_ce1           |  out|    1|   ap_memory|                                A_7|         array|
|A_7_d1            |  out|   32|   ap_memory|                                A_7|         array|
|A_7_q1            |   in|   32|   ap_memory|                                A_7|         array|
|A_7_we1           |  out|    1|   ap_memory|                                A_7|         array|
|A_8_address0      |  out|   10|   ap_memory|                                A_8|         array|
|A_8_ce0           |  out|    1|   ap_memory|                                A_8|         array|
|A_8_d0            |  out|   32|   ap_memory|                                A_8|         array|
|A_8_q0            |   in|   32|   ap_memory|                                A_8|         array|
|A_8_we0           |  out|    1|   ap_memory|                                A_8|         array|
|A_8_address1      |  out|   10|   ap_memory|                                A_8|         array|
|A_8_ce1           |  out|    1|   ap_memory|                                A_8|         array|
|A_8_d1            |  out|   32|   ap_memory|                                A_8|         array|
|A_8_q1            |   in|   32|   ap_memory|                                A_8|         array|
|A_8_we1           |  out|    1|   ap_memory|                                A_8|         array|
|A_9_address0      |  out|   10|   ap_memory|                                A_9|         array|
|A_9_ce0           |  out|    1|   ap_memory|                                A_9|         array|
|A_9_d0            |  out|   32|   ap_memory|                                A_9|         array|
|A_9_q0            |   in|   32|   ap_memory|                                A_9|         array|
|A_9_we0           |  out|    1|   ap_memory|                                A_9|         array|
|A_9_address1      |  out|   10|   ap_memory|                                A_9|         array|
|A_9_ce1           |  out|    1|   ap_memory|                                A_9|         array|
|A_9_d1            |  out|   32|   ap_memory|                                A_9|         array|
|A_9_q1            |   in|   32|   ap_memory|                                A_9|         array|
|A_9_we1           |  out|    1|   ap_memory|                                A_9|         array|
|A_10_address0     |  out|   10|   ap_memory|                               A_10|         array|
|A_10_ce0          |  out|    1|   ap_memory|                               A_10|         array|
|A_10_d0           |  out|   32|   ap_memory|                               A_10|         array|
|A_10_q0           |   in|   32|   ap_memory|                               A_10|         array|
|A_10_we0          |  out|    1|   ap_memory|                               A_10|         array|
|A_10_address1     |  out|   10|   ap_memory|                               A_10|         array|
|A_10_ce1          |  out|    1|   ap_memory|                               A_10|         array|
|A_10_d1           |  out|   32|   ap_memory|                               A_10|         array|
|A_10_q1           |   in|   32|   ap_memory|                               A_10|         array|
|A_10_we1          |  out|    1|   ap_memory|                               A_10|         array|
|A_11_address0     |  out|   10|   ap_memory|                               A_11|         array|
|A_11_ce0          |  out|    1|   ap_memory|                               A_11|         array|
|A_11_d0           |  out|   32|   ap_memory|                               A_11|         array|
|A_11_q0           |   in|   32|   ap_memory|                               A_11|         array|
|A_11_we0          |  out|    1|   ap_memory|                               A_11|         array|
|A_11_address1     |  out|   10|   ap_memory|                               A_11|         array|
|A_11_ce1          |  out|    1|   ap_memory|                               A_11|         array|
|A_11_d1           |  out|   32|   ap_memory|                               A_11|         array|
|A_11_q1           |   in|   32|   ap_memory|                               A_11|         array|
|A_11_we1          |  out|    1|   ap_memory|                               A_11|         array|
|v216_0_address0   |  out|   16|   ap_memory|                             v216_0|         array|
|v216_0_ce0        |  out|    1|   ap_memory|                             v216_0|         array|
|v216_0_d0         |  out|   32|   ap_memory|                             v216_0|         array|
|v216_0_q0         |   in|   32|   ap_memory|                             v216_0|         array|
|v216_0_we0        |  out|    1|   ap_memory|                             v216_0|         array|
|v216_0_address1   |  out|   16|   ap_memory|                             v216_0|         array|
|v216_0_ce1        |  out|    1|   ap_memory|                             v216_0|         array|
|v216_0_d1         |  out|   32|   ap_memory|                             v216_0|         array|
|v216_0_q1         |   in|   32|   ap_memory|                             v216_0|         array|
|v216_0_we1        |  out|    1|   ap_memory|                             v216_0|         array|
|jj                |   in|    7|     ap_none|                                 jj|        scalar|
|jj_ap_vld         |   in|    1|     ap_none|                                 jj|        scalar|
|v216_1_address0   |  out|   16|   ap_memory|                             v216_1|         array|
|v216_1_ce0        |  out|    1|   ap_memory|                             v216_1|         array|
|v216_1_d0         |  out|   32|   ap_memory|                             v216_1|         array|
|v216_1_q0         |   in|   32|   ap_memory|                             v216_1|         array|
|v216_1_we0        |  out|    1|   ap_memory|                             v216_1|         array|
|v216_1_address1   |  out|   16|   ap_memory|                             v216_1|         array|
|v216_1_ce1        |  out|    1|   ap_memory|                             v216_1|         array|
|v216_1_d1         |  out|   32|   ap_memory|                             v216_1|         array|
|v216_1_q1         |   in|   32|   ap_memory|                             v216_1|         array|
|v216_1_we1        |  out|    1|   ap_memory|                             v216_1|         array|
|v216_2_address0   |  out|   16|   ap_memory|                             v216_2|         array|
|v216_2_ce0        |  out|    1|   ap_memory|                             v216_2|         array|
|v216_2_d0         |  out|   32|   ap_memory|                             v216_2|         array|
|v216_2_q0         |   in|   32|   ap_memory|                             v216_2|         array|
|v216_2_we0        |  out|    1|   ap_memory|                             v216_2|         array|
|v216_2_address1   |  out|   16|   ap_memory|                             v216_2|         array|
|v216_2_ce1        |  out|    1|   ap_memory|                             v216_2|         array|
|v216_2_d1         |  out|   32|   ap_memory|                             v216_2|         array|
|v216_2_q1         |   in|   32|   ap_memory|                             v216_2|         array|
|v216_2_we1        |  out|    1|   ap_memory|                             v216_2|         array|
|v216_3_address0   |  out|   16|   ap_memory|                             v216_3|         array|
|v216_3_ce0        |  out|    1|   ap_memory|                             v216_3|         array|
|v216_3_d0         |  out|   32|   ap_memory|                             v216_3|         array|
|v216_3_q0         |   in|   32|   ap_memory|                             v216_3|         array|
|v216_3_we0        |  out|    1|   ap_memory|                             v216_3|         array|
|v216_3_address1   |  out|   16|   ap_memory|                             v216_3|         array|
|v216_3_ce1        |  out|    1|   ap_memory|                             v216_3|         array|
|v216_3_d1         |  out|   32|   ap_memory|                             v216_3|         array|
|v216_3_q1         |   in|   32|   ap_memory|                             v216_3|         array|
|v216_3_we1        |  out|    1|   ap_memory|                             v216_3|         array|
|v216_4_address0   |  out|   16|   ap_memory|                             v216_4|         array|
|v216_4_ce0        |  out|    1|   ap_memory|                             v216_4|         array|
|v216_4_d0         |  out|   32|   ap_memory|                             v216_4|         array|
|v216_4_q0         |   in|   32|   ap_memory|                             v216_4|         array|
|v216_4_we0        |  out|    1|   ap_memory|                             v216_4|         array|
|v216_4_address1   |  out|   16|   ap_memory|                             v216_4|         array|
|v216_4_ce1        |  out|    1|   ap_memory|                             v216_4|         array|
|v216_4_d1         |  out|   32|   ap_memory|                             v216_4|         array|
|v216_4_q1         |   in|   32|   ap_memory|                             v216_4|         array|
|v216_4_we1        |  out|    1|   ap_memory|                             v216_4|         array|
|v216_5_address0   |  out|   16|   ap_memory|                             v216_5|         array|
|v216_5_ce0        |  out|    1|   ap_memory|                             v216_5|         array|
|v216_5_d0         |  out|   32|   ap_memory|                             v216_5|         array|
|v216_5_q0         |   in|   32|   ap_memory|                             v216_5|         array|
|v216_5_we0        |  out|    1|   ap_memory|                             v216_5|         array|
|v216_5_address1   |  out|   16|   ap_memory|                             v216_5|         array|
|v216_5_ce1        |  out|    1|   ap_memory|                             v216_5|         array|
|v216_5_d1         |  out|   32|   ap_memory|                             v216_5|         array|
|v216_5_q1         |   in|   32|   ap_memory|                             v216_5|         array|
|v216_5_we1        |  out|    1|   ap_memory|                             v216_5|         array|
|v216_6_address0   |  out|   16|   ap_memory|                             v216_6|         array|
|v216_6_ce0        |  out|    1|   ap_memory|                             v216_6|         array|
|v216_6_d0         |  out|   32|   ap_memory|                             v216_6|         array|
|v216_6_q0         |   in|   32|   ap_memory|                             v216_6|         array|
|v216_6_we0        |  out|    1|   ap_memory|                             v216_6|         array|
|v216_6_address1   |  out|   16|   ap_memory|                             v216_6|         array|
|v216_6_ce1        |  out|    1|   ap_memory|                             v216_6|         array|
|v216_6_d1         |  out|   32|   ap_memory|                             v216_6|         array|
|v216_6_q1         |   in|   32|   ap_memory|                             v216_6|         array|
|v216_6_we1        |  out|    1|   ap_memory|                             v216_6|         array|
|v216_7_address0   |  out|   16|   ap_memory|                             v216_7|         array|
|v216_7_ce0        |  out|    1|   ap_memory|                             v216_7|         array|
|v216_7_d0         |  out|   32|   ap_memory|                             v216_7|         array|
|v216_7_q0         |   in|   32|   ap_memory|                             v216_7|         array|
|v216_7_we0        |  out|    1|   ap_memory|                             v216_7|         array|
|v216_7_address1   |  out|   16|   ap_memory|                             v216_7|         array|
|v216_7_ce1        |  out|    1|   ap_memory|                             v216_7|         array|
|v216_7_d1         |  out|   32|   ap_memory|                             v216_7|         array|
|v216_7_q1         |   in|   32|   ap_memory|                             v216_7|         array|
|v216_7_we1        |  out|    1|   ap_memory|                             v216_7|         array|
|v216_8_address0   |  out|   16|   ap_memory|                             v216_8|         array|
|v216_8_ce0        |  out|    1|   ap_memory|                             v216_8|         array|
|v216_8_d0         |  out|   32|   ap_memory|                             v216_8|         array|
|v216_8_q0         |   in|   32|   ap_memory|                             v216_8|         array|
|v216_8_we0        |  out|    1|   ap_memory|                             v216_8|         array|
|v216_8_address1   |  out|   16|   ap_memory|                             v216_8|         array|
|v216_8_ce1        |  out|    1|   ap_memory|                             v216_8|         array|
|v216_8_d1         |  out|   32|   ap_memory|                             v216_8|         array|
|v216_8_q1         |   in|   32|   ap_memory|                             v216_8|         array|
|v216_8_we1        |  out|    1|   ap_memory|                             v216_8|         array|
|v216_9_address0   |  out|   16|   ap_memory|                             v216_9|         array|
|v216_9_ce0        |  out|    1|   ap_memory|                             v216_9|         array|
|v216_9_d0         |  out|   32|   ap_memory|                             v216_9|         array|
|v216_9_q0         |   in|   32|   ap_memory|                             v216_9|         array|
|v216_9_we0        |  out|    1|   ap_memory|                             v216_9|         array|
|v216_9_address1   |  out|   16|   ap_memory|                             v216_9|         array|
|v216_9_ce1        |  out|    1|   ap_memory|                             v216_9|         array|
|v216_9_d1         |  out|   32|   ap_memory|                             v216_9|         array|
|v216_9_q1         |   in|   32|   ap_memory|                             v216_9|         array|
|v216_9_we1        |  out|    1|   ap_memory|                             v216_9|         array|
|v216_10_address0  |  out|   16|   ap_memory|                            v216_10|         array|
|v216_10_ce0       |  out|    1|   ap_memory|                            v216_10|         array|
|v216_10_d0        |  out|   32|   ap_memory|                            v216_10|         array|
|v216_10_q0        |   in|   32|   ap_memory|                            v216_10|         array|
|v216_10_we0       |  out|    1|   ap_memory|                            v216_10|         array|
|v216_10_address1  |  out|   16|   ap_memory|                            v216_10|         array|
|v216_10_ce1       |  out|    1|   ap_memory|                            v216_10|         array|
|v216_10_d1        |  out|   32|   ap_memory|                            v216_10|         array|
|v216_10_q1        |   in|   32|   ap_memory|                            v216_10|         array|
|v216_10_we1       |  out|    1|   ap_memory|                            v216_10|         array|
|v216_11_address0  |  out|   16|   ap_memory|                            v216_11|         array|
|v216_11_ce0       |  out|    1|   ap_memory|                            v216_11|         array|
|v216_11_d0        |  out|   32|   ap_memory|                            v216_11|         array|
|v216_11_q0        |   in|   32|   ap_memory|                            v216_11|         array|
|v216_11_we0       |  out|    1|   ap_memory|                            v216_11|         array|
|v216_11_address1  |  out|   16|   ap_memory|                            v216_11|         array|
|v216_11_ce1       |  out|    1|   ap_memory|                            v216_11|         array|
|v216_11_d1        |  out|   32|   ap_memory|                            v216_11|         array|
|v216_11_q1        |   in|   32|   ap_memory|                            v216_11|         array|
|v216_11_we1       |  out|    1|   ap_memory|                            v216_11|         array|
|C_11_address0     |  out|   10|   ap_memory|                               C_11|         array|
|C_11_ce0          |  out|    1|   ap_memory|                               C_11|         array|
|C_11_d0           |  out|   32|   ap_memory|                               C_11|         array|
|C_11_q0           |   in|   32|   ap_memory|                               C_11|         array|
|C_11_we0          |  out|    1|   ap_memory|                               C_11|         array|
|C_11_address1     |  out|   10|   ap_memory|                               C_11|         array|
|C_11_ce1          |  out|    1|   ap_memory|                               C_11|         array|
|C_11_d1           |  out|   32|   ap_memory|                               C_11|         array|
|C_11_q1           |   in|   32|   ap_memory|                               C_11|         array|
|C_11_we1          |  out|    1|   ap_memory|                               C_11|         array|
|C_10_address0     |  out|   10|   ap_memory|                               C_10|         array|
|C_10_ce0          |  out|    1|   ap_memory|                               C_10|         array|
|C_10_d0           |  out|   32|   ap_memory|                               C_10|         array|
|C_10_q0           |   in|   32|   ap_memory|                               C_10|         array|
|C_10_we0          |  out|    1|   ap_memory|                               C_10|         array|
|C_10_address1     |  out|   10|   ap_memory|                               C_10|         array|
|C_10_ce1          |  out|    1|   ap_memory|                               C_10|         array|
|C_10_d1           |  out|   32|   ap_memory|                               C_10|         array|
|C_10_q1           |   in|   32|   ap_memory|                               C_10|         array|
|C_10_we1          |  out|    1|   ap_memory|                               C_10|         array|
|C_9_address0      |  out|   10|   ap_memory|                                C_9|         array|
|C_9_ce0           |  out|    1|   ap_memory|                                C_9|         array|
|C_9_d0            |  out|   32|   ap_memory|                                C_9|         array|
|C_9_q0            |   in|   32|   ap_memory|                                C_9|         array|
|C_9_we0           |  out|    1|   ap_memory|                                C_9|         array|
|C_9_address1      |  out|   10|   ap_memory|                                C_9|         array|
|C_9_ce1           |  out|    1|   ap_memory|                                C_9|         array|
|C_9_d1            |  out|   32|   ap_memory|                                C_9|         array|
|C_9_q1            |   in|   32|   ap_memory|                                C_9|         array|
|C_9_we1           |  out|    1|   ap_memory|                                C_9|         array|
|C_8_address0      |  out|   10|   ap_memory|                                C_8|         array|
|C_8_ce0           |  out|    1|   ap_memory|                                C_8|         array|
|C_8_d0            |  out|   32|   ap_memory|                                C_8|         array|
|C_8_q0            |   in|   32|   ap_memory|                                C_8|         array|
|C_8_we0           |  out|    1|   ap_memory|                                C_8|         array|
|C_8_address1      |  out|   10|   ap_memory|                                C_8|         array|
|C_8_ce1           |  out|    1|   ap_memory|                                C_8|         array|
|C_8_d1            |  out|   32|   ap_memory|                                C_8|         array|
|C_8_q1            |   in|   32|   ap_memory|                                C_8|         array|
|C_8_we1           |  out|    1|   ap_memory|                                C_8|         array|
|C_7_address0      |  out|   10|   ap_memory|                                C_7|         array|
|C_7_ce0           |  out|    1|   ap_memory|                                C_7|         array|
|C_7_d0            |  out|   32|   ap_memory|                                C_7|         array|
|C_7_q0            |   in|   32|   ap_memory|                                C_7|         array|
|C_7_we0           |  out|    1|   ap_memory|                                C_7|         array|
|C_7_address1      |  out|   10|   ap_memory|                                C_7|         array|
|C_7_ce1           |  out|    1|   ap_memory|                                C_7|         array|
|C_7_d1            |  out|   32|   ap_memory|                                C_7|         array|
|C_7_q1            |   in|   32|   ap_memory|                                C_7|         array|
|C_7_we1           |  out|    1|   ap_memory|                                C_7|         array|
|C_6_address0      |  out|   10|   ap_memory|                                C_6|         array|
|C_6_ce0           |  out|    1|   ap_memory|                                C_6|         array|
|C_6_d0            |  out|   32|   ap_memory|                                C_6|         array|
|C_6_q0            |   in|   32|   ap_memory|                                C_6|         array|
|C_6_we0           |  out|    1|   ap_memory|                                C_6|         array|
|C_6_address1      |  out|   10|   ap_memory|                                C_6|         array|
|C_6_ce1           |  out|    1|   ap_memory|                                C_6|         array|
|C_6_d1            |  out|   32|   ap_memory|                                C_6|         array|
|C_6_q1            |   in|   32|   ap_memory|                                C_6|         array|
|C_6_we1           |  out|    1|   ap_memory|                                C_6|         array|
|C_5_address0      |  out|   10|   ap_memory|                                C_5|         array|
|C_5_ce0           |  out|    1|   ap_memory|                                C_5|         array|
|C_5_d0            |  out|   32|   ap_memory|                                C_5|         array|
|C_5_q0            |   in|   32|   ap_memory|                                C_5|         array|
|C_5_we0           |  out|    1|   ap_memory|                                C_5|         array|
|C_5_address1      |  out|   10|   ap_memory|                                C_5|         array|
|C_5_ce1           |  out|    1|   ap_memory|                                C_5|         array|
|C_5_d1            |  out|   32|   ap_memory|                                C_5|         array|
|C_5_q1            |   in|   32|   ap_memory|                                C_5|         array|
|C_5_we1           |  out|    1|   ap_memory|                                C_5|         array|
|C_4_address0      |  out|   10|   ap_memory|                                C_4|         array|
|C_4_ce0           |  out|    1|   ap_memory|                                C_4|         array|
|C_4_d0            |  out|   32|   ap_memory|                                C_4|         array|
|C_4_q0            |   in|   32|   ap_memory|                                C_4|         array|
|C_4_we0           |  out|    1|   ap_memory|                                C_4|         array|
|C_4_address1      |  out|   10|   ap_memory|                                C_4|         array|
|C_4_ce1           |  out|    1|   ap_memory|                                C_4|         array|
|C_4_d1            |  out|   32|   ap_memory|                                C_4|         array|
|C_4_q1            |   in|   32|   ap_memory|                                C_4|         array|
|C_4_we1           |  out|    1|   ap_memory|                                C_4|         array|
|C_3_address0      |  out|   10|   ap_memory|                                C_3|         array|
|C_3_ce0           |  out|    1|   ap_memory|                                C_3|         array|
|C_3_d0            |  out|   32|   ap_memory|                                C_3|         array|
|C_3_q0            |   in|   32|   ap_memory|                                C_3|         array|
|C_3_we0           |  out|    1|   ap_memory|                                C_3|         array|
|C_3_address1      |  out|   10|   ap_memory|                                C_3|         array|
|C_3_ce1           |  out|    1|   ap_memory|                                C_3|         array|
|C_3_d1            |  out|   32|   ap_memory|                                C_3|         array|
|C_3_q1            |   in|   32|   ap_memory|                                C_3|         array|
|C_3_we1           |  out|    1|   ap_memory|                                C_3|         array|
|C_2_address0      |  out|   10|   ap_memory|                                C_2|         array|
|C_2_ce0           |  out|    1|   ap_memory|                                C_2|         array|
|C_2_d0            |  out|   32|   ap_memory|                                C_2|         array|
|C_2_q0            |   in|   32|   ap_memory|                                C_2|         array|
|C_2_we0           |  out|    1|   ap_memory|                                C_2|         array|
|C_2_address1      |  out|   10|   ap_memory|                                C_2|         array|
|C_2_ce1           |  out|    1|   ap_memory|                                C_2|         array|
|C_2_d1            |  out|   32|   ap_memory|                                C_2|         array|
|C_2_q1            |   in|   32|   ap_memory|                                C_2|         array|
|C_2_we1           |  out|    1|   ap_memory|                                C_2|         array|
|C_1_address0      |  out|   10|   ap_memory|                                C_1|         array|
|C_1_ce0           |  out|    1|   ap_memory|                                C_1|         array|
|C_1_d0            |  out|   32|   ap_memory|                                C_1|         array|
|C_1_q0            |   in|   32|   ap_memory|                                C_1|         array|
|C_1_we0           |  out|    1|   ap_memory|                                C_1|         array|
|C_1_address1      |  out|   10|   ap_memory|                                C_1|         array|
|C_1_ce1           |  out|    1|   ap_memory|                                C_1|         array|
|C_1_d1            |  out|   32|   ap_memory|                                C_1|         array|
|C_1_q1            |   in|   32|   ap_memory|                                C_1|         array|
|C_1_we1           |  out|    1|   ap_memory|                                C_1|         array|
|C_0_address0      |  out|   10|   ap_memory|                                C_0|         array|
|C_0_ce0           |  out|    1|   ap_memory|                                C_0|         array|
|C_0_d0            |  out|   32|   ap_memory|                                C_0|         array|
|C_0_q0            |   in|   32|   ap_memory|                                C_0|         array|
|C_0_we0           |  out|    1|   ap_memory|                                C_0|         array|
|C_0_address1      |  out|   10|   ap_memory|                                C_0|         array|
|C_0_ce1           |  out|    1|   ap_memory|                                C_0|         array|
|C_0_d1            |  out|   32|   ap_memory|                                C_0|         array|
|C_0_q1            |   in|   32|   ap_memory|                                C_0|         array|
|C_0_we1           |  out|    1|   ap_memory|                                C_0|         array|
|ap_clk            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_158_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_158_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_158_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_158_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_158_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_158_1|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_158_1|  return value|
+------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%jj_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %jj"   --->   Operation 7 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i7 %jj_read"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%jj_c11 = alloca i64 1"   --->   Operation 9 'alloca' 'jj_c11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%jj_c10 = alloca i64 1"   --->   Operation 10 'alloca' 'jj_c10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%jj_c9 = alloca i64 1"   --->   Operation 11 'alloca' 'jj_c9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%jj_c8 = alloca i64 1"   --->   Operation 12 'alloca' 'jj_c8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%jj_c7 = alloca i64 1"   --->   Operation 13 'alloca' 'jj_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%jj_c6 = alloca i64 1"   --->   Operation 14 'alloca' 'jj_c6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%jj_c5 = alloca i64 1"   --->   Operation 15 'alloca' 'jj_c5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%jj_c4 = alloca i64 1"   --->   Operation 16 'alloca' 'jj_c4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%jj_c3 = alloca i64 1"   --->   Operation 17 'alloca' 'jj_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%jj_c2 = alloca i64 1"   --->   Operation 18 'alloca' 'jj_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%jj_c1 = alloca i64 1"   --->   Operation 19 'alloca' 'jj_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%jj_c = alloca i64 1"   --->   Operation 20 'alloca' 'jj_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%block_A_loader_01 = alloca i64 1"   --->   Operation 21 'alloca' 'block_A_loader_01' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%block_A_loader_12 = alloca i64 1"   --->   Operation 22 'alloca' 'block_A_loader_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%block_A_loader_23 = alloca i64 1"   --->   Operation 23 'alloca' 'block_A_loader_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%block_A_loader_34 = alloca i64 1"   --->   Operation 24 'alloca' 'block_A_loader_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%block_A_loader_45 = alloca i64 1"   --->   Operation 25 'alloca' 'block_A_loader_45' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%block_A_loader_56 = alloca i64 1"   --->   Operation 26 'alloca' 'block_A_loader_56' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%block_A_loader_67 = alloca i64 1"   --->   Operation 27 'alloca' 'block_A_loader_67' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%block_A_loader_78 = alloca i64 1"   --->   Operation 28 'alloca' 'block_A_loader_78' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%block_A_loader_89 = alloca i64 1"   --->   Operation 29 'alloca' 'block_A_loader_89' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%block_A_loader_910 = alloca i64 1"   --->   Operation 30 'alloca' 'block_A_loader_910' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%block_A_loader_1011 = alloca i64 1"   --->   Operation 31 'alloca' 'block_A_loader_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%block_A_loader_1112 = alloca i64 1"   --->   Operation 32 'alloca' 'block_A_loader_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%block_B_loader_013 = alloca i64 1"   --->   Operation 33 'alloca' 'block_B_loader_013' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%block_B_loader_114 = alloca i64 1"   --->   Operation 34 'alloca' 'block_B_loader_114' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%block_B_loader_215 = alloca i64 1"   --->   Operation 35 'alloca' 'block_B_loader_215' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%block_B_loader_316 = alloca i64 1"   --->   Operation 36 'alloca' 'block_B_loader_316' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%block_B_loader_417 = alloca i64 1"   --->   Operation 37 'alloca' 'block_B_loader_417' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%block_B_loader_518 = alloca i64 1"   --->   Operation 38 'alloca' 'block_B_loader_518' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%block_B_loader_619 = alloca i64 1"   --->   Operation 39 'alloca' 'block_B_loader_619' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%block_B_loader_720 = alloca i64 1"   --->   Operation 40 'alloca' 'block_B_loader_720' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%block_B_loader_821 = alloca i64 1"   --->   Operation 41 'alloca' 'block_B_loader_821' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%block_B_loader_922 = alloca i64 1"   --->   Operation 42 'alloca' 'block_B_loader_922' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%block_B_loader_1023 = alloca i64 1"   --->   Operation 43 'alloca' 'block_B_loader_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%block_B_loader_1124 = alloca i64 1"   --->   Operation 44 'alloca' 'block_B_loader_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%block_C_drainer_025 = alloca i64 1"   --->   Operation 45 'alloca' 'block_C_drainer_025' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%block_C_drainer_126 = alloca i64 1"   --->   Operation 46 'alloca' 'block_C_drainer_126' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%block_C_drainer_227 = alloca i64 1"   --->   Operation 47 'alloca' 'block_C_drainer_227' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%block_C_drainer_328 = alloca i64 1"   --->   Operation 48 'alloca' 'block_C_drainer_328' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%block_C_drainer_429 = alloca i64 1"   --->   Operation 49 'alloca' 'block_C_drainer_429' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%block_C_drainer_530 = alloca i64 1"   --->   Operation 50 'alloca' 'block_C_drainer_530' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%block_C_drainer_631 = alloca i64 1"   --->   Operation 51 'alloca' 'block_C_drainer_631' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%block_C_drainer_732 = alloca i64 1"   --->   Operation 52 'alloca' 'block_C_drainer_732' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%block_C_drainer_833 = alloca i64 1"   --->   Operation 53 'alloca' 'block_C_drainer_833' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%block_C_drainer_934 = alloca i64 1"   --->   Operation 54 'alloca' 'block_C_drainer_934' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%block_C_drainer_1035 = alloca i64 1"   --->   Operation 55 'alloca' 'block_C_drainer_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%block_C_drainer_1136 = alloca i64 1"   --->   Operation 56 'alloca' 'block_C_drainer_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 57 [2/2] (7.26ns)   --->   "%call_ln0 = call void @init_block_AB_proc34, i32 %A_0, i32 %block_A_loader_01, i32 %A_1, i32 %block_A_loader_12, i32 %A_2, i32 %block_A_loader_23, i32 %A_3, i32 %block_A_loader_34, i32 %A_4, i32 %block_A_loader_45, i32 %A_5, i32 %block_A_loader_56, i32 %A_6, i32 %block_A_loader_67, i32 %A_7, i32 %block_A_loader_78, i32 %A_8, i32 %block_A_loader_89, i32 %A_9, i32 %block_A_loader_910, i32 %A_10, i32 %block_A_loader_1011, i32 %A_11, i32 %block_A_loader_1112, i32 %v216_0, i6 %empty, i32 %block_B_loader_013, i32 %v216_1, i32 %block_B_loader_114, i32 %v216_2, i32 %block_B_loader_215, i32 %v216_3, i32 %block_B_loader_316, i32 %v216_4, i32 %block_B_loader_417, i32 %v216_5, i32 %block_B_loader_518, i32 %v216_6, i32 %block_B_loader_619, i32 %v216_7, i32 %block_B_loader_720, i32 %v216_8, i32 %block_B_loader_821, i32 %v216_9, i32 %block_B_loader_922, i32 %v216_10, i32 %block_B_loader_1023, i32 %v216_11, i32 %block_B_loader_1124, i6 %jj_c, i6 %jj_c1, i6 %jj_c2, i6 %jj_c3, i6 %jj_c4, i6 %jj_c5, i6 %jj_c6, i6 %jj_c7, i6 %jj_c8, i6 %jj_c9, i6 %jj_c10, i6 %jj_c11"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @init_block_AB_proc34, i32 %A_0, i32 %block_A_loader_01, i32 %A_1, i32 %block_A_loader_12, i32 %A_2, i32 %block_A_loader_23, i32 %A_3, i32 %block_A_loader_34, i32 %A_4, i32 %block_A_loader_45, i32 %A_5, i32 %block_A_loader_56, i32 %A_6, i32 %block_A_loader_67, i32 %A_7, i32 %block_A_loader_78, i32 %A_8, i32 %block_A_loader_89, i32 %A_9, i32 %block_A_loader_910, i32 %A_10, i32 %block_A_loader_1011, i32 %A_11, i32 %block_A_loader_1112, i32 %v216_0, i6 %empty, i32 %block_B_loader_013, i32 %v216_1, i32 %block_B_loader_114, i32 %v216_2, i32 %block_B_loader_215, i32 %v216_3, i32 %block_B_loader_316, i32 %v216_4, i32 %block_B_loader_417, i32 %v216_5, i32 %block_B_loader_518, i32 %v216_6, i32 %block_B_loader_619, i32 %v216_7, i32 %block_B_loader_720, i32 %v216_8, i32 %block_B_loader_821, i32 %v216_9, i32 %block_B_loader_922, i32 %v216_10, i32 %block_B_loader_1023, i32 %v216_11, i32 %block_B_loader_1124, i6 %jj_c, i6 %jj_c1, i6 %jj_c2, i6 %jj_c3, i6 %jj_c4, i6 %jj_c5, i6 %jj_c6, i6 %jj_c7, i6 %jj_c8, i6 %jj_c9, i6 %jj_c10, i6 %jj_c11"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln174 = call void @systolic_array_k_768.2, i32 %block_A_loader_01, i32 %block_A_loader_12, i32 %block_A_loader_23, i32 %block_A_loader_34, i32 %block_A_loader_45, i32 %block_A_loader_56, i32 %block_A_loader_67, i32 %block_A_loader_78, i32 %block_A_loader_89, i32 %block_A_loader_910, i32 %block_A_loader_1011, i32 %block_A_loader_1112, i32 %block_B_loader_013, i32 %block_B_loader_114, i32 %block_B_loader_215, i32 %block_B_loader_316, i32 %block_B_loader_417, i32 %block_B_loader_518, i32 %block_B_loader_619, i32 %block_B_loader_720, i32 %block_B_loader_821, i32 %block_B_loader_922, i32 %block_B_loader_1023, i32 %block_B_loader_1124, i32 %block_C_drainer_025, i32 %block_C_drainer_126, i32 %block_C_drainer_227, i32 %block_C_drainer_328, i32 %block_C_drainer_429, i32 %block_C_drainer_530, i32 %block_C_drainer_631, i32 %block_C_drainer_732, i32 %block_C_drainer_833, i32 %block_C_drainer_934, i32 %block_C_drainer_1035, i32 %block_C_drainer_1136" [gemm_systolic_array.cpp:174]   --->   Operation 59 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln174 = call void @systolic_array_k_768.2, i32 %block_A_loader_01, i32 %block_A_loader_12, i32 %block_A_loader_23, i32 %block_A_loader_34, i32 %block_A_loader_45, i32 %block_A_loader_56, i32 %block_A_loader_67, i32 %block_A_loader_78, i32 %block_A_loader_89, i32 %block_A_loader_910, i32 %block_A_loader_1011, i32 %block_A_loader_1112, i32 %block_B_loader_013, i32 %block_B_loader_114, i32 %block_B_loader_215, i32 %block_B_loader_316, i32 %block_B_loader_417, i32 %block_B_loader_518, i32 %block_B_loader_619, i32 %block_B_loader_720, i32 %block_B_loader_821, i32 %block_B_loader_922, i32 %block_B_loader_1023, i32 %block_B_loader_1124, i32 %block_C_drainer_025, i32 %block_C_drainer_126, i32 %block_C_drainer_227, i32 %block_C_drainer_328, i32 %block_C_drainer_429, i32 %block_C_drainer_530, i32 %block_C_drainer_631, i32 %block_C_drainer_732, i32 %block_C_drainer_833, i32 %block_C_drainer_934, i32 %block_C_drainer_1035, i32 %block_C_drainer_1136" [gemm_systolic_array.cpp:174]   --->   Operation 60 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc, i32 %C_0, i32 %block_C_drainer_025, i6 %jj_c11"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc35, i32 %C_1, i32 %block_C_drainer_126, i6 %jj_c10"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc36, i32 %C_2, i32 %block_C_drainer_227, i6 %jj_c9"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc37, i32 %C_3, i32 %block_C_drainer_328, i6 %jj_c8"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc38, i32 %C_4, i32 %block_C_drainer_429, i6 %jj_c7"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc39, i32 %C_5, i32 %block_C_drainer_530, i6 %jj_c6"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc40, i32 %C_6, i32 %block_C_drainer_631, i6 %jj_c5"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc41, i32 %C_7, i32 %block_C_drainer_732, i6 %jj_c4"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc42, i32 %C_8, i32 %block_C_drainer_833, i6 %jj_c3"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc43, i32 %C_9, i32 %block_C_drainer_934, i6 %jj_c2"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc44, i32 %C_10, i32 %block_C_drainer_1035, i6 %jj_c1"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc45, i32 %C_11, i32 %block_C_drainer_1136, i6 %jj_c"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_1719 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c11_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c11, i6 %jj_c11"   --->   Operation 73 'specchannel' 'empty_1719' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_1720 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c10_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c10, i6 %jj_c10"   --->   Operation 75 'specchannel' 'empty_1720' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_1721 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c9_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c9, i6 %jj_c9"   --->   Operation 77 'specchannel' 'empty_1721' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_1722 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c8_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c8, i6 %jj_c8"   --->   Operation 79 'specchannel' 'empty_1722' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty_1723 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c7_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c7, i6 %jj_c7"   --->   Operation 81 'specchannel' 'empty_1723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_1724 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c6_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c6, i6 %jj_c6"   --->   Operation 83 'specchannel' 'empty_1724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_1725 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c5_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c5, i6 %jj_c5"   --->   Operation 85 'specchannel' 'empty_1725' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_1726 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c4_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c4, i6 %jj_c4"   --->   Operation 87 'specchannel' 'empty_1726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_1727 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c3_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c3, i6 %jj_c3"   --->   Operation 89 'specchannel' 'empty_1727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_1728 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c2_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c2, i6 %jj_c2"   --->   Operation 91 'specchannel' 'empty_1728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_1729 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c1_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c1, i6 %jj_c1"   --->   Operation 93 'specchannel' 'empty_1729' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_1730 = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i6 %jj_c, i6 %jj_c"   --->   Operation 95 'specchannel' 'empty_1730' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_0, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_1, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_2, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_3, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_4, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_5, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_6, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_7, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_8, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_9, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_10, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v216_11, void @empty_25, i32 0, i32 0, void @empty_31, i32 4294967295, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln160 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_31" [gemm_systolic_array.cpp:160]   --->   Operation 109 'specdataflowpipeline' 'specdataflowpipeline_ln160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_1731 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_01, i32 %block_A_loader_01"   --->   Operation 110 'specchannel' 'empty_1731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%empty_1732 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_01, i32 %block_A_loader_01"   --->   Operation 111 'specchannel' 'empty_1732' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_01, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%empty_1733 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_12, i32 %block_A_loader_12"   --->   Operation 113 'specchannel' 'empty_1733' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%empty_1734 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_12, i32 %block_A_loader_12"   --->   Operation 114 'specchannel' 'empty_1734' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_12, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%empty_1735 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_23, i32 %block_A_loader_23"   --->   Operation 116 'specchannel' 'empty_1735' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty_1736 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_23, i32 %block_A_loader_23"   --->   Operation 117 'specchannel' 'empty_1736' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_23, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%empty_1737 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_34, i32 %block_A_loader_34"   --->   Operation 119 'specchannel' 'empty_1737' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty_1738 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_34, i32 %block_A_loader_34"   --->   Operation 120 'specchannel' 'empty_1738' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_34, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%empty_1739 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_45, i32 %block_A_loader_45"   --->   Operation 122 'specchannel' 'empty_1739' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty_1740 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_45, i32 %block_A_loader_45"   --->   Operation 123 'specchannel' 'empty_1740' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_45, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_1741 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_56, i32 %block_A_loader_56"   --->   Operation 125 'specchannel' 'empty_1741' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%empty_1742 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_56, i32 %block_A_loader_56"   --->   Operation 126 'specchannel' 'empty_1742' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_56, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%empty_1743 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_67, i32 %block_A_loader_67"   --->   Operation 128 'specchannel' 'empty_1743' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%empty_1744 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_67, i32 %block_A_loader_67"   --->   Operation 129 'specchannel' 'empty_1744' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_67, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_1745 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_78, i32 %block_A_loader_78"   --->   Operation 131 'specchannel' 'empty_1745' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%empty_1746 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_78, i32 %block_A_loader_78"   --->   Operation 132 'specchannel' 'empty_1746' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_78, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%empty_1747 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_89, i32 %block_A_loader_89"   --->   Operation 134 'specchannel' 'empty_1747' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty_1748 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_89, i32 %block_A_loader_89"   --->   Operation 135 'specchannel' 'empty_1748' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_89, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_1749 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_910, i32 %block_A_loader_910"   --->   Operation 137 'specchannel' 'empty_1749' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%empty_1750 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_910, i32 %block_A_loader_910"   --->   Operation 138 'specchannel' 'empty_1750' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_910, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%empty_1751 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_1011, i32 %block_A_loader_1011"   --->   Operation 140 'specchannel' 'empty_1751' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%empty_1752 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_1011, i32 %block_A_loader_1011"   --->   Operation 141 'specchannel' 'empty_1752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_1011, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_1753 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_1112, i32 %block_A_loader_1112"   --->   Operation 143 'specchannel' 'empty_1753' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%empty_1754 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_1112, i32 %block_A_loader_1112"   --->   Operation 144 'specchannel' 'empty_1754' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_1112, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%empty_1755 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_013, i32 %block_B_loader_013"   --->   Operation 146 'specchannel' 'empty_1755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_1756 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_013, i32 %block_B_loader_013"   --->   Operation 147 'specchannel' 'empty_1756' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_013, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%empty_1757 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_114, i32 %block_B_loader_114"   --->   Operation 149 'specchannel' 'empty_1757' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty_1758 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_114, i32 %block_B_loader_114"   --->   Operation 150 'specchannel' 'empty_1758' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_114, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%empty_1759 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_215, i32 %block_B_loader_215"   --->   Operation 152 'specchannel' 'empty_1759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%empty_1760 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_215, i32 %block_B_loader_215"   --->   Operation 153 'specchannel' 'empty_1760' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_215, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%empty_1761 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_316, i32 %block_B_loader_316"   --->   Operation 155 'specchannel' 'empty_1761' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%empty_1762 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_316, i32 %block_B_loader_316"   --->   Operation 156 'specchannel' 'empty_1762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_316, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty_1763 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_417, i32 %block_B_loader_417"   --->   Operation 158 'specchannel' 'empty_1763' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%empty_1764 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_417, i32 %block_B_loader_417"   --->   Operation 159 'specchannel' 'empty_1764' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_417, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%empty_1765 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_518, i32 %block_B_loader_518"   --->   Operation 161 'specchannel' 'empty_1765' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%empty_1766 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_518, i32 %block_B_loader_518"   --->   Operation 162 'specchannel' 'empty_1766' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_518, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%empty_1767 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_619, i32 %block_B_loader_619"   --->   Operation 164 'specchannel' 'empty_1767' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_1768 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_619, i32 %block_B_loader_619"   --->   Operation 165 'specchannel' 'empty_1768' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_619, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%empty_1769 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_720, i32 %block_B_loader_720"   --->   Operation 167 'specchannel' 'empty_1769' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%empty_1770 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_720, i32 %block_B_loader_720"   --->   Operation 168 'specchannel' 'empty_1770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_720, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%empty_1771 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_821, i32 %block_B_loader_821"   --->   Operation 170 'specchannel' 'empty_1771' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%empty_1772 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_821, i32 %block_B_loader_821"   --->   Operation 171 'specchannel' 'empty_1772' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_821, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%empty_1773 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_922, i32 %block_B_loader_922"   --->   Operation 173 'specchannel' 'empty_1773' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%empty_1774 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_922, i32 %block_B_loader_922"   --->   Operation 174 'specchannel' 'empty_1774' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_922, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%empty_1775 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_1023, i32 %block_B_loader_1023"   --->   Operation 176 'specchannel' 'empty_1775' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%empty_1776 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_1023, i32 %block_B_loader_1023"   --->   Operation 177 'specchannel' 'empty_1776' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_1023, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%empty_1777 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_1124, i32 %block_B_loader_1124"   --->   Operation 179 'specchannel' 'empty_1777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%empty_1778 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_1124, i32 %block_B_loader_1124"   --->   Operation 180 'specchannel' 'empty_1778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_1124, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%empty_1779 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_025, i32 %block_C_drainer_025"   --->   Operation 182 'specchannel' 'empty_1779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%empty_1780 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_025, i32 %block_C_drainer_025"   --->   Operation 183 'specchannel' 'empty_1780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_025, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%empty_1781 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_126, i32 %block_C_drainer_126"   --->   Operation 185 'specchannel' 'empty_1781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%empty_1782 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_126, i32 %block_C_drainer_126"   --->   Operation 186 'specchannel' 'empty_1782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_126, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%empty_1783 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_227, i32 %block_C_drainer_227"   --->   Operation 188 'specchannel' 'empty_1783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%empty_1784 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_227, i32 %block_C_drainer_227"   --->   Operation 189 'specchannel' 'empty_1784' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_227, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%empty_1785 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_328, i32 %block_C_drainer_328"   --->   Operation 191 'specchannel' 'empty_1785' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%empty_1786 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_328, i32 %block_C_drainer_328"   --->   Operation 192 'specchannel' 'empty_1786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_328, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%empty_1787 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_429, i32 %block_C_drainer_429"   --->   Operation 194 'specchannel' 'empty_1787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%empty_1788 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_429, i32 %block_C_drainer_429"   --->   Operation 195 'specchannel' 'empty_1788' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_429, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%empty_1789 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_530, i32 %block_C_drainer_530"   --->   Operation 197 'specchannel' 'empty_1789' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%empty_1790 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_530, i32 %block_C_drainer_530"   --->   Operation 198 'specchannel' 'empty_1790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_530, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_1791 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_631, i32 %block_C_drainer_631"   --->   Operation 200 'specchannel' 'empty_1791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%empty_1792 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_631, i32 %block_C_drainer_631"   --->   Operation 201 'specchannel' 'empty_1792' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_631, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%empty_1793 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_732, i32 %block_C_drainer_732"   --->   Operation 203 'specchannel' 'empty_1793' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%empty_1794 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_732, i32 %block_C_drainer_732"   --->   Operation 204 'specchannel' 'empty_1794' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_732, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%empty_1795 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_833, i32 %block_C_drainer_833"   --->   Operation 206 'specchannel' 'empty_1795' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%empty_1796 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_833, i32 %block_C_drainer_833"   --->   Operation 207 'specchannel' 'empty_1796' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_833, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%empty_1797 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_934, i32 %block_C_drainer_934"   --->   Operation 209 'specchannel' 'empty_1797' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%empty_1798 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_934, i32 %block_C_drainer_934"   --->   Operation 210 'specchannel' 'empty_1798' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_934, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%empty_1799 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_1035, i32 %block_C_drainer_1035"   --->   Operation 212 'specchannel' 'empty_1799' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%empty_1800 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_1035, i32 %block_C_drainer_1035"   --->   Operation 213 'specchannel' 'empty_1800' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_1035, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%empty_1801 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_1136, i32 %block_C_drainer_1136"   --->   Operation 215 'specchannel' 'empty_1801' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%empty_1802 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_1136, i32 %block_C_drainer_1136"   --->   Operation 216 'specchannel' 'empty_1802' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_1136, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc, i32 %C_0, i32 %block_C_drainer_025, i6 %jj_c11"   --->   Operation 218 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 219 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc35, i32 %C_1, i32 %block_C_drainer_126, i6 %jj_c10"   --->   Operation 219 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc36, i32 %C_2, i32 %block_C_drainer_227, i6 %jj_c9"   --->   Operation 220 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc37, i32 %C_3, i32 %block_C_drainer_328, i6 %jj_c8"   --->   Operation 221 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc38, i32 %C_4, i32 %block_C_drainer_429, i6 %jj_c7"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc39, i32 %C_5, i32 %block_C_drainer_530, i6 %jj_c6"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc40, i32 %C_6, i32 %block_C_drainer_631, i6 %jj_c5"   --->   Operation 224 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc41, i32 %C_7, i32 %block_C_drainer_732, i6 %jj_c4"   --->   Operation 225 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 226 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc42, i32 %C_8, i32 %block_C_drainer_833, i6 %jj_c3"   --->   Operation 226 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc43, i32 %C_9, i32 %block_C_drainer_934, i6 %jj_c2"   --->   Operation 227 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc44, i32 %C_10, i32 %block_C_drainer_1035, i6 %jj_c1"   --->   Operation 228 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 229 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc45, i32 %C_11, i32 %block_C_drainer_1136, i6 %jj_c"   --->   Operation 229 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 230 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v216_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v216_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read                    (read                ) [ 0000000]
empty                      (trunc               ) [ 0010000]
jj_c11                     (alloca              ) [ 0111111]
jj_c10                     (alloca              ) [ 0111111]
jj_c9                      (alloca              ) [ 0111111]
jj_c8                      (alloca              ) [ 0111111]
jj_c7                      (alloca              ) [ 0111111]
jj_c6                      (alloca              ) [ 0111111]
jj_c5                      (alloca              ) [ 0111111]
jj_c4                      (alloca              ) [ 0111111]
jj_c3                      (alloca              ) [ 0111111]
jj_c2                      (alloca              ) [ 0111111]
jj_c1                      (alloca              ) [ 0111111]
jj_c                       (alloca              ) [ 0111111]
block_A_loader_01          (alloca              ) [ 0111111]
block_A_loader_12          (alloca              ) [ 0111111]
block_A_loader_23          (alloca              ) [ 0111111]
block_A_loader_34          (alloca              ) [ 0111111]
block_A_loader_45          (alloca              ) [ 0111111]
block_A_loader_56          (alloca              ) [ 0111111]
block_A_loader_67          (alloca              ) [ 0111111]
block_A_loader_78          (alloca              ) [ 0111111]
block_A_loader_89          (alloca              ) [ 0111111]
block_A_loader_910         (alloca              ) [ 0111111]
block_A_loader_1011        (alloca              ) [ 0111111]
block_A_loader_1112        (alloca              ) [ 0111111]
block_B_loader_013         (alloca              ) [ 0111111]
block_B_loader_114         (alloca              ) [ 0111111]
block_B_loader_215         (alloca              ) [ 0111111]
block_B_loader_316         (alloca              ) [ 0111111]
block_B_loader_417         (alloca              ) [ 0111111]
block_B_loader_518         (alloca              ) [ 0111111]
block_B_loader_619         (alloca              ) [ 0111111]
block_B_loader_720         (alloca              ) [ 0111111]
block_B_loader_821         (alloca              ) [ 0111111]
block_B_loader_922         (alloca              ) [ 0111111]
block_B_loader_1023        (alloca              ) [ 0111111]
block_B_loader_1124        (alloca              ) [ 0111111]
block_C_drainer_025        (alloca              ) [ 0011111]
block_C_drainer_126        (alloca              ) [ 0011111]
block_C_drainer_227        (alloca              ) [ 0011111]
block_C_drainer_328        (alloca              ) [ 0011111]
block_C_drainer_429        (alloca              ) [ 0011111]
block_C_drainer_530        (alloca              ) [ 0011111]
block_C_drainer_631        (alloca              ) [ 0011111]
block_C_drainer_732        (alloca              ) [ 0011111]
block_C_drainer_833        (alloca              ) [ 0011111]
block_C_drainer_934        (alloca              ) [ 0011111]
block_C_drainer_1035       (alloca              ) [ 0011111]
block_C_drainer_1136       (alloca              ) [ 0011111]
call_ln0                   (call                ) [ 0000000]
call_ln174                 (call                ) [ 0000000]
empty_1719                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1720                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1721                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1722                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1723                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1724                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1725                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1726                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1727                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1728                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1729                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1730                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specdataflowpipeline_ln160 (specdataflowpipeline) [ 0000000]
empty_1731                 (specchannel         ) [ 0000000]
empty_1732                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1733                 (specchannel         ) [ 0000000]
empty_1734                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1735                 (specchannel         ) [ 0000000]
empty_1736                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1737                 (specchannel         ) [ 0000000]
empty_1738                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1739                 (specchannel         ) [ 0000000]
empty_1740                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1741                 (specchannel         ) [ 0000000]
empty_1742                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1743                 (specchannel         ) [ 0000000]
empty_1744                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1745                 (specchannel         ) [ 0000000]
empty_1746                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1747                 (specchannel         ) [ 0000000]
empty_1748                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1749                 (specchannel         ) [ 0000000]
empty_1750                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1751                 (specchannel         ) [ 0000000]
empty_1752                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1753                 (specchannel         ) [ 0000000]
empty_1754                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1755                 (specchannel         ) [ 0000000]
empty_1756                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1757                 (specchannel         ) [ 0000000]
empty_1758                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1759                 (specchannel         ) [ 0000000]
empty_1760                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1761                 (specchannel         ) [ 0000000]
empty_1762                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1763                 (specchannel         ) [ 0000000]
empty_1764                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1765                 (specchannel         ) [ 0000000]
empty_1766                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1767                 (specchannel         ) [ 0000000]
empty_1768                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1769                 (specchannel         ) [ 0000000]
empty_1770                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1771                 (specchannel         ) [ 0000000]
empty_1772                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1773                 (specchannel         ) [ 0000000]
empty_1774                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1775                 (specchannel         ) [ 0000000]
empty_1776                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1777                 (specchannel         ) [ 0000000]
empty_1778                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1779                 (specchannel         ) [ 0000000]
empty_1780                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1781                 (specchannel         ) [ 0000000]
empty_1782                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1783                 (specchannel         ) [ 0000000]
empty_1784                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1785                 (specchannel         ) [ 0000000]
empty_1786                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1787                 (specchannel         ) [ 0000000]
empty_1788                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1789                 (specchannel         ) [ 0000000]
empty_1790                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1791                 (specchannel         ) [ 0000000]
empty_1792                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1793                 (specchannel         ) [ 0000000]
empty_1794                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1795                 (specchannel         ) [ 0000000]
empty_1796                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1797                 (specchannel         ) [ 0000000]
empty_1798                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1799                 (specchannel         ) [ 0000000]
empty_1800                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_1801                 (specchannel         ) [ 0000000]
empty_1802                 (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
call_ln0                   (call                ) [ 0000000]
ret_ln0                    (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v216_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="jj">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v216_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v216_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v216_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v216_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v216_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v216_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="v216_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="v216_8">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="v216_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="v216_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v216_11">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v216_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="C_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="C_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="C_9">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="C_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="C_7">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="C_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="C_5">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="C_4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="C_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="C_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="C_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="C_0">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_block_AB_proc34"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_768.2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc35"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc36"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc37"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc38"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc39"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc40"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc41"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc42"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc43"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc44"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc45"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c11_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c10_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c9_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c8_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c7_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c6_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c5_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c4_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c3_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c2_str"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c1_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c_str"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_0_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_2_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_3_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_4_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_5_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_6_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_7_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_8_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_9_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_10_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_11_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_0_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_2_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_3_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_4_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_5_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_6_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_7_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_8_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_9_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_10_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_11_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2_str"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3_str"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_4_str"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_5_str"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_6_str"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_7_str"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_8_str"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_9_str"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_10_str"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_11_str"/></StgValue>
</bind>
</comp>

<comp id="230" class="1004" name="jj_c11_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c11/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="jj_c10_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c10/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="jj_c9_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c9/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="jj_c8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c8/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="jj_c7_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c7/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="jj_c6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c6/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="jj_c5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c5/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="jj_c4_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c4/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="jj_c3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c3/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="jj_c2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="jj_c1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="jj_c_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="block_A_loader_01_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_01/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="block_A_loader_12_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_12/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="block_A_loader_23_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_23/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="block_A_loader_34_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_34/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="block_A_loader_45_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_45/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="block_A_loader_56_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_56/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="block_A_loader_67_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_67/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="block_A_loader_78_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_78/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="block_A_loader_89_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_89/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="block_A_loader_910_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_910/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="block_A_loader_1011_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_1011/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="block_A_loader_1112_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_1112/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="block_B_loader_013_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_013/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="block_B_loader_114_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_114/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="block_B_loader_215_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_215/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="block_B_loader_316_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_316/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="block_B_loader_417_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_417/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="block_B_loader_518_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_518/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="block_B_loader_619_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_619/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="block_B_loader_720_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_720/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="block_B_loader_821_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_821/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="block_B_loader_922_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_922/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="block_B_loader_1023_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_1023/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="block_B_loader_1124_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_1124/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="block_C_drainer_025_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_025/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="block_C_drainer_126_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_126/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="block_C_drainer_227_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_227/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="block_C_drainer_328_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_328/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="block_C_drainer_429_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_429/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="block_C_drainer_530_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_530/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="block_C_drainer_631_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_631/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="block_C_drainer_732_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_732/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="block_C_drainer_833_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_833/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="block_C_drainer_934_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_934/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="block_C_drainer_1035_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_1035/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="block_C_drainer_1136_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_1136/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="jj_read_read_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="7" slack="0"/>
<pin id="425" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_init_block_AB_proc34_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="0" index="3" bw="32" slack="0"/>
<pin id="433" dir="0" index="4" bw="32" slack="0"/>
<pin id="434" dir="0" index="5" bw="32" slack="0"/>
<pin id="435" dir="0" index="6" bw="32" slack="0"/>
<pin id="436" dir="0" index="7" bw="32" slack="0"/>
<pin id="437" dir="0" index="8" bw="32" slack="0"/>
<pin id="438" dir="0" index="9" bw="32" slack="0"/>
<pin id="439" dir="0" index="10" bw="32" slack="0"/>
<pin id="440" dir="0" index="11" bw="32" slack="0"/>
<pin id="441" dir="0" index="12" bw="32" slack="0"/>
<pin id="442" dir="0" index="13" bw="32" slack="0"/>
<pin id="443" dir="0" index="14" bw="32" slack="0"/>
<pin id="444" dir="0" index="15" bw="32" slack="0"/>
<pin id="445" dir="0" index="16" bw="32" slack="0"/>
<pin id="446" dir="0" index="17" bw="32" slack="0"/>
<pin id="447" dir="0" index="18" bw="32" slack="0"/>
<pin id="448" dir="0" index="19" bw="32" slack="0"/>
<pin id="449" dir="0" index="20" bw="32" slack="0"/>
<pin id="450" dir="0" index="21" bw="32" slack="0"/>
<pin id="451" dir="0" index="22" bw="32" slack="0"/>
<pin id="452" dir="0" index="23" bw="32" slack="0"/>
<pin id="453" dir="0" index="24" bw="32" slack="0"/>
<pin id="454" dir="0" index="25" bw="32" slack="0"/>
<pin id="455" dir="0" index="26" bw="6" slack="0"/>
<pin id="456" dir="0" index="27" bw="32" slack="0"/>
<pin id="457" dir="0" index="28" bw="32" slack="0"/>
<pin id="458" dir="0" index="29" bw="32" slack="0"/>
<pin id="459" dir="0" index="30" bw="32" slack="0"/>
<pin id="460" dir="0" index="31" bw="32" slack="0"/>
<pin id="461" dir="0" index="32" bw="32" slack="0"/>
<pin id="462" dir="0" index="33" bw="32" slack="0"/>
<pin id="463" dir="0" index="34" bw="32" slack="0"/>
<pin id="464" dir="0" index="35" bw="32" slack="0"/>
<pin id="465" dir="0" index="36" bw="32" slack="0"/>
<pin id="466" dir="0" index="37" bw="32" slack="0"/>
<pin id="467" dir="0" index="38" bw="32" slack="0"/>
<pin id="468" dir="0" index="39" bw="32" slack="0"/>
<pin id="469" dir="0" index="40" bw="32" slack="0"/>
<pin id="470" dir="0" index="41" bw="32" slack="0"/>
<pin id="471" dir="0" index="42" bw="32" slack="0"/>
<pin id="472" dir="0" index="43" bw="32" slack="0"/>
<pin id="473" dir="0" index="44" bw="32" slack="0"/>
<pin id="474" dir="0" index="45" bw="32" slack="0"/>
<pin id="475" dir="0" index="46" bw="32" slack="0"/>
<pin id="476" dir="0" index="47" bw="32" slack="0"/>
<pin id="477" dir="0" index="48" bw="32" slack="0"/>
<pin id="478" dir="0" index="49" bw="32" slack="0"/>
<pin id="479" dir="0" index="50" bw="6" slack="0"/>
<pin id="480" dir="0" index="51" bw="6" slack="0"/>
<pin id="481" dir="0" index="52" bw="6" slack="0"/>
<pin id="482" dir="0" index="53" bw="6" slack="0"/>
<pin id="483" dir="0" index="54" bw="6" slack="0"/>
<pin id="484" dir="0" index="55" bw="6" slack="0"/>
<pin id="485" dir="0" index="56" bw="6" slack="0"/>
<pin id="486" dir="0" index="57" bw="6" slack="0"/>
<pin id="487" dir="0" index="58" bw="6" slack="0"/>
<pin id="488" dir="0" index="59" bw="6" slack="0"/>
<pin id="489" dir="0" index="60" bw="6" slack="0"/>
<pin id="490" dir="0" index="61" bw="6" slack="0"/>
<pin id="491" dir="1" index="62" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_systolic_array_k_768_2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="0" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="2"/>
<pin id="520" dir="0" index="2" bw="32" slack="2"/>
<pin id="521" dir="0" index="3" bw="32" slack="2"/>
<pin id="522" dir="0" index="4" bw="32" slack="2"/>
<pin id="523" dir="0" index="5" bw="32" slack="2"/>
<pin id="524" dir="0" index="6" bw="32" slack="2"/>
<pin id="525" dir="0" index="7" bw="32" slack="2"/>
<pin id="526" dir="0" index="8" bw="32" slack="2"/>
<pin id="527" dir="0" index="9" bw="32" slack="2"/>
<pin id="528" dir="0" index="10" bw="32" slack="2"/>
<pin id="529" dir="0" index="11" bw="32" slack="2"/>
<pin id="530" dir="0" index="12" bw="32" slack="2"/>
<pin id="531" dir="0" index="13" bw="32" slack="2"/>
<pin id="532" dir="0" index="14" bw="32" slack="2"/>
<pin id="533" dir="0" index="15" bw="32" slack="2"/>
<pin id="534" dir="0" index="16" bw="32" slack="2"/>
<pin id="535" dir="0" index="17" bw="32" slack="2"/>
<pin id="536" dir="0" index="18" bw="32" slack="2"/>
<pin id="537" dir="0" index="19" bw="32" slack="2"/>
<pin id="538" dir="0" index="20" bw="32" slack="2"/>
<pin id="539" dir="0" index="21" bw="32" slack="2"/>
<pin id="540" dir="0" index="22" bw="32" slack="2"/>
<pin id="541" dir="0" index="23" bw="32" slack="2"/>
<pin id="542" dir="0" index="24" bw="32" slack="2"/>
<pin id="543" dir="0" index="25" bw="32" slack="2"/>
<pin id="544" dir="0" index="26" bw="32" slack="2"/>
<pin id="545" dir="0" index="27" bw="32" slack="2"/>
<pin id="546" dir="0" index="28" bw="32" slack="2"/>
<pin id="547" dir="0" index="29" bw="32" slack="2"/>
<pin id="548" dir="0" index="30" bw="32" slack="2"/>
<pin id="549" dir="0" index="31" bw="32" slack="2"/>
<pin id="550" dir="0" index="32" bw="32" slack="2"/>
<pin id="551" dir="0" index="33" bw="32" slack="2"/>
<pin id="552" dir="0" index="34" bw="32" slack="2"/>
<pin id="553" dir="0" index="35" bw="32" slack="2"/>
<pin id="554" dir="0" index="36" bw="32" slack="2"/>
<pin id="555" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_VITIS_LOOP_179_4_proc_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="0" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="4"/>
<pin id="561" dir="0" index="3" bw="6" slack="4"/>
<pin id="562" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_VITIS_LOOP_179_4_proc35_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="0" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="0" index="2" bw="32" slack="4"/>
<pin id="569" dir="0" index="3" bw="6" slack="4"/>
<pin id="570" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="grp_VITIS_LOOP_179_4_proc36_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="0" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="4"/>
<pin id="577" dir="0" index="3" bw="6" slack="4"/>
<pin id="578" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="grp_VITIS_LOOP_179_4_proc37_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="0" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="0" index="2" bw="32" slack="4"/>
<pin id="585" dir="0" index="3" bw="6" slack="4"/>
<pin id="586" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_VITIS_LOOP_179_4_proc38_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="0" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="32" slack="4"/>
<pin id="593" dir="0" index="3" bw="6" slack="4"/>
<pin id="594" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_VITIS_LOOP_179_4_proc39_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="0" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="32" slack="4"/>
<pin id="601" dir="0" index="3" bw="6" slack="4"/>
<pin id="602" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_VITIS_LOOP_179_4_proc40_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="0" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="32" slack="4"/>
<pin id="609" dir="0" index="3" bw="6" slack="4"/>
<pin id="610" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_VITIS_LOOP_179_4_proc41_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="0" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="32" slack="4"/>
<pin id="617" dir="0" index="3" bw="6" slack="4"/>
<pin id="618" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_VITIS_LOOP_179_4_proc42_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="0" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="4"/>
<pin id="625" dir="0" index="3" bw="6" slack="4"/>
<pin id="626" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_VITIS_LOOP_179_4_proc43_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="0" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="32" slack="4"/>
<pin id="633" dir="0" index="3" bw="6" slack="4"/>
<pin id="634" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_VITIS_LOOP_179_4_proc44_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="0" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="32" slack="4"/>
<pin id="641" dir="0" index="3" bw="6" slack="4"/>
<pin id="642" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_VITIS_LOOP_179_4_proc45_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="0" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="32" slack="4"/>
<pin id="649" dir="0" index="3" bw="6" slack="4"/>
<pin id="650" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="empty_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="empty_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="1"/>
<pin id="660" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="663" class="1005" name="jj_c11_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c11 "/>
</bind>
</comp>

<comp id="669" class="1005" name="jj_c10_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="0"/>
<pin id="671" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c10 "/>
</bind>
</comp>

<comp id="675" class="1005" name="jj_c9_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c9 "/>
</bind>
</comp>

<comp id="681" class="1005" name="jj_c8_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c8 "/>
</bind>
</comp>

<comp id="687" class="1005" name="jj_c7_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c7 "/>
</bind>
</comp>

<comp id="693" class="1005" name="jj_c6_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c6 "/>
</bind>
</comp>

<comp id="699" class="1005" name="jj_c5_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c5 "/>
</bind>
</comp>

<comp id="705" class="1005" name="jj_c4_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="6" slack="0"/>
<pin id="707" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c4 "/>
</bind>
</comp>

<comp id="711" class="1005" name="jj_c3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="0"/>
<pin id="713" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="jj_c2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="0"/>
<pin id="719" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="jj_c1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="6" slack="0"/>
<pin id="725" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="jj_c_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="jj_c "/>
</bind>
</comp>

<comp id="735" class="1005" name="block_A_loader_01_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_01 "/>
</bind>
</comp>

<comp id="741" class="1005" name="block_A_loader_12_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_12 "/>
</bind>
</comp>

<comp id="747" class="1005" name="block_A_loader_23_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_23 "/>
</bind>
</comp>

<comp id="753" class="1005" name="block_A_loader_34_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_34 "/>
</bind>
</comp>

<comp id="759" class="1005" name="block_A_loader_45_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_45 "/>
</bind>
</comp>

<comp id="765" class="1005" name="block_A_loader_56_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_56 "/>
</bind>
</comp>

<comp id="771" class="1005" name="block_A_loader_67_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_67 "/>
</bind>
</comp>

<comp id="777" class="1005" name="block_A_loader_78_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_78 "/>
</bind>
</comp>

<comp id="783" class="1005" name="block_A_loader_89_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_89 "/>
</bind>
</comp>

<comp id="789" class="1005" name="block_A_loader_910_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_910 "/>
</bind>
</comp>

<comp id="795" class="1005" name="block_A_loader_1011_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_1011 "/>
</bind>
</comp>

<comp id="801" class="1005" name="block_A_loader_1112_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_1112 "/>
</bind>
</comp>

<comp id="807" class="1005" name="block_B_loader_013_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_013 "/>
</bind>
</comp>

<comp id="813" class="1005" name="block_B_loader_114_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_114 "/>
</bind>
</comp>

<comp id="819" class="1005" name="block_B_loader_215_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_215 "/>
</bind>
</comp>

<comp id="825" class="1005" name="block_B_loader_316_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_316 "/>
</bind>
</comp>

<comp id="831" class="1005" name="block_B_loader_417_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="0"/>
<pin id="833" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_417 "/>
</bind>
</comp>

<comp id="837" class="1005" name="block_B_loader_518_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_518 "/>
</bind>
</comp>

<comp id="843" class="1005" name="block_B_loader_619_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_619 "/>
</bind>
</comp>

<comp id="849" class="1005" name="block_B_loader_720_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_720 "/>
</bind>
</comp>

<comp id="855" class="1005" name="block_B_loader_821_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="0"/>
<pin id="857" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_821 "/>
</bind>
</comp>

<comp id="861" class="1005" name="block_B_loader_922_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_922 "/>
</bind>
</comp>

<comp id="867" class="1005" name="block_B_loader_1023_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_1023 "/>
</bind>
</comp>

<comp id="873" class="1005" name="block_B_loader_1124_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_1124 "/>
</bind>
</comp>

<comp id="879" class="1005" name="block_C_drainer_025_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="2"/>
<pin id="881" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_025 "/>
</bind>
</comp>

<comp id="885" class="1005" name="block_C_drainer_126_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="2"/>
<pin id="887" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_126 "/>
</bind>
</comp>

<comp id="891" class="1005" name="block_C_drainer_227_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="2"/>
<pin id="893" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_227 "/>
</bind>
</comp>

<comp id="897" class="1005" name="block_C_drainer_328_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="2"/>
<pin id="899" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_328 "/>
</bind>
</comp>

<comp id="903" class="1005" name="block_C_drainer_429_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="2"/>
<pin id="905" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_429 "/>
</bind>
</comp>

<comp id="909" class="1005" name="block_C_drainer_530_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="2"/>
<pin id="911" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_530 "/>
</bind>
</comp>

<comp id="915" class="1005" name="block_C_drainer_631_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="2"/>
<pin id="917" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_631 "/>
</bind>
</comp>

<comp id="921" class="1005" name="block_C_drainer_732_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="2"/>
<pin id="923" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_732 "/>
</bind>
</comp>

<comp id="927" class="1005" name="block_C_drainer_833_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="2"/>
<pin id="929" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_833 "/>
</bind>
</comp>

<comp id="933" class="1005" name="block_C_drainer_934_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="2"/>
<pin id="935" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_934 "/>
</bind>
</comp>

<comp id="939" class="1005" name="block_C_drainer_1035_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="2"/>
<pin id="941" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_1035 "/>
</bind>
</comp>

<comp id="945" class="1005" name="block_C_drainer_1136_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="2"/>
<pin id="947" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_1136 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="233"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="76" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="76" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="76" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="76" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="76" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="76" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="76" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="76" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="76" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="76" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="76" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="76" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="76" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="76" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="76" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="76" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="76" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="76" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="76" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="76" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="76" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="76" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="76" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="76" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="76" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="76" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="76" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="76" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="76" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="76" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="76" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="76" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="26" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="492"><net_src comp="78" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="494"><net_src comp="2" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="495"><net_src comp="4" pin="0"/><net_sink comp="428" pin=5"/></net>

<net id="496"><net_src comp="6" pin="0"/><net_sink comp="428" pin=7"/></net>

<net id="497"><net_src comp="8" pin="0"/><net_sink comp="428" pin=9"/></net>

<net id="498"><net_src comp="10" pin="0"/><net_sink comp="428" pin=11"/></net>

<net id="499"><net_src comp="12" pin="0"/><net_sink comp="428" pin=13"/></net>

<net id="500"><net_src comp="14" pin="0"/><net_sink comp="428" pin=15"/></net>

<net id="501"><net_src comp="16" pin="0"/><net_sink comp="428" pin=17"/></net>

<net id="502"><net_src comp="18" pin="0"/><net_sink comp="428" pin=19"/></net>

<net id="503"><net_src comp="20" pin="0"/><net_sink comp="428" pin=21"/></net>

<net id="504"><net_src comp="22" pin="0"/><net_sink comp="428" pin=23"/></net>

<net id="505"><net_src comp="24" pin="0"/><net_sink comp="428" pin=25"/></net>

<net id="506"><net_src comp="28" pin="0"/><net_sink comp="428" pin=28"/></net>

<net id="507"><net_src comp="30" pin="0"/><net_sink comp="428" pin=30"/></net>

<net id="508"><net_src comp="32" pin="0"/><net_sink comp="428" pin=32"/></net>

<net id="509"><net_src comp="34" pin="0"/><net_sink comp="428" pin=34"/></net>

<net id="510"><net_src comp="36" pin="0"/><net_sink comp="428" pin=36"/></net>

<net id="511"><net_src comp="38" pin="0"/><net_sink comp="428" pin=38"/></net>

<net id="512"><net_src comp="40" pin="0"/><net_sink comp="428" pin=40"/></net>

<net id="513"><net_src comp="42" pin="0"/><net_sink comp="428" pin=42"/></net>

<net id="514"><net_src comp="44" pin="0"/><net_sink comp="428" pin=44"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="428" pin=46"/></net>

<net id="516"><net_src comp="48" pin="0"/><net_sink comp="428" pin=48"/></net>

<net id="556"><net_src comp="80" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="72" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="571"><net_src comp="84" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="70" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="579"><net_src comp="86" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="68" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="587"><net_src comp="88" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="66" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="595"><net_src comp="90" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="64" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="603"><net_src comp="92" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="62" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="611"><net_src comp="94" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="60" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="619"><net_src comp="96" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="58" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="627"><net_src comp="98" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="56" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="54" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="643"><net_src comp="102" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="52" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="651"><net_src comp="104" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="50" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="422" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="428" pin=26"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="428" pin=26"/></net>

<net id="666"><net_src comp="230" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="428" pin=61"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="557" pin=3"/></net>

<net id="672"><net_src comp="234" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="428" pin=60"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="565" pin=3"/></net>

<net id="678"><net_src comp="238" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="428" pin=59"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="573" pin=3"/></net>

<net id="684"><net_src comp="242" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="428" pin=58"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="581" pin=3"/></net>

<net id="690"><net_src comp="246" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="428" pin=57"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="589" pin=3"/></net>

<net id="696"><net_src comp="250" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="428" pin=56"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="597" pin=3"/></net>

<net id="702"><net_src comp="254" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="428" pin=55"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="605" pin=3"/></net>

<net id="708"><net_src comp="258" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="428" pin=54"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="613" pin=3"/></net>

<net id="714"><net_src comp="262" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="428" pin=53"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="621" pin=3"/></net>

<net id="720"><net_src comp="266" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="428" pin=52"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="629" pin=3"/></net>

<net id="726"><net_src comp="270" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="428" pin=51"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="637" pin=3"/></net>

<net id="732"><net_src comp="274" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="428" pin=50"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="645" pin=3"/></net>

<net id="738"><net_src comp="278" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="744"><net_src comp="282" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="428" pin=4"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="750"><net_src comp="286" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="428" pin=6"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="517" pin=3"/></net>

<net id="756"><net_src comp="290" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="428" pin=8"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="517" pin=4"/></net>

<net id="762"><net_src comp="294" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="428" pin=10"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="517" pin=5"/></net>

<net id="768"><net_src comp="298" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="428" pin=12"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="517" pin=6"/></net>

<net id="774"><net_src comp="302" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="428" pin=14"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="517" pin=7"/></net>

<net id="780"><net_src comp="306" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="428" pin=16"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="517" pin=8"/></net>

<net id="786"><net_src comp="310" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="428" pin=18"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="517" pin=9"/></net>

<net id="792"><net_src comp="314" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="428" pin=20"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="517" pin=10"/></net>

<net id="798"><net_src comp="318" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="428" pin=22"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="517" pin=11"/></net>

<net id="804"><net_src comp="322" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="428" pin=24"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="517" pin=12"/></net>

<net id="810"><net_src comp="326" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="428" pin=27"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="517" pin=13"/></net>

<net id="816"><net_src comp="330" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="428" pin=29"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="517" pin=14"/></net>

<net id="822"><net_src comp="334" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="428" pin=31"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="517" pin=15"/></net>

<net id="828"><net_src comp="338" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="428" pin=33"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="517" pin=16"/></net>

<net id="834"><net_src comp="342" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="428" pin=35"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="517" pin=17"/></net>

<net id="840"><net_src comp="346" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="428" pin=37"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="517" pin=18"/></net>

<net id="846"><net_src comp="350" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="428" pin=39"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="517" pin=19"/></net>

<net id="852"><net_src comp="354" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="428" pin=41"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="517" pin=20"/></net>

<net id="858"><net_src comp="358" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="428" pin=43"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="517" pin=21"/></net>

<net id="864"><net_src comp="362" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="428" pin=45"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="517" pin=22"/></net>

<net id="870"><net_src comp="366" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="428" pin=47"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="517" pin=23"/></net>

<net id="876"><net_src comp="370" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="428" pin=49"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="517" pin=24"/></net>

<net id="882"><net_src comp="374" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="517" pin=25"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="888"><net_src comp="378" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="517" pin=26"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="894"><net_src comp="382" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="517" pin=27"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="900"><net_src comp="386" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="517" pin=28"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="906"><net_src comp="390" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="517" pin=29"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="912"><net_src comp="394" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="517" pin=30"/></net>

<net id="914"><net_src comp="909" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="918"><net_src comp="398" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="517" pin=31"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="924"><net_src comp="402" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="517" pin=32"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="930"><net_src comp="406" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="517" pin=33"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="936"><net_src comp="410" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="517" pin=34"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="942"><net_src comp="414" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="517" pin=35"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="948"><net_src comp="418" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="517" pin=36"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="645" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
	Port: A_3 | {}
	Port: A_4 | {}
	Port: A_5 | {}
	Port: A_6 | {}
	Port: A_7 | {}
	Port: A_8 | {}
	Port: A_9 | {}
	Port: A_10 | {}
	Port: A_11 | {}
	Port: v216_0 | {}
	Port: v216_1 | {}
	Port: v216_2 | {}
	Port: v216_3 | {}
	Port: v216_4 | {}
	Port: v216_5 | {}
	Port: v216_6 | {}
	Port: v216_7 | {}
	Port: v216_8 | {}
	Port: v216_9 | {}
	Port: v216_10 | {}
	Port: v216_11 | {}
	Port: C_11 | {5 6 }
	Port: C_10 | {5 6 }
	Port: C_9 | {5 6 }
	Port: C_8 | {5 6 }
	Port: C_7 | {5 6 }
	Port: C_6 | {5 6 }
	Port: C_5 | {5 6 }
	Port: C_4 | {5 6 }
	Port: C_3 | {5 6 }
	Port: C_2 | {5 6 }
	Port: C_1 | {5 6 }
	Port: C_0 | {5 6 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_3 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_4 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_5 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_6 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_7 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_8 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_9 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_10 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : A_11 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : jj | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_3 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_4 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_5 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_6 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_7 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_8 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_9 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_10 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : v216_11 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_11 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_10 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_9 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_8 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_7 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_6 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_5 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_4 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_3 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_2 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_1 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_158_1 : C_0 | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |   grp_init_block_AB_proc34_fu_428  |    0    |  38.112 |   338   |   286   |
|          |  grp_systolic_array_k_768_2_fu_517 |   720   | 686.016 |  104296 |  110578 |
|          |  grp_VITIS_LOOP_179_4_proc_fu_557  |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc35_fu_565 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc36_fu_573 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc37_fu_581 |    2    |  4.764  |   364   |   465   |
|   call   | grp_VITIS_LOOP_179_4_proc38_fu_589 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc39_fu_597 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc40_fu_605 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc41_fu_613 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc42_fu_621 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc43_fu_629 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc44_fu_637 |    2    |  4.764  |   364   |   465   |
|          | grp_VITIS_LOOP_179_4_proc45_fu_645 |    2    |  4.764  |   364   |   465   |
|----------|------------------------------------|---------|---------|---------|---------|
|   read   |         jj_read_read_fu_422        |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   trunc  |            empty_fu_653            |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |   744   | 781.296 |  109002 |  116444 |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  block_A_loader_01_reg_735 |   32   |
| block_A_loader_1011_reg_795|   32   |
| block_A_loader_1112_reg_801|   32   |
|  block_A_loader_12_reg_741 |   32   |
|  block_A_loader_23_reg_747 |   32   |
|  block_A_loader_34_reg_753 |   32   |
|  block_A_loader_45_reg_759 |   32   |
|  block_A_loader_56_reg_765 |   32   |
|  block_A_loader_67_reg_771 |   32   |
|  block_A_loader_78_reg_777 |   32   |
|  block_A_loader_89_reg_783 |   32   |
| block_A_loader_910_reg_789 |   32   |
| block_B_loader_013_reg_807 |   32   |
| block_B_loader_1023_reg_867|   32   |
| block_B_loader_1124_reg_873|   32   |
| block_B_loader_114_reg_813 |   32   |
| block_B_loader_215_reg_819 |   32   |
| block_B_loader_316_reg_825 |   32   |
| block_B_loader_417_reg_831 |   32   |
| block_B_loader_518_reg_837 |   32   |
| block_B_loader_619_reg_843 |   32   |
| block_B_loader_720_reg_849 |   32   |
| block_B_loader_821_reg_855 |   32   |
| block_B_loader_922_reg_861 |   32   |
| block_C_drainer_025_reg_879|   32   |
|block_C_drainer_1035_reg_939|   32   |
|block_C_drainer_1136_reg_945|   32   |
| block_C_drainer_126_reg_885|   32   |
| block_C_drainer_227_reg_891|   32   |
| block_C_drainer_328_reg_897|   32   |
| block_C_drainer_429_reg_903|   32   |
| block_C_drainer_530_reg_909|   32   |
| block_C_drainer_631_reg_915|   32   |
| block_C_drainer_732_reg_921|   32   |
| block_C_drainer_833_reg_927|   32   |
| block_C_drainer_934_reg_933|   32   |
|        empty_reg_658       |    6   |
|       jj_c10_reg_669       |    6   |
|       jj_c11_reg_663       |    6   |
|        jj_c1_reg_723       |    6   |
|        jj_c2_reg_717       |    6   |
|        jj_c3_reg_711       |    6   |
|        jj_c4_reg_705       |    6   |
|        jj_c5_reg_699       |    6   |
|        jj_c6_reg_693       |    6   |
|        jj_c7_reg_687       |    6   |
|        jj_c8_reg_681       |    6   |
|        jj_c9_reg_675       |    6   |
|        jj_c_reg_729        |    6   |
+----------------------------+--------+
|            Total           |  1230  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_init_block_AB_proc34_fu_428 |  p26 |   2  |   6  |   12   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   12   ||  1.588  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   744  |   781  | 109002 | 116444 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |  1230  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   744  |   782  | 110232 | 116453 |
+-----------+--------+--------+--------+--------+
