/*
 * PCI bus support code for PLDA PCI-E controller in Polarfire Icicle.
 * Requires hss 2020.11 or later.
 * Handles PCI-Express by mostly ignoring extensions
 * to PCI, notably PCI-E extended config space.
 * Has more than a few magic numbers.
 */
#include "u.h"
#include "../port/lib.h"
#include "mem.h"
#include "dat.h"
#include "fns.h"
#include "io.h"

#define DEBUGGING 1

#define PCICONSSIZE (8*1024)

#undef	DBG
#define DBG	if(0) pcilog

typedef struct Pci Pci;
typedef struct Pcictl Pcictl;
typedef struct Pciess Pciess;

struct
{
	char	output[PCICONSSIZE];
	int	ptr;
}PCICONS;

int
pcilog(char *fmt, ...)
{
	int n;
	va_list arg;
	char buf[PRINTSIZE];

	va_start(arg, fmt);
	n = vseprint(buf, buf+sizeof(buf), fmt, arg) - buf;
	va_end(arg);

	if (PCICONS.ptr + n < sizeof PCICONS.output) { 
		memmove(PCICONS.output+PCICONS.ptr, buf, n);
		PCICONS.ptr += n;
	} else
		n = 0;
	return n;
}

enum
{
	MaxFNO		= 7,
	MaxUBN		= 255,
};

enum
{					/* command register (pcr) */
	IOen		= (1<<0),	/* use PC I/O port space */
	MEMen		= (1<<1),	/* use memory space */
	MASen		= (1<<2),	/* bus master enable */
	MemWrInv	= (1<<4),
	PErrEn		= (1<<6),
	SErrEn		= (1<<8),
};

struct Pciess {
	ulong	swrst;
	ulong	ovrly;
	ulong	major;
	ulong	intpipeclkctl;
	ulong	extpipeclkctl;
	ulong	clkctl;
	ulong	qmuxr0;
	/* gap and then more */
};

/* offsets from axi base addr */
#define PCIE1_BRIDGE_ADDR	0x8000
#define PCIE1_CTRL_ADDR		0xa000
// 0x03004000	pcie0 bridge
// 0x03006000	pcie0 ctrl
// 0x03008000	pcie1 bridge
// 0x0300a000	pcie1 ctrl

struct Pcictl {				/* first bridge is 16K past axi base */
	/* bridge */
	union {
		char	_0_[8*KB];
		struct {
			ulong	vers;
			ulong	bus;
			ulong	implif;
			ulong	pcieifconf;
			ulong	pciebasicconf;
			ulong	pciebasicsts;
			ulong	_2_[3];
			/* 0x24 axi */
			/* pcie cfg, more bars */

			char	_1_[0x98 - 0x24];
			/* 0x98 */
			ulong	id;
			ulong	revclass;
			/* subsystem capability regs */
			ulong	subsysid;
			ulong	subsyscap;
		};
	};

	/* control */
	ulong	swrst;
	ulong	devctl;
	ulong	clkctl;
	ulong	swrstdebug;
	ulong	swrstctl;
	/* more: ecc, ltssm, lanes */
	/* 0x80 pciconf */
	/* 0xa0 pex */
	/* 0x100 axi */
	/* 0x140 bars */
};

typedef struct {
	ulong	cap;
	ulong	ctl;
} Capctl;
typedef struct {
	Capctl	dev;
	Capctl	link;
	Capctl	slot;
} Devlinkslot;

/* capability list id 0x10 is pci-e */
struct Pci {				/* from 386 */
	/* pci-compatible config */
	/* what io.h calls type 0 & type 1 pre-defined header */
	ulong	id;
	ulong	cs;			/* command & status */
	ulong	revclass;
	ulong	misc;	/* cache line size, latency timer, header type, bist */
	ulong	bar[2];

	/* types 1 & 2 pre-defined header */
	ulong	bus;
	ulong	ioaddrs;
	ulong	memaddrs;
	ulong	prefmem;
	ulong	prefbasehi;
	ulong	preflimhi;
	/* type 2 pre-defined header only */
	ulong	ioaddrhi;
	ulong	cfgcapoff;	/* offset in cfg. space to cap. list (0x40) */
	ulong	rom;
	ulong	intr;		/* PciINT[LP] */
	/* subsystem capability regs */
	ulong	subsysid;
	ulong	subsyscap;
	/* */

	Capctl	pwrmgmt;

	/* msi */
	ulong	msictlcap;
	ulong	msimsgaddr[2];	/* little-endian */
	ulong	msimsgdata;

	/* pci-e cap. */
	uchar	_pad0[0x80-0x60];
	ulong	pciecap;
	Devlinkslot port0;
	ulong	rootctl;
	ulong	rootsts;
	Devlinkslot port1;

	/* 0xbc */
};

/*
0x02050000	pciess
0x03000000	axi base
0x03004000	pcie0 bridge
0x03006000	pcie0 ctrl
0x03008000	pcie1 bridge
0x0300a000	pcie1 ctrl
0x60000000	up to ram, ahb mmio	# apb_addr in pcie
0x60020000		dma controller
0x61000000		lsram
0x63000000		pcie_apb
0x70000000	pcie configuration space for root (bdf=0)
		(use pcie_apb to configure)
0x70100000		pcie configuration space for end point (bdf=1/0/0)
0x71000000		endpoint bar0 space
0x72000000		endpoint bar2 space
0x73000000		root port axi master - ram
 */
enum {
	/* 386 offsets from soc.pci ecam cfg space */
	Port0		= 0,
	Port1		= 0x100000,

	Cfgspace	= 0,
//	Ecfgspace	= 0x104000,

	/* cs bits */
	Iospace		= 1<<0,
	Memspace	= 1<<1,
	Busmaster	= 1<<2,
};

static Lock pcicfglock;
static Lock pcicfginitlock;
static int pcicfgmode = -1;
static int pcimaxbno = 1;	/* on 386 was 7; only 2 pci buses */
static int pcimaxdno;
static Pcidev* pciroot;
static Pcidev* pcilist;
static Pcidev* pcitail;

static int pcicfgrw8(int, int, int, int);
static int pcicfgrw16(int, int, int, int);
static int pcicfgrw32(int, int, int, int);

static char* bustypes[] = {		/* indexed by Buses; see io.h */
	"INTERN",	"ISA",	"PCI",
};

static int
tbdffmt(Fmt* fmt)
{
	char *p;
	int l, r;
	uint type, tbdf;

	if((p = malloc(READSTR)) == nil)
		return fmtstrcpy(fmt, "(tbdfconv)");

	switch(fmt->r){
	case 'T':
		tbdf = va_arg(fmt->args, int);
		if(tbdf == BUSUNKNOWN)
			snprint(p, READSTR, "unknown");
		else{
			type = BUSTYPE(tbdf);
			if(type < nelem(bustypes))
				l = snprint(p, READSTR, bustypes[type]);
			else
				l = snprint(p, READSTR, "%d", type);
			snprint(p+l, READSTR-l, ".%d.%d.%d",
				BUSBNO(tbdf), BUSDNO(tbdf), BUSFNO(tbdf));
		}
		break;

	default:
		snprint(p, READSTR, "(tbdfconv)");
		break;
	}
	r = fmtstrcpy(fmt, p);
	free(p);

	return r;
}

ulong
pcibarsize(Pcidev *p, int rno)
{
	ulong v, size;

	v = pcicfgrw32(p->tbdf, rno, 0, 1);
	pcicfgrw32(p->tbdf, rno, 0xFFFFFFF0, 0);
	size = pcicfgrw32(p->tbdf, rno, 0, 1);
	if(v & 1)
		size |= 0xFFFF0000;
	pcicfgrw32(p->tbdf, rno, v, 0);

	return -(size & ~0x0F);
}

static int
pcilscan(int bno, Pcidev** list)
{
	Pcidev *p, *head, *tail;
	int dno, fno, i, hdt, l, maxfno, maxubn, rno, sbn, tbdf, ubn;

	maxubn = bno;
	head = nil;
	tail = nil;
	// print("pcilscan bus %d...", bno);
	for(dno = 0; dno <= pcimaxdno; dno++){
		maxfno = 0;
		for(fno = 0; fno <= maxfno; fno++){
			/*
			 * For this possible device, form the
			 * bus+device+function triplet needed to address it
			 * and try to read the vendor and device ID.
			 * If successful, allocate a device struct and
			 * start to fill it in with some useful information
			 * from the device's configuration space.
			 */
			tbdf = MKBUS(BusPCI, bno, dno, fno);
			l = pcicfgrw32(tbdf, PciVID, 0, 1);
			if(l == 0xFFFFFFFF || l == 0)
				continue;
			p = malloc(sizeof(*p));
			if(p == nil)
				panic("pcilscan: no memory");
			p->tbdf = tbdf;
			p->vid = l;
			p->did = l>>16;
			iprint("%T %ux/%ux...", tbdf, p->vid, p->did);

			if(pcilist != nil)
				pcitail->list = p;
			else
				pcilist = p;
			pcitail = p;

			p->pcr = pcicfgr16(p, PciPCR);
			p->rid = pcicfgr8(p, PciRID);
			p->ccrp = pcicfgr8(p, PciCCRp);
			p->ccru = pcicfgr8(p, PciCCRu);
			p->ccrb = pcicfgr8(p, PciCCRb);
			p->cls = pcicfgr8(p, PciCLS);
			p->ltr = pcicfgr8(p, PciLTR);

			p->intl = pcicfgr8(p, PciINTL);

			/*
			 * If the device is a multi-function device adjust the
			 * loop count so all possible functions are checked.
			 */
			hdt = pcicfgr8(p, PciHDT);
			if(hdt & 0x80)
				maxfno = MaxFNO;

			/*
			 * If appropriate, read the base address registers
			 * and work out the sizes.
			 */
			switch(p->ccrb) {
			case Pcibcdisp:		/* display controller */
			case Pcibcstore:	/* mass storage controller */
			case Pcibcnet:		/* network controller */
			case Pcibcmmedia:	/* multimedia device */
			case Pcibccomm:		/* simple comm. controllers */
			case Pcibcbasesys:	/* base system peripherals */
			case Pcibcinput:	/* input devices */
			case Pcibcdock:		/* docking stations */
			case Pcibcproc:		/* processors */
			case Pcibcserial:	/* serial bus controllers */
				if((hdt & 0x7F) != 0)
					break;
				rno = PciBAR0 - 4;
				for(i = 0; i < nelem(p->mem); i++) {
					rno += 4;
					p->mem[i].bar = pcicfgr32(p, rno);
					p->mem[i].size = pcibarsize(p, rno);
				}
				break;

			case Pcibcpci1:
			case Pcibcmem:		/* memory controller */
			case Pcibcbridge:	/* bridge device */
			default:
				break;
			}

			if(head != nil)
				tail->link = p;
			else
				head = p;
			tail = p;
		}
	}

	*list = head;
	for(p = head; p != nil; p = p->link){
		/*
		 * Find PCI-PCI bridges and recursively descend the tree.
		 */
		if(p->ccrb != Pcibcbridge || p->ccru != Pciscbrpci)
			continue;

		/*
		 * If the secondary or subordinate bus number is not
		 * initialised try to do what the PCI BIOS should have
		 * done and fill in the numbers as the tree is descended.
		 * On the way down the subordinate bus number is set to
		 * the maximum as it's not known how many buses are behind
		 * this one; the final value is set on the way back up.
		 */
		sbn = pcicfgr8(p, PciSBN);
		ubn = pcicfgr8(p, PciUBN);

		if(sbn == 0 || ubn == 0) {
			sbn = maxubn+1;
			/*
			 * Make sure memory, I/O and master enables are
			 * off, set the primary, secondary and subordinate
			 * bus numbers and clear the secondary status before
			 * attempting to scan the secondary bus.
			 *
			 * Initialisation of the bridge should be done here.
			 */
			pcicfgw32(p, PciPCR, 0xFFFF0000);
			l = (MaxUBN<<16)|(sbn<<8)|bno;
			pcicfgw32(p, PciPBN, l);
			pcicfgw16(p, PciSPSR, 0xFFFF);
			maxubn = pcilscan(sbn, &p->bridge);
			l = (maxubn<<16)|(sbn<<8)|bno;

			pcicfgw32(p, PciPBN, l);
		}
		else {
			if(ubn > maxubn)
				maxubn = ubn;
			pcilscan(sbn, &p->bridge);
		}
	}

	return maxubn;
}

static void
dump(ulong *p, int cnt)
{
	iprint("%#p:\n", p);
	while (cnt-- > 0)
		iprint("%8.8lux\n", *p++);
}

static void
pcicfginit(void)
{
	char *p;
	Pci *pcicfg = (Pci *)soc.pci; /* from 386, only used here & pfcfgaddr */
	Pcictl *pci = (Pcictl *)soc.pcictl;
	Pciess *pciess = (Pciess *)soc.pciess;
	Pcidev **list;
	int bno, n;

	if (pci == 0 || pcicfg == 0)
		return;

	lock(&pcicfginitlock);
	if(pcicfgmode != -1) {
		unlock(&pcicfginitlock);
		return;
	}

	/*
	 * apparently need to set up AXI4 interface on Icicle before
	 * touching ecam.  set PCIESS->LTSSM to LTSSM_L0S (0x11).
	 * LTSSM_L0 (0x10).  have to setup address translation to ecam
	 * space (0x7...) in root port bridge registers.
	 */
//	.pci	 = (char *)0x70000000,	/* ecam for cfg space */
//	.pcictl  = (char *)0x03008000,	/* 2nd bridge, ctrl regs */
//	.pciess	 = (char *)0x02050000,	/* soft reset, etc. */
	if (probeulong((ulong *)pci, Read) < 0)	/* 0x03008000 (ctl) works */
		iprint("pcicfginit: pcictl va %#p faulted on read\n", pci);
	USED(pciess, pcicfg);

#ifdef notyet
iprint("pciess ");		/* 0x02050000 (ess) faults */
	if (probeulong((ulong *)pciess, Read) < 0)
		iprint("pcicfginit: pciess va %#p faulted on read\n", pciess);
iprint("pci ecam ");		/* 0x70000000 (ecam) blows the machine away */
	if (probeulong((ulong *)pcicfg, Read) < 0)
		iprint("pcicfginit: pci ecam va %#p faulted on read\n", pcicfg);
// we never get here
#endif

	n = pci->id >> 16;
	/* seeing 0x880/0xb006 on hss 2020.10 */
	/* 0x11aa is microsemi (was actel), 0x1556 is PLDA */
	if ((pci->id & MASK(16)) != 0x1556 || n != 0x1100) {
		print("no pci controller at %#p: vid %#lux did %#ux\n",
			pci, pci->id & MASK(16), n);
		unlock(&pcicfginitlock);
		return;
	}
	if (DEBUGGING)
		iprint("pci: %#p: rev %#ux class %#6.6lux\n",
			pci, (uchar)pci->revclass, pci->revclass >> 8);

//	pcicfg->cs &= ~Iospace;		/* don't use pc i/o ports */
//	pcicfg->cs |= Memspace | Busmaster;
//	coherence();

	pcicfgmode = 1;
	pcimaxdno = 15;			/* for trimslice; was 31 */

	fmtinstall('T', tbdffmt);

	if(p = getconf("*pcimaxbno")){
		n = strtoul(p, 0, 0);
		if(n < pcimaxbno)
			pcimaxbno = n;
	}
	if(p = getconf("*pcimaxdno")){
		n = strtoul(p, 0, 0);
		if(n < pcimaxdno)
			pcimaxdno = n;
	}
	if(1) {			/* need ecam access first */
		unlock(&pcicfginitlock);
		return;
	}

	list = &pciroot;
	for(bno = 0; bno <= pcimaxbno; bno++) {
		bno = pcilscan(bno, list);
		while(*list)
			list = &(*list)->link;
	}
	unlock(&pcicfginitlock);

	if(getconf("*pcihinv"))
		pcihinv(nil);
}

#ifdef example
/* from tegra2 */
enum {	Afi		= 0x3800,
	Afiintrcode	= 0xb8,
};

void
pcieintrdone(void)				/* dismiss pci-e intr */
{
	ulong *afi;

	afi = (ulong *)(soc.pci + Afi);
	afi[Afiintrcode/sizeof *afi] = 0;	/* magic */
	coherence();
}
#endif

/*
 * whole config space for tbdf should be at (return address - rno).
 */
static void *
pfcfgaddr(int tbdf, int rno)
{
	uchar *addr;

	addr = soc.pci + Cfgspace + BUSBNO(tbdf)*Port1 + rno;
//	if (rno >= 256)
//		addr += Ecfgspace - Cfgspace;
	return addr;
}

static int
pcicfgrw8(int tbdf, int rno, int data, int read)
{
	int x;
	void *addr;

	if(pcicfgmode == -1)
		pcicfginit();

	x = -1;
	if(BUSDNO(tbdf) > pcimaxdno)
		return x;

	addr = pfcfgaddr(tbdf, rno);
	lock(&pcicfglock);
	if(read)
		x = *(uchar *)addr;
	else
		*(uchar *)addr = data;
	unlock(&pcicfglock);

	return x;
}

int
pcicfgr8(Pcidev* pcidev, int rno)
{
	return pcicfgrw8(pcidev->tbdf, rno, 0, 1);
}

void
pcicfgw8(Pcidev* pcidev, int rno, int data)
{
	pcicfgrw8(pcidev->tbdf, rno, data, 0);
}

static int
pcicfgrw16(int tbdf, int rno, int data, int read)
{
	int x;
	void *addr;

	if(pcicfgmode == -1)
		pcicfginit();

	x = -1;
	if(BUSDNO(tbdf) > pcimaxdno)
		return x;

	addr = pfcfgaddr(tbdf, rno);

	lock(&pcicfglock);
	if(read)
		x = *(ushort *)addr;
	else
		*(ushort *)addr = data;
	unlock(&pcicfglock);

	return x;
}

int
pcicfgr16(Pcidev* pcidev, int rno)
{
	return pcicfgrw16(pcidev->tbdf, rno, 0, 1);
}

void
pcicfgw16(Pcidev* pcidev, int rno, int data)
{
	pcicfgrw16(pcidev->tbdf, rno, data, 0);
}

static int
pcicfgrw32(int tbdf, int rno, int data, int read)
{
	int x;
	vlong v;
	void *addr;

	if(pcicfgmode == -1)
		pcicfginit();

	x = -1;
	if(BUSDNO(tbdf) > pcimaxdno)
		return x;

	addr = pfcfgaddr(tbdf, rno);
	lock(&pcicfglock);
//	v = probeaddr((uintptr)addr);
//	if (v < 0)
//		x = -1;
//	else
	v = *(ulong *)addr;
	if(read)
		x = (ulong)v;
	else
		*(ulong *)addr = data;
	unlock(&pcicfglock);

	return x;
}

int
pcicfgr32(Pcidev* pcidev, int rno)
{
	return pcicfgrw32(pcidev->tbdf, rno, 0, 1);
}

void
pcicfgw32(Pcidev* pcidev, int rno, int data)
{
	pcicfgrw32(pcidev->tbdf, rno, data, 0);
}

Pcidev*
pcimatch(Pcidev* prev, int vid, int did)
{
	if(pcicfgmode == -1)
		pcicfginit();

	if(prev == nil)
		prev = pcilist;
	else
		prev = prev->list;

	while(prev != nil){
		if((vid == 0 || prev->vid == vid)
		&& (did == 0 || prev->did == did))
			break;
		prev = prev->list;
	}
	return prev;
}

Pcidev*
pcimatchtbdf(int tbdf)
{
	Pcidev *pcidev;

	if(pcicfgmode == -1)
		pcicfginit();

	for(pcidev = pcilist; pcidev != nil; pcidev = pcidev->list) {
		if(pcidev->tbdf == tbdf)
			break;
	}
	return pcidev;
}

static void
pcilhinv(Pcidev* p)
{
	int i;
	Pcidev *t;

	if(p == nil) {
		putstrn(PCICONS.output, PCICONS.ptr);
		p = pciroot;
		print("bus dev type vid  did intl memory\n");
	}
	for(t = p; t != nil; t = t->link) {
		print("%d  %2d/%d %.2ux %.2ux %.2ux %.4ux %.4ux %3d  ",
			BUSBNO(t->tbdf), BUSDNO(t->tbdf), BUSFNO(t->tbdf),
			t->ccrb, t->ccru, t->ccrp, t->vid, t->did, t->intl);

		for(i = 0; i < nelem(p->mem); i++) {
			if(t->mem[i].size == 0)
				continue;
			print("%d:%.8lux %d ", i,
				t->mem[i].bar, t->mem[i].size);
		}
		if(t->bridge)
			print("->%d", BUSBNO(t->bridge->tbdf));
		print("\n");
	}
	while(p != nil) {
		if(p->bridge != nil)
			pcilhinv(p->bridge);
		p = p->link;
	}
}

void
pcihinv(Pcidev* p)
{
	if(pcicfgmode == -1)
		pcicfginit();
	lock(&pcicfginitlock);
	pcilhinv(p);
	unlock(&pcicfginitlock);
}

void
pcireset(void)
{
	Pcidev *p;

	if (soc.pci == nil)
		return;
	if(pcicfgmode == -1)
		pcicfginit();
	if(pcicfgmode == -1)
		return;
	for(p = pcilist; p != nil; p = p->list)
		if(p->ccrb != Pcibcbridge)  /* don't mess with the bridges */
			pciclrbme(p);
}

void
pciclrioe(Pcidev* p)
{
	p->pcr &= ~IOen;
	pcicfgw16(p, PciPCR, p->pcr);
}

void
pcisetbme(Pcidev* p)
{
	p->pcr |= MASen;
	pcicfgw16(p, PciPCR, p->pcr);
}

void
pciclrbme(Pcidev* p)
{
	p->pcr &= ~MASen;
	pcicfgw16(p, PciPCR, p->pcr);
}

void
pcisetmwi(Pcidev* p)
{
	p->pcr |= MemWrInv;
	pcicfgw16(p, PciPCR, p->pcr);
}

void
pciclrmwi(Pcidev* p)
{
	p->pcr &= ~MemWrInv;
	pcicfgw16(p, PciPCR, p->pcr);
}

static int
pcigetpmrb(Pcidev* p)
{
	int ptr;

	if(p->pmrb != 0)
		return p->pmrb;
	p->pmrb = -1;

	/*
	 * If there are no extended capabilities implemented,
	 * (bit 4 in the status register) assume there's no standard
	 * power management method.
	 * Find the capabilities pointer based on PCI header type.
	 */
	if(!(pcicfgr16(p, PciPSR) & 0x0010))
		return -1;
	switch(pcicfgr8(p, PciHDT)){
	default:
		return -1;
	case 0:					/* all other */
	case 1:					/* PCI to PCI bridge */
		ptr = 0x34;
		break;
	case 2:					/* CardBus bridge */
		ptr = 0x14;
		break;
	}
	ptr = pcicfgr32(p, ptr);

	while(ptr != 0){
		/*
		 * Check for validity.
		 * Can't be in standard header and must be double
		 * word aligned.
		 */
		if(ptr < 0x40 || (ptr & ~0xFC))
			return -1;
		if(pcicfgr8(p, ptr) == 0x01){
			p->pmrb = ptr;
			return ptr;
		}

		ptr = pcicfgr8(p, ptr+1);
	}

	return -1;
}

int
pcigetpms(Pcidev* p)
{
	int pmcsr, ptr;

	if((ptr = pcigetpmrb(p)) == -1)
		return -1;

	/*
	 * Power Management Register Block:
	 *  offset 0:	Capability ID
	 *	   1:	next item pointer
	 *	   2:	capabilities
	 *	   4:	control/status
	 *	   6:	bridge support extensions
	 *	   7:	data
	 */
	pmcsr = pcicfgr16(p, ptr+4);

	return pmcsr & 0x0003;
}

int
pcisetpms(Pcidev* p, int state)
{
	int ostate, pmc, pmcsr, ptr;

	if((ptr = pcigetpmrb(p)) == -1)
		return -1;

	pmc = pcicfgr16(p, ptr+2);
	pmcsr = pcicfgr16(p, ptr+4);
	ostate = pmcsr & 0x0003;
	pmcsr &= ~0x0003;

	switch(state){
	default:
		return -1;
	case 0:
		break;
	case 1:
		if(!(pmc & 0x0200))
			return -1;
		break;
	case 2:
		if(!(pmc & 0x0400))
			return -1;
		break;
	case 3:
		break;
	}
	pmcsr |= state;
	pcicfgw16(p, ptr+4, pmcsr);

	return ostate;
}
