Analysis & Synthesis report for Project
Thu Jun 05 11:17:19 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Project|Processor:unit2|ControlUnit:unit0|FSM:unit0|Current_State
 11. State Machine - |Project|ButtonSync:unit0|CurrentState
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|altsyncram_88d2:altsyncram1
 16. Source assignments for Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|altsyncram_l292:altsyncram1
 17. Parameter Settings for User Entity Instance: Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: Processor:unit2|DataPath:unit1|ALU:unit3
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "Mux_16w_8_to_1:unit3"
 22. Port Connectivity Checks: "Processor:unit2|ControlUnit:unit0"
 23. Port Connectivity Checks: "Processor:unit2"
 24. In-System Memory Content Editor Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 05 11:17:19 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Project                                     ;
; Top-level Entity Name              ; Project                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,201                                       ;
;     Total combinational functions  ; 915                                         ;
;     Dedicated logic registers      ; 524                                         ;
; Total registers                    ; 524                                         ;
; Total pins                         ; 101                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 6,144                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Project            ; Project            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; State Machine Processing                                         ; User-Encoded       ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; Mux_16w_8_to_1.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_16w_8_to_1.sv                                                  ;             ;
; Decoder.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/Decoder.sv                                                         ;             ;
; KeyFilter.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/KeyFilter.sv                                                       ;             ;
; ROM.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v                                                              ;             ;
; RegisterFile.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/RegisterFile.sv                                                    ;             ;
; RAM.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v                                                              ;             ;
; Processor.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/Processor.sv                                                       ;             ;
; PC.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/PC.sv                                                              ;             ;
; Mux_2_to_1.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_2_to_1.sv                                                      ;             ;
; IR.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/IR.sv                                                              ;             ;
; FSM.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/FSM.sv                                                             ;             ;
; DataPath.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv                                                        ;             ;
; ControlUnit.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv                                                     ;             ;
; ButtonSync.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/ButtonSync.sv                                                      ;             ;
; ALU.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/ALU.sv                                                             ;             ;
; Project.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;             ;
; db/altsyncram_umb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf                                             ;             ;
; db/altsyncram_88d2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_88d2.tdf                                             ;             ;
; IMif.mif                                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/ahmed/Documents/Tces 330/Project/Project/IMif.mif                                                           ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                             ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                ;             ;
; db/altsyncram_8oi1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf                                             ;             ;
; db/altsyncram_l292.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_l292.tdf                                             ;             ;
; DMif.mif                                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/ahmed/Documents/Tces 330/Project/Project/DMif.mif                                                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                   ; altera_sld  ;
; db/ip/slde1ef6cd0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 1,201               ;
;                                             ;                     ;
; Total combinational functions               ; 915                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 628                 ;
;     -- 3 input functions                    ; 159                 ;
;     -- <=2 input functions                  ; 128                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 824                 ;
;     -- arithmetic mode                      ; 91                  ;
;                                             ;                     ;
; Total registers                             ; 524                 ;
;     -- Dedicated logic registers            ; 524                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 101                 ;
; Total memory bits                           ; 6144                ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; KeyFilter:unit1|Out ;
; Maximum fan-out                             ; 315                 ;
; Total fan-out                               ; 5785                ;
; Average fan-out                             ; 3.44                ;
+---------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Project                                                                                                                                ; 915 (1)             ; 524 (0)                   ; 6144        ; 0            ; 0       ; 0         ; 101  ; 0            ; |Project                                                                                                                                                                                                                                                                                                                                            ; Project                           ; work         ;
;    |ButtonSync:unit0|                                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|ButtonSync:unit0                                                                                                                                                                                                                                                                                                                           ; ButtonSync                        ; work         ;
;    |Decoder:unit10|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Decoder:unit10                                                                                                                                                                                                                                                                                                                             ; Decoder                           ; work         ;
;    |Decoder:unit11|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Decoder:unit11                                                                                                                                                                                                                                                                                                                             ; Decoder                           ; work         ;
;    |Decoder:unit4|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Decoder:unit4                                                                                                                                                                                                                                                                                                                              ; Decoder                           ; work         ;
;    |Decoder:unit5|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Decoder:unit5                                                                                                                                                                                                                                                                                                                              ; Decoder                           ; work         ;
;    |Decoder:unit6|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Decoder:unit6                                                                                                                                                                                                                                                                                                                              ; Decoder                           ; work         ;
;    |Decoder:unit7|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Decoder:unit7                                                                                                                                                                                                                                                                                                                              ; Decoder                           ; work         ;
;    |Decoder:unit8|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Decoder:unit8                                                                                                                                                                                                                                                                                                                              ; Decoder                           ; work         ;
;    |Decoder:unit9|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Decoder:unit9                                                                                                                                                                                                                                                                                                                              ; Decoder                           ; work         ;
;    |KeyFilter:unit1|                                                                                                                    ; 45 (45)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|KeyFilter:unit1                                                                                                                                                                                                                                                                                                                            ; KeyFilter                         ; work         ;
;    |Mux_16w_8_to_1:unit3|                                                                                                               ; 54 (54)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Mux_16w_8_to_1:unit3                                                                                                                                                                                                                                                                                                                       ; Mux_16w_8_to_1                    ; work         ;
;    |Processor:unit2|                                                                                                                    ; 584 (0)             ; 376 (0)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2                                                                                                                                                                                                                                                                                                                            ; Processor                         ; work         ;
;       |ControlUnit:unit0|                                                                                                               ; 120 (0)             ; 73 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0                                                                                                                                                                                                                                                                                                          ; ControlUnit                       ; work         ;
;          |FSM:unit0|                                                                                                                    ; 36 (36)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|FSM:unit0                                                                                                                                                                                                                                                                                                ; FSM                               ; work         ;
;          |IR:unit3|                                                                                                                     ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|IR:unit3                                                                                                                                                                                                                                                                                                 ; IR                                ; work         ;
;          |PC:unit1|                                                                                                                     ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|PC:unit1                                                                                                                                                                                                                                                                                                 ; PC                                ; work         ;
;          |ROM:unit2|                                                                                                                    ; 73 (0)              ; 46 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2                                                                                                                                                                                                                                                                                                ; ROM                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 73 (0)              ; 46 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_umb1:auto_generated|                                                                                         ; 73 (0)              ; 46 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_umb1                   ; work         ;
;                   |altsyncram_88d2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|altsyncram_88d2:altsyncram1                                                                                                                                                                                                     ; altsyncram_88d2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 73 (51)             ; 46 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;       |DataPath:unit1|                                                                                                                  ; 464 (0)             ; 303 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1                                                                                                                                                                                                                                                                                                             ; DataPath                          ; work         ;
;          |ALU:unit3|                                                                                                                    ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|ALU:unit3                                                                                                                                                                                                                                                                                                   ; ALU                               ; work         ;
;          |Mux_2_to_1:unit1|                                                                                                             ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|Mux_2_to_1:unit1                                                                                                                                                                                                                                                                                            ; Mux_2_to_1                        ; work         ;
;          |RAM:unit0|                                                                                                                    ; 73 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0                                                                                                                                                                                                                                                                                                   ; RAM                               ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 73 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_8oi1:auto_generated|                                                                                         ; 73 (0)              ; 47 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_8oi1                   ; work         ;
;                   |altsyncram_l292:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|altsyncram_l292:altsyncram1                                                                                                                                                                                                        ; altsyncram_l292                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 73 (52)             ; 47 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;          |RegisterFile:unit2|                                                                                                           ; 338 (338)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|Processor:unit2|DataPath:unit1|RegisterFile:unit2                                                                                                                                                                                                                                                                                          ; RegisterFile                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 173 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 172 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 172 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 172 (1)             ; 112 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 171 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 171 (134)           ; 106 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|altsyncram_88d2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; IMif.mif ;
; Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|altsyncram_l292:altsyncram1|ALTSYNCRAM    ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; DMif.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------------------------------+
; State Machine - |Project|Processor:unit2|ControlUnit:unit0|FSM:unit0|Current_State           ;
+----------------------+-----------------+-----------------+-----------------+-----------------+
; Name                 ; Current_State~5 ; Current_State~4 ; Current_State~3 ; Current_State~2 ;
+----------------------+-----------------+-----------------+-----------------+-----------------+
; Current_State.Init   ; 0               ; 0               ; 0               ; 0               ;
; Current_State.Fetch  ; 0               ; 0               ; 0               ; 1               ;
; Current_State.Decode ; 0               ; 0               ; 1               ; 0               ;
; Current_State.LOAD_A ; 0               ; 0               ; 1               ; 1               ;
; Current_State.LOAD_B ; 0               ; 1               ; 0               ; 0               ;
; Current_State.ADD    ; 0               ; 1               ; 0               ; 1               ;
; Current_State.SUB    ; 0               ; 1               ; 1               ; 0               ;
; Current_State.STORE  ; 0               ; 1               ; 1               ; 1               ;
; Current_State.NOOP   ; 1               ; 0               ; 0               ; 0               ;
; Current_State.HALT   ; 1               ; 0               ; 0               ; 1               ;
+----------------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------+
; State Machine - |Project|ButtonSync:unit0|CurrentState ;
+----------------+----------------+----------------------+
; Name           ; CurrentState~3 ; CurrentState~2       ;
+----------------+----------------+----------------------+
; CurrentState.A ; 0              ; 0                    ;
; CurrentState.B ; 0              ; 1                    ;
; CurrentState.C ; 1              ; 0                    ;
+----------------+----------------+----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 524   ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 102   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 441   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |Project|KeyFilter:unit1|Countdown[26]                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Project|Processor:unit2|ControlUnit:unit0|PC:unit1|Addr[3]                                                                                                                                                      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Project|Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |Project|Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Project|Processor:unit2|DataPath:unit1|ALU:unit3|Mux13                                                                                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |Project|Mux_16w_8_to_1:unit3|Mux0                                                                                                                                                                               ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; No         ; |Project|Mux_16w_8_to_1:unit3|Mux1                                                                                                                                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Project|Mux_16w_8_to_1:unit3|Mux12                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|altsyncram_88d2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|altsyncram_l292:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; IMif.mif             ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_umb1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; DMif.mif             ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8oi1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:unit2|DataPath:unit1|ALU:unit3 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; Width          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                           ;
; Entity Instance                           ; Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 16                                                                          ;
;     -- NUMWORDS_A                         ; 128                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 16                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Mux_16w_8_to_1:unit3" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; E[15..8] ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:unit2|ControlUnit:unit0"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PC_out[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:unit2"                                                                                                                                                        ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PC_Out ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                               ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; 0              ; ROM         ; 16    ; 128   ; Read/Write ; Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated ;
; 1              ; RAM         ; 16    ; 256   ; Read/Write ; Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated    ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 155                         ;
; cycloneiii_ff         ; 412                         ;
;     CLR               ; 14                          ;
;     ENA               ; 312                         ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 17                          ;
;     SLD               ; 33                          ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 750                         ;
;     arith             ; 83                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 15                          ;
;     normal            ; 667                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 565                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 6.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Jun 05 11:16:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file mux_16w_8_to_1.sv
    Info (12023): Found entity 1: Mux_16w_8_to_1 File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_16w_8_to_1.sv Line: 8
    Info (12023): Found entity 2: Mux_16w_8_to_1_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_16w_8_to_1.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Decoder.sv Line: 10
    Info (12023): Found entity 2: Decoder_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Decoder.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file keyfilter.sv
    Info (12023): Found entity 1: KeyFilter File: C:/Users/ahmed/Documents/Tces 330/Project/Project/KeyFilter.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file registerfile.sv
    Info (12023): Found entity 1: RegisterFile File: C:/Users/ahmed/Documents/Tces 330/Project/Project/RegisterFile.sv Line: 11
    Info (12023): Found entity 2: RegisterFile_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/RegisterFile.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: Processor File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Processor.sv Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/ahmed/Documents/Tces 330/Project/Project/PC.sv Line: 1
    Info (12023): Found entity 2: PC_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/PC.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file mux_2_to_1.sv
    Info (12023): Found entity 1: Mux_2_to_1 File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_2_to_1.sv Line: 9
    Info (12023): Found entity 2: Mux_2_to_1_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_2_to_1.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file ir.sv
    Info (12023): Found entity 1: IR File: C:/Users/ahmed/Documents/Tces 330/Project/Project/IR.sv Line: 11
    Info (12023): Found entity 2: IR_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/IR.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file fsm.sv
    Info (12023): Found entity 1: FSM File: C:/Users/ahmed/Documents/Tces 330/Project/Project/FSM.sv Line: 11
    Info (12023): Found entity 2: FSM_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/FSM.sv Line: 156
Info (12021): Found 2 design units, including 2 entities, in source file datapath.sv
    Info (12023): Found entity 1: DataPath File: C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv Line: 11
    Info (12023): Found entity 2: DataPath_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv Line: 92
Info (12021): Found 2 design units, including 2 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv Line: 11
    Info (12023): Found entity 2: ControlUnit_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file buttonsync.sv
    Info (12023): Found entity 1: ButtonSync File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ButtonSync.sv Line: 7
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ALU.sv Line: 11
    Info (12023): Found entity 2: ALU_tb File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ALU.sv Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file project.sv
    Info (12023): Found entity 1: Project File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 8
Info (12127): Elaborating entity "Project" for the top level hierarchy
Info (12128): Elaborating entity "ButtonSync" for hierarchy "ButtonSync:unit0" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 32
Info (12128): Elaborating entity "KeyFilter" for hierarchy "KeyFilter:unit1" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 35
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:unit2" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 38
Info (12128): Elaborating entity "ControlUnit" for hierarchy "Processor:unit2|ControlUnit:unit0" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Processor.sv Line: 52
Info (12128): Elaborating entity "FSM" for hierarchy "Processor:unit2|ControlUnit:unit0|FSM:unit0" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv Line: 110
Info (12128): Elaborating entity "PC" for hierarchy "Processor:unit2|ControlUnit:unit0|PC:unit1" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv Line: 119
Warning (10230): Verilog HDL assignment warning at PC.sv(9): truncated value with size 32 to match size of target (7) File: C:/Users/ahmed/Documents/Tces 330/Project/Project/PC.sv Line: 9
Info (12128): Elaborating entity "ROM" for hierarchy "Processor:unit2|ControlUnit:unit0|ROM:unit2" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv Line: 127
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v Line: 82
Info (12133): Instantiated megafunction "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "IMif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_umb1.tdf
    Info (12023): Found entity 1: altsyncram_umb1 File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_umb1" for hierarchy "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88d2.tdf
    Info (12023): Found entity 1: altsyncram_88d2 File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_88d2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_88d2" for hierarchy "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|altsyncram_88d2:altsyncram1" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf Line: 36
Info (12133): Instantiated megafunction "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Processor:unit2|ControlUnit:unit0|ROM:unit2|altsyncram:altsyncram_component|altsyncram_umb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "IR" for hierarchy "Processor:unit2|ControlUnit:unit0|IR:unit3" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv Line: 136
Info (12128): Elaborating entity "DataPath" for hierarchy "Processor:unit2|DataPath:unit1" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Processor.sv Line: 68
Info (12128): Elaborating entity "RAM" for hierarchy "Processor:unit2|DataPath:unit1|RAM:unit0" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v Line: 86
Info (12133): Instantiated megafunction "Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DMif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8oi1.tdf
    Info (12023): Found entity 1: altsyncram_8oi1 File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8oi1" for hierarchy "Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l292.tdf
    Info (12023): Found entity 1: altsyncram_l292 File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_l292.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_l292" for hierarchy "Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|altsyncram_l292:altsyncram1" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf Line: 38
Info (12133): Instantiated megafunction "Processor:unit2|DataPath:unit1|RAM:unit0|altsyncram:altsyncram_component|altsyncram_8oi1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011264"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "Mux_2_to_1" for hierarchy "Processor:unit2|DataPath:unit1|Mux_2_to_1:unit1" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv Line: 63
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:unit2|DataPath:unit1|RegisterFile:unit2" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv Line: 75
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:unit2|DataPath:unit1|ALU:unit3" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv Line: 83
Warning (10230): Verilog HDL assignment warning at ALU.sv(39): truncated value with size 32 to match size of target (16) File: C:/Users/ahmed/Documents/Tces 330/Project/Project/ALU.sv Line: 39
Info (12128): Elaborating entity "Mux_16w_8_to_1" for hierarchy "Mux_16w_8_to_1:unit3" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 41
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:unit4" File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PC_Out[7]" is missing source, defaulting to GND File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PC_Out[7]" is missing source, defaulting to GND File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "PC_Out[7]" is missing source, defaulting to GND File: C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv Line: 22
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.05.11:17:03 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Processor:unit2|DataPath:unit1|RegisterFile:unit2|regfile" is uninferred due to asynchronous read logic File: C:/Users/ahmed/Documents/Tces 330/Project/Project/RegisterFile.sv Line: 35
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/ahmed/Documents/Tces 330/Project/Project/output_files/Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1359 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 1221 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Thu Jun 05 11:17:19 2025
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:01:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ahmed/Documents/Tces 330/Project/Project/output_files/Project.map.smsg.


