lappend auto_path "D:/lscc/diamond/3.12/data/script"
package require simulation_generation
set ::bali::simulation::Para(DEVICEFAMILYNAME) {ECP5U}
set ::bali::simulation::Para(PROJECT) {sim_w5500}
set ::bali::simulation::Para(PROJECTPATH) {D:/Project/C20F_haikang/C200_FPGA}
set ::bali::simulation::Para(FILELIST) {"D:/Project/C20F_haikang/C200_FPGA/sim_w5500/time_stamp.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/division.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/index_calculate.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/parameter_init.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_ram.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_ram.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/datagram_parser.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_send_ram.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_ram.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_master.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_cmd.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_top.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/w5500_control.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_cmd.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_top.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/flash_control_2.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/sram_control.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/calib_packet.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_packet.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_filter.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/division_2.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_4.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/cal_process.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/div_rill.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_para.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data_ram.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_process.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_spi.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_control.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_measure.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/laser_control.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_temp_comp.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/pluse_average.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier3.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_temp.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_dac.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/DA_SPI.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/AD_SPI.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_control.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/self_inspection.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/ramw32_dp64.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/statistics_cycle.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier2.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/motor_control.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/opto_switch_filter.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module_1.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_PLL.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_FPGA.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/distance_ram.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_fifo.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_fifo.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004_2.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_control.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_fifo.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_send_fifo.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/data_packet.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/i2c_master.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/test.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate_3.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/ms1004_spi.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_2.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_3.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tail_filter.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_tdc_process.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_w5500.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/datagram_cmd_defines.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/w5500_cmd_defines.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/w5500_reg_defines.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/parameter_ident_define.v" "D:/Project/C20F_haikang/C200_FPGA/sim_w5500/USRMCLK.v" }
set ::bali::simulation::Para(GLBINCLIST) {}
set ::bali::simulation::Para(INCLIST) {"none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none" "none"}
set ::bali::simulation::Para(WORKLIBLIST) {"work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" "work" }
set ::bali::simulation::Para(COMPLIST) {"VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" "VERILOG" }
set ::bali::simulation::Para(SIMLIBLIST) {pmi_work ovi_ecp5u}
set ::bali::simulation::Para(MACROLIST) {}
set ::bali::simulation::Para(SIMULATIONTOPMODULE) {C200_FPGA}
set ::bali::simulation::Para(SIMULATIONINSTANCE) {}
set ::bali::simulation::Para(LANGUAGE) {VERILOG}
set ::bali::simulation::Para(SDFPATH)  {}
set ::bali::simulation::Para(INSTALLATIONPATH) {D:/lscc/diamond/3.12}
set ::bali::simulation::Para(ADDTOPLEVELSIGNALSTOWAVEFORM)  {1}
set ::bali::simulation::Para(RUNSIMULATION)  {1}
set ::bali::simulation::Para(HDLPARAMETERS) {}
set ::bali::simulation::Para(POJO2LIBREFRESH)    {}
set ::bali::simulation::Para(POJO2MODELSIMLIB)   {}
::bali::simulation::ModelSim_Run
