================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.4
  Build 1071461 on Tue Nov 18 16:42:57 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2014.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'eugene' on host 'blackstorm' (Linux_x86_64 version 3.13.0-24-generic) on Wed Jun 10 12:00:16 CDT 2015
            in directory '/home/eugene/hthreads/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_add'
@I [HLS-10] Opening and resetting project '/home/eugene/hthreads/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_add/vectoradd_prj'.
@I [HLS-10] Adding design file 'vectoradd_top.c' to the project
@I [HLS-10] Opening and resetting solution '/home/eugene/hthreads/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_add/vectoradd_prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7vx485tffg1761-2'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'vectoradd_top.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [XFORM-561] 'For_Loop' (vectoradd_top.c:18:23) in function 'vectoradd' is an infinite loop.
@I [HLS-111] Elapsed time: 1.38862 seconds; current memory usage: 49.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'vectoradd' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'vectoradd' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.078754 seconds; current memory usage: 49.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'vectoradd' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.016551 seconds; current memory usage: 50.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'vectoradd' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'vectoradd/cmd' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'vectoradd/resp' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'vectoradd/a' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'vectoradd/b' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'vectoradd/result' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'vectoradd' to 'ap_ctrl_none'.
@W [RTGEN-101] Setting dangling out port 'vectoradd/a_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'vectoradd/a_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'vectoradd/b_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'vectoradd/b_Din_A' to 0.
@I [RTGEN-100] Finished creating RTL model for 'vectoradd'.
@I [HLS-111] Elapsed time: 0.035696 seconds; current memory usage: 50.4 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'vectoradd'.
@I [WVHDL-304] Generating RTL VHDL for 'vectoradd'.
@I [WVLOG-307] Generating RTL Verilog for 'vectoradd'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jun 10 12:00:30 2015...
@I [HLS-112] Total elapsed time: 33.588 seconds; peak memory usage: 50.4 MB.
@I [LIC-101] Checked in feature [HLS]
