Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Aug 30 19:32:17 2017
| Host         : linux-2fny.suse running 64-bit openSUSE Leap 42.1 (x86_64)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 53
+-----------+----------+-------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                 | Violations |
+-----------+----------+-------------------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain             | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                                           | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                            | 1          |
| TIMING-18 | Warning  | Missing input or output delay                               | 44         |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint        | 2          |
| TIMING-30 | Warning  | Sub-optimal master source pin selection for generated clock | 1          |
+-----------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X17Y7 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X41Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X19Y6 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X41Y50 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BRAM.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AC_SDATA_I relative to clock(s) clk_fpga_2 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sws_4bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AC_BCLK[0] relative to clock(s) clk_fpga_2 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on AC_MUTE_N[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on AC_PBLRC[0] relative to clock(s) clk_fpga_2 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on AC_RECLRC[0] relative to clock(s) clk_fpga_2 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on AC_SDATA_O[0] relative to clock(s) clk_fpga_2 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on HDMI_CLK_N relative to clock(s) VIRTUAL_I_1 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on HDMI_CLK_P relative to clock(s) VIRTUAL_I_1 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on HDMI_D0_N relative to clock(s) VIRTUAL_I_1 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on HDMI_D0_P relative to clock(s) VIRTUAL_I_1 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on HDMI_D1_N relative to clock(s) VIRTUAL_I_1 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on HDMI_D1_P relative to clock(s) VIRTUAL_I_1 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on HDMI_D2_N relative to clock(s) VIRTUAL_I_1 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on HDMI_D2_P relative to clock(s) VIRTUAL_I_1 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on HSYNC_O relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on RED_O[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on RED_O[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on RED_O[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on RED_O[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on RED_O[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on VSYNC_O relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on leds_4bits_tri_o[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock axi_dispctrl_1_PXL_CLK_O is referenced by name inside timing constraint (see constraint position 22 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock axi_dispctrl_1_PXL_CLK_O is referenced by name inside timing constraint (see constraint position 23 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O]
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock vga_pxlclk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>


