Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  6 04:05:32 2025
| Host         : Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP48A1_timing_summary_routed.rpt -pb DSP48A1_timing_summary_routed.pb -rpx DSP48A1_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP48A1
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.621        0.000                      0                   88        0.263        0.000                      0                   88        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.621        0.000                      0                   88        0.263        0.000                      0                   88        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO/q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 1.728ns (32.616%)  route 3.570ns (67.384%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.137     6.897    m10/q_reg[3][0]
    SLICE_X158Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.994 r  m10/q[31]_i_7/O
                         net (fo=4, routed)           0.541     7.535    OPMODE_REG/z_mux[28]
    SLICE_X162Y185       LUT6 (Prop_lut6_I0_O)        0.097     7.632 r  OPMODE_REG/q[31]_i_15/O
                         net (fo=1, routed)           0.000     7.632    OPMODE_REG/q[31]_i_15_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.011 r  OPMODE_REG/q_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.011    OPMODE_REG/q_reg[31]_i_3_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.103 r  OPMODE_REG/q_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    OPMODE_REG/q_reg[35]_i_3_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.195 r  OPMODE_REG/q_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.195    OPMODE_REG/q_reg[39]_i_3_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.287 r  OPMODE_REG/q_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.287    OPMODE_REG/q_reg[43]_i_3_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.379 r  OPMODE_REG/q_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.379    OPMODE_REG/q_reg[47]_i_4_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     8.563 r  OPMODE_REG/q_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.594     9.157    OPMODE_REG/post_add[48]
    SLICE_X161Y189       LUT3 (Prop_lut3_I2_O)        0.262     9.419 r  OPMODE_REG/q[0]_i_2/O
                         net (fo=2, routed)           0.298     9.717    CYO/cout
    SLICE_X162Y190       FDRE                                         r  CYO/q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.287    14.177    CYO/CLK
    SLICE_X162Y190       FDRE                                         r  CYO/q_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X162Y190       FDRE (Setup_fdre_C_D)       -0.019    14.338    CYO/q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.728ns (32.659%)  route 3.563ns (67.341%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.137     6.897    m10/q_reg[3][0]
    SLICE_X158Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.994 r  m10/q[31]_i_7/O
                         net (fo=4, routed)           0.541     7.535    OPMODE_REG/z_mux[28]
    SLICE_X162Y185       LUT6 (Prop_lut6_I0_O)        0.097     7.632 r  OPMODE_REG/q[31]_i_15/O
                         net (fo=1, routed)           0.000     7.632    OPMODE_REG/q[31]_i_15_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.011 r  OPMODE_REG/q_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.011    OPMODE_REG/q_reg[31]_i_3_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.103 r  OPMODE_REG/q_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    OPMODE_REG/q_reg[35]_i_3_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.195 r  OPMODE_REG/q_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.195    OPMODE_REG/q_reg[39]_i_3_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.287 r  OPMODE_REG/q_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.287    OPMODE_REG/q_reg[43]_i_3_n_0
    SLICE_X162Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.379 r  OPMODE_REG/q_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.379    OPMODE_REG/q_reg[47]_i_4_n_0
    SLICE_X162Y190       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     8.563 r  OPMODE_REG/q_reg[0]_i_4/CO[0]
                         net (fo=1, routed)           0.594     9.157    OPMODE_REG/post_add[48]
    SLICE_X161Y189       LUT3 (Prop_lut3_I2_O)        0.262     9.419 r  OPMODE_REG/q[0]_i_2/O
                         net (fo=2, routed)           0.291     9.710    CYO/cout
    SLICE_X162Y190       FDRE                                         r  CYO/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.287    14.177    CYO/CLK
    SLICE_X162Y190       FDRE                                         r  CYO/q_reg[0]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X162Y190       FDRE (Setup_fdre_C_D)       -0.019    14.338    CYO/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 1.556ns (30.859%)  route 3.486ns (69.141%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 14.176 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.242     7.002    m10/q_reg[3][0]
    SLICE_X158Y183       LUT5 (Prop_lut5_I2_O)        0.097     7.099 r  m10/q[31]_i_4/O
                         net (fo=4, routed)           0.550     7.649    OPMODE_REG/z_mux[31]
    SLICE_X160Y185       LUT6 (Prop_lut6_I5_O)        0.097     7.746 r  OPMODE_REG/q[31]_i_8/O
                         net (fo=1, routed)           0.000     7.746    OPMODE_REG/q[31]_i_8_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.045 r  OPMODE_REG/q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.045    OPMODE_REG/q_reg[31]_i_2_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.134 r  OPMODE_REG/q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.134    OPMODE_REG/q_reg[35]_i_2_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  OPMODE_REG/q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.223    OPMODE_REG/q_reg[39]_i_2_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  OPMODE_REG/q_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    OPMODE_REG/q_reg[43]_i_2_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.542 r  OPMODE_REG/q_reg[47]_i_3/O[1]
                         net (fo=1, routed)           0.695     9.237    OPMODE_REG/cout_sub0[45]
    SLICE_X163Y189       LUT3 (Prop_lut3_I0_O)        0.225     9.462 r  OPMODE_REG/q[45]_i_1/O
                         net (fo=1, routed)           0.000     9.462    P_REG/D[45]
    SLICE_X163Y189       FDRE                                         r  P_REG/q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.286    14.176    P_REG/CLK
    SLICE_X163Y189       FDRE                                         r  P_REG/q_reg[45]/C
                         clock pessimism              0.215    14.391    
                         clock uncertainty           -0.035    14.356    
    SLICE_X163Y189       FDRE (Setup_fdre_C_D)        0.032    14.388    P_REG/q_reg[45]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.395ns (28.523%)  route 3.496ns (71.477%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.242     7.002    m10/q_reg[3][0]
    SLICE_X158Y183       LUT5 (Prop_lut5_I2_O)        0.097     7.099 r  m10/q[31]_i_4/O
                         net (fo=4, routed)           0.550     7.649    OPMODE_REG/z_mux[31]
    SLICE_X160Y185       LUT6 (Prop_lut6_I5_O)        0.097     7.746 r  OPMODE_REG/q[31]_i_8/O
                         net (fo=1, routed)           0.000     7.746    OPMODE_REG/q[31]_i_8_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.045 r  OPMODE_REG/q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.045    OPMODE_REG/q_reg[31]_i_2_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.134 r  OPMODE_REG/q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.134    OPMODE_REG/q_reg[35]_i_2_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  OPMODE_REG/q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.223    OPMODE_REG/q_reg[39]_i_2_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.382 r  OPMODE_REG/q_reg[43]_i_2/O[0]
                         net (fo=1, routed)           0.704     9.086    OPMODE_REG/cout_sub0[40]
    SLICE_X163Y188       LUT3 (Prop_lut3_I0_O)        0.224     9.310 r  OPMODE_REG/q[40]_i_1/O
                         net (fo=1, routed)           0.000     9.310    P_REG/D[40]
    SLICE_X163Y188       FDRE                                         r  P_REG/q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.285    14.175    P_REG/CLK
    SLICE_X163Y188       FDRE                                         r  P_REG/q_reg[40]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X163Y188       FDRE (Setup_fdre_C_D)        0.064    14.419    P_REG/q_reg[40]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.245ns (25.556%)  route 3.627ns (74.444%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.242     7.002    m10/q_reg[3][0]
    SLICE_X158Y183       LUT5 (Prop_lut5_I2_O)        0.097     7.099 r  m10/q[31]_i_4/O
                         net (fo=4, routed)           0.550     7.649    OPMODE_REG/z_mux[31]
    SLICE_X160Y185       LUT6 (Prop_lut6_I5_O)        0.097     7.746 r  OPMODE_REG/q[31]_i_8/O
                         net (fo=1, routed)           0.000     7.746    OPMODE_REG/q[31]_i_8_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.045 r  OPMODE_REG/q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.045    OPMODE_REG/q_reg[31]_i_2_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.226 r  OPMODE_REG/q_reg[35]_i_2/O[2]
                         net (fo=1, routed)           0.835     9.061    OPMODE_REG/cout_sub0[34]
    SLICE_X163Y186       LUT3 (Prop_lut3_I0_O)        0.230     9.291 r  OPMODE_REG/q[34]_i_1/O
                         net (fo=1, routed)           0.000     9.291    P_REG/D[34]
    SLICE_X163Y186       FDRE                                         r  P_REG/q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.284    14.174    P_REG/CLK
    SLICE_X163Y186       FDRE                                         r  P_REG/q_reg[34]/C
                         clock pessimism              0.215    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X163Y186       FDRE (Setup_fdre_C_D)        0.064    14.418    P_REG/q_reg[34]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.569ns (32.354%)  route 3.280ns (67.646%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 14.176 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.242     7.002    m10/q_reg[3][0]
    SLICE_X158Y183       LUT5 (Prop_lut5_I2_O)        0.097     7.099 r  m10/q[31]_i_4/O
                         net (fo=4, routed)           0.550     7.649    OPMODE_REG/z_mux[31]
    SLICE_X160Y185       LUT6 (Prop_lut6_I5_O)        0.097     7.746 r  OPMODE_REG/q[31]_i_8/O
                         net (fo=1, routed)           0.000     7.746    OPMODE_REG/q[31]_i_8_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.045 r  OPMODE_REG/q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.045    OPMODE_REG/q_reg[31]_i_2_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.134 r  OPMODE_REG/q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.134    OPMODE_REG/q_reg[35]_i_2_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  OPMODE_REG/q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.223    OPMODE_REG/q_reg[39]_i_2_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  OPMODE_REG/q_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.312    OPMODE_REG/q_reg[43]_i_2_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.546 r  OPMODE_REG/q_reg[47]_i_3/O[3]
                         net (fo=1, routed)           0.489     9.035    OPMODE_REG/cout_sub0[47]
    SLICE_X161Y189       LUT3 (Prop_lut3_I0_O)        0.234     9.269 r  OPMODE_REG/q[47]_i_2/O
                         net (fo=1, routed)           0.000     9.269    P_REG/D[47]
    SLICE_X161Y189       FDRE                                         r  P_REG/q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.286    14.176    P_REG/CLK
    SLICE_X161Y189       FDRE                                         r  P_REG/q_reg[47]/C
                         clock pessimism              0.215    14.391    
                         clock uncertainty           -0.035    14.356    
    SLICE_X161Y189       FDRE (Setup_fdre_C_D)        0.047    14.403    P_REG/q_reg[47]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.557ns (32.293%)  route 3.265ns (67.707%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 14.176 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.137     6.897    m10/q_reg[3][0]
    SLICE_X158Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.994 r  m10/q[31]_i_7/O
                         net (fo=4, routed)           0.541     7.535    OPMODE_REG/z_mux[28]
    SLICE_X162Y185       LUT6 (Prop_lut6_I0_O)        0.097     7.632 r  OPMODE_REG/q[31]_i_15/O
                         net (fo=1, routed)           0.000     7.632    OPMODE_REG/q[31]_i_15_n_0
    SLICE_X162Y185       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.011 r  OPMODE_REG/q_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.011    OPMODE_REG/q_reg[31]_i_3_n_0
    SLICE_X162Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.103 r  OPMODE_REG/q_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.103    OPMODE_REG/q_reg[35]_i_3_n_0
    SLICE_X162Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.195 r  OPMODE_REG/q_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.195    OPMODE_REG/q_reg[39]_i_3_n_0
    SLICE_X162Y188       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.432 r  OPMODE_REG/q_reg[43]_i_3/O[3]
                         net (fo=1, routed)           0.587     9.019    OPMODE_REG/post_add[43]
    SLICE_X163Y189       LUT3 (Prop_lut3_I2_O)        0.222     9.241 r  OPMODE_REG/q[43]_i_1/O
                         net (fo=1, routed)           0.000     9.241    P_REG/D[43]
    SLICE_X163Y189       FDRE                                         r  P_REG/q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.286    14.176    P_REG/CLK
    SLICE_X163Y189       FDRE                                         r  P_REG/q_reg[43]/C
                         clock pessimism              0.215    14.391    
                         clock uncertainty           -0.035    14.356    
    SLICE_X163Y189       FDRE (Setup_fdre_C_D)        0.030    14.386    P_REG/q_reg[43]
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 1.338ns (27.787%)  route 3.477ns (72.213%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.242     7.002    m10/q_reg[3][0]
    SLICE_X158Y183       LUT5 (Prop_lut5_I2_O)        0.097     7.099 r  m10/q[31]_i_4/O
                         net (fo=4, routed)           0.550     7.649    OPMODE_REG/z_mux[31]
    SLICE_X160Y185       LUT6 (Prop_lut6_I5_O)        0.097     7.746 r  OPMODE_REG/q[31]_i_8/O
                         net (fo=1, routed)           0.000     7.746    OPMODE_REG/q[31]_i_8_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.045 r  OPMODE_REG/q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.045    OPMODE_REG/q_reg[31]_i_2_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.134 r  OPMODE_REG/q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.134    OPMODE_REG/q_reg[35]_i_2_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.315 r  OPMODE_REG/q_reg[39]_i_2/O[2]
                         net (fo=1, routed)           0.685     9.000    OPMODE_REG/cout_sub0[38]
    SLICE_X163Y187       LUT3 (Prop_lut3_I0_O)        0.234     9.234 r  OPMODE_REG/q[38]_i_1/O
                         net (fo=1, routed)           0.000     9.234    P_REG/D[38]
    SLICE_X163Y187       FDRE                                         r  P_REG/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.285    14.175    P_REG/CLK
    SLICE_X163Y187       FDRE                                         r  P_REG/q_reg[38]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X163Y187       FDRE (Setup_fdre_C_D)        0.064    14.419    P_REG/q_reg[38]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.289ns (26.987%)  route 3.487ns (73.013%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.242     7.002    m10/q_reg[3][0]
    SLICE_X158Y183       LUT5 (Prop_lut5_I2_O)        0.097     7.099 r  m10/q[31]_i_4/O
                         net (fo=4, routed)           0.550     7.649    OPMODE_REG/z_mux[31]
    SLICE_X160Y185       LUT6 (Prop_lut6_I5_O)        0.097     7.746 r  OPMODE_REG/q[31]_i_8/O
                         net (fo=1, routed)           0.000     7.746    OPMODE_REG/q[31]_i_8_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.045 r  OPMODE_REG/q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.045    OPMODE_REG/q_reg[31]_i_2_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.275 r  OPMODE_REG/q_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.696     8.971    OPMODE_REG/cout_sub0[33]
    SLICE_X163Y186       LUT3 (Prop_lut3_I0_O)        0.225     9.196 r  OPMODE_REG/q[33]_i_1/O
                         net (fo=1, routed)           0.000     9.196    P_REG/D[33]
    SLICE_X163Y186       FDRE                                         r  P_REG/q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.284    14.174    P_REG/CLK
    SLICE_X163Y186       FDRE                                         r  P_REG/q_reg[33]/C
                         clock pessimism              0.215    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X163Y186       FDRE (Setup_fdre_C_D)        0.030    14.384    P_REG/q_reg[33]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 OPMODE_REG/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.423ns (29.651%)  route 3.376ns (70.349%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.374     4.419    OPMODE_REG/CLK
    SLICE_X161Y171       FDRE                                         r  OPMODE_REG/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y171       FDRE (Prop_fdre_C_Q)         0.341     4.760 r  OPMODE_REG/q_reg[2]/Q
                         net (fo=50, routed)          2.242     7.002    m10/q_reg[3][0]
    SLICE_X158Y183       LUT5 (Prop_lut5_I2_O)        0.097     7.099 r  m10/q[31]_i_4/O
                         net (fo=4, routed)           0.550     7.649    OPMODE_REG/z_mux[31]
    SLICE_X160Y185       LUT6 (Prop_lut6_I5_O)        0.097     7.746 r  OPMODE_REG/q[31]_i_8/O
                         net (fo=1, routed)           0.000     7.746    OPMODE_REG/q[31]_i_8_n_0
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.045 r  OPMODE_REG/q_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.045    OPMODE_REG/q_reg[31]_i_2_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.134 r  OPMODE_REG/q_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.134    OPMODE_REG/q_reg[35]_i_2_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  OPMODE_REG/q_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.223    OPMODE_REG/q_reg[39]_i_2_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.404 r  OPMODE_REG/q_reg[43]_i_2/O[2]
                         net (fo=1, routed)           0.584     8.988    OPMODE_REG/cout_sub0[42]
    SLICE_X163Y188       LUT3 (Prop_lut3_I0_O)        0.230     9.218 r  OPMODE_REG/q[42]_i_1/O
                         net (fo=1, routed)           0.000     9.218    P_REG/D[42]
    SLICE_X163Y188       FDRE                                         r  P_REG/q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.285    14.175    P_REG/CLK
    SLICE_X163Y188       FDRE                                         r  P_REG/q_reg[42]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X163Y188       FDRE (Setup_fdre_C_D)        0.064    14.419    P_REG/q_reg[42]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B1_REG/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_REG/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.499%)  route 0.168ns (47.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.614     1.606    B1_REG/CLK
    SLICE_X153Y183       FDRE                                         r  B1_REG/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y183       FDRE (Prop_fdre_C_Q)         0.141     1.747 r  B1_REG/q_reg[17]/Q
                         net (fo=4, routed)           0.168     1.916    B1_REG/bcout_OBUF[17]
    SLICE_X153Y183       LUT6 (Prop_lut6_I0_O)        0.045     1.961 r  B1_REG/q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.961    B1_REG/q[17]_i_1_n_0
    SLICE_X153Y183       FDRE                                         r  B1_REG/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.884     2.125    B1_REG/CLK
    SLICE_X153Y183       FDRE                                         r  B1_REG/q_reg[17]/C
                         clock pessimism             -0.519     1.606    
    SLICE_X153Y183       FDRE (Hold_fdre_C_D)         0.091     1.697    B1_REG/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 CYI/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYI/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    CYI/CLK
    SLICE_X160Y177       FDRE                                         r  CYI/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y177       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  CYI/q_reg[0]/Q
                         net (fo=4, routed)           0.233     2.003    CYI/cin_reg
    SLICE_X160Y177       LUT4 (Prop_lut4_I0_O)        0.045     2.048 r  CYI/q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.048    CYI/q[0]_i_1_n_0
    SLICE_X160Y177       FDRE                                         r  CYI/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.905     2.147    CYI/CLK
    SLICE_X160Y177       FDRE                                         r  CYI/q_reg[0]/C
                         clock pessimism             -0.519     1.628    
    SLICE_X160Y177       FDRE (Hold_fdre_C_D)         0.091     1.719    CYI/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 OPMODE_REG/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.435%)  route 0.324ns (63.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    OPMODE_REG/CLK
    SLICE_X163Y171       FDRE                                         r  OPMODE_REG/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  OPMODE_REG/q_reg[7]/Q
                         net (fo=49, routed)          0.324     2.094    OPMODE_REG/q_reg_n_0_[7]
    SLICE_X163Y178       LUT3 (Prop_lut3_I1_O)        0.045     2.139 r  OPMODE_REG/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.139    P_REG/D[0]
    SLICE_X163Y178       FDRE                                         r  P_REG/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.906     2.148    P_REG/CLK
    SLICE_X163Y178       FDRE                                         r  P_REG/q_reg[0]/C
                         clock pessimism             -0.483     1.665    
    SLICE_X163Y178       FDRE (Hold_fdre_C_D)         0.091     1.756    P_REG/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 OPMODE_REG/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.189ns (34.651%)  route 0.356ns (65.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    OPMODE_REG/CLK
    SLICE_X163Y171       FDRE                                         r  OPMODE_REG/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  OPMODE_REG/q_reg[7]/Q
                         net (fo=49, routed)          0.356     2.126    OPMODE_REG/q_reg_n_0_[7]
    SLICE_X163Y179       LUT3 (Prop_lut3_I1_O)        0.048     2.174 r  OPMODE_REG/q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.174    P_REG/D[4]
    SLICE_X163Y179       FDRE                                         r  P_REG/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.907     2.149    P_REG/CLK
    SLICE_X163Y179       FDRE                                         r  P_REG/q_reg[4]/C
                         clock pessimism             -0.483     1.666    
    SLICE_X163Y179       FDRE (Hold_fdre_C_D)         0.107     1.773    P_REG/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 OPMODE_REG/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.190ns (34.370%)  route 0.363ns (65.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    OPMODE_REG/CLK
    SLICE_X163Y171       FDRE                                         r  OPMODE_REG/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  OPMODE_REG/q_reg[7]/Q
                         net (fo=49, routed)          0.363     2.132    OPMODE_REG/q_reg_n_0_[7]
    SLICE_X163Y180       LUT3 (Prop_lut3_I1_O)        0.049     2.181 r  OPMODE_REG/q[12]_i_1/O
                         net (fo=1, routed)           0.000     2.181    P_REG/D[12]
    SLICE_X163Y180       FDRE                                         r  P_REG/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.908     2.150    P_REG/CLK
    SLICE_X163Y180       FDRE                                         r  P_REG/q_reg[12]/C
                         clock pessimism             -0.483     1.667    
    SLICE_X163Y180       FDRE (Hold_fdre_C_D)         0.107     1.774    P_REG/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 OPMODE_REG/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.187ns (33.743%)  route 0.367ns (66.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    OPMODE_REG/CLK
    SLICE_X163Y171       FDRE                                         r  OPMODE_REG/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  OPMODE_REG/q_reg[7]/Q
                         net (fo=49, routed)          0.367     2.137    OPMODE_REG/q_reg_n_0_[7]
    SLICE_X161Y179       LUT3 (Prop_lut3_I1_O)        0.046     2.183 r  OPMODE_REG/q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.183    P_REG/D[8]
    SLICE_X161Y179       FDRE                                         r  P_REG/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.907     2.149    P_REG/CLK
    SLICE_X161Y179       FDRE                                         r  P_REG/q_reg[8]/C
                         clock pessimism             -0.483     1.666    
    SLICE_X161Y179       FDRE (Hold_fdre_C_D)         0.107     1.773    P_REG/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 OPMODE_REG/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.289%)  route 0.356ns (65.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    OPMODE_REG/CLK
    SLICE_X163Y171       FDRE                                         r  OPMODE_REG/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  OPMODE_REG/q_reg[7]/Q
                         net (fo=49, routed)          0.356     2.126    OPMODE_REG/q_reg_n_0_[7]
    SLICE_X163Y179       LUT3 (Prop_lut3_I1_O)        0.045     2.171 r  OPMODE_REG/q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.171    P_REG/D[3]
    SLICE_X163Y179       FDRE                                         r  P_REG/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.907     2.149    P_REG/CLK
    SLICE_X163Y179       FDRE                                         r  P_REG/q_reg[3]/C
                         clock pessimism             -0.483     1.666    
    SLICE_X163Y179       FDRE (Hold_fdre_C_D)         0.091     1.757    P_REG/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 OPMODE_REG/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.892%)  route 0.363ns (66.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    OPMODE_REG/CLK
    SLICE_X163Y171       FDRE                                         r  OPMODE_REG/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  OPMODE_REG/q_reg[7]/Q
                         net (fo=49, routed)          0.363     2.132    OPMODE_REG/q_reg_n_0_[7]
    SLICE_X163Y180       LUT3 (Prop_lut3_I1_O)        0.045     2.177 r  OPMODE_REG/q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.177    P_REG/D[11]
    SLICE_X163Y180       FDRE                                         r  P_REG/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.908     2.150    P_REG/CLK
    SLICE_X163Y180       FDRE                                         r  P_REG/q_reg[11]/C
                         clock pessimism             -0.483     1.667    
    SLICE_X163Y180       FDRE (Hold_fdre_C_D)         0.092     1.759    P_REG/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 OPMODE_REG/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.623%)  route 0.367ns (66.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    OPMODE_REG/CLK
    SLICE_X163Y171       FDRE                                         r  OPMODE_REG/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  OPMODE_REG/q_reg[7]/Q
                         net (fo=49, routed)          0.367     2.137    OPMODE_REG/q_reg_n_0_[7]
    SLICE_X161Y179       LUT3 (Prop_lut3_I1_O)        0.045     2.182 r  OPMODE_REG/q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.182    P_REG/D[7]
    SLICE_X161Y179       FDRE                                         r  P_REG/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.907     2.149    P_REG/CLK
    SLICE_X161Y179       FDRE                                         r  P_REG/q_reg[7]/C
                         clock pessimism             -0.483     1.666    
    SLICE_X161Y179       FDRE (Hold_fdre_C_D)         0.091     1.757    P_REG/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 OPMODE_REG/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.185ns (32.072%)  route 0.392ns (67.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.636     1.628    OPMODE_REG/CLK
    SLICE_X163Y171       FDRE                                         r  OPMODE_REG/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDRE (Prop_fdre_C_Q)         0.141     1.769 r  OPMODE_REG/q_reg[7]/Q
                         net (fo=49, routed)          0.392     2.161    OPMODE_REG/q_reg_n_0_[7]
    SLICE_X161Y178       LUT3 (Prop_lut3_I1_O)        0.044     2.205 r  OPMODE_REG/q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.205    P_REG/D[2]
    SLICE_X161Y178       FDRE                                         r  P_REG/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.906     2.148    P_REG/CLK
    SLICE_X161Y178       FDRE                                         r  P_REG/q_reg[2]/C
                         clock pessimism             -0.483     1.665    
    SLICE_X161Y178       FDRE (Hold_fdre_C_D)         0.107     1.772    P_REG/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.433    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y74     m_res/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y182  B1_REG/q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y182  B1_REG/q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y182  B1_REG/q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X152Y183  B1_REG/q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y184  B1_REG/q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y184  B1_REG/q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y184  B1_REG/q_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X153Y184  B1_REG/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  C_REG/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  C_REG/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  C_REG/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y181  C_REG/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  C_REG/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y181  C_REG/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/q_reg[19]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X158Y181  C_REG/q_reg[20]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y182  B1_REG/q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y182  B1_REG/q_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y182  B1_REG/q_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y183  B1_REG/q_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X153Y183  B1_REG/q_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y183  B1_REG/q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y183  B1_REG/q_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y183  B1_REG/q_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y183  B1_REG/q_reg[8]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y183  B1_REG/q_reg[9]/C



