var messages = { "messageData" :[
{"recid":0,"messageId":"bf963b87","severityName":"Info","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 10, Specified limit 5, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 35.","moduleName":"alsu_seq","uniqueModuleName":"alsu_seq_1395898582","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":35}],"argList":{"1":"10","2":"5","3":"alsu_seq"},"argFileList":{"4":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"35"},"rtlId":""},
{"recid":1,"messageId":"ceaa948c","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal out, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Total Assigns Count 2, First Assign at Line 79, Second Assign at Line 81.","moduleName":"alsu_seq","uniqueModuleName":"alsu_seq_1395898582","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":79},{"0":81}],"argList":{"3":"alsu_seq","1":"2"},"argFileList":{"4":"0"},"argSignalList":{"6":"0"},"argInstanceList":{},"argLineList":{"7":"79","8":"81"},"rtlId":""},
{"recid":2,"messageId":"a04ce7b8","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset rst, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 36.","moduleName":"alsu_seq","uniqueModuleName":"alsu_seq_1395898582","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":36}],"argList":{"3":"alsu_seq"},"argFileList":{"4":"0"},"argSignalList":{"9":"1"},"argInstanceList":{},"argLineList":{"5":"36"},"rtlId":""},
{"recid":3,"messageId":"a04ce7b8_1","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset rst, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 64.","moduleName":"alsu_seq","uniqueModuleName":"alsu_seq_1395898582","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":64}],"argList":{"3":"alsu_seq"},"argFileList":{"4":"0"},"argSignalList":{"9":"1"},"argInstanceList":{},"argLineList":{"5":"64"},"rtlId":""},
{"recid":4,"messageId":"a04ce7b8_2","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset rst, Module alsu_seq, File D:/Github/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 73.","moduleName":"alsu_seq","uniqueModuleName":"alsu_seq_1395898582","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":73}],"argList":{"3":"alsu_seq"},"argFileList":{"4":"0"},"argSignalList":{"9":"1"},"argInstanceList":{},"argLineList":{"5":"73"},"rtlId":""}]};
