Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Sep  9 17:16:09 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul11/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src19_reg[0]/C
src19_reg[1]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src19_reg[0]/D
src19_reg[1]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  143          inf        0.000                      0                  143           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 5.071ns (56.338%)  route 3.930ns (43.662%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.328 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.328    compressor/chain1_0/carryout[7]
    SLICE_X2Y70                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.551 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=4, routed)           0.691     4.242    compressor/chain2_0/lut2_gene15_0[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/lut4_prop8/I0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.216     4.458 r  compressor/chain2_0/lut4_prop8/O
                         net (fo=1, routed)           0.000     4.458    compressor/chain2_0/prop[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.853 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.853    compressor/chain2_0/carryout[11]
    SLICE_X0Y71                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.083 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.495     6.578    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423     9.000 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.000    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.687ns (52.232%)  route 4.286ns (47.768%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.328 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.328    compressor/chain1_0/carryout[7]
    SLICE_X2Y70                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.420 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_0/carryout[11]
    SLICE_X2Y71                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.643 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=6, routed)           0.939     4.582    compressor/chain2_0/lut6_2_inst14/I0
    SLICE_X0Y71                                                       r  compressor/chain2_0/lut6_2_inst14/LUT6/I0
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.216     4.798 r  compressor/chain2_0/lut6_2_inst14/LUT6/O
                         net (fo=1, routed)           0.000     4.798    compressor/chain2_0/prop[14]
    SLICE_X0Y71                                                       r  compressor/chain2_0/carry4_inst3/S[2]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.099 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           1.603     6.702    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.271     8.973 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.973    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.949ns  (logic 4.817ns (53.827%)  route 4.132ns (46.173%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.328 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.328    compressor/chain1_0/carryout[7]
    SLICE_X2Y70                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.420 r  compressor/chain1_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_0/carryout[11]
    SLICE_X2Y71                                                       r  compressor/chain1_0/carry4_inst3/CI
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.643 r  compressor/chain1_0/carry4_inst3/O[1]
                         net (fo=6, routed)           0.939     4.582    compressor/chain2_0/lut6_2_inst14/I0
    SLICE_X0Y71                                                       r  compressor/chain2_0/lut6_2_inst14/LUT5/I0
    SLICE_X0Y71          LUT5 (Prop_lut5_I0_O)        0.222     4.804 r  compressor/chain2_0/lut6_2_inst14/LUT5/O
                         net (fo=1, routed)           0.000     4.804    compressor/chain2_0/gene[14]
    SLICE_X0Y71                                                       r  compressor/chain2_0/carry4_inst3/DI[2]
    SLICE_X0Y71          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     5.095 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.449     6.544    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405     8.949 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.949    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.944ns  (logic 5.013ns (56.047%)  route 3.931ns (43.953%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.328 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.328    compressor/chain1_0/carryout[7]
    SLICE_X2Y70                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.551 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=4, routed)           0.691     4.242    compressor/chain2_0/lut2_gene15_0[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/lut4_prop8/I0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.216     4.458 r  compressor/chain2_0/lut4_prop8/O
                         net (fo=1, routed)           0.000     4.458    compressor/chain2_0/prop[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.853 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.853    compressor/chain2_0/carryout[11]
    SLICE_X0Y71                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.034 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.496     6.530    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414     8.944 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.944    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.991ns (55.834%)  route 3.948ns (44.166%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.328 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.328    compressor/chain1_0/carryout[7]
    SLICE_X2Y70                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.551 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=4, routed)           0.691     4.242    compressor/chain2_0/lut2_gene15_0[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/lut4_prop8/I0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.216     4.458 r  compressor/chain2_0/lut4_prop8/O
                         net (fo=1, routed)           0.000     4.458    compressor/chain2_0/prop[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.853 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.853    compressor/chain2_0/carryout[11]
    SLICE_X0Y71                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.012 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.513     6.525    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414     8.939 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.939    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.809ns (54.092%)  route 4.081ns (45.908%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.403 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.714     4.117    compressor/chain2_0/lut2_gene15_0[6]
    SLICE_X0Y69                                                       r  compressor/chain2_0/lut4_prop6/I0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.222     4.339 r  compressor/chain2_0/lut4_prop6/O
                         net (fo=1, routed)           0.000     4.339    compressor/chain2_0/prop[6]
    SLICE_X0Y69                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.640 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.640    compressor/chain2_0/carryout[7]
    SLICE_X0Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.870 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.624     6.493    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397     8.890 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.890    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.849ns  (logic 4.739ns (53.547%)  route 4.111ns (46.453%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     3.403 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.714     4.117    compressor/chain2_0/lut2_gene15_0[6]
    SLICE_X0Y69                                                       r  compressor/chain2_0/lut4_prop6/I0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.222     4.339 r  compressor/chain2_0/lut4_prop6/O
                         net (fo=1, routed)           0.000     4.339    compressor/chain2_0/prop[6]
    SLICE_X0Y69                                                       r  compressor/chain2_0/carry4_inst1/S[2]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.640 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.640    compressor/chain2_0/carryout[7]
    SLICE_X0Y70                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.799 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.653     6.452    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.398     8.849 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.849    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.789ns  (logic 4.848ns (55.166%)  route 3.940ns (44.834%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.328 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.328    compressor/chain1_0/carryout[7]
    SLICE_X2Y70                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.551 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=4, routed)           0.691     4.242    compressor/chain2_0/lut2_gene15_0[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/lut4_prop8/I0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.216     4.458 r  compressor/chain2_0/lut4_prop8/O
                         net (fo=1, routed)           0.000     4.458    compressor/chain2_0/prop[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     4.865 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.506     6.370    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.418     8.789 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.789    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.907ns (56.119%)  route 3.837ns (43.881%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.328 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.328    compressor/chain1_0/carryout[7]
    SLICE_X2Y70                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.551 r  compressor/chain1_0/carry4_inst2/O[1]
                         net (fo=4, routed)           0.691     4.242    compressor/chain2_0/lut2_gene15_0[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/lut4_prop8/I0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.216     4.458 r  compressor/chain2_0/lut4_prop8/O
                         net (fo=1, routed)           0.000     4.458    compressor/chain2_0/prop[8]
    SLICE_X0Y70                                                       r  compressor/chain2_0/carry4_inst2/S[0]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.910 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.402     6.312    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.432     8.744 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.744    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.651ns  (logic 4.663ns (53.898%)  route 3.988ns (46.102%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.008     1.349    compressor/chain0_0/src1[0]
    SLICE_X3Y67                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.097     1.446 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.446    compressor/chain0_0/prop[3]
    SLICE_X3Y67                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     1.745 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.745    compressor/chain0_0/carryout[3]
    SLICE_X3Y68                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     1.979 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=4, routed)           0.736     2.715    compressor/chain1_0/lut6_2_inst4/I0
    SLICE_X2Y69                                                       r  compressor/chain1_0/lut6_2_inst4/LUT6/I0
    SLICE_X2Y69          LUT6 (Prop_lut6_I0_O)        0.234     2.949 r  compressor/chain1_0/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     2.949    compressor/chain1_0/prop[4]
    SLICE_X2Y69                                                       r  compressor/chain1_0/carry4_inst1/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.355 r  compressor/chain1_0/carry4_inst1/O[2]
                         net (fo=2, routed)           0.590     3.945    compressor/chain2_0/lut2_gene15_0[5]
    SLICE_X0Y69                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.217     4.162 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.162    compressor/chain2_0/prop[5]
    SLICE_X0Y69                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.594 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.655     6.248    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.403     8.651 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.651    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src14_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.056%)  route 0.123ns (48.944%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src14_reg[5]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[5]/Q
                         net (fo=5, routed)           0.123     0.251    src14[5]
    SLICE_X4Y70          FDRE                                         r  src14_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.789%)  route 0.112ns (44.211%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.112     0.253    src10[5]
    SLICE_X5Y69          FDRE                                         r  src10_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.765%)  route 0.112ns (44.235%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src10_reg[3]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[3]/Q
                         net (fo=5, routed)           0.112     0.253    src10[3]
    SLICE_X5Y69          FDRE                                         r  src10_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src12_reg[7]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[7]/Q
                         net (fo=5, routed)           0.113     0.254    src12[7]
    SLICE_X3Y71          FDRE                                         r  src12_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[4]/Q
                         net (fo=5, routed)           0.120     0.261    src5[4]
    SLICE_X5Y68          FDRE                                         r  src5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.908%)  route 0.121ns (46.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE                         0.000     0.000 r  src11_reg[8]/C
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[8]/Q
                         net (fo=5, routed)           0.121     0.262    src11[8]
    SLICE_X6Y69          FDRE                                         r  src11_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE                         0.000     0.000 r  src12_reg[1]/C
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[1]/Q
                         net (fo=5, routed)           0.121     0.262    src12[1]
    SLICE_X2Y69          FDRE                                         r  src12_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.788%)  route 0.121ns (46.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src11_reg[6]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    src11[6]
    SLICE_X5Y69          FDRE                                         r  src11_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.612%)  route 0.135ns (51.388%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE                         0.000     0.000 r  src8_reg[2]/C
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[2]/Q
                         net (fo=5, routed)           0.135     0.263    src8[2]
    SLICE_X5Y68          FDRE                                         r  src8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.277%)  route 0.124ns (46.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  src13_reg[1]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[1]/Q
                         net (fo=5, routed)           0.124     0.265    src13[1]
    SLICE_X2Y72          FDRE                                         r  src13_reg[2]/D
  -------------------------------------------------------------------    -------------------





