# Reading A:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying A:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+A:/intelFPGA/proj/sec/src {A:/intelFPGA/proj/sec/src/debouncing.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:59 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+A:/intelFPGA/proj/sec/src" A:/intelFPGA/proj/sec/src/debouncing.sv 
# -- Compiling module debouncing
# 
# Top level modules:
# 	debouncing
# End time: 21:53:59 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+A:/intelFPGA/proj/sec/src {A:/intelFPGA/proj/sec/src/_1ms.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:59 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+A:/intelFPGA/proj/sec/src" A:/intelFPGA/proj/sec/src/_1ms.sv 
# -- Compiling module _1ms
# 
# Top level modules:
# 	_1ms
# End time: 21:53:59 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+A:/intelFPGA/proj/sec/src {A:/intelFPGA/proj/sec/src/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:59 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+A:/intelFPGA/proj/sec/src" A:/intelFPGA/proj/sec/src/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 21:53:59 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+A:/intelFPGA/proj/sec/src {A:/intelFPGA/proj/sec/src/time_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:59 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+A:/intelFPGA/proj/sec/src" A:/intelFPGA/proj/sec/src/time_pkg.sv 
# -- Compiling package time_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:53:59 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+A:/intelFPGA/proj/sec/src {A:/intelFPGA/proj/sec/src/seg7_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:59 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+A:/intelFPGA/proj/sec/src" A:/intelFPGA/proj/sec/src/seg7_control.sv 
# -- Compiling module seg7_control
# 
# Top level modules:
# 	seg7_control
# End time: 21:53:59 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+A:/intelFPGA/proj/sec/src {A:/intelFPGA/proj/sec/src/main_cntrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:59 on Sep 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+A:/intelFPGA/proj/sec/src" A:/intelFPGA/proj/sec/src/main_cntrl.sv 
# -- Compiling package time_pkg
# -- Compiling module main_cntrl
# ** Error: (vlog-13069) A:/intelFPGA/proj/sec/src/main_cntrl.sv(8): near "t_interval": syntax error, unexpected IDENTIFIER, expecting ')'.
# End time: 21:53:59 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: A:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./top_run_msim_rtl_verilog.do line 13
# A:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+A:/intelFPGA/proj/sec/src {A:/intelFPGA/proj/sec/src/main_cntrl.sv}"
