********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.16:57:06
COMMAND: -cd verilog/src/unisims IOBUFDS_DIFF_OUT_INTERMDISABLE.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l IOBUFDS_DIFF_OUT_INTERMDISABLE.v.log

[ERR:UH0700] IOBUFDS_DIFF_OUT_INTERMDISABLE.v:142: Unsupported expression "<n<> u<1054> t<Number_1Tickbx> p<1055> l<142>>                         assign out_val = 1'b0;
".

[ERR:UH0700] IOBUFDS_DIFF_OUT_INTERMDISABLE.v:165: Unsupported expression "<n<> u<1345> t<Number_1Tickbx> p<1346> l<165>>           end else begin
".

[ERR:UH0700] IOBUFDS_DIFF_OUT_INTERMDISABLE.v:166: Unsupported expression "<n<> u<1358> t<Number_1Tickbx> p<1359> l<166>>             O_int <= 1'bx;
".

[ERR:UH0700] IOBUFDS_DIFF_OUT_INTERMDISABLE.v:170: Unsupported expression "<n<> u<1385> t<Number_1Tickbx> p<1386> l<170>>         else begin
".

[ERR:UH0700] IOBUFDS_DIFF_OUT_INTERMDISABLE.v:171: Unsupported expression "<n<> u<1398> t<Number_1Tickbx> p<1399> l<171>>             O_int  <= 1'bx;
".

[ERR:UH0700] IOBUFDS_DIFF_OUT_INTERMDISABLE.v:180: Unsupported expression "<n<> u<1522> t<Number_1Tickbx> p<1523> l<180>>                        assign T_OR_IBUFDISABLE_2 = ~TS || IBUFDISABLE;
".

[ERR:UH0700] IOBUFDS_DIFF_OUT_INTERMDISABLE.v:181: Unsupported expression "<n<> u<1575> t<Number_1Tickbx> p<1576> l<181>>                        assign O = (T_OR_IBUFDISABLE_1 == 1'b1) ? out_val : (T_OR_IBUFDISABLE_1 == 1'b0) ? O_int : 1'bx;
".

[NTE:CP0309] IOBUFDS_DIFF_OUT_INTERMDISABLE.v:40: Implicit port type (wire) for "O",
there are 3 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

