$date
	Sun Oct 23 10:12:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#108531
b1010 !
1"
#108534
b1010 &
b1010 %
1$
#108535
0"
#108538
b101 &
b101 %
#108542
b10000 &
b10000 %
#108546
b1000 &
b1000 %
#108550
b100 &
b100 %
#108554
b10 &
b10 %
#108558
b1 &
1#
b1 %
#108562
b0 &
b0 %
0#
0$
#1133239
b1000 !
1"
#1133242
b1000 &
b1000 %
1$
#1133243
0"
#1133246
b100 &
b100 %
#1133250
b10 &
b10 %
#1133254
b1 &
1#
b1 %
#1133258
b0 &
b0 %
0#
0$
#2075631
b11001 !
1"
#2075634
b11001 &
b11001 %
1$
#2075635
0"
#2075638
b1001100 &
b1001100 %
#2075642
b100110 &
b100110 %
#2075646
b10011 &
b10011 %
#2075650
b111010 &
b111010 %
#2075654
b11101 &
b11101 %
#2075658
b1011000 &
b1011000 %
#2075662
b101100 &
b101100 %
#2075666
b10110 &
b10110 %
#2075670
b1011 &
b1011 %
#2075674
b100010 &
b100010 %
#2075678
b10001 &
b10001 %
#2075682
b110100 &
b110100 %
#2075686
b11010 &
b11010 %
#2075690
b1101 &
b1101 %
#2075694
b101000 &
b101000 %
#2075698
b10100 &
b10100 %
#2075702
b1010 &
b1010 %
#2075706
b101 &
b101 %
#2075710
b10000 &
b10000 %
#2075714
b1000 &
b1000 %
#2075718
b100 &
b100 %
#2075722
b10 &
b10 %
#2075726
b1 &
1#
b1 %
#2075730
b0 &
b0 %
0#
0$
#4500012
