<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="APP_ECC_AGG" id="APP_ECC_AGG">
  
  
  <register acronym="AGGR_REVISION" description="         Revision parameters    " id="AGGR_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description="         Scheme - (RO  )    " end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="         bu - (RO  )    " end="28" id="BU" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="         Module ID - (RO  )    " end="16" id="MODULE_ID" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="         RTL version - (RO  )    " end="11" id="REVRTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="         Major version - (RO  )    " end="8" id="REVMAJ" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="         Custom version - (RO  )    " end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Minor version - (RO  )    " end="0" id="REVMIN" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="ECC_VECTOR" description="         ECC Vector Register    " id="ECC_VECTOR" offset="0x8" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="25" id="RES1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description="         Status to indicate if read on serial VBUS is complete - (RO  )   " end="24" id="RD_SVBUS_DONE" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="         Read address - (RW  )    " end="16" id="RD_SVBUS_ADDRESS" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="         Write 1 to trigger a read on the serial VBUS - (RW  )    " end="15" id="RD_SVBUS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="          RESERVE FIELD" end="11" id="RES2" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="10" description="         Value written to select the corresponding ECC RAM for  control or status - (RW  )   " end="0" id="ECC_VECTOR" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="MISC_STATUS" description="         Misc Status    " id="MISC_STATUS" offset="0xC" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="11" id="RES3" rwaccess="R" width="21"></bitfield>
    
  <bitfield begin="10" description="         Indicates the number of RAMS serviced by the ECC aggregator  - (RO  )   " end="0" id="NUM_RAMS" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="ECC_WRAP_REVISION" description="         Revision parameters    " id="ECC_WRAP_REVISION" offset="0x10" width="32">
    
  <bitfield begin="31" description="         Scheme - (RO  )    " end="30" id="SCHEME" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="         bu - (RO  )    " end="28" id="BU" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="         Module ID - (RO  )    " end="16" id="MODULE_ID" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="         RTL version - (RO  )    " end="11" id="REVRTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="         Major version - (RO  )    " end="8" id="REVMAJ" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="         Custom version - (RO  )    " end="6" id="CUSTOM" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="         Minor version - (RO  )    " end="0" id="REVMIN" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="CONTROL" description="         ECC Control Register    " id="CONTROL" offset="0x14" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="9" id="RES4" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description="         check for svbus timeout errors - (RW  )    " end="8" id="CHECK_SVBUS_TIMEOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         check for parity errors - (RW  )    " end="7" id="CHECK_PARITY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Force Error only once - (RW  )    " end="6" id="ERROR_ONCE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Force Error on any RAM read - (RW  )    " end="5" id="FORCE_N_ROW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Force Double Bit Error - (RW  )    " end="4" id="FORCE_DED" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Force Single Bit Error - (RW  )    " end="3" id="FORCE_SEC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Enable rmw - (RW  )    " end="2" id="ENABLE_RMW" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Enable ECC check - (RW  )    " end="1" id="ECC_CHECK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Enable ECC - (RW  )    " end="0" id="ECC_ENABLE" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ERROR_CTRL1" description="         ECC Error Control1 Register    " id="ERROR_CTRL1" offset="0x18" width="32">
    
  <bitfield begin="31" description="         Row address where single or double-bit error needs to be  applied. This is ignored if force_n_row is set - (RW  )   " end="0" id="ECC_ROW" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ERROR_CTRL2" description="         ECC Error Control2 Register    " id="ERROR_CTRL2" offset="0x1C" width="32">
    
  <bitfield begin="31" description="         Data bit that needs to be flipped if double bit error needs  to be forced - (RW  )   " end="16" id="ECC_BIT2" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="         Data bit that needs to be flipped when force_sec is set -  (RW  )   " end="0" id="ECC_BIT1" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="ERROR_STATUS1" description="         ECC Error Status1 Register    " id="ERROR_STATUS1" offset="0x20" width="32">
    
  <bitfield begin="31" description="         Data bit that corresponds to the single-bit error - (RO  )    " end="16" id="ECC_BIT1" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="         Clear control reg error Error Status you must also re write  the contorl ergister itself to clear this - (RW  )   " end="15" id="CLR_CTRL_REG_ERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="         Clear parity Error Status - (RW  decr)    " end="13" id="CLR_PARITY_ERR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="12" description="         Clear other Error Status - (RW  )    " end="12" id="CLR_ECC_OTHER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Clear Double Bit Error Status - (RW  decr)    " end="10" id="CLR_ECC_DED" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description="         Clear Single Bit Error Status - (RW  decr)    " end="8" id="CLR_ECC_SEC" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="         control register error pending Level interrupt - (RW " end="7" id="CTR_REG_ERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Level parity error Error Status - (RW  )    " end="5" id="PARITY_ERR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description="         successive single-bit errors have occurred while a writeback  is still pending Level interrupt - (RW " end="4" id="ECC_OTHER" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Level Double Bit Error Status - (RW  incr)    " end="2" id="ECC_DED" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="         Level Single Bit Error Status - (RW  incr)    " end="0" id="ECC_SEC" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ERROR_STATUS2" description="         ECC Error Status2 Register    " id="ERROR_STATUS2" offset="0x24" width="32">
    
  <bitfield begin="31" description="         Row address where the single or double-bit error has  occurred - (RO  )   " end="0" id="ECC_ROW" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ERROR_STATUS3" description="         ECC Error Status3 Register    " id="ERROR_STATUS3" offset="0x28" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="10" id="RES5" rwaccess="R" width="22"></bitfield>
    
  <bitfield begin="9" description="         Clear svbus timeout Error Status - (RW  )    " end="9" id="CLR_SVBUS_TIMEOUT_ERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="          RESERVE FIELD" end="2" id="RES6" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="1" description="         Level svbus timeout error Error Status - (RW  )    " end="1" id="SVBUS_TIMEOUT_ERR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         delayed write back pending  Status - (RO  )    " end="0" id="WB_PEND" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SEC_EOI_REG" description="         EOI Register    " id="SEC_EOI_REG" offset="0x3C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="1" id="RES7" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="         EOI Register - (RW  )    " end="0" id="EOI_WR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SEC_STATUS_REG0" description="         Interrupt Status Register 0    " id="SEC_STATUS_REG0" offset="0x40" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="14" id="RES8" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="13" description="         Interrupt Pending Status for adcpong_ramecc_pend - (RW  )    " end="13" id="ADCPONG_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt Pending Status for adcping_ramecc_pend - (RW  )    " end="12" id="ADCPING_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt Pending Status for shared_mem2_ramecc_pend - (RW  )   " end="11" id="SHARED_MEM2_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt Pending Status for hwa_param_mem_pend - (RW  )    " end="10" id="HWA_PARAM_MEM_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt Pending Status for shared_mem1_ramecc_pend - (RW  )   " end="9" id="SHARED_MEM1_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt Pending Status for shared_mem0_ramecc_pend - (RW  )   " end="8" id="SHARED_MEM0_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt Pending Status for hwa_tptc2_pend - (RW  )    " end="7" id="HWA_TPTC2_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt Pending Status for hwa_tptc1_pend - (RW  )    " end="6" id="HWA_TPTC1_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt Pending Status for app_ss_tptc2_pend - (RW  )    " end="5" id="APP_SS_TPTC2_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt Pending Status for app_ss_tptc1_pend - (RW  )    " end="4" id="APP_SS_TPTC1_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt Pending Status for app_ss_ram3_pend - (RW  )    " end="3" id="APP_SS_RAM3_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt Pending Status for app_ss_ram2_pend - (RW  )    " end="2" id="APP_SS_RAM2_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt Pending Status for app_ss_ram1_pend - (RW  )    " end="1" id="APP_SS_RAM1_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt Pending Status for app_ss_rom_pend - (RW  )    " end="0" id="APP_SS_ROM_PEND" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SEC_ENABLE_SET_REG0" description="         Interrupt Enable Set Register 0    " id="SEC_ENABLE_SET_REG0" offset="0x80" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="14" id="RES9" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="13" description="         Interrupt Enable Set Register for adcpong_ramecc_pend - (RW  )   " end="13" id="ADCPONG_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt Enable Set Register for adcping_ramecc_pend - (RW  )   " end="12" id="ADCPING_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt Enable Set Register for shared_mem2_ramecc_pend -  (RW  )   " end="11" id="SHARED_MEM2_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt Enable Set Register for hwa_param_mem_pend - (RW  )   " end="10" id="HWA_PARAM_MEM_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt Enable Set Register for shared_mem1_ramecc_pend -  (RW  )   " end="9" id="SHARED_MEM1_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt Enable Set Register for shared_mem0_ramecc_pend -  (RW  )   " end="8" id="SHARED_MEM0_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt Enable Set Register for hwa_tptc2_pend - (RW  )    " end="7" id="HWA_TPTC2_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt Enable Set Register for hwa_tptc1_pend - (RW  )    " end="6" id="HWA_TPTC1_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt Enable Set Register for app_ss_tptc2_pend - (RW   )   " end="5" id="APP_SS_TPTC2_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt Enable Set Register for app_ss_tptc1_pend - (RW   )   " end="4" id="APP_SS_TPTC1_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt Enable Set Register for app_ss_ram3_pend - (RW   )   " end="3" id="APP_SS_RAM3_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt Enable Set Register for app_ss_ram2_pend - (RW   )   " end="2" id="APP_SS_RAM2_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt Enable Set Register for app_ss_ram1_pend - (RW   )   " end="1" id="APP_SS_RAM1_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt Enable Set Register for app_ss_rom_pend - (RW  )    " end="0" id="APP_SS_ROM_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SEC_ENABLE_CLR_REG0" description="         Interrupt Enable Clear Register 0    " id="SEC_ENABLE_CLR_REG0" offset="0xC0" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="14" id="RES10" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="13" description="         Interrupt Enable Clear Register for adcpong_ramecc_pend -  (RW  )   " end="13" id="ADCPONG_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt Enable Clear Register for adcping_ramecc_pend -  (RW  )   " end="12" id="ADCPING_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt Enable Clear Register for shared_mem2_ramecc_pend  - (RW  )   " end="11" id="SHARED_MEM2_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt Enable Clear Register for hwa_param_mem_pend -  (RW  )   " end="10" id="HWA_PARAM_MEM_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt Enable Clear Register for shared_mem1_ramecc_pend  - (RW  )   " end="9" id="SHARED_MEM1_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt Enable Clear Register for shared_mem0_ramecc_pend  - (RW  )   " end="8" id="SHARED_MEM0_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt Enable Clear Register for hwa_tptc2_pend - (RW   )   " end="7" id="HWA_TPTC2_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt Enable Clear Register for hwa_tptc1_pend - (RW   )   " end="6" id="HWA_TPTC1_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt Enable Clear Register for app_ss_tptc2_pend - (RW  )   " end="5" id="APP_SS_TPTC2_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt Enable Clear Register for app_ss_tptc1_pend - (RW  )   " end="4" id="APP_SS_TPTC1_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt Enable Clear Register for app_ss_ram3_pend - (RW  )   " end="3" id="APP_SS_RAM3_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt Enable Clear Register for app_ss_ram2_pend - (RW  )   " end="2" id="APP_SS_RAM2_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt Enable Clear Register for app_ss_ram1_pend - (RW  )   " end="1" id="APP_SS_RAM1_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt Enable Clear Register for app_ss_rom_pend - (RW   )   " end="0" id="APP_SS_ROM_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DED_EOI_REG" description="         EOI Register    " id="DED_EOI_REG" offset="0x13C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="1" id="RES11" rwaccess="R" width="31"></bitfield>
    
  <bitfield begin="0" description="         EOI Register - (RW  )    " end="0" id="EOI_WR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DED_STATUS_REG0" description="         Interrupt Status Register 0    " id="DED_STATUS_REG0" offset="0x140" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="14" id="RES12" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="13" description="         Interrupt Pending Status for adcpong_ramecc_pend - (RW  )    " end="13" id="ADCPONG_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt Pending Status for adcping_ramecc_pend - (RW  )    " end="12" id="ADCPING_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt Pending Status for shared_mem2_ramecc_pend - (RW  )   " end="11" id="SHARED_MEM2_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt Pending Status for hwa_param_mem_pend - (RW  )    " end="10" id="HWA_PARAM_MEM_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt Pending Status for shared_mem1_ramecc_pend - (RW  )   " end="9" id="SHARED_MEM1_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt Pending Status for shared_mem0_ramecc_pend - (RW  )   " end="8" id="SHARED_MEM0_RAMECC_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt Pending Status for hwa_tptc2_pend - (RW  )    " end="7" id="HWA_TPTC2_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt Pending Status for hwa_tptc1_pend - (RW  )    " end="6" id="HWA_TPTC1_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt Pending Status for app_ss_tptc2_pend - (RW  )    " end="5" id="APP_SS_TPTC2_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt Pending Status for app_ss_tptc1_pend - (RW  )    " end="4" id="APP_SS_TPTC1_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt Pending Status for app_ss_ram3_pend - (RW  )    " end="3" id="APP_SS_RAM3_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt Pending Status for app_ss_ram2_pend - (RW  )    " end="2" id="APP_SS_RAM2_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt Pending Status for app_ss_ram1_pend - (RW  )    " end="1" id="APP_SS_RAM1_PEND" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt Pending Status for app_ss_rom_pend - (RW  )    " end="0" id="APP_SS_ROM_PEND" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DED_ENABLE_SET_REG0" description="         Interrupt Enable Set Register 0    " id="DED_ENABLE_SET_REG0" offset="0x180" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="14" id="RES13" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="13" description="         Interrupt Enable Set Register for adcpong_ramecc_pend - (RW  )   " end="13" id="ADCPONG_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt Enable Set Register for adcping_ramecc_pend - (RW  )   " end="12" id="ADCPING_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt Enable Set Register for shared_mem2_ramecc_pend -  (RW  )   " end="11" id="SHARED_MEM2_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt Enable Set Register for hwa_param_mem_pend - (RW  )   " end="10" id="HWA_PARAM_MEM_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt Enable Set Register for shared_mem1_ramecc_pend -  (RW  )   " end="9" id="SHARED_MEM1_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt Enable Set Register for shared_mem0_ramecc_pend -  (RW  )   " end="8" id="SHARED_MEM0_RAMECC_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt Enable Set Register for hwa_tptc2_pend - (RW  )    " end="7" id="HWA_TPTC2_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt Enable Set Register for hwa_tptc1_pend - (RW  )    " end="6" id="HWA_TPTC1_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt Enable Set Register for app_ss_tptc2_pend - (RW   )   " end="5" id="APP_SS_TPTC2_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt Enable Set Register for app_ss_tptc1_pend - (RW   )   " end="4" id="APP_SS_TPTC1_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt Enable Set Register for app_ss_ram3_pend - (RW   )   " end="3" id="APP_SS_RAM3_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt Enable Set Register for app_ss_ram2_pend - (RW   )   " end="2" id="APP_SS_RAM2_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt Enable Set Register for app_ss_ram1_pend - (RW   )   " end="1" id="APP_SS_RAM1_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt Enable Set Register for app_ss_rom_pend - (RW  )    " end="0" id="APP_SS_ROM_ENABLE_SET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DED_ENABLE_CLR_REG0" description="         Interrupt Enable Clear Register 0    " id="DED_ENABLE_CLR_REG0" offset="0x1C0" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="14" id="RES14" rwaccess="R" width="18"></bitfield>
    
  <bitfield begin="13" description="         Interrupt Enable Clear Register for adcpong_ramecc_pend -  (RW  )   " end="13" id="ADCPONG_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="         Interrupt Enable Clear Register for adcping_ramecc_pend -  (RW  )   " end="12" id="ADCPING_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="         Interrupt Enable Clear Register for shared_mem2_ramecc_pend  - (RW  )   " end="11" id="SHARED_MEM2_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="         Interrupt Enable Clear Register for hwa_param_mem_pend -  (RW  )   " end="10" id="HWA_PARAM_MEM_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="         Interrupt Enable Clear Register for shared_mem1_ramecc_pend  - (RW  )   " end="9" id="SHARED_MEM1_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="         Interrupt Enable Clear Register for shared_mem0_ramecc_pend  - (RW  )   " end="8" id="SHARED_MEM0_RAMECC_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="         Interrupt Enable Clear Register for hwa_tptc2_pend - (RW   )   " end="7" id="HWA_TPTC2_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="         Interrupt Enable Clear Register for hwa_tptc1_pend - (RW   )   " end="6" id="HWA_TPTC1_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="         Interrupt Enable Clear Register for app_ss_tptc2_pend - (RW  )   " end="5" id="APP_SS_TPTC2_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="         Interrupt Enable Clear Register for app_ss_tptc1_pend - (RW  )   " end="4" id="APP_SS_TPTC1_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="         Interrupt Enable Clear Register for app_ss_ram3_pend - (RW  )   " end="3" id="APP_SS_RAM3_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="         Interrupt Enable Clear Register for app_ss_ram2_pend - (RW  )   " end="2" id="APP_SS_RAM2_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="         Interrupt Enable Clear Register for app_ss_ram1_pend - (RW  )   " end="1" id="APP_SS_RAM1_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         Interrupt Enable Clear Register for app_ss_rom_pend - (RW   )   " end="0" id="APP_SS_ROM_ENABLE_CLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="AGGR_ENABLE_SET" description="         AGGR interrupt enable set Register    " id="AGGR_ENABLE_SET" offset="0x200" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="2" id="RES15" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="         interrupt enable set for svbus timeout errors - (RW  )    " end="1" id="TIMEOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         interrupt enable set for parity errors - (RW  )    " end="0" id="PARITY" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="AGGR_ENABLE_CLR" description="         AGGR interrupt enable clear Register    " id="AGGR_ENABLE_CLR" offset="0x204" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="2" id="RES16" rwaccess="R" width="30"></bitfield>
    
  <bitfield begin="1" description="         interrupt enable clear for svbus timeout errors - (RW  )    " end="1" id="TIMEOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="         interrupt enable clear for parity errors - (RW  )    " end="0" id="PARITY" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="AGGR_STATUS_SET" description="         AGGR interrupt status set Register    " id="AGGR_STATUS_SET" offset="0x208" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="4" id="RES17" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="         interrupt status set for svbus timeout errors - (RW  incr)    " end="2" id="TIMEOUT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="         interrupt status set for parity errors - (RW  incr)    " end="0" id="PARITY" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="AGGR_STATUS_CLR" description="         AGGR interrupt status clear Register    " id="AGGR_STATUS_CLR" offset="0x20C" width="32">
    
  <bitfield begin="31" description="          RESERVE FIELD" end="4" id="RES18" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="         interrupt status clear for svbus timeout errors - (RW   decr)   " end="2" id="TIMEOUT" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="         interrupt status clear for parity errors - (RW  decr)    " end="0" id="PARITY" rwaccess="RW" width="2"></bitfield>
  </register>
</module>
