{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708535429638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708535429643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 11:10:29 2024 " "Processing started: Wed Feb 21 11:10:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708535429643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708535429643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MULT_4_2C -c MULT_4_2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off MULT_4_2C -c MULT_4_2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708535429643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708535430228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708535430228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HA/HA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438323 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HA/HA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708535438323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/fa/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/fa/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa-arc " "Found design unit 1: fa-arc" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/FA/FA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438328 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "../FA/FA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/FA/FA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708535438328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/coder_mult_4_2c/coder_mult_4_2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/coder_mult_4_2c/coder_mult_4_2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CODER_MULT_4_2C-RTL " "Found design unit 1: CODER_MULT_4_2C-RTL" {  } { { "../CODER_MULT_4_2C/CODER_MULT_4_2C.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CODER_MULT_4_2C/CODER_MULT_4_2C.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438333 ""} { "Info" "ISGN_ENTITY_NAME" "1 CODER_MULT_4_2C " "Found entity 1: CODER_MULT_4_2C" {  } { { "../CODER_MULT_4_2C/CODER_MULT_4_2C.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CODER_MULT_4_2C/CODER_MULT_4_2C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708535438333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/suma_mult_4_2c/suma_mult_4_2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/suma_mult_4_2c/suma_mult_4_2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMA_MULT_4_2C-arc " "Found design unit 1: SUMA_MULT_4_2C-arc" {  } { { "../SUMA_MULT_4_2C/SUMA_MULT_4_2C.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/SUMA_MULT_4_2C/SUMA_MULT_4_2C.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438340 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMA_MULT_4_2C " "Found entity 1: SUMA_MULT_4_2C" {  } { { "../SUMA_MULT_4_2C/SUMA_MULT_4_2C.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/SUMA_MULT_4_2C/SUMA_MULT_4_2C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708535438340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_4_2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult_4_2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_4_2C-arc " "Found design unit 1: MULT_4_2C-arc" {  } { { "MULT_4_2C.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MULT_4_2C/MULT_4_2C.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438345 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_4_2C " "Found entity 1: MULT_4_2C" {  } { { "MULT_4_2C.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MULT_4_2C/MULT_4_2C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708535438345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708535438345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MULT_4_2C " "Elaborating entity \"MULT_4_2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708535438376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODER_MULT_4_2C CODER_MULT_4_2C:I0 " "Elaborating entity \"CODER_MULT_4_2C\" for hierarchy \"CODER_MULT_4_2C:I0\"" {  } { { "MULT_4_2C.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MULT_4_2C/MULT_4_2C.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708535438382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMA_MULT_4_2C SUMA_MULT_4_2C:I1 " "Elaborating entity \"SUMA_MULT_4_2C\" for hierarchy \"SUMA_MULT_4_2C:I1\"" {  } { { "MULT_4_2C.vhd" "I1" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MULT_4_2C/MULT_4_2C.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708535438386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha SUMA_MULT_4_2C:I1\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"SUMA_MULT_4_2C:I1\|ha:I0\"" {  } { { "../SUMA_MULT_4_2C/SUMA_MULT_4_2C.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/SUMA_MULT_4_2C/SUMA_MULT_4_2C.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708535438389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa SUMA_MULT_4_2C:I1\|fa:I1 " "Elaborating entity \"fa\" for hierarchy \"SUMA_MULT_4_2C:I1\|fa:I1\"" {  } { { "../SUMA_MULT_4_2C/SUMA_MULT_4_2C.vhd" "I1" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/SUMA_MULT_4_2C/SUMA_MULT_4_2C.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708535438397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708535438855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708535439159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708535439159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708535439205 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708535439205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708535439205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708535439205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708535439215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 11:10:39 2024 " "Processing ended: Wed Feb 21 11:10:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708535439215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708535439215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708535439215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708535439215 ""}
