{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711064292171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711064292171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 19:38:12 2024 " "Processing started: Thu Mar 21 19:38:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711064292171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064292171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EmptyVidorProject -c EmptyVidorProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off EmptyVidorProject -c EmptyVidorProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064292171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711064292477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711064292477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/tmds_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/tmds_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_channel " "Found entity 1: tmds_channel" {  } { { "ip/HDMI/tmds_channel.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/tmds_channel.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VENDOR_NAME vendor_name source_product_description_info_frame.sv(7) " "Verilog HDL Declaration information at source_product_description_info_frame.sv(7): object \"VENDOR_NAME\" differs only in case from object \"vendor_name\" in the same scope" {  } { { "ip/HDMI/source_product_description_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/source_product_description_info_frame.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711064297352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PRODUCT_DESCRIPTION product_description source_product_description_info_frame.sv(8) " "Verilog HDL Declaration information at source_product_description_info_frame.sv(8): object \"PRODUCT_DESCRIPTION\" differs only in case from object \"product_description\" in the same scope" {  } { { "ip/HDMI/source_product_description_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/source_product_description_info_frame.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711064297353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/source_product_description_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/source_product_description_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 source_product_description_info_frame " "Found entity 1: source_product_description_info_frame" {  } { { "ip/HDMI/source_product_description_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/source_product_description_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/serializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/serializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "ip/HDMI/serializer.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/serializer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297354 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(42) " "Verilog HDL warning at packet_picker.sv(42): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_picker.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711064297355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(43) " "Verilog HDL warning at packet_picker.sv(43): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_picker.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711064297355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(44) " "Verilog HDL warning at packet_picker.sv(44): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_picker.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711064297355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(45) " "Verilog HDL warning at packet_picker.sv(45): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_picker.sv" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711064297355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(46) " "Verilog HDL warning at packet_picker.sv(46): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_picker.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711064297355 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "packet_picker.sv(118) " "Verilog HDL information at packet_picker.sv(118): always construct contains both blocking and non-blocking assignments" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_picker.sv" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711064297355 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(161) " "Verilog HDL warning at packet_picker.sv(161): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_picker.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711064297355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/packet_picker.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/packet_picker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packet_picker " "Found entity 1: packet_picker" {  } { { "ip/HDMI/packet_picker.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_picker.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/packet_assembler.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/packet_assembler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packet_assembler " "Found entity 1: packet_assembler" {  } { { "ip/HDMI/packet_assembler.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/packet_assembler.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/auxiliary_video_information_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/auxiliary_video_information_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auxiliary_video_information_info_frame " "Found entity 1: auxiliary_video_information_info_frame" {  } { { "ip/HDMI/auxiliary_video_information_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/auxiliary_video_information_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_sample_packet.sv(103) " "Verilog HDL warning at audio_sample_packet.sv(103): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/audio_sample_packet.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/audio_sample_packet.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711064297359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/audio_sample_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/audio_sample_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample_packet " "Found entity 1: audio_sample_packet" {  } { { "ip/HDMI/audio_sample_packet.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/audio_sample_packet.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/audio_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/audio_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_info_frame " "Found entity 1: audio_info_frame" {  } { { "ip/HDMI/audio_info_frame.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/audio_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297360 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_clock_regeneration_packet.sv(61) " "Verilog HDL warning at audio_clock_regeneration_packet.sv(61): extended using \"x\" or \"z\"" {  } { { "ip/HDMI/audio_clock_regeneration_packet.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/audio_clock_regeneration_packet.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1711064297361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/audio_clock_regeneration_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/audio_clock_regeneration_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_regeneration_packet " "Found entity 1: audio_clock_regeneration_packet" {  } { { "ip/HDMI/audio_clock_regeneration_packet.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/audio_clock_regeneration_packet.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297361 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hdmi.sv(321) " "Verilog HDL information at hdmi.sv(321): always construct contains both blocking and non-blocking assignments" {  } { { "ip/HDMI/hdmi.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/hdmi.sv" 321 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711064297362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/hdmi/hdmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip/hdmi/hdmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "ip/HDMI/hdmi.sv" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/HDMI/hdmi.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297362 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "ALTERA_ATTRIBUTE DVI_OUT.v(34) " "Verilog HDL Attribute warning at DVI_OUT.v(34): overriding existing value for attribute \"ALTERA_ATTRIBUTE\"" {  } { { "ip/DVI_OUT/DVI_OUT.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/DVI_OUT/DVI_OUT.v" 34 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064297363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/dvi_out/dvi_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/dvi_out/dvi_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 DVI_OUT " "Found entity 1: DVI_OUT" {  } { { "ip/DVI_OUT/DVI_OUT.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/DVI_OUT/DVI_OUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.tdf 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEXDriver " "Found entity 1: HEXDriver" {  } { { "HEXDriver.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/HEXDriver.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_PLL-rtl " "Found design unit 1: VGA_PLL-rtl" {  } { { "VGA_PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/VGA_PLL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297664 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/VGA_PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGa_ADAPTER-behav " "Found design unit 1: VGa_ADAPTER-behav" {  } { { "VGA_adapter.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/VGA_adapter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297665 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_ADAPTER " "Found entity 1: VGA_ADAPTER" {  } { { "VGA_adapter.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/VGA_adapter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_TEST-rtl " "Found design unit 1: UART_TX_TEST-rtl" {  } { { "UART_TX_TEST.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/UART_TX_TEST.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297666 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_TEST " "Found entity 1: UART_TX_TEST" {  } { { "UART_TX_TEST.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/UART_TX_TEST.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_init.vhd 1 0 " "Found 1 design units, including 0 entities, in source file rom_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMS " "Found design unit 1: ROMS" {  } { { "ROM_INIT.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ROM_INIT.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ppu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PPU-behav " "Found design unit 1: PPU-behav" {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/PPU.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297711 ""} { "Info" "ISGN_ENTITY_NAME" "1 PPU " "Found entity 1: PPU" {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/PPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file opcode_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcode_constants.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/opcode_constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memTest-rtl " "Found design unit 1: memTest-rtl" {  } { { "memTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/memTest.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297714 ""} { "Info" "ISGN_ENTITY_NAME" "1 memTest " "Found entity 1: memTest" {  } { { "memTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/memTest.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-rtl " "Found design unit 1: MEMORY-rtl" {  } { { "MEMORY.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MEMORY.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297715 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "MEMORY.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MEMORY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_testing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu_testing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_TESTING " "Found entity 1: CPU_TESTING" {  } { { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_mem-SYN " "Found design unit 1: cpu_mem-SYN" {  } { { "CPU_MEM.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_MEM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297717 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MEM " "Found entity 1: CPU_MEM" {  } { { "CPU_MEM.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_MEM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_6502.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_6502.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6502-RTL " "Found design unit 1: CPU_6502-RTL" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297719 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6502 " "Found entity 1: CPU_6502" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-rtl " "Found design unit 1: CLKDIV-rtl" {  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CLKDIV.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297720 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CLKDIV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.vhd 4 1 " "Found 4 design units, including 1 entities, in source file memorycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PPU_CONTROL_REGS " "Found design unit 1: PPU_CONTROL_REGS" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297721 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OTHER_CONTROL_REGS " "Found design unit 2: OTHER_CONTROL_REGS" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297721 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MemoryController-rtl " "Found design unit 3: MemoryController-rtl" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297721 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_CONTROLLER-rtl " "Found design unit 1: UART_CONTROLLER-rtl" {  } { { "UART_CONTROLLER.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/UART_CONTROLLER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297722 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_CONTROLLER " "Found entity 1: UART_CONTROLLER" {  } { { "UART_CONTROLLER.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/UART_CONTROLLER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/system_pll/system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/system_pll/system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM_PLL " "Found entity 1: SYSTEM_PLL" {  } { { "ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/SYSTEM_PLL/SYSTEM_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emptyvidorproject.v 1 1 " "Found 1 design units, including 1 entities, in source file emptyvidorproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmptyVidorProject " "Found entity 1: EmptyVidorProject" {  } { { "EmptyVidorProject.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/EmptyVidorProject.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom.v 0 0 " "Found 0 design units, including 0 entities, in source file custom.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file riscalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCALU-rtl " "Found design unit 1: RISCALU-rtl" {  } { { "RISCALU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/RISCALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297727 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCALU " "Found entity 1: RISCALU" {  } { { "RISCALU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/RISCALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vidor50pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vidor50pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vidor50pll-SYN " "Found design unit 1: vidor50pll-SYN" {  } { { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/vidor50PLL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297729 ""} { "Info" "ISGN_ENTITY_NAME" "1 vidor50PLL " "Found entity 1: vidor50PLL" {  } { { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/vidor50PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vidorclktest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/vidorclktest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vidorClkTest-rtl " "Found design unit 1: vidorClkTest-rtl" {  } { { "output_files/vidorClkTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/output_files/vidorClkTest.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297730 ""} { "Info" "ISGN_ENTITY_NAME" "1 vidorClkTest " "Found entity 1: vidorClkTest" {  } { { "output_files/vidorClkTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/output_files/vidorClkTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vidor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vidor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vidor_clock " "Found entity 1: vidor_clock" {  } { { "vidor_clock.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/vidor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_test-rtl " "Found design unit 1: audio_test-rtl" {  } { { "audio_test.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/audio_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297731 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_test " "Found entity 1: audio_test" {  } { { "audio_test.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/audio_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ols_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ols_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OLS_TEST-rtl " "Found design unit 1: OLS_TEST-rtl" {  } { { "OLS_TEST.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/OLS_TEST.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297732 ""} { "Info" "ISGN_ENTITY_NAME" "1 OLS_TEST " "Found entity 1: OLS_TEST" {  } { { "OLS_TEST.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/OLS_TEST.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chr_ram_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chr_ram_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHR_RAM_TEST-rtl " "Found design unit 1: CHR_RAM_TEST-rtl" {  } { { "CHR_RAM_TEST.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CHR_RAM_TEST.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297733 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHR_RAM_TEST " "Found entity 1: CHR_RAM_TEST" {  } { { "CHR_RAM_TEST.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CHR_RAM_TEST.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recordtest.vhd 5 1 " "Found 5 design units, including 1 entities, in source file recordtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testREGS " "Found design unit 1: testREGS" {  } { { "recordTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/recordTest.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297734 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 testProc " "Found design unit 2: testProc" {  } { { "recordTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/recordTest.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297734 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 testProc-body " "Found design unit 3: testProc-body" {  } { { "recordTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/recordTest.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297734 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 recordTest-rtl " "Found design unit 4: recordTest-rtl" {  } { { "recordTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/recordTest.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297734 ""} { "Info" "ISGN_ENTITY_NAME" "1 recordTest " "Found entity 1: recordTest" {  } { { "recordTest.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/recordTest.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064297734 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wFLASH_CLK EmptyVidorProject.v(157) " "Verilog HDL Implicit Net warning at EmptyVidorProject.v(157): created implicit net for \"wFLASH_CLK\"" {  } { { "EmptyVidorProject.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/EmptyVidorProject.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064297867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_TESTING " "Elaborating entity \"CPU_TESTING\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711064297988 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "DOUT " "Found inconsistent I/O type for element \"DOUT\"" {  } { { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 456 368 536 472 "DOUT\[7..0\]" "" } { 216 1024 1200 232 "DOUT\[15..8\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064297989 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DOUT " "Converted elements in bus name \"DOUT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DOUT\[7..0\] DOUT7..0 " "Converted element name(s) from \"DOUT\[7..0\]\" to \"DOUT7..0\"" {  } { { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 456 368 536 472 "DOUT\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064297989 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DOUT\[15..8\] DOUT15..8 " "Converted element name(s) from \"DOUT\[15..8\]\" to \"DOUT15..8\"" {  } { { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 216 1024 1200 232 "DOUT\[15..8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064297989 ""}  } { { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 456 368 536 472 "DOUT\[7..0\]" "" } { 216 1024 1200 232 "DOUT\[15..8\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1711064297989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI_OUT DVI_OUT:inst1 " "Elaborating entity \"DVI_OUT\" for hierarchy \"DVI_OUT:inst1\"" {  } { { "CPU_TESTING.bdf" "inst1" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 576 896 1120 752 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064297989 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip/dvi_out/tmds_encode.v 1 1 " "Using design file ip/dvi_out/tmds_encode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TMDS_ENCODE " "Found entity 1: TMDS_ENCODE" {  } { { "tmds_encode.v" "" { Text "c:/users/danie/desktop/emptyvidorproject/emptyvidorproject/ip/dvi_out/tmds_encode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064297998 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711064297998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMDS_ENCODE DVI_OUT:inst1\|TMDS_ENCODE:blu_inst " "Elaborating entity \"TMDS_ENCODE\" for hierarchy \"DVI_OUT:inst1\|TMDS_ENCODE:blu_inst\"" {  } { { "ip/DVI_OUT/DVI_OUT.v" "blu_inst" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/DVI_OUT/DVI_OUT.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064297999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tmds_encode.v(70) " "Verilog HDL assignment warning at tmds_encode.v(70): truncated value with size 32 to match size of target (4)" {  } { { "tmds_encode.v" "" { Text "c:/users/danie/desktop/emptyvidorproject/emptyvidorproject/ip/dvi_out/tmds_encode.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711064298000 "|CPU_TESTING|DVI_OUT:inst1|TMDS_ENCODE:blu_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tmds_encode.v(91) " "Verilog HDL assignment warning at tmds_encode.v(91): truncated value with size 32 to match size of target (4)" {  } { { "tmds_encode.v" "" { Text "c:/users/danie/desktop/emptyvidorproject/emptyvidorproject/ip/dvi_out/tmds_encode.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711064298000 "|CPU_TESTING|DVI_OUT:inst1|TMDS_ENCODE:blu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DVI_OUT:inst1\|altddio_out:ddio_inst " "Elaborating entity \"altddio_out\" for hierarchy \"DVI_OUT:inst1\|altddio_out:ddio_inst\"" {  } { { "ip/DVI_OUT/DVI_OUT.v" "ddio_inst" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/DVI_OUT/DVI_OUT.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI_OUT:inst1\|altddio_out:ddio_inst " "Elaborated megafunction instantiation \"DVI_OUT:inst1\|altddio_out:ddio_inst\"" {  } { { "ip/DVI_OUT/DVI_OUT.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/DVI_OUT/DVI_OUT.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI_OUT:inst1\|altddio_out:ddio_inst " "Instantiated megafunction \"DVI_OUT:inst1\|altddio_out:ddio_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298019 ""}  } { { "ip/DVI_OUT/DVI_OUT.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/ip/DVI_OUT/DVI_OUT.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064298019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_46d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_46d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_46d " "Found entity 1: ddio_out_46d" {  } { { "db/ddio_out_46d.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/ddio_out_46d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064298049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064298049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_46d DVI_OUT:inst1\|altddio_out:ddio_inst\|ddio_out_46d:auto_generated " "Elaborating entity \"ddio_out_46d\" for hierarchy \"DVI_OUT:inst1\|altddio_out:ddio_inst\|ddio_out_46d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU PPU:inst9 " "Elaborating entity \"PPU\" for hierarchy \"PPU:inst9\"" {  } { { "CPU_TESTING.bdf" "inst9" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 552 368 688 792 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298051 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "PPU_STATUS_OUT\[4..0\] PPU.vhd(39) " "Using initial value X (don't care) for net \"PPU_STATUS_OUT\[4..0\]\" at PPU.vhd(39)" {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/PPU.vhd" 39 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064298369 "|CPU_TESTING|PPU:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vidor50PLL vidor50PLL:inst6 " "Elaborating entity \"vidor50PLL\" for hierarchy \"vidor50PLL:inst6\"" {  } { { "CPU_TESTING.bdf" "inst6" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { -32 440 712 152 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vidor50PLL:inst6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vidor50PLL:inst6\|altpll:altpll_component\"" {  } { { "vidor50PLL.vhd" "altpll_component" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/vidor50PLL.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vidor50PLL:inst6\|altpll:altpll_component " "Elaborated megafunction instantiation \"vidor50PLL:inst6\|altpll:altpll_component\"" {  } { { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/vidor50PLL.vhd" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vidor50PLL:inst6\|altpll:altpll_component " "Instantiated megafunction \"vidor50PLL:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 24 " "Parameter \"clk0_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 48 " "Parameter \"clk1_divide_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 125 " "Parameter \"clk1_multiply_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 14151 " "Parameter \"clk2_divide_by\" = \"14151\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 13 " "Parameter \"clk2_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vidor50PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vidor50PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298759 ""}  } { { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/vidor50PLL.vhd" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064298759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vidor50pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vidor50pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vidor50PLL_altpll " "Found entity 1: vidor50PLL_altpll" {  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/vidor50pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064298790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064298790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vidor50PLL_altpll vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated " "Elaborating entity \"vidor50PLL_altpll\" for hierarchy \"vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:inst4 " "Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:inst4\"" {  } { { "CPU_TESTING.bdf" "inst4" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { -16 1016 1200 64 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst5 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst5\"" {  } { { "CPU_TESTING.bdf" "inst5" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 40 848 960 88 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst5 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst5\"" {  } { { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 40 848 960 88 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst5 " "Instantiated megafunction \"LPM_CONSTANT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 13 " "Parameter \"LPM_CVALUE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064298803 ""}  } { { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 40 848 960 88 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064298803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController MemoryController:inst8 " "Elaborating entity \"MemoryController\" for hierarchy \"MemoryController:inst8\"" {  } { { "CPU_TESTING.bdf" "inst8" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 192 688 1024 400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298803 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PPU_CHR_OFFSET MemoryController.vhd(53) " "VHDL Signal Declaration warning at MemoryController.vhd(53): used explicit default value for signal \"PPU_CHR_OFFSET\" because signal was never assigned a value" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711064298807 "|CPU_TESTING|MemoryController:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CPU_MEM MemoryController.vhd(309) " "VHDL Process Statement warning at MemoryController.vhd(309): signal \"CPU_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711064298807 "|CPU_TESTING|MemoryController:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PPU_STATUS_in MemoryController.vhd(316) " "VHDL Process Statement warning at MemoryController.vhd(316): signal \"PPU_STATUS_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711064298807 "|CPU_TESTING|MemoryController:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PPU_READ_FRONT_BUFFER MemoryController.vhd(320) " "VHDL Process Statement warning at MemoryController.vhd(320): signal \"PPU_READ_FRONT_BUFFER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711064298807 "|CPU_TESTING|MemoryController:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_6502 CPU_6502:inst " "Elaborating entity \"CPU_6502\" for hierarchy \"CPU_6502:inst\"" {  } { { "CPU_TESTING.bdf" "inst" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 240 328 568 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064298808 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MemoryController:inst8\|CPU_MEM_rtl_0 " "Inferred RAM node \"MemoryController:inst8\|CPU_MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1711064301939 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MemoryController:inst8\|MEM_rtl_0 " "Inferred RAM node \"MemoryController:inst8\|MEM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1711064302047 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "PPU:inst9\|PALETTE_ROM " "RAM logic \"PPU:inst9\|PALETTE_ROM\" is uninferred due to asynchronous read logic" {  } { { "PPU.vhd" "PALETTE_ROM" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/PPU.vhd" 105 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1711064302075 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711064302075 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryController:inst8\|CPU_MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryController:inst8\|CPU_MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/EmptyVidorProject.ram0_MemoryController_6c6eecc2.hdl.mif " "Parameter INIT_FILE set to db/EmptyVidorProject.ram0_MemoryController_6c6eecc2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryController:inst8\|MEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryController:inst8\|MEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE games/Super Mario.mif " "Parameter INIT_FILE set to games/Super Mario.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:inst9\|NAME_TBL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|NAME_TBL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3840 " "Parameter NUMWORDS_A set to 3840" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3840 " "Parameter NUMWORDS_B set to 3840" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/EmptyVidorProject.ram0_PPU_14356.hdl.mif " "Parameter INIT_FILE set to db/EmptyVidorProject.ram0_PPU_14356.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:inst9\|ATR_TBL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|ATR_TBL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/EmptyVidorProject.ram1_PPU_14356.hdl.mif " "Parameter INIT_FILE set to db/EmptyVidorProject.ram1_PPU_14356.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PPU:inst9\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EmptyVidorProject.CPU_TESTING0.rtl.mif " "Parameter INIT_FILE set to EmptyVidorProject.CPU_TESTING0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PPU:inst9\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EmptyVidorProject.CPU_TESTING1.rtl.mif " "Parameter INIT_FILE set to EmptyVidorProject.CPU_TESTING1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PPU:inst9\|Mux5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|Mux5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EmptyVidorProject.CPU_TESTING2.rtl.mif " "Parameter INIT_FILE set to EmptyVidorProject.CPU_TESTING2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PPU:inst9\|Mux4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|Mux4_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EmptyVidorProject.CPU_TESTING3.rtl.mif " "Parameter INIT_FILE set to EmptyVidorProject.CPU_TESTING3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PPU:inst9\|Mux3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|Mux3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EmptyVidorProject.CPU_TESTING4.rtl.mif " "Parameter INIT_FILE set to EmptyVidorProject.CPU_TESTING4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PPU:inst9\|Mux2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|Mux2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EmptyVidorProject.CPU_TESTING5.rtl.mif " "Parameter INIT_FILE set to EmptyVidorProject.CPU_TESTING5.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PPU:inst9\|Mux1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|Mux1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EmptyVidorProject.CPU_TESTING6.rtl.mif " "Parameter INIT_FILE set to EmptyVidorProject.CPU_TESTING6.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PPU:inst9\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:inst9\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE EmptyVidorProject.CPU_TESTING7.rtl.mif " "Parameter INIT_FILE set to EmptyVidorProject.CPU_TESTING7.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711064314395 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711064314395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0 " "Elaborated megafunction instantiation \"MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0 " "Instantiated megafunction \"MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/EmptyVidorProject.ram0_MemoryController_6c6eecc2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/EmptyVidorProject.ram0_MemoryController_6c6eecc2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314434 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ucj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ucj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ucj1 " "Found entity 1: altsyncram_ucj1" {  } { { "db/altsyncram_ucj1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_ucj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryController:inst8\|altsyncram:MEM_rtl_0 " "Elaborated megafunction instantiation \"MemoryController:inst8\|altsyncram:MEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryController:inst8\|altsyncram:MEM_rtl_0 " "Instantiated megafunction \"MemoryController:inst8\|altsyncram:MEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE games/Super Mario.mif " "Parameter \"INIT_FILE\" = \"games/Super Mario.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314472 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qf1 " "Found entity 1: altsyncram_2qf1" {  } { { "db/altsyncram_2qf1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_2qf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fsa " "Found entity 1: decode_fsa" {  } { { "db/decode_fsa.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/decode_fsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_88a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_88a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_88a " "Found entity 1: decode_88a" {  } { { "db/decode_88a.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/decode_88a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:NAME_TBL_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:NAME_TBL_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3840 " "Parameter \"NUMWORDS_A\" = \"3840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3840 " "Parameter \"NUMWORDS_B\" = \"3840\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/EmptyVidorProject.ram0_PPU_14356.hdl.mif " "Parameter \"INIT_FILE\" = \"db/EmptyVidorProject.ram0_PPU_14356.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314598 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0p1 " "Found entity 1: altsyncram_g0p1" {  } { { "db/altsyncram_g0p1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_g0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:ATR_TBL_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:ATR_TBL_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/EmptyVidorProject.ram1_PPU_14356.hdl.mif " "Parameter \"INIT_FILE\" = \"db/EmptyVidorProject.ram1_PPU_14356.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314633 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqo1 " "Found entity 1: altsyncram_nqo1" {  } { { "db/altsyncram_nqo1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_nqo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EmptyVidorProject.CPU_TESTING0.rtl.mif " "Parameter \"INIT_FILE\" = \"EmptyVidorProject.CPU_TESTING0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314668 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a021 " "Found entity 1: altsyncram_a021" {  } { { "db/altsyncram_a021.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_a021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EmptyVidorProject.CPU_TESTING1.rtl.mif " "Parameter \"INIT_FILE\" = \"EmptyVidorProject.CPU_TESTING1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314728 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b021 " "Found entity 1: altsyncram_b021" {  } { { "db/altsyncram_b021.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_b021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:Mux5_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:Mux5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:Mux5_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:Mux5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EmptyVidorProject.CPU_TESTING2.rtl.mif " "Parameter \"INIT_FILE\" = \"EmptyVidorProject.CPU_TESTING2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314786 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c021 " "Found entity 1: altsyncram_c021" {  } { { "db/altsyncram_c021.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_c021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:Mux4_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:Mux4_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:Mux4_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:Mux4_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EmptyVidorProject.CPU_TESTING3.rtl.mif " "Parameter \"INIT_FILE\" = \"EmptyVidorProject.CPU_TESTING3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314843 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d021 " "Found entity 1: altsyncram_d021" {  } { { "db/altsyncram_d021.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_d021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:Mux3_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:Mux3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:Mux3_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:Mux3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EmptyVidorProject.CPU_TESTING4.rtl.mif " "Parameter \"INIT_FILE\" = \"EmptyVidorProject.CPU_TESTING4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314901 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e021 " "Found entity 1: altsyncram_e021" {  } { { "db/altsyncram_e021.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_e021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:Mux2_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:Mux2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064314960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:Mux2_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:Mux2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EmptyVidorProject.CPU_TESTING5.rtl.mif " "Parameter \"INIT_FILE\" = \"EmptyVidorProject.CPU_TESTING5.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064314960 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064314960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g021 " "Found entity 1: altsyncram_g021" {  } { { "db/altsyncram_g021.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_g021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064314989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064314989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:Mux1_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:Mux1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064315019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:Mux1_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:Mux1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EmptyVidorProject.CPU_TESTING6.rtl.mif " "Parameter \"INIT_FILE\" = \"EmptyVidorProject.CPU_TESTING6.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315019 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064315019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i021 " "Found entity 1: altsyncram_i021" {  } { { "db/altsyncram_i021.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_i021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064315048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064315048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:inst9\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"PPU:inst9\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064315077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:inst9\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"PPU:inst9\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE EmptyVidorProject.CPU_TESTING7.rtl.mif " "Parameter \"INIT_FILE\" = \"EmptyVidorProject.CPU_TESTING7.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711064315077 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711064315077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j021 " "Found entity 1: altsyncram_j021" {  } { { "db/altsyncram_j021.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_j021.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711064315107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064315107 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PPU:inst9\|OAM_REGS\[255\]\[0\] " "Inserted always-enabled tri-state buffer between \"PPU:inst9\|OAM_REGS\[255\]\[0\]\" and its non-tri-state driver." {  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/PPU.vhd" 612 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MemoryController:inst8\|addr " "Inserted always-enabled tri-state buffer between \"MemoryController:inst8\|addr\" and its non-tri-state driver." {  } { { "MemoryController.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/MemoryController.vhd" 215 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1711064316869 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1711064316869 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CLKDIV:inst4\|CLK_OUT PPU:inst9\|OAM_REGS\[255\]\[0\] " "Converted the fan-out from the tri-state buffer \"CLKDIV:inst4\|CLK_OUT\" to the node \"PPU:inst9\|OAM_REGS\[255\]\[0\]\" into an OR gate" {  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CLKDIV.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[0\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[0\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[1\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[1\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[2\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[2\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[3\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[3\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[14\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[14\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[13\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[13\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[15\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[15\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[4\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[4\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[5\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[5\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[6\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[6\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[7\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[7\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[8\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[8\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[9\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[9\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[10\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[10\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[11\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[11\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU_6502:inst\|PC\[12\] MemoryController:inst8\|addr " "Converted the fan-out from the tri-state buffer \"CPU_6502:inst\|PC\[12\]\" to the node \"MemoryController:inst8\|addr\" into an OR gate" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 554 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1711064316885 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1711064316885 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711064316917 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711064316917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711064324355 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_6502:inst\|NMI_STATE High " "Register CPU_6502:inst\|NMI_STATE will power up to High" {  } { { "CPU_6502.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_6502.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1711064324713 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1711064324713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "106 " "106 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711064369659 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0\|altsyncram_ucj1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"MemoryController:inst8\|altsyncram:CPU_MEM_rtl_0\|altsyncram_ucj1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ucj1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_ucj1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 192 688 1024 400 "inst8" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064369688 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_g0p1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_g0p1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_g0p1.tdf" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/altsyncram_g0p1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { 552 368 688 792 "inst9" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064369689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/output_files/EmptyVidorProject.map.smsg " "Generated suppressed messages file C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/output_files/EmptyVidorProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064369866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711064370218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711064370218 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/db/vidor50pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vidor50PLL.vhd" "" { Text "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/vidor50PLL.vhd" 157 0 0 } } { "CPU_TESTING.bdf" "" { Schematic "C:/Users/danie/Desktop/EmptyVidorProject/EmptyVidorProject/CPU_TESTING.bdf" { { -32 440 712 152 "inst6" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1711064370347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16667 " "Implemented 16667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711064370681 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711064370681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16577 " "Implemented 16577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711064370681 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711064370681 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1711064370681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711064370681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5108 " "Peak virtual memory: 5108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711064370737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 19:39:30 2024 " "Processing ended: Thu Mar 21 19:39:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711064370737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711064370737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711064370737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711064370737 ""}
