$comment
	File created using the following command:
		vcd file f_adder1.msim.vcd -direction
$end
$date
	Sat Nov 06 15:20:25 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module f_adder1_vlg_vec_tst $end
$var reg 1 ! ain $end
$var reg 1 " bin $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sout $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - sout~output_o $end
$var wire 1 . cout~output_o $end
$var wire 1 / ain~input_o $end
$var wire 1 0 cin~input_o $end
$var wire 1 1 bin~input_o $end
$var wire 1 2 U2|sout~0_combout $end
$var wire 1 3 U3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#120000
1!
1/
0&
12
1-
1%
#280000
1"
11
1&
13
02
1.
0-
1$
0%
#400000
0!
0/
0&
03
12
0.
1-
0$
1%
#500000
1!
1/
1&
13
02
1.
0-
1$
0%
#560000
1#
10
0&
12
1-
1%
#640000
0"
01
1&
02
0-
0%
#820000
0#
00
0&
03
12
0.
1-
0$
1%
#940000
0!
0/
1&
02
0-
0%
#1000000
