<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: cpu_ioregs_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash 1962fcc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structcpu__ioregs__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cpu_ioregs_t Struct Reference<div class="ingroups"><a class="el" href="group__MEMORY__MAP.html">Memory map</a> &raquo; <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html">CPU I/O</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CPU I/O register map.  
 <a href="structcpu__ioregs__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="bus_2cpu_2cpu_2map_8h_source.html">map.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7d99c7b40e1f0044ac4d1e14a0f8118b"><td class="memItemLeft" align="right" valign="top"><a id="a7d99c7b40e1f0044ac4d1e14a0f8118b"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a7d99c7b40e1f0044ac4d1e14a0f8118b">smr</a></td></tr>
<tr class="memdesc:a7d99c7b40e1f0044ac4d1e14a0f8118b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a7d99c7b40e1f0044ac4d1e14a0f8118b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70225185bf663f8307a19beac0fdaae2"><td class="memItemLeft" align="right" valign="top"><a id="a70225185bf663f8307a19beac0fdaae2"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a70225185bf663f8307a19beac0fdaae2">brr</a></td></tr>
<tr class="memdesc:a70225185bf663f8307a19beac0fdaae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a70225185bf663f8307a19beac0fdaae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16d9115f8e28340df430fddae7d3db5"><td class="memItemLeft" align="right" valign="top"><a id="aa16d9115f8e28340df430fddae7d3db5"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#aa16d9115f8e28340df430fddae7d3db5">scr</a></td></tr>
<tr class="memdesc:aa16d9115f8e28340df430fddae7d3db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:aa16d9115f8e28340df430fddae7d3db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a227cde93cb4edbf201cc96f39aef56"><td class="memItemLeft" align="right" valign="top"><a id="a3a227cde93cb4edbf201cc96f39aef56"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a3a227cde93cb4edbf201cc96f39aef56">tdr</a></td></tr>
<tr class="memdesc:a3a227cde93cb4edbf201cc96f39aef56"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a3a227cde93cb4edbf201cc96f39aef56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e150fdfab7a5ee6f7d149493aadec2"><td class="memItemLeft" align="right" valign="top"><a id="a61e150fdfab7a5ee6f7d149493aadec2"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a61e150fdfab7a5ee6f7d149493aadec2">ssr</a></td></tr>
<tr class="memdesc:a61e150fdfab7a5ee6f7d149493aadec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a61e150fdfab7a5ee6f7d149493aadec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2e557df19d835f83681baf1ad1a3b2"><td class="memItemLeft" align="right" valign="top"><a id="a4e2e557df19d835f83681baf1ad1a3b2"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a4e2e557df19d835f83681baf1ad1a3b2">rdr</a></td></tr>
<tr class="memdesc:a4e2e557df19d835f83681baf1ad1a3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a4e2e557df19d835f83681baf1ad1a3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8b7d008a45a93b3a0fce0ba75f54ef"><td class="memItemLeft" align="right" valign="top"><a id="a0b8b7d008a45a93b3a0fce0ba75f54ef"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a0b8b7d008a45a93b3a0fce0ba75f54ef">tier</a></td></tr>
<tr class="memdesc:a0b8b7d008a45a93b3a0fce0ba75f54ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a0b8b7d008a45a93b3a0fce0ba75f54ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5529fde8cdf943c5e9253cd49cde3c"><td class="memItemLeft" align="right" valign="top"><a id="a3e5529fde8cdf943c5e9253cd49cde3c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a3e5529fde8cdf943c5e9253cd49cde3c">ftcsr</a></td></tr>
<tr class="memdesc:a3e5529fde8cdf943c5e9253cd49cde3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a3e5529fde8cdf943c5e9253cd49cde3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3372eea4a337f6639c0a466d1b57c57"><td class="memItemLeft" align="right" valign="top"><a id="ad3372eea4a337f6639c0a466d1b57c57"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ad3372eea4a337f6639c0a466d1b57c57">frch</a></td></tr>
<tr class="memdesc:ad3372eea4a337f6639c0a466d1b57c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ad3372eea4a337f6639c0a466d1b57c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241b01caaba3ea1a94f3e4ef20143d00"><td class="memItemLeft" align="right" valign="top"><a id="a241b01caaba3ea1a94f3e4ef20143d00"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a241b01caaba3ea1a94f3e4ef20143d00">frcl</a></td></tr>
<tr class="memdesc:a241b01caaba3ea1a94f3e4ef20143d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a241b01caaba3ea1a94f3e4ef20143d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b76555e475b260362869a1fe455c8c"><td class="memItemLeft" ><a id="a40b76555e475b260362869a1fe455c8c"></a>
union {</td></tr>
<tr class="memitem:a2ea1fcbbabc541b5ff15392b3cb6deba"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a394197eebbe450b6230383ea53a5148e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#a60a1f6556fb8a06efc051b238564e05a">ocrah</a></td></tr>
<tr class="memdesc:a394197eebbe450b6230383ea53a5148e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a394197eebbe450b6230383ea53a5148e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053a17d4b02c9268e5bc1c35a8c719b3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#aee9d22ada1db6a11634d3b3b8a6fa711">ocral</a></td></tr>
<tr class="memdesc:a053a17d4b02c9268e5bc1c35a8c719b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a053a17d4b02c9268e5bc1c35a8c719b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea1fcbbabc541b5ff15392b3cb6deba"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>__packed</b></td></tr>
<tr class="separator:a2ea1fcbbabc541b5ff15392b3cb6deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68557e986c02cd7cfc7dcf3301ed7fa"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8cfcda487245bf87bfcc72caccd4a912"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#a13378fb675d9072c0105d29b848b3d4f">ocrbh</a></td></tr>
<tr class="memdesc:a8cfcda487245bf87bfcc72caccd4a912"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a8cfcda487245bf87bfcc72caccd4a912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d33d340be95c84e911fef7e62fb16e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#a885ecbf3cc7eb72d9d89a9b7e205dcb4">ocrbl</a></td></tr>
<tr class="memdesc:ae5d33d340be95c84e911fef7e62fb16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ae5d33d340be95c84e911fef7e62fb16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68557e986c02cd7cfc7dcf3301ed7fa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>__packed</b></td></tr>
<tr class="separator:ac68557e986c02cd7cfc7dcf3301ed7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b76555e475b260362869a1fe455c8c"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a40b76555e475b260362869a1fe455c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a393a7a9c6cd28be0fa33e0b41f020eab"><td class="memItemLeft" align="right" valign="top"><a id="a393a7a9c6cd28be0fa33e0b41f020eab"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a393a7a9c6cd28be0fa33e0b41f020eab">tcr</a></td></tr>
<tr class="memdesc:a393a7a9c6cd28be0fa33e0b41f020eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a393a7a9c6cd28be0fa33e0b41f020eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb212ec8bb0eb11c87b2937ee3f8e89"><td class="memItemLeft" align="right" valign="top"><a id="a8eb212ec8bb0eb11c87b2937ee3f8e89"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a8eb212ec8bb0eb11c87b2937ee3f8e89">tocr</a></td></tr>
<tr class="memdesc:a8eb212ec8bb0eb11c87b2937ee3f8e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a8eb212ec8bb0eb11c87b2937ee3f8e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd45f884b64caeccb91b7f627bb046b"><td class="memItemLeft" align="right" valign="top"><a id="a3cd45f884b64caeccb91b7f627bb046b"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a3cd45f884b64caeccb91b7f627bb046b">ficrh</a></td></tr>
<tr class="memdesc:a3cd45f884b64caeccb91b7f627bb046b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a3cd45f884b64caeccb91b7f627bb046b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205614d720c837dd24567e48fc3aa2a1"><td class="memItemLeft" align="right" valign="top"><a id="a205614d720c837dd24567e48fc3aa2a1"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a205614d720c837dd24567e48fc3aa2a1">ficrl</a></td></tr>
<tr class="memdesc:a205614d720c837dd24567e48fc3aa2a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a205614d720c837dd24567e48fc3aa2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395a3b9d49f9cde9784236b38ce17ec7"><td class="memItemLeft" align="right" valign="top"><a id="a395a3b9d49f9cde9784236b38ce17ec7"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a395a3b9d49f9cde9784236b38ce17ec7">iprb</a></td></tr>
<tr class="memdesc:a395a3b9d49f9cde9784236b38ce17ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a395a3b9d49f9cde9784236b38ce17ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3187b72519f716eee80a3ad31fb81e8"><td class="memItemLeft" align="right" valign="top"><a id="aa3187b72519f716eee80a3ad31fb81e8"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#aa3187b72519f716eee80a3ad31fb81e8">vcra</a></td></tr>
<tr class="memdesc:aa3187b72519f716eee80a3ad31fb81e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:aa3187b72519f716eee80a3ad31fb81e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8a7f438ebc599eaf27f8d6f7ee87a5"><td class="memItemLeft" align="right" valign="top"><a id="a8b8a7f438ebc599eaf27f8d6f7ee87a5"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a8b8a7f438ebc599eaf27f8d6f7ee87a5">vcrb</a></td></tr>
<tr class="memdesc:a8b8a7f438ebc599eaf27f8d6f7ee87a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a8b8a7f438ebc599eaf27f8d6f7ee87a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499221fb9dabcffb61d9292470bc3122"><td class="memItemLeft" align="right" valign="top"><a id="a499221fb9dabcffb61d9292470bc3122"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a499221fb9dabcffb61d9292470bc3122">vcrc</a></td></tr>
<tr class="memdesc:a499221fb9dabcffb61d9292470bc3122"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a499221fb9dabcffb61d9292470bc3122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b17dcfbd8ec340f0cdc4b5812045ca"><td class="memItemLeft" align="right" valign="top"><a id="aa7b17dcfbd8ec340f0cdc4b5812045ca"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#aa7b17dcfbd8ec340f0cdc4b5812045ca">vcrd</a></td></tr>
<tr class="memdesc:aa7b17dcfbd8ec340f0cdc4b5812045ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:aa7b17dcfbd8ec340f0cdc4b5812045ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfaea16513e9e3daebf52561792ff9c1"><td class="memItemLeft" align="right" valign="top"><a id="acfaea16513e9e3daebf52561792ff9c1"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#acfaea16513e9e3daebf52561792ff9c1">drcr0</a></td></tr>
<tr class="memdesc:acfaea16513e9e3daebf52561792ff9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:acfaea16513e9e3daebf52561792ff9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274a26857f182f3de729c7e253438a48"><td class="memItemLeft" align="right" valign="top"><a id="a274a26857f182f3de729c7e253438a48"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a274a26857f182f3de729c7e253438a48">drcr1</a></td></tr>
<tr class="memdesc:a274a26857f182f3de729c7e253438a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a274a26857f182f3de729c7e253438a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9af6709d380002812a0d0540958fcf"><td class="memItemLeft" ><a id="a2f9af6709d380002812a0d0540958fcf"></a>
union {</td></tr>
<tr class="memitem:a505483a76e4bf6d1cea872da7c2fc505"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#a36098fb29484bad97f19181a3b515afb">wtcntw</a></td></tr>
<tr class="memdesc:a505483a76e4bf6d1cea872da7c2fc505"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a505483a76e4bf6d1cea872da7c2fc505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20f0da2234089caf6a01263e516a6ed"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#a7680cfbc719f38699d804bdaa938419e">wtcsrw</a></td></tr>
<tr class="memdesc:ac20f0da2234089caf6a01263e516a6ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ac20f0da2234089caf6a01263e516a6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91577b539115e43e5b72d537b69dfe6"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af0e8031fd6997a89733e7a02ec0598a2"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#ab48002c7e7a11cceb154c6e92678c58f">wtcsrr</a></td></tr>
<tr class="memdesc:af0e8031fd6997a89733e7a02ec0598a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:af0e8031fd6997a89733e7a02ec0598a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67974260a9f8c93b23cfef393d3d6d16"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#afb9c03da1ba2581d9c59f135fc808795">wtcntr</a></td></tr>
<tr class="memdesc:a67974260a9f8c93b23cfef393d3d6d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a67974260a9f8c93b23cfef393d3d6d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91577b539115e43e5b72d537b69dfe6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>__packed</b></td></tr>
<tr class="separator:ad91577b539115e43e5b72d537b69dfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9af6709d380002812a0d0540958fcf"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2f9af6709d380002812a0d0540958fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7590056ce33a2ecd09531a14e44ee814"><td class="memItemLeft" ><a id="a7590056ce33a2ecd09531a14e44ee814"></a>
union {</td></tr>
<tr class="memitem:aff2c5c9e9620bd581bd90974fa8ea68d"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#a9c5bab427bdb2c79dab81b36462a5327">rstcsrw</a></td></tr>
<tr class="memdesc:aff2c5c9e9620bd581bd90974fa8ea68d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:aff2c5c9e9620bd581bd90974fa8ea68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeda575e54f69488eb037005c9cafb76"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad554eb439e4d27283845dd21103c4f33"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structcpu__ioregs__t.html#a36aa1098cca2396bca4af737b15519e8">rstcsrr</a></td></tr>
<tr class="memdesc:ad554eb439e4d27283845dd21103c4f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ad554eb439e4d27283845dd21103c4f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeda575e54f69488eb037005c9cafb76"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>__packed</b></td></tr>
<tr class="separator:aeeda575e54f69488eb037005c9cafb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7590056ce33a2ecd09531a14e44ee814"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7590056ce33a2ecd09531a14e44ee814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d99d9e15bb415f84a3c040c5554162c"><td class="memItemLeft" align="right" valign="top"><a id="a0d99d9e15bb415f84a3c040c5554162c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a0d99d9e15bb415f84a3c040c5554162c">fmr</a></td></tr>
<tr class="memdesc:a0d99d9e15bb415f84a3c040c5554162c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a0d99d9e15bb415f84a3c040c5554162c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f9270f933f305306fb44f543ec72d8"><td class="memItemLeft" align="right" valign="top"><a id="a38f9270f933f305306fb44f543ec72d8"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a38f9270f933f305306fb44f543ec72d8">sbycr</a></td></tr>
<tr class="memdesc:a38f9270f933f305306fb44f543ec72d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a38f9270f933f305306fb44f543ec72d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebd291f4ef4608e9cf11dcd8f8d530a"><td class="memItemLeft" align="right" valign="top"><a id="abebd291f4ef4608e9cf11dcd8f8d530a"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#abebd291f4ef4608e9cf11dcd8f8d530a">ccr</a></td></tr>
<tr class="memdesc:abebd291f4ef4608e9cf11dcd8f8d530a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:abebd291f4ef4608e9cf11dcd8f8d530a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837bb74558f6ce7c0c63d8931a134533"><td class="memItemLeft" align="right" valign="top"><a id="a837bb74558f6ce7c0c63d8931a134533"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a837bb74558f6ce7c0c63d8931a134533">icr</a></td></tr>
<tr class="memdesc:a837bb74558f6ce7c0c63d8931a134533"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a837bb74558f6ce7c0c63d8931a134533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce1f121aab8bd5994ec3c32aab9a9e5"><td class="memItemLeft" align="right" valign="top"><a id="a4ce1f121aab8bd5994ec3c32aab9a9e5"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a4ce1f121aab8bd5994ec3c32aab9a9e5">ipra</a></td></tr>
<tr class="memdesc:a4ce1f121aab8bd5994ec3c32aab9a9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a4ce1f121aab8bd5994ec3c32aab9a9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac630c0b11a8b2e8e168d5bb2df1c344a"><td class="memItemLeft" align="right" valign="top"><a id="ac630c0b11a8b2e8e168d5bb2df1c344a"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ac630c0b11a8b2e8e168d5bb2df1c344a">vcrwdt</a></td></tr>
<tr class="memdesc:ac630c0b11a8b2e8e168d5bb2df1c344a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ac630c0b11a8b2e8e168d5bb2df1c344a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29c4e8cdb0c55b883b08b13732c8512"><td class="memItemLeft" align="right" valign="top"><a id="ad29c4e8cdb0c55b883b08b13732c8512"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ad29c4e8cdb0c55b883b08b13732c8512">dvsr</a></td></tr>
<tr class="memdesc:ad29c4e8cdb0c55b883b08b13732c8512"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ad29c4e8cdb0c55b883b08b13732c8512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bf6e6366d3fbf392e62d5b4baf2a1f"><td class="memItemLeft" align="right" valign="top"><a id="a67bf6e6366d3fbf392e62d5b4baf2a1f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a67bf6e6366d3fbf392e62d5b4baf2a1f">dvdnt</a></td></tr>
<tr class="memdesc:a67bf6e6366d3fbf392e62d5b4baf2a1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a67bf6e6366d3fbf392e62d5b4baf2a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8164482071a0fe05b0392ffea062bee3"><td class="memItemLeft" align="right" valign="top"><a id="a8164482071a0fe05b0392ffea062bee3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a8164482071a0fe05b0392ffea062bee3">dvcr</a></td></tr>
<tr class="memdesc:a8164482071a0fe05b0392ffea062bee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a8164482071a0fe05b0392ffea062bee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3be71d2ae21b5917afc829d482ac42"><td class="memItemLeft" align="right" valign="top"><a id="a2f3be71d2ae21b5917afc829d482ac42"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a2f3be71d2ae21b5917afc829d482ac42">vcrdiv</a></td></tr>
<tr class="memdesc:a2f3be71d2ae21b5917afc829d482ac42"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a2f3be71d2ae21b5917afc829d482ac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85cb329690f110e7ddd7cac2c078b7a2"><td class="memItemLeft" align="right" valign="top"><a id="a85cb329690f110e7ddd7cac2c078b7a2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a85cb329690f110e7ddd7cac2c078b7a2">dvdnth</a></td></tr>
<tr class="memdesc:a85cb329690f110e7ddd7cac2c078b7a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a85cb329690f110e7ddd7cac2c078b7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c09126f7d98fff1c392d6d7af86c12"><td class="memItemLeft" align="right" valign="top"><a id="ab0c09126f7d98fff1c392d6d7af86c12"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ab0c09126f7d98fff1c392d6d7af86c12">dvdntl</a></td></tr>
<tr class="memdesc:ab0c09126f7d98fff1c392d6d7af86c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ab0c09126f7d98fff1c392d6d7af86c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9874a1a421ee1eb14da412e06bc8cefe"><td class="memItemLeft" align="right" valign="top"><a id="a9874a1a421ee1eb14da412e06bc8cefe"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a9874a1a421ee1eb14da412e06bc8cefe">barah</a></td></tr>
<tr class="memdesc:a9874a1a421ee1eb14da412e06bc8cefe"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a9874a1a421ee1eb14da412e06bc8cefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582fbc1bee236788d0b02396f320b4dc"><td class="memItemLeft" align="right" valign="top"><a id="a582fbc1bee236788d0b02396f320b4dc"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a582fbc1bee236788d0b02396f320b4dc">baral</a></td></tr>
<tr class="memdesc:a582fbc1bee236788d0b02396f320b4dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a582fbc1bee236788d0b02396f320b4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d98c56acf1259967e81d0ead58f2168"><td class="memItemLeft" align="right" valign="top"><a id="a4d98c56acf1259967e81d0ead58f2168"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a4d98c56acf1259967e81d0ead58f2168">bamrah</a></td></tr>
<tr class="memdesc:a4d98c56acf1259967e81d0ead58f2168"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a4d98c56acf1259967e81d0ead58f2168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe458efdaa9e080db68a8d283bf33e0c"><td class="memItemLeft" align="right" valign="top"><a id="afe458efdaa9e080db68a8d283bf33e0c"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#afe458efdaa9e080db68a8d283bf33e0c">bamral</a></td></tr>
<tr class="memdesc:afe458efdaa9e080db68a8d283bf33e0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:afe458efdaa9e080db68a8d283bf33e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e76da9d889e551fb340b5fca09d2336"><td class="memItemLeft" align="right" valign="top"><a id="a4e76da9d889e551fb340b5fca09d2336"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a4e76da9d889e551fb340b5fca09d2336">bbra</a></td></tr>
<tr class="memdesc:a4e76da9d889e551fb340b5fca09d2336"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a4e76da9d889e551fb340b5fca09d2336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a9f5ecb3935d52aae6317a02cf143e"><td class="memItemLeft" align="right" valign="top"><a id="ab1a9f5ecb3935d52aae6317a02cf143e"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ab1a9f5ecb3935d52aae6317a02cf143e">barbh</a></td></tr>
<tr class="memdesc:ab1a9f5ecb3935d52aae6317a02cf143e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ab1a9f5ecb3935d52aae6317a02cf143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed424dc140af936802b360d29befb157"><td class="memItemLeft" align="right" valign="top"><a id="aed424dc140af936802b360d29befb157"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#aed424dc140af936802b360d29befb157">barbl</a></td></tr>
<tr class="memdesc:aed424dc140af936802b360d29befb157"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:aed424dc140af936802b360d29befb157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1a809670c59a70f93c5fdd121226f6"><td class="memItemLeft" align="right" valign="top"><a id="a9d1a809670c59a70f93c5fdd121226f6"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a9d1a809670c59a70f93c5fdd121226f6">bamrbh</a></td></tr>
<tr class="memdesc:a9d1a809670c59a70f93c5fdd121226f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a9d1a809670c59a70f93c5fdd121226f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426e2a996eb1253f1628e87efa0cc8d7"><td class="memItemLeft" align="right" valign="top"><a id="a426e2a996eb1253f1628e87efa0cc8d7"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a426e2a996eb1253f1628e87efa0cc8d7">bamrbl</a></td></tr>
<tr class="memdesc:a426e2a996eb1253f1628e87efa0cc8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a426e2a996eb1253f1628e87efa0cc8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c4394882f7a8f501e15c75e99fd5aa"><td class="memItemLeft" align="right" valign="top"><a id="a79c4394882f7a8f501e15c75e99fd5aa"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a79c4394882f7a8f501e15c75e99fd5aa">bbrb</a></td></tr>
<tr class="memdesc:a79c4394882f7a8f501e15c75e99fd5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a79c4394882f7a8f501e15c75e99fd5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4059499a11f6f249405d4c81aa7950f5"><td class="memItemLeft" align="right" valign="top"><a id="a4059499a11f6f249405d4c81aa7950f5"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a4059499a11f6f249405d4c81aa7950f5">bdrbh</a></td></tr>
<tr class="memdesc:a4059499a11f6f249405d4c81aa7950f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a4059499a11f6f249405d4c81aa7950f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bcd501e2e705af7463b3b0989f41ca8"><td class="memItemLeft" align="right" valign="top"><a id="a3bcd501e2e705af7463b3b0989f41ca8"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a3bcd501e2e705af7463b3b0989f41ca8">bdrbl</a></td></tr>
<tr class="memdesc:a3bcd501e2e705af7463b3b0989f41ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a3bcd501e2e705af7463b3b0989f41ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b45b8176a247e6f17ee564080e58451"><td class="memItemLeft" align="right" valign="top"><a id="a8b45b8176a247e6f17ee564080e58451"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a8b45b8176a247e6f17ee564080e58451">bdmrbh</a></td></tr>
<tr class="memdesc:a8b45b8176a247e6f17ee564080e58451"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a8b45b8176a247e6f17ee564080e58451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e4f6f79695f490942513f94da550cae"><td class="memItemLeft" align="right" valign="top"><a id="a0e4f6f79695f490942513f94da550cae"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a0e4f6f79695f490942513f94da550cae">bdmrbl</a></td></tr>
<tr class="memdesc:a0e4f6f79695f490942513f94da550cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a0e4f6f79695f490942513f94da550cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2ad804f8054f126338743296b006ee"><td class="memItemLeft" align="right" valign="top"><a id="ace2ad804f8054f126338743296b006ee"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ace2ad804f8054f126338743296b006ee">brcr</a></td></tr>
<tr class="memdesc:ace2ad804f8054f126338743296b006ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ace2ad804f8054f126338743296b006ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb8b03e9c4073a751839513e9655f8f"><td class="memItemLeft" align="right" valign="top"><a id="aedb8b03e9c4073a751839513e9655f8f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#aedb8b03e9c4073a751839513e9655f8f">sar0</a></td></tr>
<tr class="memdesc:aedb8b03e9c4073a751839513e9655f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:aedb8b03e9c4073a751839513e9655f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d122a9be08c0da9d9a6c5eea3dd6a0"><td class="memItemLeft" align="right" valign="top"><a id="ac1d122a9be08c0da9d9a6c5eea3dd6a0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ac1d122a9be08c0da9d9a6c5eea3dd6a0">dar0</a></td></tr>
<tr class="memdesc:ac1d122a9be08c0da9d9a6c5eea3dd6a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ac1d122a9be08c0da9d9a6c5eea3dd6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9be1d4528e3e3da7db7bee0eeaff575"><td class="memItemLeft" align="right" valign="top"><a id="aa9be1d4528e3e3da7db7bee0eeaff575"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#aa9be1d4528e3e3da7db7bee0eeaff575">tcr0</a></td></tr>
<tr class="memdesc:aa9be1d4528e3e3da7db7bee0eeaff575"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:aa9be1d4528e3e3da7db7bee0eeaff575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2327f14c78e29b0f505daa9a0aa2fc"><td class="memItemLeft" align="right" valign="top"><a id="a1f2327f14c78e29b0f505daa9a0aa2fc"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a1f2327f14c78e29b0f505daa9a0aa2fc">chcr0</a></td></tr>
<tr class="memdesc:a1f2327f14c78e29b0f505daa9a0aa2fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a1f2327f14c78e29b0f505daa9a0aa2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4c0ad1ab83efb6b99f07eb4e84b2f7"><td class="memItemLeft" align="right" valign="top"><a id="a6d4c0ad1ab83efb6b99f07eb4e84b2f7"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a6d4c0ad1ab83efb6b99f07eb4e84b2f7">sar1</a></td></tr>
<tr class="memdesc:a6d4c0ad1ab83efb6b99f07eb4e84b2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a6d4c0ad1ab83efb6b99f07eb4e84b2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db79dbd724979b83f5c007cfa86e9d7"><td class="memItemLeft" align="right" valign="top"><a id="a5db79dbd724979b83f5c007cfa86e9d7"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a5db79dbd724979b83f5c007cfa86e9d7">dar1</a></td></tr>
<tr class="memdesc:a5db79dbd724979b83f5c007cfa86e9d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a5db79dbd724979b83f5c007cfa86e9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6821bffa9410d451cc62864800904b2"><td class="memItemLeft" align="right" valign="top"><a id="ac6821bffa9410d451cc62864800904b2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ac6821bffa9410d451cc62864800904b2">tcr1</a></td></tr>
<tr class="memdesc:ac6821bffa9410d451cc62864800904b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ac6821bffa9410d451cc62864800904b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800477cfb79156d20e045ffcf1824b0f"><td class="memItemLeft" align="right" valign="top"><a id="a800477cfb79156d20e045ffcf1824b0f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a800477cfb79156d20e045ffcf1824b0f">chcr1</a></td></tr>
<tr class="memdesc:a800477cfb79156d20e045ffcf1824b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a800477cfb79156d20e045ffcf1824b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1602d600b162c291b2d6aad51271bbeb"><td class="memItemLeft" align="right" valign="top"><a id="a1602d600b162c291b2d6aad51271bbeb"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a1602d600b162c291b2d6aad51271bbeb">vcrdma0</a></td></tr>
<tr class="memdesc:a1602d600b162c291b2d6aad51271bbeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a1602d600b162c291b2d6aad51271bbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c855ca00ba272711ba200215b4d786e"><td class="memItemLeft" align="right" valign="top"><a id="a3c855ca00ba272711ba200215b4d786e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a3c855ca00ba272711ba200215b4d786e">vcrdma1</a></td></tr>
<tr class="memdesc:a3c855ca00ba272711ba200215b4d786e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a3c855ca00ba272711ba200215b4d786e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4415fe36c8b78b26110b52d9acff5f"><td class="memItemLeft" align="right" valign="top"><a id="a1c4415fe36c8b78b26110b52d9acff5f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a1c4415fe36c8b78b26110b52d9acff5f">dmaor</a></td></tr>
<tr class="memdesc:a1c4415fe36c8b78b26110b52d9acff5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a1c4415fe36c8b78b26110b52d9acff5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c3e92f329283ea490bc572e614fe27"><td class="memItemLeft" align="right" valign="top"><a id="a00c3e92f329283ea490bc572e614fe27"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a00c3e92f329283ea490bc572e614fe27">bcr1</a></td></tr>
<tr class="memdesc:a00c3e92f329283ea490bc572e614fe27"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a00c3e92f329283ea490bc572e614fe27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13cfab42898893e5d81db9d07560ac7"><td class="memItemLeft" align="right" valign="top"><a id="ab13cfab42898893e5d81db9d07560ac7"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ab13cfab42898893e5d81db9d07560ac7">bcr2</a></td></tr>
<tr class="memdesc:ab13cfab42898893e5d81db9d07560ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ab13cfab42898893e5d81db9d07560ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04680e614792f2653910bf0eed2f969b"><td class="memItemLeft" align="right" valign="top"><a id="a04680e614792f2653910bf0eed2f969b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a04680e614792f2653910bf0eed2f969b">wcr</a></td></tr>
<tr class="memdesc:a04680e614792f2653910bf0eed2f969b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a04680e614792f2653910bf0eed2f969b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f37150a894aa15748bc5924ed41ab9"><td class="memItemLeft" align="right" valign="top"><a id="ae9f37150a894aa15748bc5924ed41ab9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ae9f37150a894aa15748bc5924ed41ab9">mcr</a></td></tr>
<tr class="memdesc:ae9f37150a894aa15748bc5924ed41ab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ae9f37150a894aa15748bc5924ed41ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7241e6a67a19bb39321f576d208abc7a"><td class="memItemLeft" align="right" valign="top"><a id="a7241e6a67a19bb39321f576d208abc7a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#a7241e6a67a19bb39321f576d208abc7a">rtcsr</a></td></tr>
<tr class="memdesc:a7241e6a67a19bb39321f576d208abc7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:a7241e6a67a19bb39321f576d208abc7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0532ab88a21b882d1ffbef3e59e9ad3"><td class="memItemLeft" align="right" valign="top"><a id="ac0532ab88a21b882d1ffbef3e59e9ad3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ac0532ab88a21b882d1ffbef3e59e9ad3">rtcnt</a></td></tr>
<tr class="memdesc:ac0532ab88a21b882d1ffbef3e59e9ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ac0532ab88a21b882d1ffbef3e59e9ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20b8bb6fc86e3a46c1c1a2d80326603"><td class="memItemLeft" align="right" valign="top"><a id="ab20b8bb6fc86e3a46c1c1a2d80326603"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcpu__ioregs__t.html#ab20b8bb6fc86e3a46c1c1a2d80326603">rtcor</a></td></tr>
<tr class="memdesc:ab20b8bb6fc86e3a46c1c1a2d80326603"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU I/O register. <br /></td></tr>
<tr class="separator:ab20b8bb6fc86e3a46c1c1a2d80326603"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU I/O register map. </p>
<dl class="section see"><dt>See also</dt><dd>CPU_MAP_BASE </dd></dl>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>libyaul/scu/bus/cpu/cpu/<a class="el" href="bus_2cpu_2cpu_2map_8h_source.html">map.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structcpu__ioregs__t.html">cpu_ioregs_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
