Analysis & Synthesis report for VGA_Sprite
Fri Aug 19 17:47:02 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for title_rom:title_rom|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated
 15. Source assignments for pause_rom:pause_rom|altsyncram:altsyncram_component|altsyncram_i4g1:auto_generated
 16. Source assignments for scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component|altsyncram_7nf1:auto_generated
 17. Source assignments for scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated
 18. Source assignments for scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated
 19. Source assignments for scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component|altsyncram_anf1:auto_generated
 20. Source assignments for scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component|altsyncram_bnf1:auto_generated
 21. Source assignments for scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component|altsyncram_cnf1:auto_generated
 22. Source assignments for scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component|altsyncram_dnf1:auto_generated
 23. Source assignments for scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component|altsyncram_enf1:auto_generated
 24. Source assignments for scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component|altsyncram_fnf1:auto_generated
 25. Source assignments for scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component|altsyncram_gnf1:auto_generated
 26. Source assignments for game_over_rom:game_over_rom|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated
 27. Source assignments for enemy_rom:enemy_rom|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated
 28. Source assignments for player_rom:player_rom|altsyncram:altsyncram_component|altsyncram_5dh1:auto_generated
 29. Source assignments for bullet_rom:bullet_rom|altsyncram:altsyncram_component|altsyncram_13g1:auto_generated
 30. Source assignments for background_rom:background_rom|altsyncram:altsyncram_component|altsyncram_vah1:auto_generated
 31. Source assignments for gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component|altsyncram_dlf1:auto_generated
 32. Parameter Settings for User Entity Instance: title_rom:title_rom|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: pause_rom:pause_rom|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: sprite_controller_scoreboard:controller_scoreboard_tens
 35. Parameter Settings for User Entity Instance: sprite_controller_scoreboard:controller_scoreboard_ones
 36. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: game_over_rom:game_over_rom|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[0].controller_enemy
 48. Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[1].controller_enemy
 49. Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[2].controller_enemy
 50. Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[3].controller_enemy
 51. Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[4].controller_enemy
 52. Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[5].controller_enemy
 53. Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[6].controller_enemy
 54. Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[7].controller_enemy
 55. Parameter Settings for User Entity Instance: enemy_rom:enemy_rom|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: player_rom:player_rom|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: bullet_rom:bullet_rom|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: background_rom:background_rom|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: game_controller:game_controller_inst
 60. Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst
 61. Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst
 62. Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst
 63. Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst
 64. Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst
 65. Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst
 66. Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst
 67. Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst
 68. Parameter Settings for User Entity Instance: fire_trigger:fire_trigger_inst
 69. Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
 70. Parameter Settings for User Entity Instance: gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: gpu:gpu_inst|parity_encoder:u9
 72. Parameter Settings for User Entity Instance: gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "gpu:gpu_inst"
 75. Port Connectivity Checks: "pll:pll_inst"
 76. Port Connectivity Checks: "enemy_spawn_controller:enemy_spawn_controller_inst|prbs:prbs_inst"
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Elapsed Time Per Partition
 79. Analysis & Synthesis Messages
 80. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Aug 19 17:47:02 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; VGA_Sprite                                  ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 652                                         ;
; Total pins                      ; 39                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,990,656                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; top                ; VGA_Sprite         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; sprite_controller_scoreboard.v   ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/sprite_controller_scoreboard.v                     ;         ;
; global_counter.v                 ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/global_counter.v                                   ;         ;
; enemy_spawn_counter.v            ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/enemy_spawn_counter.v                              ;         ;
; enemy_spawn_controller.v         ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/enemy_spawn_controller.v                           ;         ;
; enemy_mux.v                      ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/enemy_mux.v                                        ;         ;
; parity_encoder.v                 ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/parity_encoder.v                                   ;         ;
; muxu.v                           ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/muxu.v                                             ;         ;
; VGA_controller.v                 ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/VGA_controller.v                                   ;         ;
; define.v                         ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/define.v                                           ;         ;
; top.v                            ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/top.v                                              ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/pll.v                                              ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/pll/pll_0002.v                                     ; pll     ;
; colors.v                         ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/colors.v                                           ;         ;
; transp_check.v                   ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/transp_check.v                                     ;         ;
; background_rom.v                 ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/background_rom.v                                   ;         ;
; player_rom.v                     ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/player_rom.v                                       ;         ;
; enemy_rom.v                      ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/enemy_rom.v                                        ;         ;
; game_over_rom.v                  ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/game_over_rom.v                                    ;         ;
; rom_0_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_0_digit.v                                      ;         ;
; rom_1_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_1_digit.v                                      ;         ;
; rom_2_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_2_digit.v                                      ;         ;
; rom_3_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_3_digit.v                                      ;         ;
; rom_4_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_4_digit.v                                      ;         ;
; rom_5_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_5_digit.v                                      ;         ;
; rom_6_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_6_digit.v                                      ;         ;
; rom_7_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_7_digit.v                                      ;         ;
; rom_8_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_8_digit.v                                      ;         ;
; rom_9_digit.v                    ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/rom_9_digit.v                                      ;         ;
; scoreboard.v                     ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/scoreboard.v                                       ;         ;
; binary_to_BCD.v                  ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/binary_to_BCD.v                                    ;         ;
; BCD_to_onehot.v                  ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/BCD_to_onehot.v                                    ;         ;
; game_controller.v                ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/game_controller.v                                  ;         ;
; sprite_controller_player.v       ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/sprite_controller_player.v                         ;         ;
; sprite_controller_enemy.v        ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/sprite_controller_enemy.v                          ;         ;
; sprite_controller_game_over.v    ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/sprite_controller_game_over.v                      ;         ;
; scoreboard_mux.v                 ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/scoreboard_mux.v                                   ;         ;
; prbs.v                           ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/prbs.v                                             ;         ;
; fire_trigger.v                   ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/fire_trigger.v                                     ;         ;
; bullet_rom.v                     ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/bullet_rom.v                                       ;         ;
; sprite_controller_bullet.v       ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/sprite_controller_bullet.v                         ;         ;
; pause_rom.v                      ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/pause_rom.v                                        ;         ;
; title_rom.v                      ; yes             ; User Wizard-Generated File             ; C:/DE0-Nano/FPGA_Invaders/title_rom.v                                        ;         ;
; sprite_controller_title.v        ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/sprite_controller_title.v                          ;         ;
; sprite_controller_pause.v        ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/sprite_controller_pause.v                          ;         ;
; sprite_controller_background.v   ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/sprite_controller_background.v                     ;         ;
; score_encoding.v                 ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/score_encoding.v                                   ;         ;
; gpu.v                            ; yes             ; User Verilog HDL File                  ; C:/DE0-Nano/FPGA_Invaders/gpu.v                                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_m4g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_m4g1.tdf                             ;         ;
; title.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/title.mif                                          ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/decode_dla.tdf                                  ;         ;
; db/mux_tfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/mux_tfb.tdf                                     ;         ;
; db/altsyncram_i4g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_i4g1.tdf                             ;         ;
; pause.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/pause.mif                                          ;         ;
; db/decode_8la.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/decode_8la.tdf                                  ;         ;
; db/mux_ofb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/mux_ofb.tdf                                     ;         ;
; db/altsyncram_7nf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_7nf1.tdf                             ;         ;
; 0.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/0.mif                                              ;         ;
; db/altsyncram_8nf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_8nf1.tdf                             ;         ;
; 1.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/1.mif                                              ;         ;
; db/altsyncram_9nf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_9nf1.tdf                             ;         ;
; 2.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/2.mif                                              ;         ;
; db/altsyncram_anf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_anf1.tdf                             ;         ;
; 3.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/3.mif                                              ;         ;
; db/altsyncram_bnf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_bnf1.tdf                             ;         ;
; 4.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/4.mif                                              ;         ;
; db/altsyncram_cnf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_cnf1.tdf                             ;         ;
; 5.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/5.mif                                              ;         ;
; db/altsyncram_dnf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_dnf1.tdf                             ;         ;
; 6.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/6.mif                                              ;         ;
; db/altsyncram_enf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_enf1.tdf                             ;         ;
; 7.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/7.mif                                              ;         ;
; db/altsyncram_fnf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_fnf1.tdf                             ;         ;
; 8.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/8.mif                                              ;         ;
; db/altsyncram_gnf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_gnf1.tdf                             ;         ;
; 9.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/9.mif                                              ;         ;
; db/altsyncram_9hg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_9hg1.tdf                             ;         ;
; game_over.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/game_over.mif                                      ;         ;
; db/altsyncram_m9h1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_m9h1.tdf                             ;         ;
; enemy_ship_scaled.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/enemy_ship_scaled.mif                              ;         ;
; db/altsyncram_5dh1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_5dh1.tdf                             ;         ;
; player_ship_scaled.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/player_ship_scaled.mif                             ;         ;
; db/altsyncram_13g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_13g1.tdf                             ;         ;
; bullet.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/bullet.mif                                         ;         ;
; db/altsyncram_vah1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_vah1.tdf                             ;         ;
; background_scaled.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/background_scaled.mif                              ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; db/altsyncram_dlf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/altsyncram_dlf1.tdf                             ;         ;
; colors256.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/DE0-Nano/FPGA_Invaders/colors256.mif                                      ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_akc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/DE0-Nano/FPGA_Invaders/db/mux_akc.tdf                                     ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 958                                                                   ;
;                                             ;                                                                       ;
; Combinational ALUT usage for logic          ; 1542                                                                  ;
;     -- 7 input functions                    ; 9                                                                     ;
;     -- 6 input functions                    ; 337                                                                   ;
;     -- 5 input functions                    ; 187                                                                   ;
;     -- 4 input functions                    ; 283                                                                   ;
;     -- <=3 input functions                  ; 726                                                                   ;
;                                             ;                                                                       ;
; Dedicated logic registers                   ; 652                                                                   ;
;                                             ;                                                                       ;
; I/O pins                                    ; 39                                                                    ;
; Total MLAB memory bits                      ; 0                                                                     ;
; Total block memory bits                     ; 1990656                                                               ;
;                                             ;                                                                       ;
; Total DSP Blocks                            ; 0                                                                     ;
;                                             ;                                                                       ;
; Total PLLs                                  ; 1                                                                     ;
;     -- PLLs                                 ; 1                                                                     ;
;                                             ;                                                                       ;
; Maximum fan-out node                        ; pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1006                                                                  ;
; Total fan-out                               ; 12791                                                                 ;
; Average fan-out                             ; 4.87                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Entity Name                  ; Library Name ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |top                                                              ; 1542 (2)            ; 652 (0)                   ; 1990656           ; 0          ; 39   ; 0            ; |top                                                                                                                     ; top                          ; work         ;
;    |background_rom:background_rom|                                ; 8 (0)               ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|background_rom:background_rom                                                                                       ; background_rom               ; work         ;
;       |altsyncram:altsyncram_component|                           ; 8 (0)               ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|background_rom:background_rom|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;          |altsyncram_vah1:auto_generated|                         ; 8 (0)               ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |top|background_rom:background_rom|altsyncram:altsyncram_component|altsyncram_vah1:auto_generated                        ; altsyncram_vah1              ; work         ;
;             |decode_dla:rden_decode|                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|background_rom:background_rom|altsyncram:altsyncram_component|altsyncram_vah1:auto_generated|decode_dla:rden_decode ; decode_dla                   ; work         ;
;    |bullet_rom:bullet_rom|                                        ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|bullet_rom:bullet_rom                                                                                               ; bullet_rom                   ; work         ;
;       |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|bullet_rom:bullet_rom|altsyncram:altsyncram_component                                                               ; altsyncram                   ; work         ;
;          |altsyncram_13g1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|bullet_rom:bullet_rom|altsyncram:altsyncram_component|altsyncram_13g1:auto_generated                                ; altsyncram_13g1              ; work         ;
;    |enemy_mux:enemy_mux_inst|                                     ; 31 (31)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_mux:enemy_mux_inst                                                                                            ; enemy_mux                    ; work         ;
;    |enemy_rom:enemy_rom|                                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|enemy_rom:enemy_rom                                                                                                 ; enemy_rom                    ; work         ;
;       |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|enemy_rom:enemy_rom|altsyncram:altsyncram_component                                                                 ; altsyncram                   ; work         ;
;          |altsyncram_m9h1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|enemy_rom:enemy_rom|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated                                  ; altsyncram_m9h1              ; work         ;
;    |enemy_spawn_controller:enemy_spawn_controller_inst|           ; 154 (0)             ; 135 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst                                                                  ; enemy_spawn_controller       ; work         ;
;       |enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst| ; 25 (25)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst        ; enemy_spawn_counter          ; work         ;
;       |enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst| ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst        ; enemy_spawn_counter          ; work         ;
;       |enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst| ; 17 (17)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst        ; enemy_spawn_counter          ; work         ;
;       |enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst| ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst        ; enemy_spawn_counter          ; work         ;
;       |enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst| ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst        ; enemy_spawn_counter          ; work         ;
;       |enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst| ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst        ; enemy_spawn_counter          ; work         ;
;       |enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst| ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst        ; enemy_spawn_counter          ; work         ;
;       |enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst| ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst        ; enemy_spawn_counter          ; work         ;
;       |global_counter:global_counter_inst|                        ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|global_counter:global_counter_inst                               ; global_counter               ; work         ;
;       |prbs:prbs_inst|                                            ; 2 (2)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|prbs:prbs_inst                                                   ; prbs                         ; work         ;
;    |fire_trigger:fire_trigger_inst|                               ; 11 (11)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|fire_trigger:fire_trigger_inst                                                                                      ; fire_trigger                 ; work         ;
;    |game_controller:game_controller_inst|                         ; 351 (351)           ; 149 (149)                 ; 0                 ; 0          ; 0    ; 0            ; |top|game_controller:game_controller_inst                                                                                ; game_controller              ; work         ;
;    |game_over_rom:game_over_rom|                                  ; 8 (0)               ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|game_over_rom:game_over_rom                                                                                         ; game_over_rom                ; work         ;
;       |altsyncram:altsyncram_component|                           ; 8 (0)               ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|game_over_rom:game_over_rom|altsyncram:altsyncram_component                                                         ; altsyncram                   ; work         ;
;          |altsyncram_9hg1:auto_generated|                         ; 8 (0)               ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |top|game_over_rom:game_over_rom|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated                          ; altsyncram_9hg1              ; work         ;
;             |decode_dla:rden_decode|                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|game_over_rom:game_over_rom|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|decode_dla:rden_decode   ; decode_dla                   ; work         ;
;    |gpu:gpu_inst|                                                 ; 208 (0)             ; 33 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst                                                                                                        ; gpu                          ; work         ;
;       |VGA_controller:u1|                                         ; 83 (83)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst|VGA_controller:u1                                                                                      ; VGA_controller               ; work         ;
;       |colors:u8|                                                 ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst|colors:u8                                                                                              ; colors                       ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component                                                              ; altsyncram                   ; work         ;
;             |altsyncram_dlf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component|altsyncram_dlf1:auto_generated                               ; altsyncram_dlf1              ; work         ;
;       |muxu:u10|                                                  ; 118 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst|muxu:u10                                                                                               ; muxu                         ; work         ;
;          |lpm_mux:LPM_MUX_component|                              ; 118 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component                                                                     ; lpm_mux                      ; work         ;
;             |mux_akc:auto_generated|                              ; 118 (118)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component|mux_akc:auto_generated                                              ; mux_akc                      ; work         ;
;       |parity_encoder:u9|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|gpu:gpu_inst|parity_encoder:u9                                                                                      ; parity_encoder               ; work         ;
;    |pause_rom:pause_rom|                                          ; 4 (0)               ; 4 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |top|pause_rom:pause_rom                                                                                                 ; pause_rom                    ; work         ;
;       |altsyncram:altsyncram_component|                           ; 4 (0)               ; 4 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |top|pause_rom:pause_rom|altsyncram:altsyncram_component                                                                 ; altsyncram                   ; work         ;
;          |altsyncram_i4g1:auto_generated|                         ; 4 (0)               ; 4 (4)                     ; 262144            ; 0          ; 0    ; 0            ; |top|pause_rom:pause_rom|altsyncram:altsyncram_component|altsyncram_i4g1:auto_generated                                  ; altsyncram_i4g1              ; work         ;
;             |decode_8la:rden_decode|                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pause_rom:pause_rom|altsyncram:altsyncram_component|altsyncram_i4g1:auto_generated|decode_8la:rden_decode           ; decode_8la                   ; work         ;
;    |player_rom:player_rom|                                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|player_rom:player_rom                                                                                               ; player_rom                   ; work         ;
;       |altsyncram:altsyncram_component|                           ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|player_rom:player_rom|altsyncram:altsyncram_component                                                               ; altsyncram                   ; work         ;
;          |altsyncram_5dh1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top|player_rom:player_rom|altsyncram:altsyncram_component|altsyncram_5dh1:auto_generated                                ; altsyncram_5dh1              ; work         ;
;    |pll:pll_inst|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_inst                                                                                                        ; pll                          ; pll          ;
;       |pll_0002:pll_inst|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_inst|pll_0002:pll_inst                                                                                      ; pll_0002                     ; pll          ;
;          |altera_pll:altera_pll_i|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i                                                              ; altera_pll                   ; work         ;
;    |score_encoding:score_encoding_inst|                           ; 46 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|score_encoding:score_encoding_inst                                                                                  ; score_encoding               ; work         ;
;       |BCD_to_onehot:BCD_to_onehot_ones|                          ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|score_encoding:score_encoding_inst|BCD_to_onehot:BCD_to_onehot_ones                                                 ; BCD_to_onehot                ; work         ;
;       |BCD_to_onehot:BCD_to_onehot_tens|                          ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|score_encoding:score_encoding_inst|BCD_to_onehot:BCD_to_onehot_tens                                                 ; BCD_to_onehot                ; work         ;
;       |binary_to_BCD:binary_to_BCD|                               ; 26 (26)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|score_encoding:score_encoding_inst|binary_to_BCD:binary_to_BCD                                                      ; binary_to_BCD                ; work         ;
;    |scoreboard:scoreboard|                                        ; 55 (55)             ; 8 (8)                     ; 81920             ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard                                                                                               ; scoreboard                   ; work         ;
;       |rom_0_digit:rom_0_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_0_digit:rom_0_digit                                                                       ; rom_0_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_7nf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component|altsyncram_7nf1:auto_generated        ; altsyncram_7nf1              ; work         ;
;       |rom_1_digit:rom_1_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_1_digit:rom_1_digit                                                                       ; rom_1_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_8nf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated        ; altsyncram_8nf1              ; work         ;
;       |rom_2_digit:rom_2_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_2_digit:rom_2_digit                                                                       ; rom_2_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_9nf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated        ; altsyncram_9nf1              ; work         ;
;       |rom_3_digit:rom_3_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_3_digit:rom_3_digit                                                                       ; rom_3_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_anf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component|altsyncram_anf1:auto_generated        ; altsyncram_anf1              ; work         ;
;       |rom_4_digit:rom_4_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_4_digit:rom_4_digit                                                                       ; rom_4_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_bnf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component|altsyncram_bnf1:auto_generated        ; altsyncram_bnf1              ; work         ;
;       |rom_5_digit:rom_5_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_5_digit:rom_5_digit                                                                       ; rom_5_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_cnf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component|altsyncram_cnf1:auto_generated        ; altsyncram_cnf1              ; work         ;
;       |rom_6_digit:rom_6_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_6_digit:rom_6_digit                                                                       ; rom_6_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_dnf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component|altsyncram_dnf1:auto_generated        ; altsyncram_dnf1              ; work         ;
;       |rom_7_digit:rom_7_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_7_digit:rom_7_digit                                                                       ; rom_7_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_enf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component|altsyncram_enf1:auto_generated        ; altsyncram_enf1              ; work         ;
;       |rom_8_digit:rom_8_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_8_digit:rom_8_digit                                                                       ; rom_8_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_fnf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component|altsyncram_fnf1:auto_generated        ; altsyncram_fnf1              ; work         ;
;       |rom_9_digit:rom_9_digit|                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_9_digit:rom_9_digit                                                                       ; rom_9_digit                  ; work         ;
;          |altsyncram:altsyncram_component|                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component                                       ; altsyncram                   ; work         ;
;             |altsyncram_gnf1:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component|altsyncram_gnf1:auto_generated        ; altsyncram_gnf1              ; work         ;
;    |scoreboard_mux:scoreboard_mux_inst|                           ; 3 (3)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|scoreboard_mux:scoreboard_mux_inst                                                                                  ; scoreboard_mux               ; work         ;
;    |sprite_controller_background:controller_background|           ; 92 (92)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_background:controller_background                                                                  ; sprite_controller_background ; work         ;
;    |sprite_controller_bullet:controller_bullet|                   ; 87 (87)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_bullet:controller_bullet                                                                          ; sprite_controller_bullet     ; work         ;
;    |sprite_controller_enemy:sprite_enemy[0].controller_enemy|     ; 33 (33)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_enemy:sprite_enemy[0].controller_enemy                                                            ; sprite_controller_enemy      ; work         ;
;    |sprite_controller_enemy:sprite_enemy[1].controller_enemy|     ; 37 (37)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_enemy:sprite_enemy[1].controller_enemy                                                            ; sprite_controller_enemy      ; work         ;
;    |sprite_controller_enemy:sprite_enemy[2].controller_enemy|     ; 33 (33)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_enemy:sprite_enemy[2].controller_enemy                                                            ; sprite_controller_enemy      ; work         ;
;    |sprite_controller_enemy:sprite_enemy[3].controller_enemy|     ; 34 (34)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_enemy:sprite_enemy[3].controller_enemy                                                            ; sprite_controller_enemy      ; work         ;
;    |sprite_controller_enemy:sprite_enemy[4].controller_enemy|     ; 30 (30)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_enemy:sprite_enemy[4].controller_enemy                                                            ; sprite_controller_enemy      ; work         ;
;    |sprite_controller_enemy:sprite_enemy[5].controller_enemy|     ; 33 (33)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_enemy:sprite_enemy[5].controller_enemy                                                            ; sprite_controller_enemy      ; work         ;
;    |sprite_controller_enemy:sprite_enemy[6].controller_enemy|     ; 32 (32)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_enemy:sprite_enemy[6].controller_enemy                                                            ; sprite_controller_enemy      ; work         ;
;    |sprite_controller_enemy:sprite_enemy[7].controller_enemy|     ; 36 (36)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_enemy:sprite_enemy[7].controller_enemy                                                            ; sprite_controller_enemy      ; work         ;
;    |sprite_controller_game_over:controller_game_over|             ; 36 (36)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_game_over:controller_game_over                                                                    ; sprite_controller_game_over  ; work         ;
;    |sprite_controller_pause:controller_pause|                     ; 32 (32)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_pause:controller_pause                                                                            ; sprite_controller_pause      ; work         ;
;    |sprite_controller_player:controller_player|                   ; 64 (64)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_player:controller_player                                                                          ; sprite_controller_player     ; work         ;
;    |sprite_controller_scoreboard:controller_scoreboard_ones|      ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_scoreboard:controller_scoreboard_ones                                                             ; sprite_controller_scoreboard ; work         ;
;    |sprite_controller_scoreboard:controller_scoreboard_tens|      ; 16 (16)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_scoreboard:controller_scoreboard_tens                                                             ; sprite_controller_scoreboard ; work         ;
;    |sprite_controller_title:controller_title|                     ; 33 (33)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sprite_controller_title:controller_title                                                                            ; sprite_controller_title      ; work         ;
;    |title_rom:title_rom|                                          ; 8 (0)               ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|title_rom:title_rom                                                                                                 ; title_rom                    ; work         ;
;       |altsyncram:altsyncram_component|                           ; 8 (0)               ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|title_rom:title_rom|altsyncram:altsyncram_component                                                                 ; altsyncram                   ; work         ;
;          |altsyncram_m4g1:auto_generated|                         ; 8 (0)               ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |top|title_rom:title_rom|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated                                  ; altsyncram_m4g1              ; work         ;
;             |decode_dla:rden_decode|                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|title_rom:title_rom|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|decode_dla:rden_decode           ; decode_dla                   ; work         ;
;    |transp_check:transp_check_bullet|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|transp_check:transp_check_bullet                                                                                    ; transp_check                 ; work         ;
;    |transp_check:transp_check_enemy|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|transp_check:transp_check_enemy                                                                                     ; transp_check                 ; work         ;
;    |transp_check:transp_check_player|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|transp_check:transp_check_player                                                                                    ; transp_check                 ; work         ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------+
; Name                                                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                    ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------+
; background_rom:background_rom|altsyncram:altsyncram_component|altsyncram_vah1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM  ; 65536        ; 8            ; --           ; --           ; 524288 ; background_scaled.mif  ;
; bullet_rom:bullet_rom|altsyncram:altsyncram_component|altsyncram_13g1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048   ; bullet.mif             ;
; enemy_rom:enemy_rom|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768  ; enemy_ship_scaled.mif  ;
; game_over_rom:game_over_rom|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM  ; 65536        ; 8            ; --           ; --           ; 524288 ; game_over.mif          ;
; gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component|altsyncram_dlf1:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM  ; 256          ; 24           ; --           ; --           ; 6144   ; colors256.mif          ;
; pause_rom:pause_rom|altsyncram:altsyncram_component|altsyncram_i4g1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM  ; 32768        ; 8            ; --           ; --           ; 262144 ; pause.mif              ;
; player_rom:player_rom|altsyncram:altsyncram_component|altsyncram_5dh1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM  ; 4096         ; 8            ; --           ; --           ; 32768  ; player_ship_scaled.mif ;
; scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component|altsyncram_7nf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../0.mif               ;
; scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../1.mif               ;
; scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../2.mif               ;
; scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component|altsyncram_anf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../3.mif               ;
; scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component|altsyncram_bnf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../4.mif               ;
; scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component|altsyncram_cnf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../5.mif               ;
; scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component|altsyncram_dnf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../6.mif               ;
; scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component|altsyncram_enf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../7.mif               ;
; scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component|altsyncram_fnf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../8.mif               ;
; scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component|altsyncram_gnf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192   ; ../9.mif               ;
; title_rom:title_rom|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM  ; 65536        ; 8            ; --           ; --           ; 524288 ; title.mif              ;
+-------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------+
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|background_rom:background_rom                 ; background_rom.v ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|bullet_rom:bullet_rom                         ; bullet_rom.v     ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|enemy_rom:enemy_rom                           ; enemy_rom.v      ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|game_over_rom:game_over_rom                   ; game_over_rom.v  ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|gpu:gpu_inst|colors:u8                        ; colors.v         ;
; N/A    ; LPM_MUX      ; 18.1    ; N/A          ; N/A          ; |top|gpu:gpu_inst|muxu:u10                         ;                  ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|pause_rom:pause_rom                           ; pause_rom.v      ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|player_rom:player_rom                         ; player_rom.v     ;
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |top|pll:pll_inst                                  ; pll.v            ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_0_digit:rom_0_digit ; rom_0_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_1_digit:rom_1_digit ; rom_1_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_2_digit:rom_2_digit ; rom_2_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_3_digit:rom_3_digit ; rom_3_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_4_digit:rom_4_digit ; rom_4_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_5_digit:rom_5_digit ; rom_5_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_6_digit:rom_6_digit ; rom_6_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_7_digit:rom_7_digit ; rom_7_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_8_digit:rom_8_digit ; rom_8_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|scoreboard:scoreboard|rom_9_digit:rom_9_digit ; rom_9_digit.v    ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |top|title_rom:title_rom                           ; title_rom.v      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; game_controller:game_controller_inst|title_x[0,1]                                                                 ; Stuck at GND due to stuck port data_in                                                                                        ;
; game_controller:game_controller_inst|title_x[7]                                                                   ; Stuck at VCC due to stuck port data_in                                                                                        ;
; game_controller:game_controller_inst|title_x[8]                                                                   ; Stuck at GND due to stuck port data_in                                                                                        ;
; game_controller:game_controller_inst|pause_x[0,1]                                                                 ; Stuck at GND due to stuck port data_in                                                                                        ;
; game_controller:game_controller_inst|pause_x[7]                                                                   ; Stuck at VCC due to stuck port data_in                                                                                        ;
; game_controller:game_controller_inst|pause_x[8]                                                                   ; Stuck at GND due to stuck port data_in                                                                                        ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[8] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[7] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[6] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[5] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[4] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[3] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[2] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[7] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[8] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[6] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[8] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[5] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[8] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[4] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[8] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[3] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[8] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[2] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[8] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[1] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[8] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[6] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[7] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[5] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[7] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[4] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[7] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[3] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[7] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[2] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[7] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[1] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[7] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[0] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[7] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[5] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[6] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[4] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[6] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[3] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[6] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[2] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[6] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[1] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[6] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[0] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[6] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[4] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[5] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[3] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[5] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[2] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[5] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[1] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[5] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[0] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[5] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[3] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[4] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[2] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[4] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[1] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[4] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[0] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[4] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[2] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[3] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[1] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[3] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[0] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[3] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[1] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[2] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[0] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[2] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[0] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[1] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[8] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[7] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[6] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[5] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[4] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[3] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[8] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[7] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[6] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[5] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[4] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[8] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[7] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[6] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[5] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[8] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[7] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[6] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[8] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[7] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst|p[9] ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst|p[8] ; Merged with enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst|p[9] ;
; game_controller:game_controller_inst|game_over_x[0,1,8]                                                           ; Stuck at GND due to stuck port data_in                                                                                        ;
; game_controller:game_controller_inst|game_over_x[7]                                                               ; Stuck at VCC due to stuck port data_in                                                                                        ;
; score_encoding:score_encoding_inst|binary_to_BCD:binary_to_BCD|shift_counter[3]                                   ; Stuck at GND due to stuck port data_in                                                                                        ;
; Total Number of Removed Registers = 76                                                                            ;                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 652   ;
; Number of registers using Synchronous Clear  ; 328   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 515   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------+---------+
; gpu:gpu_inst|VGA_controller:u1|pixel[6]                                                                           ; 36      ;
; gpu:gpu_inst|VGA_controller:u1|pixel[5]                                                                           ; 32      ;
; gpu:gpu_inst|VGA_controller:u1|pixel[8]                                                                           ; 25      ;
; gpu:gpu_inst|VGA_controller:u1|pixel[9]                                                                           ; 31      ;
; gpu:gpu_inst|VGA_controller:u1|pixel[10]                                                                          ; 10      ;
; gpu:gpu_inst|VGA_controller:u1|pixel[11]                                                                          ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|pixel[12]                                                                          ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|pixel[13]                                                                          ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|pixel[14]                                                                          ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|pixel[15]                                                                          ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|line[14]                                                                           ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|line[15]                                                                           ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|line[1]                                                                            ; 19      ;
; gpu:gpu_inst|VGA_controller:u1|line[4]                                                                            ; 30      ;
; gpu:gpu_inst|VGA_controller:u1|line[6]                                                                            ; 32      ;
; gpu:gpu_inst|VGA_controller:u1|line[7]                                                                            ; 43      ;
; gpu:gpu_inst|VGA_controller:u1|line[8]                                                                            ; 46      ;
; gpu:gpu_inst|VGA_controller:u1|line[9]                                                                            ; 43      ;
; gpu:gpu_inst|VGA_controller:u1|line[10]                                                                           ; 41      ;
; gpu:gpu_inst|VGA_controller:u1|line[11]                                                                           ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|line[12]                                                                           ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|line[13]                                                                           ; 4       ;
; gpu:gpu_inst|VGA_controller:u1|line[0]                                                                            ; 35      ;
; game_controller:game_controller_inst|title_x[5]                                                                   ; 2       ;
; game_controller:game_controller_inst|title_x[4]                                                                   ; 3       ;
; game_controller:game_controller_inst|title_x[2]                                                                   ; 5       ;
; game_controller:game_controller_inst|title_x[3]                                                                   ; 5       ;
; game_controller:game_controller_inst|title_x[9]                                                                   ; 3       ;
; game_controller:game_controller_inst|pause_x[5]                                                                   ; 2       ;
; game_controller:game_controller_inst|pause_x[4]                                                                   ; 3       ;
; game_controller:game_controller_inst|pause_x[2]                                                                   ; 5       ;
; game_controller:game_controller_inst|pause_x[3]                                                                   ; 5       ;
; game_controller:game_controller_inst|pause_x[9]                                                                   ; 3       ;
; game_controller:game_controller_inst|game_over_x[4]                                                               ; 5       ;
; game_controller:game_controller_inst|game_over_x[2]                                                               ; 6       ;
; game_controller:game_controller_inst|game_over_x[3]                                                               ; 6       ;
; game_controller:game_controller_inst|game_over_x[5]                                                               ; 4       ;
; game_controller:game_controller_inst|game_over_x[9]                                                               ; 3       ;
; game_controller:game_controller_inst|enemy_y[7]                                                                   ; 11      ;
; game_controller:game_controller_inst|enemy_y[9]                                                                   ; 8       ;
; game_controller:game_controller_inst|enemy_y[3]                                                                   ; 5       ;
; game_controller:game_controller_inst|enemy_y[5]                                                                   ; 6       ;
; game_controller:game_controller_inst|enemy_y[4]                                                                   ; 6       ;
; game_controller:game_controller_inst|enemy_y[2]                                                                   ; 5       ;
; game_controller:game_controller_inst|enemy_y[27]                                                                  ; 11      ;
; game_controller:game_controller_inst|enemy_y[29]                                                                  ; 8       ;
; game_controller:game_controller_inst|enemy_y[23]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[25]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[24]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[22]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[17]                                                                  ; 11      ;
; game_controller:game_controller_inst|enemy_y[19]                                                                  ; 9       ;
; game_controller:game_controller_inst|enemy_y[12]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[15]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[14]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[13]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[37]                                                                  ; 11      ;
; game_controller:game_controller_inst|enemy_y[39]                                                                  ; 9       ;
; game_controller:game_controller_inst|enemy_y[33]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[35]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[34]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[32]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[47]                                                                  ; 9       ;
; game_controller:game_controller_inst|enemy_y[49]                                                                  ; 8       ;
; game_controller:game_controller_inst|enemy_y[43]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[45]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[44]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[42]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[67]                                                                  ; 9       ;
; game_controller:game_controller_inst|enemy_y[69]                                                                  ; 8       ;
; game_controller:game_controller_inst|enemy_y[63]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[65]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[64]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[62]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[57]                                                                  ; 11      ;
; game_controller:game_controller_inst|enemy_y[59]                                                                  ; 9       ;
; game_controller:game_controller_inst|enemy_y[53]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[55]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[54]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[52]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[77]                                                                  ; 11      ;
; game_controller:game_controller_inst|enemy_y[79]                                                                  ; 9       ;
; game_controller:game_controller_inst|enemy_y[73]                                                                  ; 5       ;
; game_controller:game_controller_inst|enemy_y[75]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[74]                                                                  ; 6       ;
; game_controller:game_controller_inst|enemy_y[72]                                                                  ; 5       ;
; game_controller:game_controller_inst|bullet_y[4]                                                                  ; 9       ;
; game_controller:game_controller_inst|bullet_y[9]                                                                  ; 8       ;
; game_controller:game_controller_inst|bullet_y[7]                                                                  ; 8       ;
; game_controller:game_controller_inst|bullet_y[5]                                                                  ; 9       ;
; game_controller:game_controller_inst|bullet_y[3]                                                                  ; 4       ;
; game_controller:game_controller_inst|bullet_y[2]                                                                  ; 5       ;
; game_controller:game_controller_inst|player_x[8]                                                                  ; 6       ;
; game_controller:game_controller_inst|player_x[5]                                                                  ; 6       ;
; game_controller:game_controller_inst|title_flag                                                                   ; 2       ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[8] ; 8       ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[9] ; 8       ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[7] ; 8       ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[6] ; 7       ;
; enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst|p[2] ; 3       ;
; Total number of inverted registers = 113*                                                                         ;         ;
+-------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|gpu:gpu_inst|VGA_controller:u1|pixel[7]                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|fire_trigger:fire_trigger_inst|counter[0]                                                                               ;
; 3:1                ; 99 bits   ; 198 LEs       ; 0 LEs                ; 198 LEs                ; Yes        ; |top|enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst|counter[4] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|sprite_controller_background:controller_background|counter_l[1]                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|score_encoding:score_encoding_inst|binary_to_BCD:binary_to_BCD|shift_register[6]                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|gpu:gpu_inst|VGA_controller:u1|line[2]                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|sprite_controller_background:controller_background|counter_p[3]                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sprite_controller_bullet:controller_bullet|addr[7]                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_player:controller_player|addr[0]                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_enemy:sprite_enemy[0].controller_enemy|addr[6]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_enemy:sprite_enemy[1].controller_enemy|addr[3]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_enemy:sprite_enemy[2].controller_enemy|addr[2]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_enemy:sprite_enemy[3].controller_enemy|addr[5]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_enemy:sprite_enemy[4].controller_enemy|addr[10]                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_enemy:sprite_enemy[5].controller_enemy|addr[1]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_enemy:sprite_enemy[6].controller_enemy|addr[0]                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|sprite_controller_enemy:sprite_enemy[7].controller_enemy|addr[9]                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|sprite_controller_game_over:controller_game_over|addr[12]                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|sprite_controller_title:controller_title|addr[2]                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |top|sprite_controller_pause:controller_pause|addr[0]                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|sprite_controller_scoreboard:controller_scoreboard_ones|addr[1]                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|sprite_controller_scoreboard:controller_scoreboard_tens|addr[4]                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|sprite_controller_background:controller_background|addr[0]                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|scoreboard_mux:scoreboard_mux_inst|onehot_out[6]                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|player_x[0]                                                                        ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |top|sprite_controller_background:controller_background|addr[15]                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|score[2]                                                                           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|bullet_x[1]                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[0]                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[10]                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[20]                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[38]                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[48]                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[58]                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[60]                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[76]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|bullet_y[1]                                                                        ;
; 256:1              ; 12 bits   ; 2040 LEs      ; 48 LEs               ; 1992 LEs               ; Yes        ; |top|enemy_mux:enemy_mux_inst|addr_out[0]                                                                                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |top|scoreboard:scoreboard|scoreboard_data[7]                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|gpu:gpu_inst|VGA_controller:u1|pixel[15]                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|game_over_x[2]                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |top|gpu:gpu_inst|VGA_controller:u1|line[7]                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|player_x[5]                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[2]                                                                         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[19]                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[23]                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[33]                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[47]                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[55]                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[62]                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|game_controller:game_controller_inst|enemy_y[72]                                                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |top|game_controller:game_controller_inst|bullet_y[7]                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|score_encoding:score_encoding_inst|binary_to_BCD:binary_to_BCD|temp_ones                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|score_encoding:score_encoding_inst|binary_to_BCD:binary_to_BCD|temp_tens                                                ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |top|gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component|mux_akc:auto_generated|l3_w0_n0_mux_dataout                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for title_rom:title_rom|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for pause_rom:pause_rom|altsyncram:altsyncram_component|altsyncram_i4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component|altsyncram_7nf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component|altsyncram_anf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component|altsyncram_bnf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component|altsyncram_cnf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component|altsyncram_dnf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component|altsyncram_enf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component|altsyncram_fnf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component|altsyncram_gnf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_over_rom:game_over_rom|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for enemy_rom:enemy_rom|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for player_rom:player_rom|altsyncram:altsyncram_component|altsyncram_5dh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for bullet_rom:bullet_rom|altsyncram:altsyncram_component|altsyncram_13g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for background_rom:background_rom|altsyncram:altsyncram_component|altsyncram_vah1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component|altsyncram_dlf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: title_rom:title_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; title.mif            ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_m4g1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pause_rom:pause_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; pause.mif            ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_i4g1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_scoreboard:controller_scoreboard_tens ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; SPR_X          ; 548   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_scoreboard:controller_scoreboard_ones ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; SPR_X          ; 581   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../0.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_7nf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../1.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_8nf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../2.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_9nf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../3.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_anf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../4.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_bnf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../5.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_cnf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../6.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_dnf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../7.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_enf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../8.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_fnf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ../9.mif             ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_gnf1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_over_rom:game_over_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; game_over.mif        ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9hg1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[0].controller_enemy ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SPR_X          ; 00000000000000000000000000011100 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[1].controller_enemy ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SPR_X          ; 00000000000000000000000001011101 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[2].controller_enemy ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SPR_X          ; 00000000000000000000000010011110 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[3].controller_enemy ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SPR_X          ; 00000000000000000000000011011111 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[4].controller_enemy ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SPR_X          ; 00000000000000000000000100100000 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[5].controller_enemy ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SPR_X          ; 00000000000000000000000101100001 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[6].controller_enemy ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SPR_X          ; 00000000000000000000000110100010 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_controller_enemy:sprite_enemy[7].controller_enemy ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; SPR_X          ; 00000000000000000000000111100011 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_rom:enemy_rom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-------------------------------------+
; Parameter Name                     ; Value                 ; Type                                ;
+------------------------------------+-----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                             ;
; OPERATION_MODE                     ; ROM                   ; Untyped                             ;
; WIDTH_A                            ; 8                     ; Signed Integer                      ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                             ;
; WIDTH_B                            ; 1                     ; Untyped                             ;
; WIDTHAD_B                          ; 1                     ; Untyped                             ;
; NUMWORDS_B                         ; 1                     ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                     ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                             ;
; INIT_FILE                          ; enemy_ship_scaled.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_m9h1       ; Untyped                             ;
+------------------------------------+-----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player_rom:player_rom|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------+
; Parameter Name                     ; Value                  ; Type                                 ;
+------------------------------------+------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                              ;
; OPERATION_MODE                     ; ROM                    ; Untyped                              ;
; WIDTH_A                            ; 8                      ; Signed Integer                       ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                       ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                              ;
; WIDTH_B                            ; 1                      ; Untyped                              ;
; WIDTHAD_B                          ; 1                      ; Untyped                              ;
; NUMWORDS_B                         ; 1                      ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                              ;
; BYTE_SIZE                          ; 8                      ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                              ;
; INIT_FILE                          ; player_ship_scaled.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_5dh1        ; Untyped                              ;
+------------------------------------+------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bullet_rom:bullet_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; bullet.mif           ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_13g1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background_rom:background_rom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                          ;
+------------------------------------+-----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                       ;
; WIDTH_A                            ; 8                     ; Signed Integer                                ;
; WIDTHAD_A                          ; 16                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 65536                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                       ;
; WIDTH_B                            ; 1                     ; Untyped                                       ;
; WIDTHAD_B                          ; 1                     ; Untyped                                       ;
; NUMWORDS_B                         ; 1                     ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                     ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                       ;
; INIT_FILE                          ; background_scaled.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_vah1       ; Untyped                                       ;
+------------------------------------+-----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_controller:game_controller_inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                          ;
; UPDATE         ; 001   ; Unsigned Binary                                          ;
; GAME_OVER      ; 010   ; Unsigned Binary                                          ;
; PAUSE          ; 011   ; Unsigned Binary                                          ;
; TITLE          ; 100   ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; TITLE          ; 100   ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[1].enemy_spawn_counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; TITLE          ; 100   ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[2].enemy_spawn_counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; TITLE          ; 100   ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[3].enemy_spawn_counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; TITLE          ; 100   ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[4].enemy_spawn_counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; TITLE          ; 100   ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[5].enemy_spawn_counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; TITLE          ; 100   ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[6].enemy_spawn_counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; TITLE          ; 100   ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[7].enemy_spawn_counter_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; TITLE          ; 100   ; Unsigned Binary                                                                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fire_trigger:fire_trigger_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WAIT           ; 0     ; Unsigned Binary                                    ;
; COUNT          ; 1     ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                              ;
; fractional_vco_multiplier            ; false                  ; String                              ;
; pll_type                             ; General                ; String                              ;
; pll_subtype                          ; General                ; String                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; false                  ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; false                  ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; false                  ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; false                  ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; false                  ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; false                  ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; false                  ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; false                  ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; false                  ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; false                  ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; false                  ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; false                  ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; false                  ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; false                  ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; false                  ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; false                  ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; false                  ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; gclk                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 24                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; colors256.mif        ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_dlf1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpu:gpu_inst|parity_encoder:u9 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; OHW            ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+---------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                    ;
+------------------------+-----------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 8         ; Signed Integer                                          ;
; LPM_SIZE               ; 9         ; Signed Integer                                          ;
; LPM_WIDTHS             ; 4         ; Signed Integer                                          ;
; LPM_PIPELINE           ; 0         ; Untyped                                                 ;
; CBXI_PARAMETER         ; mux_akc   ; Untyped                                                 ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                 ;
+------------------------+-----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 18                                                                            ;
; Entity Instance                           ; title_rom:title_rom|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; pause_rom:pause_rom|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; game_over_rom:game_over_rom|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; enemy_rom:enemy_rom|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; player_rom:player_rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; bullet_rom:bullet_rom|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; background_rom:background_rom|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 24                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "gpu:gpu_inst"              ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; rden_out[8]         ; Input ; Info     ; Stuck at VCC ;
; sprite_data[71..64] ; Input ; Info     ; Stuck at GND ;
+---------------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                     ;
+--------+---------+------------------+--------------------------------------------------------+
; Port   ; Type    ; Severity         ; Details                                                ;
+--------+---------+------------------+--------------------------------------------------------+
; rst    ; Input   ; Info             ; Stuck at GND                                           ;
; locked ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+--------+---------+------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "enemy_spawn_controller:enemy_spawn_controller_inst|prbs:prbs_inst"                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; prbs_val[17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 652                         ;
;     ENA               ; 163                         ;
;     ENA SCLR          ; 320                         ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 8                           ;
;     plain             ; 129                         ;
; arriav_lcell_comb     ; 1543                        ;
;     arith             ; 516                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 498                         ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 9                           ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 1018                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 123                         ;
;         4 data inputs ; 283                         ;
;         5 data inputs ; 187                         ;
;         6 data inputs ; 337                         ;
; boundary_port         ; 39                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 352                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Aug 19 17:46:33 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Sprite -c VGA_Sprite
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller_scoreboard.v
    Info (12023): Found entity 1: sprite_controller_scoreboard File: C:/DE0-Nano/FPGA_Invaders/sprite_controller_scoreboard.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file global_counter.v
    Info (12023): Found entity 1: global_counter File: C:/DE0-Nano/FPGA_Invaders/global_counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file enemy_spawn_counter.v
    Info (12023): Found entity 1: enemy_spawn_counter File: C:/DE0-Nano/FPGA_Invaders/enemy_spawn_counter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file enemy_spawn_controller.v
    Info (12023): Found entity 1: enemy_spawn_controller File: C:/DE0-Nano/FPGA_Invaders/enemy_spawn_controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file enemy_mux.v
    Info (12023): Found entity 1: enemy_mux File: C:/DE0-Nano/FPGA_Invaders/enemy_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file parity_encoder.v
    Info (12023): Found entity 1: parity_encoder File: C:/DE0-Nano/FPGA_Invaders/parity_encoder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file muxu.v
    Info (12023): Found entity 1: muxu File: C:/DE0-Nano/FPGA_Invaders/muxu.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_controller File: C:/DE0-Nano/FPGA_Invaders/VGA_controller.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file define.v
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/DE0-Nano/FPGA_Invaders/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/DE0-Nano/FPGA_Invaders/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file colors.v
    Info (12023): Found entity 1: colors File: C:/DE0-Nano/FPGA_Invaders/colors.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file transp_check.v
    Info (12023): Found entity 1: transp_check File: C:/DE0-Nano/FPGA_Invaders/transp_check.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file background_rom.v
    Info (12023): Found entity 1: background_rom File: C:/DE0-Nano/FPGA_Invaders/background_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file player_rom.v
    Info (12023): Found entity 1: player_rom File: C:/DE0-Nano/FPGA_Invaders/player_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file enemy_rom.v
    Info (12023): Found entity 1: enemy_rom File: C:/DE0-Nano/FPGA_Invaders/enemy_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file game_over_rom.v
    Info (12023): Found entity 1: game_over_rom File: C:/DE0-Nano/FPGA_Invaders/game_over_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_0_digit.v
    Info (12023): Found entity 1: rom_0_digit File: C:/DE0-Nano/FPGA_Invaders/rom_0_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_1_digit.v
    Info (12023): Found entity 1: rom_1_digit File: C:/DE0-Nano/FPGA_Invaders/rom_1_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_2_digit.v
    Info (12023): Found entity 1: rom_2_digit File: C:/DE0-Nano/FPGA_Invaders/rom_2_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_3_digit.v
    Info (12023): Found entity 1: rom_3_digit File: C:/DE0-Nano/FPGA_Invaders/rom_3_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_4_digit.v
    Info (12023): Found entity 1: rom_4_digit File: C:/DE0-Nano/FPGA_Invaders/rom_4_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_5_digit.v
    Info (12023): Found entity 1: rom_5_digit File: C:/DE0-Nano/FPGA_Invaders/rom_5_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_6_digit.v
    Info (12023): Found entity 1: rom_6_digit File: C:/DE0-Nano/FPGA_Invaders/rom_6_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_7_digit.v
    Info (12023): Found entity 1: rom_7_digit File: C:/DE0-Nano/FPGA_Invaders/rom_7_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_8_digit.v
    Info (12023): Found entity 1: rom_8_digit File: C:/DE0-Nano/FPGA_Invaders/rom_8_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_9_digit.v
    Info (12023): Found entity 1: rom_9_digit File: C:/DE0-Nano/FPGA_Invaders/rom_9_digit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file scoreboard.v
    Info (12023): Found entity 1: scoreboard File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_to_bcd.v
    Info (12023): Found entity 1: binary_to_BCD File: C:/DE0-Nano/FPGA_Invaders/binary_to_BCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_onehot.v
    Info (12023): Found entity 1: BCD_to_onehot File: C:/DE0-Nano/FPGA_Invaders/BCD_to_onehot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_controller.v
    Info (12023): Found entity 1: game_controller File: C:/DE0-Nano/FPGA_Invaders/game_controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller_player.v
    Info (12023): Found entity 1: sprite_controller_player File: C:/DE0-Nano/FPGA_Invaders/sprite_controller_player.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller_enemy.v
    Info (12023): Found entity 1: sprite_controller_enemy File: C:/DE0-Nano/FPGA_Invaders/sprite_controller_enemy.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller_game_over.v
    Info (12023): Found entity 1: sprite_controller_game_over File: C:/DE0-Nano/FPGA_Invaders/sprite_controller_game_over.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file scoreboard_mux.v
    Info (12023): Found entity 1: scoreboard_mux File: C:/DE0-Nano/FPGA_Invaders/scoreboard_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file prbs.v
    Info (12023): Found entity 1: prbs File: C:/DE0-Nano/FPGA_Invaders/prbs.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file fire_trigger.v
    Info (12023): Found entity 1: fire_trigger File: C:/DE0-Nano/FPGA_Invaders/fire_trigger.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file bullet_rom.v
    Info (12023): Found entity 1: bullet_rom File: C:/DE0-Nano/FPGA_Invaders/bullet_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller_bullet.v
    Info (12023): Found entity 1: sprite_controller_bullet File: C:/DE0-Nano/FPGA_Invaders/sprite_controller_bullet.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pause_rom.v
    Info (12023): Found entity 1: pause_rom File: C:/DE0-Nano/FPGA_Invaders/pause_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file title_rom.v
    Info (12023): Found entity 1: title_rom File: C:/DE0-Nano/FPGA_Invaders/title_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller_title.v
    Info (12023): Found entity 1: sprite_controller_title File: C:/DE0-Nano/FPGA_Invaders/sprite_controller_title.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller_pause.v
    Info (12023): Found entity 1: sprite_controller_pause File: C:/DE0-Nano/FPGA_Invaders/sprite_controller_pause.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller_background.v
    Info (12023): Found entity 1: sprite_controller_background File: C:/DE0-Nano/FPGA_Invaders/sprite_controller_background.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file score_encoding.v
    Info (12023): Found entity 1: score_encoding File: C:/DE0-Nano/FPGA_Invaders/score_encoding.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gpu.v
    Info (12023): Found entity 1: gpu File: C:/DE0-Nano/FPGA_Invaders/gpu.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "transp_check" for hierarchy "transp_check:transp_check_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 92
Info (12128): Elaborating entity "sprite_controller_title" for hierarchy "sprite_controller_title:controller_title" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 124
Info (12128): Elaborating entity "title_rom" for hierarchy "title_rom:title_rom" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "title_rom:title_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/title_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "title_rom:title_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/title_rom.v Line: 85
Info (12133): Instantiated megafunction "title_rom:title_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/title_rom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "title.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info (12023): Found entity 1: altsyncram_m4g1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_m4g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_m4g1" for hierarchy "title_rom:title_rom|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/DE0-Nano/FPGA_Invaders/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "title_rom:title_rom|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|decode_dla:rden_decode" File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_m4g1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/DE0-Nano/FPGA_Invaders/db/mux_tfb.tdf Line: 22
Info (12128): Elaborating entity "mux_tfb" for hierarchy "title_rom:title_rom|altsyncram:altsyncram_component|altsyncram_m4g1:auto_generated|mux_tfb:mux2" File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_m4g1.tdf Line: 42
Info (12128): Elaborating entity "sprite_controller_pause" for hierarchy "sprite_controller_pause:controller_pause" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 143
Info (12128): Elaborating entity "pause_rom" for hierarchy "pause_rom:pause_rom" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 150
Info (12128): Elaborating entity "altsyncram" for hierarchy "pause_rom:pause_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/pause_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "pause_rom:pause_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/pause_rom.v Line: 85
Info (12133): Instantiated megafunction "pause_rom:pause_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/pause_rom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pause.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i4g1.tdf
    Info (12023): Found entity 1: altsyncram_i4g1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_i4g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_i4g1" for hierarchy "pause_rom:pause_rom|altsyncram:altsyncram_component|altsyncram_i4g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/DE0-Nano/FPGA_Invaders/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "pause_rom:pause_rom|altsyncram:altsyncram_component|altsyncram_i4g1:auto_generated|decode_8la:rden_decode" File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_i4g1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/DE0-Nano/FPGA_Invaders/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "pause_rom:pause_rom|altsyncram:altsyncram_component|altsyncram_i4g1:auto_generated|mux_ofb:mux2" File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_i4g1.tdf Line: 42
Info (12128): Elaborating entity "sprite_controller_scoreboard" for hierarchy "sprite_controller_scoreboard:controller_scoreboard_tens" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 163
Info (12128): Elaborating entity "sprite_controller_scoreboard" for hierarchy "sprite_controller_scoreboard:controller_scoreboard_ones" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 175
Info (12128): Elaborating entity "scoreboard" for hierarchy "scoreboard:scoreboard" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 184
Info (10264): Verilog HDL Case Statement information at scoreboard.v(82): all case item expressions in this case statement are onehot File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 82
Info (12128): Elaborating entity "rom_0_digit" for hierarchy "scoreboard:scoreboard|rom_0_digit:rom_0_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_0_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_0_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_0_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7nf1.tdf
    Info (12023): Found entity 1: altsyncram_7nf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_7nf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7nf1" for hierarchy "scoreboard:scoreboard|rom_0_digit:rom_0_digit|altsyncram:altsyncram_component|altsyncram_7nf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_1_digit" for hierarchy "scoreboard:scoreboard|rom_1_digit:rom_1_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_1_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_1_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_1_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nf1.tdf
    Info (12023): Found entity 1: altsyncram_8nf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_8nf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8nf1" for hierarchy "scoreboard:scoreboard|rom_1_digit:rom_1_digit|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_2_digit" for hierarchy "scoreboard:scoreboard|rom_2_digit:rom_2_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_2_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_2_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_2_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9nf1.tdf
    Info (12023): Found entity 1: altsyncram_9nf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_9nf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9nf1" for hierarchy "scoreboard:scoreboard|rom_2_digit:rom_2_digit|altsyncram:altsyncram_component|altsyncram_9nf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_3_digit" for hierarchy "scoreboard:scoreboard|rom_3_digit:rom_3_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_3_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_3_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_3_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_anf1.tdf
    Info (12023): Found entity 1: altsyncram_anf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_anf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_anf1" for hierarchy "scoreboard:scoreboard|rom_3_digit:rom_3_digit|altsyncram:altsyncram_component|altsyncram_anf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_4_digit" for hierarchy "scoreboard:scoreboard|rom_4_digit:rom_4_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_4_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_4_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_4_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bnf1.tdf
    Info (12023): Found entity 1: altsyncram_bnf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_bnf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bnf1" for hierarchy "scoreboard:scoreboard|rom_4_digit:rom_4_digit|altsyncram:altsyncram_component|altsyncram_bnf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_5_digit" for hierarchy "scoreboard:scoreboard|rom_5_digit:rom_5_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_5_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_5_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_5_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cnf1.tdf
    Info (12023): Found entity 1: altsyncram_cnf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_cnf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cnf1" for hierarchy "scoreboard:scoreboard|rom_5_digit:rom_5_digit|altsyncram:altsyncram_component|altsyncram_cnf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_6_digit" for hierarchy "scoreboard:scoreboard|rom_6_digit:rom_6_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_6_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_6_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_6_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dnf1.tdf
    Info (12023): Found entity 1: altsyncram_dnf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_dnf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dnf1" for hierarchy "scoreboard:scoreboard|rom_6_digit:rom_6_digit|altsyncram:altsyncram_component|altsyncram_dnf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_7_digit" for hierarchy "scoreboard:scoreboard|rom_7_digit:rom_7_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_7_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_7_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_7_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_enf1.tdf
    Info (12023): Found entity 1: altsyncram_enf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_enf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_enf1" for hierarchy "scoreboard:scoreboard|rom_7_digit:rom_7_digit|altsyncram:altsyncram_component|altsyncram_enf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_8_digit" for hierarchy "scoreboard:scoreboard|rom_8_digit:rom_8_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_8_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_8_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_8_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fnf1.tdf
    Info (12023): Found entity 1: altsyncram_fnf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_fnf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fnf1" for hierarchy "scoreboard:scoreboard|rom_8_digit:rom_8_digit|altsyncram:altsyncram_component|altsyncram_fnf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_9_digit" for hierarchy "scoreboard:scoreboard|rom_9_digit:rom_9_digit" File: C:/DE0-Nano/FPGA_Invaders/scoreboard.v Line: 79
Info (12128): Elaborating entity "altsyncram" for hierarchy "scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_9_digit.v Line: 85
Info (12130): Elaborated megafunction instantiation "scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/rom_9_digit.v Line: 85
Info (12133): Instantiated megafunction "scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/rom_9_digit.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../9.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gnf1.tdf
    Info (12023): Found entity 1: altsyncram_gnf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_gnf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gnf1" for hierarchy "scoreboard:scoreboard|rom_9_digit:rom_9_digit|altsyncram:altsyncram_component|altsyncram_gnf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "scoreboard_mux" for hierarchy "scoreboard_mux:scoreboard_mux_inst" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 195
Info (10264): Verilog HDL Case Statement information at scoreboard_mux.v(18): all case item expressions in this case statement are onehot File: C:/DE0-Nano/FPGA_Invaders/scoreboard_mux.v Line: 18
Info (12128): Elaborating entity "sprite_controller_game_over" for hierarchy "sprite_controller_game_over:controller_game_over" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 209
Info (12128): Elaborating entity "game_over_rom" for hierarchy "game_over_rom:game_over_rom" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 216
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_over_rom:game_over_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/game_over_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "game_over_rom:game_over_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/game_over_rom.v Line: 85
Info (12133): Instantiated megafunction "game_over_rom:game_over_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/game_over_rom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "game_over.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf
    Info (12023): Found entity 1: altsyncram_9hg1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_9hg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_9hg1" for hierarchy "game_over_rom:game_over_rom|altsyncram:altsyncram_component|altsyncram_9hg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite_controller_enemy" for hierarchy "sprite_controller_enemy:sprite_enemy[0].controller_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 234
Info (12128): Elaborating entity "sprite_controller_enemy" for hierarchy "sprite_controller_enemy:sprite_enemy[1].controller_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 234
Info (12128): Elaborating entity "sprite_controller_enemy" for hierarchy "sprite_controller_enemy:sprite_enemy[2].controller_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 234
Info (12128): Elaborating entity "sprite_controller_enemy" for hierarchy "sprite_controller_enemy:sprite_enemy[3].controller_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 234
Info (12128): Elaborating entity "sprite_controller_enemy" for hierarchy "sprite_controller_enemy:sprite_enemy[4].controller_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 234
Info (12128): Elaborating entity "sprite_controller_enemy" for hierarchy "sprite_controller_enemy:sprite_enemy[5].controller_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 234
Info (12128): Elaborating entity "sprite_controller_enemy" for hierarchy "sprite_controller_enemy:sprite_enemy[6].controller_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 234
Info (12128): Elaborating entity "sprite_controller_enemy" for hierarchy "sprite_controller_enemy:sprite_enemy[7].controller_enemy" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 234
Info (12128): Elaborating entity "enemy_mux" for hierarchy "enemy_mux:enemy_mux_inst" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 244
Info (10264): Verilog HDL Case Statement information at enemy_mux.v(13): all case item expressions in this case statement are onehot File: C:/DE0-Nano/FPGA_Invaders/enemy_mux.v Line: 13
Info (12128): Elaborating entity "enemy_rom" for hierarchy "enemy_rom:enemy_rom" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 252
Info (12128): Elaborating entity "altsyncram" for hierarchy "enemy_rom:enemy_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/enemy_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "enemy_rom:enemy_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/enemy_rom.v Line: 85
Info (12133): Instantiated megafunction "enemy_rom:enemy_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/enemy_rom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "enemy_ship_scaled.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m9h1.tdf
    Info (12023): Found entity 1: altsyncram_m9h1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_m9h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m9h1" for hierarchy "enemy_rom:enemy_rom|altsyncram:altsyncram_component|altsyncram_m9h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite_controller_player" for hierarchy "sprite_controller_player:controller_player" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 265
Info (12128): Elaborating entity "player_rom" for hierarchy "player_rom:player_rom" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 272
Info (12128): Elaborating entity "altsyncram" for hierarchy "player_rom:player_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/player_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "player_rom:player_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/player_rom.v Line: 85
Info (12133): Instantiated megafunction "player_rom:player_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/player_rom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "player_ship_scaled.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5dh1.tdf
    Info (12023): Found entity 1: altsyncram_5dh1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_5dh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5dh1" for hierarchy "player_rom:player_rom|altsyncram:altsyncram_component|altsyncram_5dh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite_controller_bullet" for hierarchy "sprite_controller_bullet:controller_bullet" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 284
Info (12128): Elaborating entity "bullet_rom" for hierarchy "bullet_rom:bullet_rom" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 291
Info (12128): Elaborating entity "altsyncram" for hierarchy "bullet_rom:bullet_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/bullet_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "bullet_rom:bullet_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/bullet_rom.v Line: 85
Info (12133): Instantiated megafunction "bullet_rom:bullet_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/bullet_rom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bullet.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_13g1.tdf
    Info (12023): Found entity 1: altsyncram_13g1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_13g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_13g1" for hierarchy "bullet_rom:bullet_rom|altsyncram:altsyncram_component|altsyncram_13g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sprite_controller_background" for hierarchy "sprite_controller_background:controller_background" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 303
Info (12128): Elaborating entity "background_rom" for hierarchy "background_rom:background_rom" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 310
Info (12128): Elaborating entity "altsyncram" for hierarchy "background_rom:background_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/background_rom.v Line: 85
Info (12130): Elaborated megafunction instantiation "background_rom:background_rom|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/background_rom.v Line: 85
Info (12133): Instantiated megafunction "background_rom:background_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/background_rom.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "background_scaled.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vah1.tdf
    Info (12023): Found entity 1: altsyncram_vah1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_vah1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_vah1" for hierarchy "background_rom:background_rom|altsyncram:altsyncram_component|altsyncram_vah1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "score_encoding" for hierarchy "score_encoding:score_encoding_inst" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 319
Info (12128): Elaborating entity "binary_to_BCD" for hierarchy "score_encoding:score_encoding_inst|binary_to_BCD:binary_to_BCD" File: C:/DE0-Nano/FPGA_Invaders/score_encoding.v Line: 17
Info (12128): Elaborating entity "BCD_to_onehot" for hierarchy "score_encoding:score_encoding_inst|BCD_to_onehot:BCD_to_onehot_ones" File: C:/DE0-Nano/FPGA_Invaders/score_encoding.v Line: 24
Info (12128): Elaborating entity "game_controller" for hierarchy "game_controller:game_controller_inst" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 346
Info (12128): Elaborating entity "enemy_spawn_controller" for hierarchy "enemy_spawn_controller:enemy_spawn_controller_inst" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 356
Info (12128): Elaborating entity "enemy_spawn_counter" for hierarchy "enemy_spawn_controller:enemy_spawn_controller_inst|enemy_spawn_counter:spawn_for[0].enemy_spawn_counter_inst" File: C:/DE0-Nano/FPGA_Invaders/enemy_spawn_controller.v Line: 26
Info (12128): Elaborating entity "global_counter" for hierarchy "enemy_spawn_controller:enemy_spawn_controller_inst|global_counter:global_counter_inst" File: C:/DE0-Nano/FPGA_Invaders/enemy_spawn_controller.v Line: 37
Info (12128): Elaborating entity "prbs" for hierarchy "enemy_spawn_controller:enemy_spawn_controller_inst|prbs:prbs_inst" File: C:/DE0-Nano/FPGA_Invaders/enemy_spawn_controller.v Line: 44
Info (12128): Elaborating entity "fire_trigger" for hierarchy "fire_trigger:fire_trigger_inst" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 366
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 374
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll_inst|pll_0002:pll_inst" File: C:/DE0-Nano/FPGA_Invaders/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/DE0-Nano/FPGA_Invaders/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/DE0-Nano/FPGA_Invaders/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "gpu" for hierarchy "gpu:gpu_inst" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 395
Info (12128): Elaborating entity "VGA_controller" for hierarchy "gpu:gpu_inst|VGA_controller:u1" File: C:/DE0-Nano/FPGA_Invaders/gpu.v Line: 43
Info (12128): Elaborating entity "colors" for hierarchy "gpu:gpu_inst|colors:u8" File: C:/DE0-Nano/FPGA_Invaders/gpu.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/colors.v Line: 82
Info (12130): Elaborated megafunction instantiation "gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component" File: C:/DE0-Nano/FPGA_Invaders/colors.v Line: 82
Info (12133): Instantiated megafunction "gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/colors.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "colors256.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlf1.tdf
    Info (12023): Found entity 1: altsyncram_dlf1 File: C:/DE0-Nano/FPGA_Invaders/db/altsyncram_dlf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dlf1" for hierarchy "gpu:gpu_inst|colors:u8|altsyncram:altsyncram_component|altsyncram_dlf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "parity_encoder" for hierarchy "gpu:gpu_inst|parity_encoder:u9" File: C:/DE0-Nano/FPGA_Invaders/gpu.v Line: 54
Info (12128): Elaborating entity "muxu" for hierarchy "gpu:gpu_inst|muxu:u10" File: C:/DE0-Nano/FPGA_Invaders/gpu.v Line: 60
Info (12128): Elaborating entity "lpm_mux" for hierarchy "gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component" File: C:/DE0-Nano/FPGA_Invaders/muxu.v Line: 26
Info (12130): Elaborated megafunction instantiation "gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component" File: C:/DE0-Nano/FPGA_Invaders/muxu.v Line: 26
Info (12133): Instantiated megafunction "gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/DE0-Nano/FPGA_Invaders/muxu.v Line: 26
    Info (12134): Parameter "lpm_size" = "9"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_akc.tdf
    Info (12023): Found entity 1: mux_akc File: C:/DE0-Nano/FPGA_Invaders/db/mux_akc.tdf Line: 22
Info (12128): Elaborating entity "mux_akc" for hierarchy "gpu:gpu_inst|muxu:u10|lpm_mux:LPM_MUX_component|mux_akc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "blank_n" is stuck at VCC File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 10
    Warning (13410): Pin "sync_n" is stuck at VCC File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/DE0-Nano/FPGA_Invaders/output_files/VGA_Sprite.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn_sig[1]" File: C:/DE0-Nano/FPGA_Invaders/top.v Line: 5
Info (21057): Implemented 2031 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1639 logic cells
    Info (21064): Implemented 352 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Fri Aug 19 17:47:02 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/DE0-Nano/FPGA_Invaders/output_files/VGA_Sprite.map.smsg.


