-- Vhdl model created from schematic C:\Xilinx52i\spartan2\data\drawing\or12.sch - Mon Oct 04 11:52:28 2004

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
-- synopsys translate_off
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;
-- synopsys translate_on

ENTITY OR12_MXILINX_negconverter IS
   PORT ( I0	:	IN	STD_LOGIC; 
          I1	:	IN	STD_LOGIC; 
          I10	:	IN	STD_LOGIC; 
          I11	:	IN	STD_LOGIC; 
          I2	:	IN	STD_LOGIC; 
          I3	:	IN	STD_LOGIC; 
          I4	:	IN	STD_LOGIC; 
          I5	:	IN	STD_LOGIC; 
          I6	:	IN	STD_LOGIC; 
          I7	:	IN	STD_LOGIC; 
          I8	:	IN	STD_LOGIC; 
          I9	:	IN	STD_LOGIC; 
          O	:	OUT	STD_LOGIC);

end OR12_MXILINX_negconverter;

ARCHITECTURE SCHEMATIC OF OR12_MXILINX_negconverter IS
   SIGNAL O_DUMMY	:	STD_LOGIC;
   SIGNAL S0	:	STD_LOGIC;
   SIGNAL S1	:	STD_LOGIC;
   SIGNAL S2	:	STD_LOGIC;
   SIGNAL dummy	:	STD_LOGIC;

   ATTRIBUTE BOX_TYPE : STRING;
   ATTRIBUTE RLOC : STRING ;
   ATTRIBUTE RLOC OF I_36_187 : LABEL IS "R0C0.S0";
   ATTRIBUTE RLOC OF I_36_138 : LABEL IS "R0C0.S1";
   ATTRIBUTE RLOC OF I_36_29 : LABEL IS "R0C0.S1";
   ATTRIBUTE RLOC OF I_36_142 : LABEL IS "R0C0.S0";

   COMPONENT FMAP
      PORT ( I1	:	IN	STD_LOGIC; 
             I2	:	IN	STD_LOGIC; 
             I3	:	IN	STD_LOGIC; 
             I4	:	IN	STD_LOGIC; 
             O	:	IN	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF FMAP : COMPONENT IS "BLACK_BOX";
   COMPONENT OR3
      PORT ( I0	:	IN	STD_LOGIC; 
             I1	:	IN	STD_LOGIC; 
             I2	:	IN	STD_LOGIC; 
             O	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF OR3 : COMPONENT IS "BLACK_BOX";
   COMPONENT OR4
      PORT ( I0	:	IN	STD_LOGIC; 
             I1	:	IN	STD_LOGIC; 
             I2	:	IN	STD_LOGIC; 
             I3	:	IN	STD_LOGIC; 
             O	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF OR4 : COMPONENT IS "BLACK_BOX";
BEGIN
   O <= O_DUMMY;

   I_36_187 : FMAP
      PORT MAP (I1=>I8, I2=>I9, I3=>I10, I4=>I11, O=>S2);

   I_36_138 : FMAP
      PORT MAP (I1=>I4, I2=>I5, I3=>I6, I4=>I7, O=>S1);

   I_36_29 : FMAP
      PORT MAP (I1=>I0, I2=>I1, I3=>I2, I4=>I3, O=>S0);

   I_36_142 : FMAP
      PORT MAP (I1=>S0, I2=>S1, I3=>S2, I4=>dummy, O=>O_DUMMY);

   I_36_182 : OR3
      PORT MAP (I0=>S0, I1=>S1, I2=>S2, O=>O_DUMMY);

   I_36_110 : OR4
      PORT MAP (I0=>I0, I1=>I1, I2=>I2, I3=>I3, O=>S0);

   I_36_127 : OR4
      PORT MAP (I0=>I4, I1=>I5, I2=>I6, I3=>I7, O=>S1);

   I_36_151 : OR4
      PORT MAP (I0=>I8, I1=>I9, I2=>I10, I3=>I11, O=>S2);

END SCHEMATIC;



-- Vhdl model created from schematic C:\Xilinx52i\spartan2\data\drawing\comp4.sch - Mon Oct 04 11:52:28 2004

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
-- synopsys translate_off
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;
-- synopsys translate_on

ENTITY COMP4_MXILINX_negconverter IS
   PORT ( A0	:	IN	STD_LOGIC; 
          A1	:	IN	STD_LOGIC; 
          A2	:	IN	STD_LOGIC; 
          A3	:	IN	STD_LOGIC; 
          B0	:	IN	STD_LOGIC; 
          B1	:	IN	STD_LOGIC; 
          B2	:	IN	STD_LOGIC; 
          B3	:	IN	STD_LOGIC; 
          EQ	:	OUT	STD_LOGIC);

end COMP4_MXILINX_negconverter;

ARCHITECTURE SCHEMATIC OF COMP4_MXILINX_negconverter IS
   SIGNAL AB0	:	STD_LOGIC;
   SIGNAL AB1	:	STD_LOGIC;
   SIGNAL AB2	:	STD_LOGIC;
   SIGNAL AB3	:	STD_LOGIC;

   ATTRIBUTE BOX_TYPE : STRING;

   COMPONENT AND4
      PORT ( I0	:	IN	STD_LOGIC; 
             I1	:	IN	STD_LOGIC; 
             I2	:	IN	STD_LOGIC; 
             I3	:	IN	STD_LOGIC; 
             O	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF AND4 : COMPONENT IS "BLACK_BOX";
   COMPONENT XNOR2
      PORT ( I0	:	IN	STD_LOGIC; 
             I1	:	IN	STD_LOGIC; 
             O	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF XNOR2 : COMPONENT IS "BLACK_BOX";
BEGIN

   I_36_32 : AND4
      PORT MAP (I0=>AB3, I1=>AB2, I2=>AB1, I3=>AB0, O=>EQ);

   I_36_43 : XNOR2
      PORT MAP (I0=>B0, I1=>A0, O=>AB0);

   I_36_42 : XNOR2
      PORT MAP (I0=>B1, I1=>A1, O=>AB1);

   I_36_33 : XNOR2
      PORT MAP (I0=>B2, I1=>A2, O=>AB2);

   I_36_34 : XNOR2
      PORT MAP (I0=>B3, I1=>A3, O=>AB3);

END SCHEMATIC;



-- Vhdl model created from schematic negconverter.sch - Mon Oct 04 11:52:28 2004

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
-- synopsys translate_off
LIBRARY UNISIM;
USE UNISIM.Vcomponents.ALL;
-- synopsys translate_on

ENTITY negconverter IS
   PORT ( Enable	:	IN	STD_LOGIC; 
          I0	:	IN	STD_LOGIC; 
          I1	:	IN	STD_LOGIC; 
          I2	:	IN	STD_LOGIC; 
          I3	:	IN	STD_LOGIC; 
          O0	:	OUT	STD_LOGIC; 
          O1	:	OUT	STD_LOGIC; 
          O2	:	OUT	STD_LOGIC; 
          O3	:	OUT	STD_LOGIC);

end negconverter;

ARCHITECTURE SCHEMATIC OF negconverter IS
   SIGNAL XLXN_105	:	STD_LOGIC;
   SIGNAL XLXN_110	:	STD_LOGIC;
   SIGNAL XLXN_111	:	STD_LOGIC;
   SIGNAL XLXN_112	:	STD_LOGIC;
   SIGNAL XLXN_113	:	STD_LOGIC;
   SIGNAL XLXN_118	:	STD_LOGIC;
   SIGNAL XLXN_119	:	STD_LOGIC;
   SIGNAL XLXN_120	:	STD_LOGIC;
   SIGNAL XLXN_121	:	STD_LOGIC;
   SIGNAL XLXN_124	:	STD_LOGIC;
   SIGNAL XLXN_125	:	STD_LOGIC;
   SIGNAL XLXN_126	:	STD_LOGIC;
   SIGNAL XLXN_127	:	STD_LOGIC;
   SIGNAL XLXN_131	:	STD_LOGIC;
   SIGNAL XLXN_132	:	STD_LOGIC;
   SIGNAL XLXN_133	:	STD_LOGIC;
   SIGNAL XLXN_134	:	STD_LOGIC;
   SIGNAL XLXN_139	:	STD_LOGIC;
   SIGNAL XLXN_14	:	STD_LOGIC;
   SIGNAL XLXN_140	:	STD_LOGIC;
   SIGNAL XLXN_141	:	STD_LOGIC;
   SIGNAL XLXN_142	:	STD_LOGIC;
   SIGNAL XLXN_147	:	STD_LOGIC;
   SIGNAL XLXN_148	:	STD_LOGIC;
   SIGNAL XLXN_149	:	STD_LOGIC;
   SIGNAL XLXN_152	:	STD_LOGIC;
   SIGNAL XLXN_156	:	STD_LOGIC;
   SIGNAL XLXN_157	:	STD_LOGIC;
   SIGNAL XLXN_158	:	STD_LOGIC;
   SIGNAL XLXN_159	:	STD_LOGIC;
   SIGNAL XLXN_16	:	STD_LOGIC;
   SIGNAL XLXN_164	:	STD_LOGIC;
   SIGNAL XLXN_165	:	STD_LOGIC;
   SIGNAL XLXN_166	:	STD_LOGIC;
   SIGNAL XLXN_167	:	STD_LOGIC;
   SIGNAL XLXN_173	:	STD_LOGIC;
   SIGNAL XLXN_174	:	STD_LOGIC;
   SIGNAL XLXN_175	:	STD_LOGIC;
   SIGNAL XLXN_176	:	STD_LOGIC;
   SIGNAL XLXN_177	:	STD_LOGIC;
   SIGNAL XLXN_178	:	STD_LOGIC;
   SIGNAL XLXN_179	:	STD_LOGIC;
   SIGNAL XLXN_180	:	STD_LOGIC;
   SIGNAL XLXN_181	:	STD_LOGIC;
   SIGNAL XLXN_182	:	STD_LOGIC;
   SIGNAL XLXN_183	:	STD_LOGIC;
   SIGNAL XLXN_184	:	STD_LOGIC;
   SIGNAL XLXN_186	:	STD_LOGIC;
   SIGNAL XLXN_187	:	STD_LOGIC;
   SIGNAL XLXN_189	:	STD_LOGIC;
   SIGNAL XLXN_192	:	STD_LOGIC;
   SIGNAL XLXN_193	:	STD_LOGIC;
   SIGNAL XLXN_194	:	STD_LOGIC;
   SIGNAL XLXN_196	:	STD_LOGIC;
   SIGNAL XLXN_197	:	STD_LOGIC;
   SIGNAL XLXN_199	:	STD_LOGIC;
   SIGNAL XLXN_200	:	STD_LOGIC;
   SIGNAL XLXN_205	:	STD_LOGIC;
   SIGNAL XLXN_206	:	STD_LOGIC;
   SIGNAL XLXN_209	:	STD_LOGIC;
   SIGNAL XLXN_210	:	STD_LOGIC;
   SIGNAL XLXN_214	:	STD_LOGIC;
   SIGNAL XLXN_215	:	STD_LOGIC;
   SIGNAL XLXN_219	:	STD_LOGIC;
   SIGNAL XLXN_221	:	STD_LOGIC;
   SIGNAL XLXN_223	:	STD_LOGIC;
   SIGNAL XLXN_5	:	STD_LOGIC;
   SIGNAL XLXN_6	:	STD_LOGIC;
   SIGNAL XLXN_65	:	STD_LOGIC;
   SIGNAL XLXN_74	:	STD_LOGIC;
   SIGNAL XLXN_75	:	STD_LOGIC;
   SIGNAL XLXN_76	:	STD_LOGIC;
   SIGNAL XLXN_77	:	STD_LOGIC;
   SIGNAL XLXN_78	:	STD_LOGIC;
   SIGNAL XLXN_81	:	STD_LOGIC;
   SIGNAL XLXN_85	:	STD_LOGIC;
   SIGNAL XLXN_89	:	STD_LOGIC;
   SIGNAL XLXN_92	:	STD_LOGIC;
   SIGNAL XLXN_94	:	STD_LOGIC;
   SIGNAL XLXN_97	:	STD_LOGIC;
   SIGNAL XLXN_99	:	STD_LOGIC;

   ATTRIBUTE BOX_TYPE : STRING;
   ATTRIBUTE HU_SET : STRING ;
   ATTRIBUTE HU_SET OF XLXI_6 : LABEL IS "XLXI_6_4";
   ATTRIBUTE HU_SET OF XLXI_7 : LABEL IS "XLXI_7_5";
   ATTRIBUTE HU_SET OF XLXI_8 : LABEL IS "XLXI_8_6";
   ATTRIBUTE HU_SET OF XLXI_9 : LABEL IS "XLXI_9_7";
   ATTRIBUTE HU_SET OF XLXI_10 : LABEL IS "XLXI_10_8";
   ATTRIBUTE HU_SET OF XLXI_11 : LABEL IS "XLXI_11_9";
   ATTRIBUTE HU_SET OF XLXI_5 : LABEL IS "XLXI_5_3";
   ATTRIBUTE HU_SET OF XLXI_4 : LABEL IS "XLXI_4_2";
   ATTRIBUTE HU_SET OF XLXI_3 : LABEL IS "XLXI_3_1";
   ATTRIBUTE HU_SET OF XLXI_2 : LABEL IS "XLXI_2_0";
   ATTRIBUTE HU_SET OF XLXI_21 : LABEL IS "XLXI_21_10";
   ATTRIBUTE HU_SET OF XLXI_22 : LABEL IS "XLXI_22_11";
   ATTRIBUTE HU_SET OF XLXI_23 : LABEL IS "XLXI_23_12";
   ATTRIBUTE HU_SET OF XLXI_24 : LABEL IS "XLXI_24_13";

   COMPONENT AND2
      PORT ( I0	:	IN	STD_LOGIC; 
             I1	:	IN	STD_LOGIC; 
             O	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF AND2 : COMPONENT IS "BLACK_BOX";
   COMPONENT COMP4_MXILINX_negconverter
      PORT ( A0	:	IN	STD_LOGIC; 
             A1	:	IN	STD_LOGIC; 
             A2	:	IN	STD_LOGIC; 
             A3	:	IN	STD_LOGIC; 
             B0	:	IN	STD_LOGIC; 
             B1	:	IN	STD_LOGIC; 
             B2	:	IN	STD_LOGIC; 
             B3	:	IN	STD_LOGIC; 
             EQ	:	OUT	STD_LOGIC);
   END COMPONENT;

   COMPONENT GND
      PORT ( G	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF GND : COMPONENT IS "BLACK_BOX";
   COMPONENT OR12_MXILINX_negconverter
      PORT ( I0	:	IN	STD_LOGIC; 
             I1	:	IN	STD_LOGIC; 
             I10	:	IN	STD_LOGIC; 
             I11	:	IN	STD_LOGIC; 
             I2	:	IN	STD_LOGIC; 
             I3	:	IN	STD_LOGIC; 
             I4	:	IN	STD_LOGIC; 
             I5	:	IN	STD_LOGIC; 
             I6	:	IN	STD_LOGIC; 
             I7	:	IN	STD_LOGIC; 
             I8	:	IN	STD_LOGIC; 
             I9	:	IN	STD_LOGIC; 
             O	:	OUT	STD_LOGIC);
   END COMPONENT;

   COMPONENT VCC
      PORT ( P	:	OUT	STD_LOGIC);
   END COMPONENT;

   ATTRIBUTE BOX_TYPE OF VCC : COMPONENT IS "BLACK_BOX";
BEGIN

   XLXI_51 : AND2
      PORT MAP (I0=>XLXN_206, I1=>XLXN_94, O=>XLXN_148);

   XLXI_25 : AND2
      PORT MAP (I0=>XLXN_192, I1=>XLXN_78, O=>XLXN_110);

   XLXI_26 : AND2
      PORT MAP (I0=>XLXN_192, I1=>XLXN_78, O=>XLXN_111);

   XLXI_27 : AND2
      PORT MAP (I0=>XLXN_192, I1=>XLXN_78, O=>XLXN_112);

   XLXI_28 : AND2
      PORT MAP (I0=>XLXN_189, I1=>XLXN_78, O=>XLXN_113);

   XLXI_33 : AND2
      PORT MAP (I0=>XLXN_194, I1=>XLXN_81, O=>XLXN_118);

   XLXI_34 : AND2
      PORT MAP (I0=>XLXN_194, I1=>XLXN_81, O=>XLXN_119);

   XLXI_35 : AND2
      PORT MAP (I0=>XLXN_194, I1=>XLXN_81, O=>XLXN_120);

   XLXI_36 : AND2
      PORT MAP (I0=>XLXN_193, I1=>XLXN_81, O=>XLXN_121);

   XLXI_37 : AND2
      PORT MAP (I0=>XLXN_196, I1=>XLXN_85, O=>XLXN_124);

   XLXI_38 : AND2
      PORT MAP (I0=>XLXN_197, I1=>XLXN_85, O=>XLXN_125);

   XLXI_39 : AND2
      PORT MAP (I0=>XLXN_197, I1=>XLXN_85, O=>XLXN_126);

   XLXI_40 : AND2
      PORT MAP (I0=>XLXN_196, I1=>XLXN_85, O=>XLXN_127);

   XLXI_42 : AND2
      PORT MAP (I0=>XLXN_200, I1=>XLXN_89, O=>XLXN_131);

   XLXI_43 : AND2
      PORT MAP (I0=>XLXN_199, I1=>XLXN_89, O=>XLXN_132);

   XLXI_44 : AND2
      PORT MAP (I0=>XLXN_200, I1=>XLXN_89, O=>XLXN_133);

   XLXI_45 : AND2
      PORT MAP (I0=>XLXN_199, I1=>XLXN_89, O=>XLXN_134);

   XLXI_46 : AND2
      PORT MAP (I0=>XLXN_223, I1=>XLXN_92, O=>XLXN_139);

   XLXI_47 : AND2
      PORT MAP (I0=>XLXN_223, I1=>XLXN_92, O=>XLXN_140);

   XLXI_48 : AND2
      PORT MAP (I0=>XLXN_221, I1=>XLXN_92, O=>XLXN_141);

   XLXI_49 : AND2
      PORT MAP (I0=>XLXN_223, I1=>XLXN_92, O=>XLXN_142);

   XLXI_50 : AND2
      PORT MAP (I0=>XLXN_206, I1=>XLXN_94, O=>XLXN_147);

   XLXI_92 : AND2
      PORT MAP (I0=>Enable, I1=>XLXN_184, O=>O3);

   XLXI_91 : AND2
      PORT MAP (I0=>Enable, I1=>XLXN_183, O=>O2);

   XLXI_90 : AND2
      PORT MAP (I0=>Enable, I1=>XLXN_182, O=>O1);

   XLXI_89 : AND2
      PORT MAP (I0=>Enable, I1=>XLXN_181, O=>O0);

   XLXI_65 : AND2
      PORT MAP (I0=>XLXN_219, I1=>XLXN_105, O=>XLXN_173);

   XLXI_64 : AND2
      PORT MAP (I0=>XLXN_219, I1=>XLXN_105, O=>XLXN_174);

   XLXI_63 : AND2
      PORT MAP (I0=>XLXN_219, I1=>XLXN_105, O=>XLXN_175);

   XLXI_62 : AND2
      PORT MAP (I0=>XLXN_219, I1=>XLXN_105, O=>XLXN_176);

   XLXI_61 : AND2
      PORT MAP (I0=>XLXN_214, I1=>XLXN_99, O=>XLXN_167);

   XLXI_60 : AND2
      PORT MAP (I0=>XLXN_214, I1=>XLXN_99, O=>XLXN_166);

   XLXI_59 : AND2
      PORT MAP (I0=>XLXN_214, I1=>XLXN_99, O=>XLXN_165);

   XLXI_58 : AND2
      PORT MAP (I0=>XLXN_215, I1=>XLXN_99, O=>XLXN_164);

   XLXI_57 : AND2
      PORT MAP (I0=>XLXN_209, I1=>XLXN_97, O=>XLXN_159);

   XLXI_56 : AND2
      PORT MAP (I0=>XLXN_209, I1=>XLXN_97, O=>XLXN_158);

   XLXI_16 : AND2
      PORT MAP (I0=>XLXN_187, I1=>XLXN_65, O=>XLXN_74);

   XLXI_17 : AND2
      PORT MAP (I0=>XLXN_186, I1=>XLXN_65, O=>XLXN_75);

   XLXI_18 : AND2
      PORT MAP (I0=>XLXN_186, I1=>XLXN_65, O=>XLXN_76);

   XLXI_19 : AND2
      PORT MAP (I0=>XLXN_187, I1=>XLXN_65, O=>XLXN_77);

   XLXI_55 : AND2
      PORT MAP (I0=>XLXN_210, I1=>XLXN_97, O=>XLXN_157);

   XLXI_54 : AND2
      PORT MAP (I0=>XLXN_209, I1=>XLXN_97, O=>XLXN_156);

   XLXI_53 : AND2
      PORT MAP (I0=>XLXN_205, I1=>XLXN_94, O=>XLXN_152);

   XLXI_52 : AND2
      PORT MAP (I0=>XLXN_205, I1=>XLXN_94, O=>XLXN_149);

   XLXI_6 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_5, B1=>XLXN_5,
      B2=>XLXN_6, B3=>XLXN_5, EQ=>XLXN_89);

   XLXI_7 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_16, B1=>XLXN_14,
      B2=>XLXN_16, B3=>XLXN_14, EQ=>XLXN_92);

   XLXI_8 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_14, B1=>XLXN_16,
      B2=>XLXN_16, B3=>XLXN_14, EQ=>XLXN_94);

   XLXI_9 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_16, B1=>XLXN_16,
      B2=>XLXN_16, B3=>XLXN_14, EQ=>XLXN_97);

   XLXI_10 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_14, B1=>XLXN_14,
      B2=>XLXN_14, B3=>XLXN_16, EQ=>XLXN_99);

   XLXI_11 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_16, B1=>XLXN_14,
      B2=>XLXN_14, B3=>XLXN_16, EQ=>XLXN_105);

   XLXI_5 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_6, B1=>XLXN_6,
      B2=>XLXN_5, B3=>XLXN_5, EQ=>XLXN_85);

   XLXI_4 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_5, B1=>XLXN_6,
      B2=>XLXN_5, B3=>XLXN_5, EQ=>XLXN_81);

   XLXI_3 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_6, B1=>XLXN_5,
      B2=>XLXN_5, B3=>XLXN_5, EQ=>XLXN_78);

   XLXI_2 : COMP4_MXILINX_negconverter
      PORT MAP (A0=>I0, A1=>I1, A2=>I2, A3=>I3, B0=>XLXN_5, B1=>XLXN_5,
      B2=>XLXN_5, B3=>XLXN_5, EQ=>XLXN_65);

   XLXI_84 : GND
      PORT MAP (G=>XLXN_180);

   XLXI_86 : GND
      PORT MAP (G=>XLXN_177);

   XLXI_74 : GND
      PORT MAP (G=>XLXN_223);

   XLXI_73 : GND
      PORT MAP (G=>XLXN_205);

   XLXI_72 : GND
      PORT MAP (G=>XLXN_209);

   XLXI_71 : GND
      PORT MAP (G=>XLXN_214);

   XLXI_70 : GND
      PORT MAP (G=>XLXN_219);

   XLXI_69 : GND
      PORT MAP (G=>XLXN_199);

   XLXI_68 : GND
      PORT MAP (G=>XLXN_196);

   XLXI_67 : GND
      PORT MAP (G=>XLXN_193);

   XLXI_66 : GND
      PORT MAP (G=>XLXN_192);

   XLXI_20 : GND
      PORT MAP (G=>XLXN_186);

   XLXI_88 : GND
      PORT MAP (G=>XLXN_179);

   XLXI_12 : GND
      PORT MAP (G=>XLXN_5);

   XLXI_13 : GND
      PORT MAP (G=>XLXN_14);

   XLXI_87 : GND
      PORT MAP (G=>XLXN_178);

   XLXI_21 : OR12_MXILINX_negconverter
      PORT MAP (I0=>XLXN_180, I1=>XLXN_180, I10=>XLXN_110, I11=>XLXN_74,
      I2=>XLXN_176, I3=>XLXN_164, I4=>XLXN_156, I5=>XLXN_147, I6=>XLXN_139,
      I7=>XLXN_131, I8=>XLXN_124, I9=>XLXN_118, O=>XLXN_181);

   XLXI_22 : OR12_MXILINX_negconverter
      PORT MAP (I0=>XLXN_177, I1=>XLXN_177, I10=>XLXN_111, I11=>XLXN_75,
      I2=>XLXN_175, I3=>XLXN_165, I4=>XLXN_157, I5=>XLXN_148, I6=>XLXN_140,
      I7=>XLXN_132, I8=>XLXN_125, I9=>XLXN_119, O=>XLXN_182);

   XLXI_23 : OR12_MXILINX_negconverter
      PORT MAP (I0=>XLXN_178, I1=>XLXN_178, I10=>XLXN_112, I11=>XLXN_76,
      I2=>XLXN_174, I3=>XLXN_166, I4=>XLXN_158, I5=>XLXN_149, I6=>XLXN_141,
      I7=>XLXN_133, I8=>XLXN_126, I9=>XLXN_120, O=>XLXN_183);

   XLXI_24 : OR12_MXILINX_negconverter
      PORT MAP (I0=>XLXN_179, I1=>XLXN_179, I10=>XLXN_113, I11=>XLXN_77,
      I2=>XLXN_173, I3=>XLXN_167, I4=>XLXN_159, I5=>XLXN_152, I6=>XLXN_142,
      I7=>XLXN_134, I8=>XLXN_127, I9=>XLXN_121, O=>XLXN_184);

   XLXI_77 : VCC
      PORT MAP (P=>XLXN_197);

   XLXI_78 : VCC
      PORT MAP (P=>XLXN_200);

   XLXI_80 : VCC
      PORT MAP (P=>XLXN_215);

   XLXI_81 : VCC
      PORT MAP (P=>XLXN_210);

   XLXI_82 : VCC
      PORT MAP (P=>XLXN_206);

   XLXI_83 : VCC
      PORT MAP (P=>XLXN_221);

   XLXI_76 : VCC
      PORT MAP (P=>XLXN_194);

   XLXI_75 : VCC
      PORT MAP (P=>XLXN_189);

   XLXI_14 : VCC
      PORT MAP (P=>XLXN_6);

   XLXI_15 : VCC
      PORT MAP (P=>XLXN_16);

   XLXI_93 : VCC
      PORT MAP (P=>XLXN_187);

END SCHEMATIC;



