# CORDIC-With-16-Stage-Pipeline
Designed the architecture of CORDIC with a straightforward implementation that uses a pipeline of 16 stages and fixed-point arithmetic and implemented the digital circuit in Verilog. And developed a test bench to verify the functionality through waveform
