{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493462401382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493462401389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 11:40:01 2017 " "Processing started: Sat Apr 29 11:40:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493462401389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493462401389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dec2_4En -c Dec2_4En " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dec2_4En -c Dec2_4En" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493462401389 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1493462402058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En-Behavioral " "Found design unit 1: Dec2_4En-Behavioral" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493462416386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En " "Found entity 1: Dec2_4En" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493462416386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493462416386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4en_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4en_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En_Tb-Stimulus " "Found design unit 1: Dec2_4En_Tb-Stimulus" {  } { { "Dec2_4En_Tb.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493462416389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En_Tb " "Found entity 1: Dec2_4En_Tb" {  } { { "Dec2_4En_Tb.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493462416389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493462416389 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "inputs Dec2_4En_Tb.vhd(19) " "VHDL Association List error at Dec2_4En_Tb.vhd(19): formal \"inputs\" does not exist" {  } { { "Dec2_4En_Tb.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd" 19 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1493462416436 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "in1 Dec2_4En_Tb.vhd(17) " "VHDL error at Dec2_4En_Tb.vhd(17): formal port or parameter \"in1\" must have actual or default value" {  } { { "Dec2_4En_Tb.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd" 17 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1493462416436 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "in1 Dec2_4En.vhd(6) " "HDL error at Dec2_4En.vhd(6): see declaration for object \"in1\"" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493462416436 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "827 " "Peak virtual memory: 827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493462416541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 29 11:40:16 2017 " "Processing ended: Sat Apr 29 11:40:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493462416541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493462416541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493462416541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493462416541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493462417198 ""}
