|test2
DE10CLK => SDRAMtest:DRAM.de10_clk_clk
DE10CLK => estado_pres~1.DATAIN
RW_switch => estado_sig.e2.DATAB
RW_switch => estado_sig.e3.DATAB
addrUp => fsm.IN1
addDw => fsm.IN1
DE10Reset => Selector4.IN3
DE10Reset => estado_pres~3.DATAIN
led_out[0] <= led_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[1] <= led_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[2] <= led_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[3] <= led_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[4] <= led_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[5] <= led_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[6] <= led_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[7] <= led_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[8] <= led_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[9] <= led_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[10] <= led_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[11] <= led_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[12] <= led_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[13] <= led_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[14] <= led_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
led_out[15] <= led_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
display0[0] <= <VCC>
display0[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
display0[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
display0[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
display0[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
display0[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
display0[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
display0[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
display1[0] <= <VCC>
display1[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
display1[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
display1[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
display1[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
display1[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
display1[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
display1[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
display2[0] <= <VCC>
display2[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
display2[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
display2[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
display2[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
display2[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
display2[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
display2[7] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
display3[0] <= <VCC>
display3[1] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
display3[2] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
display3[3] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
display3[4] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
display3[5] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
display3[6] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
display3[7] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= SDRAMtest:DRAM.sdram_clk_clk
DRAM_ADDR[0] <= SDRAMtest:DRAM.sdram_wire_addr[0]
DRAM_ADDR[1] <= SDRAMtest:DRAM.sdram_wire_addr[1]
DRAM_ADDR[2] <= SDRAMtest:DRAM.sdram_wire_addr[2]
DRAM_ADDR[3] <= SDRAMtest:DRAM.sdram_wire_addr[3]
DRAM_ADDR[4] <= SDRAMtest:DRAM.sdram_wire_addr[4]
DRAM_ADDR[5] <= SDRAMtest:DRAM.sdram_wire_addr[5]
DRAM_ADDR[6] <= SDRAMtest:DRAM.sdram_wire_addr[6]
DRAM_ADDR[7] <= SDRAMtest:DRAM.sdram_wire_addr[7]
DRAM_ADDR[8] <= SDRAMtest:DRAM.sdram_wire_addr[8]
DRAM_ADDR[9] <= SDRAMtest:DRAM.sdram_wire_addr[9]
DRAM_ADDR[10] <= SDRAMtest:DRAM.sdram_wire_addr[10]
DRAM_ADDR[11] <= SDRAMtest:DRAM.sdram_wire_addr[11]
DRAM_ADDR[12] <= SDRAMtest:DRAM.sdram_wire_addr[12]
DRAM_BA[0] <= SDRAMtest:DRAM.sdram_wire_ba[0]
DRAM_BA[1] <= SDRAMtest:DRAM.sdram_wire_ba[1]
DRAM_CAS_N <= SDRAMtest:DRAM.sdram_wire_cas_n
DRAM_CKE <= SDRAMtest:DRAM.sdram_wire_cke
DRAM_CS_N <= SDRAMtest:DRAM.sdram_wire_cs_n
DRAM_DQ[0] <> SDRAMtest:DRAM.sdram_wire_dq[0]
DRAM_DQ[1] <> SDRAMtest:DRAM.sdram_wire_dq[1]
DRAM_DQ[2] <> SDRAMtest:DRAM.sdram_wire_dq[2]
DRAM_DQ[3] <> SDRAMtest:DRAM.sdram_wire_dq[3]
DRAM_DQ[4] <> SDRAMtest:DRAM.sdram_wire_dq[4]
DRAM_DQ[5] <> SDRAMtest:DRAM.sdram_wire_dq[5]
DRAM_DQ[6] <> SDRAMtest:DRAM.sdram_wire_dq[6]
DRAM_DQ[7] <> SDRAMtest:DRAM.sdram_wire_dq[7]
DRAM_DQ[8] <> SDRAMtest:DRAM.sdram_wire_dq[8]
DRAM_DQ[9] <> SDRAMtest:DRAM.sdram_wire_dq[9]
DRAM_DQ[10] <> SDRAMtest:DRAM.sdram_wire_dq[10]
DRAM_DQ[11] <> SDRAMtest:DRAM.sdram_wire_dq[11]
DRAM_DQ[12] <> SDRAMtest:DRAM.sdram_wire_dq[12]
DRAM_DQ[13] <> SDRAMtest:DRAM.sdram_wire_dq[13]
DRAM_DQ[14] <> SDRAMtest:DRAM.sdram_wire_dq[14]
DRAM_DQ[15] <> SDRAMtest:DRAM.sdram_wire_dq[15]
DRAM_DQM[0] <= SDRAMtest:DRAM.sdram_wire_dqm[0]
DRAM_DQM[1] <= SDRAMtest:DRAM.sdram_wire_dqm[1]
DRAM_RAS_N <= SDRAMtest:DRAM.sdram_wire_ras_n
DRAM_WE_N <= SDRAMtest:DRAM.sdram_wire_we_n


|test2|SDRAMtest:DRAM
avalon_reset_reset <= altera_reset_controller:rst_controller.reset_out
de10_clk_clk => SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0.ref_clk_clk
de10_clk_clk => altera_reset_controller:rst_controller_001.clk
master_controller_address[0] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[0]
master_controller_address[1] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[1]
master_controller_address[2] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[2]
master_controller_address[3] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[3]
master_controller_address[4] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[4]
master_controller_address[5] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[5]
master_controller_address[6] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[6]
master_controller_address[7] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[7]
master_controller_address[8] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[8]
master_controller_address[9] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[9]
master_controller_address[10] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[10]
master_controller_address[11] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[11]
master_controller_address[12] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[12]
master_controller_address[13] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[13]
master_controller_address[14] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[14]
master_controller_address[15] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[15]
master_controller_address[16] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[16]
master_controller_address[17] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[17]
master_controller_address[18] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[18]
master_controller_address[19] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[19]
master_controller_address[20] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[20]
master_controller_address[21] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[21]
master_controller_address[22] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[22]
master_controller_address[23] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[23]
master_controller_address[24] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[24]
master_controller_address[25] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_address[25]
master_controller_read => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_read
master_controller_waitrequest <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_waitrequest
master_controller_readdata[0] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[0]
master_controller_readdata[1] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[1]
master_controller_readdata[2] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[2]
master_controller_readdata[3] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[3]
master_controller_readdata[4] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[4]
master_controller_readdata[5] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[5]
master_controller_readdata[6] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[6]
master_controller_readdata[7] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[7]
master_controller_readdata[8] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[8]
master_controller_readdata[9] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[9]
master_controller_readdata[10] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[10]
master_controller_readdata[11] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[11]
master_controller_readdata[12] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[12]
master_controller_readdata[13] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[13]
master_controller_readdata[14] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[14]
master_controller_readdata[15] <= SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_readdata[15]
master_controller_write => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_write
master_controller_writedata[0] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[0]
master_controller_writedata[1] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[1]
master_controller_writedata[2] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[2]
master_controller_writedata[3] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[3]
master_controller_writedata[4] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[4]
master_controller_writedata[5] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[5]
master_controller_writedata[6] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[6]
master_controller_writedata[7] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[7]
master_controller_writedata[8] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[8]
master_controller_writedata[9] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[9]
master_controller_writedata[10] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[10]
master_controller_writedata[11] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[11]
master_controller_writedata[12] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[12]
master_controller_writedata[13] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[13]
master_controller_writedata[14] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[14]
master_controller_writedata[15] => SDRAMtest_mm_interconnect_0:mm_interconnect_0.Avalon_MM_0_avm_m0_writedata[15]
reset_reset_n => altera_reset_controller:rst_controller_001.reset_in0
sdram_clk_clk <= SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0.sdram_clk_clk
sdram_wire_addr[0] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[0]
sdram_wire_addr[1] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[1]
sdram_wire_addr[2] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[2]
sdram_wire_addr[3] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[3]
sdram_wire_addr[4] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[4]
sdram_wire_addr[5] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[5]
sdram_wire_addr[6] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[6]
sdram_wire_addr[7] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[7]
sdram_wire_addr[8] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[8]
sdram_wire_addr[9] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[9]
sdram_wire_addr[10] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[10]
sdram_wire_addr[11] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[11]
sdram_wire_addr[12] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_addr[12]
sdram_wire_ba[0] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_ba[0]
sdram_wire_ba[1] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_ba[1]
sdram_wire_cas_n <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_cas_n
sdram_wire_cke <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_cke
sdram_wire_cs_n <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_cs_n
sdram_wire_dq[0] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[0]
sdram_wire_dq[1] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[1]
sdram_wire_dq[2] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[2]
sdram_wire_dq[3] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[3]
sdram_wire_dq[4] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[4]
sdram_wire_dq[5] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[5]
sdram_wire_dq[6] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[6]
sdram_wire_dq[7] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[7]
sdram_wire_dq[8] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[8]
sdram_wire_dq[9] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[9]
sdram_wire_dq[10] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[10]
sdram_wire_dq[11] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[11]
sdram_wire_dq[12] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[12]
sdram_wire_dq[13] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[13]
sdram_wire_dq[14] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[14]
sdram_wire_dq[15] <> SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dq[15]
sdram_wire_dqm[0] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dqm[0]
sdram_wire_dqm[1] <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_dqm[1]
sdram_wire_ras_n <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_ras_n
sdram_wire_we_n <= SDRAMtest_new_sdram_controller_0:new_sdram_controller_0.zs_we_n


|test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|test2|SDRAMtest:DRAM|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
sys_clk_clk <= altera_up_altpll:sys_pll.outclk0
sdram_clk_clk <= altera_up_altpll:sys_pll.outclk1
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll
refclk => refclk.IN1
reset => ~NO_FANOUT~
outclk0 <= altpll:PLL_for_DE_Series_Boards.clk
outclk1 <= altpll:PLL_for_DE_Series_Boards.clk
outclk2 <= altpll:PLL_for_DE_Series_Boards.clk
locked <= altpll:PLL_for_DE_Series_Boards.locked


|test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards
inclk[0] => altpll_nea2:auto_generated.inclk[0]
inclk[1] => altpll_nea2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_nea2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_nea2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|test2|SDRAMtest:DRAM|SDRAMtest_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|test2|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0
sys_sdram_pll_0_sys_clk_clk => sys_sdram_pll_0_sys_clk_clk.IN2
Avalon_MM_0_reset_reset_bridge_in_reset_reset => Avalon_MM_0_reset_reset_bridge_in_reset_reset.IN2
Avalon_MM_0_avm_m0_address[0] => Avalon_MM_0_avm_m0_address[0].IN1
Avalon_MM_0_avm_m0_address[1] => Avalon_MM_0_avm_m0_address[1].IN1
Avalon_MM_0_avm_m0_address[2] => Avalon_MM_0_avm_m0_address[2].IN1
Avalon_MM_0_avm_m0_address[3] => Avalon_MM_0_avm_m0_address[3].IN1
Avalon_MM_0_avm_m0_address[4] => Avalon_MM_0_avm_m0_address[4].IN1
Avalon_MM_0_avm_m0_address[5] => Avalon_MM_0_avm_m0_address[5].IN1
Avalon_MM_0_avm_m0_address[6] => Avalon_MM_0_avm_m0_address[6].IN1
Avalon_MM_0_avm_m0_address[7] => Avalon_MM_0_avm_m0_address[7].IN1
Avalon_MM_0_avm_m0_address[8] => Avalon_MM_0_avm_m0_address[8].IN1
Avalon_MM_0_avm_m0_address[9] => Avalon_MM_0_avm_m0_address[9].IN1
Avalon_MM_0_avm_m0_address[10] => Avalon_MM_0_avm_m0_address[10].IN1
Avalon_MM_0_avm_m0_address[11] => Avalon_MM_0_avm_m0_address[11].IN1
Avalon_MM_0_avm_m0_address[12] => Avalon_MM_0_avm_m0_address[12].IN1
Avalon_MM_0_avm_m0_address[13] => Avalon_MM_0_avm_m0_address[13].IN1
Avalon_MM_0_avm_m0_address[14] => Avalon_MM_0_avm_m0_address[14].IN1
Avalon_MM_0_avm_m0_address[15] => Avalon_MM_0_avm_m0_address[15].IN1
Avalon_MM_0_avm_m0_address[16] => Avalon_MM_0_avm_m0_address[16].IN1
Avalon_MM_0_avm_m0_address[17] => Avalon_MM_0_avm_m0_address[17].IN1
Avalon_MM_0_avm_m0_address[18] => Avalon_MM_0_avm_m0_address[18].IN1
Avalon_MM_0_avm_m0_address[19] => Avalon_MM_0_avm_m0_address[19].IN1
Avalon_MM_0_avm_m0_address[20] => Avalon_MM_0_avm_m0_address[20].IN1
Avalon_MM_0_avm_m0_address[21] => Avalon_MM_0_avm_m0_address[21].IN1
Avalon_MM_0_avm_m0_address[22] => Avalon_MM_0_avm_m0_address[22].IN1
Avalon_MM_0_avm_m0_address[23] => Avalon_MM_0_avm_m0_address[23].IN1
Avalon_MM_0_avm_m0_address[24] => Avalon_MM_0_avm_m0_address[24].IN1
Avalon_MM_0_avm_m0_address[25] => Avalon_MM_0_avm_m0_address[25].IN1
Avalon_MM_0_avm_m0_waitrequest <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_waitrequest
Avalon_MM_0_avm_m0_read => Avalon_MM_0_avm_m0_read.IN1
Avalon_MM_0_avm_m0_readdata[0] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[1] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[2] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[3] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[4] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[5] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[6] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[7] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[8] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[9] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[10] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[11] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[12] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[13] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[14] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_readdata[15] <= altera_merlin_master_translator:avalon_mm_0_avm_m0_translator.av_readdata
Avalon_MM_0_avm_m0_write => Avalon_MM_0_avm_m0_write.IN1
Avalon_MM_0_avm_m0_writedata[0] => Avalon_MM_0_avm_m0_writedata[0].IN1
Avalon_MM_0_avm_m0_writedata[1] => Avalon_MM_0_avm_m0_writedata[1].IN1
Avalon_MM_0_avm_m0_writedata[2] => Avalon_MM_0_avm_m0_writedata[2].IN1
Avalon_MM_0_avm_m0_writedata[3] => Avalon_MM_0_avm_m0_writedata[3].IN1
Avalon_MM_0_avm_m0_writedata[4] => Avalon_MM_0_avm_m0_writedata[4].IN1
Avalon_MM_0_avm_m0_writedata[5] => Avalon_MM_0_avm_m0_writedata[5].IN1
Avalon_MM_0_avm_m0_writedata[6] => Avalon_MM_0_avm_m0_writedata[6].IN1
Avalon_MM_0_avm_m0_writedata[7] => Avalon_MM_0_avm_m0_writedata[7].IN1
Avalon_MM_0_avm_m0_writedata[8] => Avalon_MM_0_avm_m0_writedata[8].IN1
Avalon_MM_0_avm_m0_writedata[9] => Avalon_MM_0_avm_m0_writedata[9].IN1
Avalon_MM_0_avm_m0_writedata[10] => Avalon_MM_0_avm_m0_writedata[10].IN1
Avalon_MM_0_avm_m0_writedata[11] => Avalon_MM_0_avm_m0_writedata[11].IN1
Avalon_MM_0_avm_m0_writedata[12] => Avalon_MM_0_avm_m0_writedata[12].IN1
Avalon_MM_0_avm_m0_writedata[13] => Avalon_MM_0_avm_m0_writedata[13].IN1
Avalon_MM_0_avm_m0_writedata[14] => Avalon_MM_0_avm_m0_writedata[14].IN1
Avalon_MM_0_avm_m0_writedata[15] => Avalon_MM_0_avm_m0_writedata[15].IN1
new_sdram_controller_0_s1_address[0] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[1] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[2] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[3] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[4] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[5] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[6] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[7] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[8] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[9] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[10] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[11] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[12] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[13] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[14] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[15] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[16] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[17] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[18] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[19] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[20] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[21] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[22] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[23] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_address[24] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_address
new_sdram_controller_0_s1_write <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_write
new_sdram_controller_0_s1_read <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_read
new_sdram_controller_0_s1_readdata[0] => new_sdram_controller_0_s1_readdata[0].IN1
new_sdram_controller_0_s1_readdata[1] => new_sdram_controller_0_s1_readdata[1].IN1
new_sdram_controller_0_s1_readdata[2] => new_sdram_controller_0_s1_readdata[2].IN1
new_sdram_controller_0_s1_readdata[3] => new_sdram_controller_0_s1_readdata[3].IN1
new_sdram_controller_0_s1_readdata[4] => new_sdram_controller_0_s1_readdata[4].IN1
new_sdram_controller_0_s1_readdata[5] => new_sdram_controller_0_s1_readdata[5].IN1
new_sdram_controller_0_s1_readdata[6] => new_sdram_controller_0_s1_readdata[6].IN1
new_sdram_controller_0_s1_readdata[7] => new_sdram_controller_0_s1_readdata[7].IN1
new_sdram_controller_0_s1_readdata[8] => new_sdram_controller_0_s1_readdata[8].IN1
new_sdram_controller_0_s1_readdata[9] => new_sdram_controller_0_s1_readdata[9].IN1
new_sdram_controller_0_s1_readdata[10] => new_sdram_controller_0_s1_readdata[10].IN1
new_sdram_controller_0_s1_readdata[11] => new_sdram_controller_0_s1_readdata[11].IN1
new_sdram_controller_0_s1_readdata[12] => new_sdram_controller_0_s1_readdata[12].IN1
new_sdram_controller_0_s1_readdata[13] => new_sdram_controller_0_s1_readdata[13].IN1
new_sdram_controller_0_s1_readdata[14] => new_sdram_controller_0_s1_readdata[14].IN1
new_sdram_controller_0_s1_readdata[15] => new_sdram_controller_0_s1_readdata[15].IN1
new_sdram_controller_0_s1_writedata[0] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[1] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[2] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[3] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[4] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[5] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[6] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[7] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[8] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[9] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[10] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[11] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[12] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[13] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[14] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_writedata[15] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_writedata
new_sdram_controller_0_s1_byteenable[0] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_byteenable
new_sdram_controller_0_s1_byteenable[1] <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_byteenable
new_sdram_controller_0_s1_readdatavalid => new_sdram_controller_0_s1_readdatavalid.IN1
new_sdram_controller_0_s1_waitrequest => new_sdram_controller_0_s1_waitrequest.IN1
new_sdram_controller_0_s1_chipselect <= altera_merlin_slave_translator:new_sdram_controller_0_s1_translator.av_chipselect


|test2|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avalon_mm_0_avm_m0_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|test2|SDRAMtest:DRAM|SDRAMtest_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => av_address[8].DATAIN
uav_address[10] => av_address[9].DATAIN
uav_address[11] => av_address[10].DATAIN
uav_address[12] => av_address[11].DATAIN
uav_address[13] => av_address[12].DATAIN
uav_address[14] => av_address[13].DATAIN
uav_address[15] => av_address[14].DATAIN
uav_address[16] => av_address[15].DATAIN
uav_address[17] => av_address[16].DATAIN
uav_address[18] => av_address[17].DATAIN
uav_address[19] => av_address[18].DATAIN
uav_address[20] => av_address[19].DATAIN
uav_address[21] => av_address[20].DATAIN
uav_address[22] => av_address[21].DATAIN
uav_address[23] => av_address[22].DATAIN
uav_address[24] => av_address[23].DATAIN
uav_address[25] => av_address[24].DATAIN
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN1
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= uav_address[23].DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= uav_address[24].DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= uav_address[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|test2|SDRAMtest:DRAM|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


