\makeProcessTable{Initial alignment mask}{tikz_process_steps/basic.a.tex}{basic}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Etching the alignment crosses from HKUST
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Dry the wafer automatically
}{\addProcessStep{B1: Sulfuric cleaning (WET-B1)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-B (SRD-B)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{Lam 490 etcher (DRY-490)}{P2-01000}{clean}{Etching the alignment crosses from HKUST}{2 minutes (120nm)}
\addProcessStep{PS210 Asher (DRY-PR-1)}{P2-01000}{clean}{Resist strip}{}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Resist strip}{}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
}
\makeProcessTable{N-well}{tikz_process_steps/nwell.a.tex}{nwell}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Phorphorus implant
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Dry the wafer automatically
}{\addProcessStep{B1: Sulfuric cleaning (WET-B1)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-B (SRD-B)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{FH 6400L: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{CF-3000 Implanter (IMP-3000)}{P2-01000}{clean/semi-clean}{Phorphorus implant}{$2.33 \times 10^{12}cm^{-2}$@70keV}
\addProcessStep{PS210 Asher (DRY-PR-1)}{P2-01000}{clean}{Resist strip}{}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Resist strip}{}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
}
\makeProcessTable{P-well}{tikz_process_steps/pwell.a.tex}{pwell}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Boron implant
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Drive in
}{\addProcessStep{B1: Sulfuric cleaning (WET-B1)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-B (SRD-B)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{FH 6400L: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{CF-3000 Implanter (IMP-3000)}{P2-01000}{clean/semi-clean}{Boron implant}{$1.93 \times 10^{12}cm^{-2}$@40keV}
\addProcessStep{PS210 Asher (DRY-PR-1)}{P2-01000}{clean}{Resist strip}{}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Resist strip}{}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{Diffusion Furnace-A1, anneal/oxidation (DIF-A1)}{P2-01000}{clean}{Drive in}{2 hours @ 1050\degreesC in inert ($N_2$) environment}
}
\makeProcessTable{P-Base}{tikz_process_steps/pbase.a.tex}{pbase}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Boron implant
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Drive in
}{\addProcessStep{B1: Sulfuric cleaning (WET-B1)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-B (SRD-B)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{FH 6400L: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{CF-3000 Implanter (IMP-3000)}{P2-01000}{clean/semi-clean}{Boron implant}{$1.93 \times 10^{12}cm^{-2}$@40keV}
\addProcessStep{PS210 Asher (DRY-PR-1)}{P2-01000}{clean}{Resist strip}{}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Resist strip}{}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{Diffusion Furnace-A1, anneal/oxidation (DIF-A1)}{P2-01000}{clean}{Drive in}{1 hour @ 1050\degreesC in inert ($N_2$) environment}
}
\makeProcessTable{N-Base}{tikz_process_steps/nbase.a.tex}{nbase}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Phorphorus implant
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Drive in
}{\addProcessStep{B1: Sulfuric cleaning (WET-B1)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-B (SRD-B)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{FH 6400L: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{CF-3000 Implanter (IMP-3000)}{P2-01000}{clean/semi-clean}{Phorphorus implant}{$2.33 \times 10^{12}cm^{-2}$@70keV}
\addProcessStep{PS210 Asher (DRY-PR-1)}{P2-01000}{clean}{Resist strip}{}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Resist strip}{}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{Diffusion Furnace-A1, anneal/oxidation (DIF-A1)}{P2-01000}{clean}{Drive in}{1 hour @ 1050\degreesC in inert ($N_2$) environment}
}
\makeProcessTable{Shallow trench isolation}{tikz_process_steps/sti.a.tex}{sti}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Etching the trenches
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Dry the wafer automatically
}{\addProcessStep{B1: Sulfuric cleaning (WET-B1)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-B (SRD-B)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{DRIE Etcher \#1 (DRY-Si-1)}{P2-01000}{clean}{Etching the trenches}{Thin line recipe, 1\um : 7 cycles -> 14 cycles}
\addProcessStep{PS210 Asher (DRY-PR-1)}{P2-01000}{clean}{Resist strip}{}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Resist strip}{}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
}
\makeProcessTable{Field oxide}{tikz_process_steps/fox.a.tex}{fox}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Drive in
\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Oxide deposition
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %BOE: Field oxide etching
\addLevelCell{clean} %Sulfuric resist strip
\addLevelCell{clean} %Dry the wafer automatically
}{\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{Diffusion Furnace-D2, dry/wet oxidation (DIF-D2)}{P2-01000}{clean}{Drive in}{30 minutes @ 1050\degreesC in dry environment ($O_2$)}
\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-B3 LTO (CVD-B3)}{P2-01000}{clean}{Oxide deposition}{500 nm (Isolation between gate and substrate)}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{C3:BOE (WET-C3)}{P2-01000}{clean}{BOE: Field oxide etching}{1 minutes (500 nm, 500nm/min)}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Sulfuric resist strip}{H2SO4+H2O2, 120\degreesC, 10mins}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
}
\makeProcessTable{SONOS}{tikz_process_steps/sonos.a.tex}{sonos}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Lower gate oxide growth
\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Charge carrying nitride growth
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Nitride etch
\addLevelCell{clean} %BOE: Field oxide etching
\addLevelCell{clean} %Sulfuric resist strip
\addLevelCell{clean} %Dry the wafer automatically
}{\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{Diffusion Furnace-D2, dry oxidation (DIF-D1)}{P2-01000}{clean}{Lower gate oxide growth}{5nm}
\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-B2 Nitride/Low-Stress Nitride (CVD-B2)}{P2-01000}{clean}{Charge carrying nitride growth}{10nm}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{Lam 490 etcher (DRY-490)}{P2-01000}{clean}{Nitride etch}{6 seconds (10nm, 100nm/min)}
\addProcessStep{C3:BOE (WET-C3)}{P2-01000}{clean}{BOE: Field oxide etching}{(1.2 seconds) $\approx$ 1.2 seconds (5 nm, 500nm/min)}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Sulfuric resist strip}{H2SO4+H2O2, 120\degreesC, 10mins}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
}
\makeProcessTable{Gate}{tikz_process_steps/gate.a.tex}{poly}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Gate oxide growth
\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Gate electrode growth
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Poly silicon etch
\addLevelCell{clean} %Sulfuric resist strip
\addLevelCell{clean} %Dry the wafer automatically
}{\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{Diffusion Furnace-D2, dry oxidation (DIF-D1)}{P2-01000}{clean}{Gate oxide growth}{40nm, 33 minutes 14 seconds @ 1050\degreesC in dry environment}
\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-A3: Amor-Si/Poly (CVD-A3)}{P2-01000}{clean}{Gate electrode growth}{100nm of poly silicon}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{Poly etcher (DRY-Poly)}{P2-01000}{clean/semi-clean}{Poly silicon etch}{TODO: Find recipe and determine parameters for 100nm polysilicon}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Sulfuric resist strip}{H2SO4+H2O2, 120\degreesC, 10mins}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
}
\makeProcessTable{Implant stop}{tikz_process_steps/implantstop.a.tex}{implantstop}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Implant stop Nitride hard mask
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Nitride etch
\addLevelCell{clean} %Sulfuric resist strip
\addLevelCell{clean} %Dry the wafer automatically
}{\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-B2 Nitride/Low-Stress Nitride (CVD-B2)}{P2-01000}{clean}{Implant stop Nitride hard mask}{100nm}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{Lam 490 etcher (DRY-490)}{P2-01000}{clean}{Nitride etch}{roughly 1 minute (100nm, 100nm/min)}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Sulfuric resist strip}{H2SO4+H2O2, 120\degreesC, 10mins}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
}
\makeProcessTable{N+ implant}{tikz_process_steps/nimplant.a.tex}{nimplant}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Phorphorus implant
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Dry the wafer automatically
}{\addProcessStep{B1: Sulfuric cleaning (WET-B1)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-B (SRD-B)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{FH 6400L: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{CF-3000 Implanter (IMP-3000)}{P2-01000}{clean/semi-clean}{Phorphorus implant}{$2.5 \times 10^{12}cm^{-2}$ @ 90keV}
\addProcessStep{PS210 Asher (DRY-PR-1)}{P2-01000}{clean}{Resist strip}{}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Resist strip}{}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
}
\makeProcessTable{P+ implant}{tikz_process_steps/pimplant.a.tex}{pimplant}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Boron implant
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Resist strip
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Drive in
}{\addProcessStep{B1: Sulfuric cleaning (WET-B1)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-B (SRD-B)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{FH 6400L: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{CF-3000 Implanter (IMP-3000)}{P2-01000}{clean/semi-clean}{Boron implant}{$2.5 \times 10^{12}cm^{-2}$ @ 35keV}
\addProcessStep{PS210 Asher (DRY-PR-1)}{P2-01000}{clean}{Resist strip}{}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Resist strip}{}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{Diffusion Furnace-A1, anneal/oxidation (DIF-A1)}{P2-01000}{clean}{Drive in}{10 minutes @ 1050\degreesC in inert ($N_2$) environment}
}
\makeProcessTable{Silicification}{tikz_process_steps/silicification.a.tex}{silicideblock}{\addLevelCell{clean} %Default cleaning
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{clean} %Spacer oxide
\addLevelCell{clean} %HMDS, PR coating, soft bake
\addLevelCell{clean} %Exposure of the layer
\addLevelCell{clean} %Develop, Hard bake
\addLevelCell{clean} %Anisotropic oxide etch
\addLevelCell{clean} %Sulfuric resist strip
\addLevelCell{clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Deposit Titanium
\addLevelCell{semi-clean} %First reaction phase
\addLevelCell{semi-clean} %Remove unreacted Titanium
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Second reaction phase
}{\addProcessStep{A3:Sulfuric cleaning (WET-A3)}{P2-01000}{clean}{Default cleaning}{}
\addProcessStep{Spin Dryer-A (SRD-A)}{P2-01000}{clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-B3 LTO (CVD-B3)}{P2-01000}{clean}{Spacer oxide}{50 nm}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{AOE Etcher (DRY-AOE)}{P2-01000}{clean}{Anisotropic oxide etch}{12 seconds}
\addProcessStep{E4:Resist strip (WET-E4)}{P2-01000}{clean/semi-clean}{Sulfuric resist strip}{H2SO4+H2O2, 120\degreesC, 10mins}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{Varian 3180 Sputter (SPT-3180)}{P2-01000}{semi-clean}{Deposit Titanium}{15 seconds (roughly 60nm)}
\addProcessStep{AG610 RTP (DIF-R2)}{P2-01000}{semi-clean}{First reaction phase}{240 seconds @ 700\degreesC}
\addProcessStep{E2: General purpose (WET-E2)}{P2-01000}{semi-clean}{Remove unreacted Titanium}{HF:DI (1:10) solution, a few seconds}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{AG610 RTP (DIF-R2)}{P2-01000}{semi-clean}{Second reaction phase}{240 seconds @ 800\degreesC}
}
\makeProcessTable{Contact}{tikz_process_steps/contact.a.tex}{contact}{\addLevelCell{semi-clean} %Wafer cleaning
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Oxide deposition
\addLevelCell{semi-clean} %HMDS, PR coating, soft bake
\addLevelCell{semi-clean} %Exposure of the layer
\addLevelCell{semi-clean} %Develop, Hard bake
\addLevelCell{semi-clean} %BOE (1:6), LTO Etch
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Resist Stripping
\addLevelCell{semi-clean} %Spin dry
}{\addProcessStep{D1: Dump rinse (WET-D-DR)}{P2-01000}{semi-clean}{Wafer cleaning}{}
\addProcessStep{Spin Dryer-D (SRD-D)}{P2-01000}{semi-clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-F4 LTO/PSG (CVD-F4)}{P2-01000}{semi-clean}{Oxide deposition}{500 nm}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{E2: General purpose (WET-E2)}{P2-01000}{semi-clean}{BOE (1:6), LTO Etch}{1 minute (500 nm, 500nm/min)}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{Y1:MS2001 Resist strip (WET-Y1)}{P2-00100}{semi-clean}{Resist Stripping}{5mins, 70\degreesC}
\addProcessStep{Spin Dryer-Y (SRD-Y)}{P2-00100}{semi-clean}{Spin dry}{}
}
\makeProcessTable{Metal 1}{tikz_process_steps/metal.a.tex}{metal1}{\addLevelCell{semi-clean} %Deposit Aluminum + Titanium finish
\addLevelCell{semi-clean} %HMDS, PR coating, soft bake
\addLevelCell{semi-clean} %Exposure of the layer
\addLevelCell{semi-clean} %Develop, Hard bake
\addLevelCell{semi-clean} %Wire formation
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Wire formation
\addLevelCell{semi-clean} %Resist Stripping
\addLevelCell{semi-clean} %Spin dry
}{\addProcessStep{Varian 3180 Sputter (SPT-3180)}{P2-01000}{semi-clean}{Deposit Aluminum + Titanium finish}{Aluminum (roughly 100nm) + Titanium (roughly 30nm)}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{E2: General purpose (WET-E2)}{P2-01000}{semi-clean}{Wire formation}{HF:DI (1:10) solution, a few seconds}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{D1: Aluminum etch (WET-D1)}{P2-01000}{semi-clean}{Wire formation}{Around 30 seconds (100 nm, 282.3 nm/min)}
\addProcessStep{Y1:MS2001 Resist strip (WET-Y1)}{P2-00100}{semi-clean}{Resist Stripping}{5mins, 70\degreesC}
\addProcessStep{Spin Dryer-Y (SRD-Y)}{P2-00100}{semi-clean}{Spin dry}{}
}
\makeProcessTable{Via 1}{tikz_process_steps/via.a.tex}{via1}{\addLevelCell{semi-clean} %Wafer cleaning
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Oxide deposition
\addLevelCell{semi-clean} %HMDS, PR coating, soft bake
\addLevelCell{semi-clean} %Exposure of the layer
\addLevelCell{semi-clean} %Develop, Hard bake
\addLevelCell{semi-clean} %BOE (1:6), LTO Etch
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Resist Stripping
\addLevelCell{semi-clean} %Spin dry
}{\addProcessStep{D1: Dump rinse (WET-D-DR)}{P2-01000}{semi-clean}{Wafer cleaning}{}
\addProcessStep{Spin Dryer-D (SRD-D)}{P2-01000}{semi-clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-F4 LTO/PSG (CVD-F4)}{P2-01000}{semi-clean}{Oxide deposition}{500 nm}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{E2: General purpose (WET-E2)}{P2-01000}{semi-clean}{BOE (1:6), LTO Etch}{1 minute (500 nm, 500nm/min)}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{Y1:MS2001 Resist strip (WET-Y1)}{P2-00100}{semi-clean}{Resist Stripping}{5mins, 70\degreesC}
\addProcessStep{Spin Dryer-Y (SRD-Y)}{P2-00100}{semi-clean}{Spin dry}{}
}
\makeProcessTable{Metal 2}{tikz_process_steps/more_metal.a.tex}{metal2}{\addLevelCell{semi-clean} %Deposit Aluminum + Titanium finish
\addLevelCell{semi-clean} %HMDS, PR coating, soft bake
\addLevelCell{semi-clean} %Exposure of the layer
\addLevelCell{semi-clean} %Develop, Hard bake
\addLevelCell{semi-clean} %Wire formation
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Wire formation
\addLevelCell{semi-clean} %Resist Stripping
\addLevelCell{semi-clean} %Spin dry
}{\addProcessStep{Varian 3180 Sputter (SPT-3180)}{P2-01000}{semi-clean}{Deposit Aluminum + Titanium finish}{Aluminum (roughly 100nm) + Titanium (roughly 30nm)}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{E2: General purpose (WET-E2)}{P2-01000}{semi-clean}{Wire formation}{HF:DI (1:10) solution, a few seconds}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{D1: Aluminum etch (WET-D1)}{P2-01000}{semi-clean}{Wire formation}{Around 30 seconds (100 nm, 282.3 nm/min)}
\addProcessStep{Y1:MS2001 Resist strip (WET-Y1)}{P2-00100}{semi-clean}{Resist Stripping}{5mins, 70\degreesC}
\addProcessStep{Spin Dryer-Y (SRD-Y)}{P2-00100}{semi-clean}{Spin dry}{}
}
\makeProcessTable{Via 2}{tikz_process_steps/via2.a.tex}{via2}{\addLevelCell{semi-clean} %Wafer cleaning
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Oxide deposition
\addLevelCell{semi-clean} %HMDS, PR coating, soft bake
\addLevelCell{semi-clean} %Exposure of the layer
\addLevelCell{semi-clean} %Develop, Hard bake
\addLevelCell{semi-clean} %BOE (1:6), LTO Etch
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Resist Stripping
\addLevelCell{semi-clean} %Spin dry
}{\addProcessStep{D1: Dump rinse (WET-D-DR)}{P2-01000}{semi-clean}{Wafer cleaning}{}
\addProcessStep{Spin Dryer-D (SRD-D)}{P2-01000}{semi-clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-F4 LTO/PSG (CVD-F4)}{P2-01000}{semi-clean}{Oxide deposition}{500 nm}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{E2: General purpose (WET-E2)}{P2-01000}{semi-clean}{BOE (1:6), LTO Etch}{1 minute (500 nm, 500nm/min)}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{Y1:MS2001 Resist strip (WET-Y1)}{P2-00100}{semi-clean}{Resist Stripping}{5mins, 70\degreesC}
\addProcessStep{Spin Dryer-Y (SRD-Y)}{P2-00100}{semi-clean}{Spin dry}{}
}
\makeProcessTable{Metal 3}{tikz_process_steps/more_metal_two.a.tex}{metal3}{\addLevelCell{semi-clean} %Deposit Aluminum + Titanium finish
\addLevelCell{semi-clean} %HMDS, PR coating, soft bake
\addLevelCell{semi-clean} %Exposure of the layer
\addLevelCell{semi-clean} %Develop, Hard bake
\addLevelCell{semi-clean} %Wire formation
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Wire formation
\addLevelCell{semi-clean} %Resist Stripping
\addLevelCell{semi-clean} %Spin dry
}{\addProcessStep{Varian 3180 Sputter (SPT-3180)}{P2-01000}{semi-clean}{Deposit Aluminum + Titanium finish}{Aluminum (roughly 100nm) + Titanium (roughly 30nm)}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{E2: General purpose (WET-E2)}{P2-01000}{semi-clean}{Wire formation}{HF:DI (1:10) solution, a few seconds}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{D1: Aluminum etch (WET-D1)}{P2-01000}{semi-clean}{Wire formation}{Around 30 seconds (100 nm, 282.3 nm/min)}
\addProcessStep{Y1:MS2001 Resist strip (WET-Y1)}{P2-00100}{semi-clean}{Resist Stripping}{5mins, 70\degreesC}
\addProcessStep{Spin Dryer-Y (SRD-Y)}{P2-00100}{semi-clean}{Spin dry}{}
}
\makeProcessTable{Glass}{tikz_process_steps/glass.a.tex}{glass}{\addLevelCell{semi-clean} %Wafer cleaning
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Oxide deposition
\addLevelCell{semi-clean} %HMDS, PR coating, soft bake
\addLevelCell{semi-clean} %Exposure of the layer
\addLevelCell{semi-clean} %Develop, Hard bake
\addLevelCell{semi-clean} %BOE (1:6), LTO Etch
\addLevelCell{semi-clean} %Dry the wafer automatically
\addLevelCell{semi-clean} %Resist Stripping
\addLevelCell{semi-clean} %Spin dry
}{\addProcessStep{D1: Dump rinse (WET-D-DR)}{P2-01000}{semi-clean}{Wafer cleaning}{}
\addProcessStep{Spin Dryer-D (SRD-D)}{P2-01000}{semi-clean}{Dry the wafer automatically}{}
\addProcessStep{LPCVD-F4 LTO/PSG (CVD-F4)}{P2-01000}{semi-clean}{Oxide deposition}{500 nm}
\addProcessStep{SVG Coater Track (PHT-T1)}{P2-00100}{clean/semi-clean}{HMDS, PR coating, soft bake}{HPR 504: 3krpm ( $\approx$1.5\um ), soft bake: 110\degreesC 1min}
\addProcessStep{ASML Stepper (PHT-S1)}{P2-00100}{clean/semi-clean}{Exposure of the layer}{}
\addProcessStep{SVG Developer Track (PHT-T2)}{P2-00100}{clean/semi-clean}{Develop, Hard bake}{FHD-5, 1min; hard bake: 120\degreesC, 1min}
\addProcessStep{E2: General purpose (WET-E2)}{P2-01000}{semi-clean}{BOE (1:6), LTO Etch}{1 minute (500 nm, 500nm/min)}
\addProcessStep{Spin Dryer-E (SRD-E)}{P2-01000}{clean/semi-clean}{Dry the wafer automatically}{}
\addProcessStep{Y1:MS2001 Resist strip (WET-Y1)}{P2-00100}{semi-clean}{Resist Stripping}{5mins, 70\degreesC}
\addProcessStep{Spin Dryer-Y (SRD-Y)}{P2-00100}{semi-clean}{Spin dry}{}
}
