|ALU_block_diagram
Zero <= ALU:inst.Zero
ALUSrc => ALU:inst.ALUSrc
clock => ALU:inst.clock
reset => ALU:inst.reset
ALUOp[0] => ALU:inst.ALUOp[0]
ALUOp[1] => ALU:inst.ALUOp[1]
Function_opcodes[0] => ALU:inst.Function_opcode[0]
Function_opcodes[1] => ALU:inst.Function_opcode[1]
Function_opcodes[2] => ALU:inst.Function_opcode[2]
Function_opcodes[3] => ALU:inst.Function_opcode[3]
Function_opcodes[4] => ALU:inst.Function_opcode[4]
Function_opcodes[5] => ALU:inst.Function_opcode[5]
PC_plus_4[0] => ALU:inst.PC_plus_4[0]
PC_plus_4[1] => ALU:inst.PC_plus_4[1]
PC_plus_4[2] => ALU:inst.PC_plus_4[2]
PC_plus_4[3] => ALU:inst.PC_plus_4[3]
PC_plus_4[4] => ALU:inst.PC_plus_4[4]
PC_plus_4[5] => ALU:inst.PC_plus_4[5]
PC_plus_4[6] => ALU:inst.PC_plus_4[6]
PC_plus_4[7] => ALU:inst.PC_plus_4[7]
Read_data_1[0] => ALU:inst.Read_data_1[0]
Read_data_1[1] => ALU:inst.Read_data_1[1]
Read_data_1[2] => ALU:inst.Read_data_1[2]
Read_data_1[3] => ALU:inst.Read_data_1[3]
Read_data_1[4] => ALU:inst.Read_data_1[4]
Read_data_1[5] => ALU:inst.Read_data_1[5]
Read_data_1[6] => ALU:inst.Read_data_1[6]
Read_data_1[7] => ALU:inst.Read_data_1[7]
Read_data_1[8] => ALU:inst.Read_data_1[8]
Read_data_1[9] => ALU:inst.Read_data_1[9]
Read_data_1[10] => ALU:inst.Read_data_1[10]
Read_data_1[11] => ALU:inst.Read_data_1[11]
Read_data_1[12] => ALU:inst.Read_data_1[12]
Read_data_1[13] => ALU:inst.Read_data_1[13]
Read_data_1[14] => ALU:inst.Read_data_1[14]
Read_data_1[15] => ALU:inst.Read_data_1[15]
Read_data_1[16] => ALU:inst.Read_data_1[16]
Read_data_1[17] => ALU:inst.Read_data_1[17]
Read_data_1[18] => ALU:inst.Read_data_1[18]
Read_data_1[19] => ALU:inst.Read_data_1[19]
Read_data_1[20] => ALU:inst.Read_data_1[20]
Read_data_1[21] => ALU:inst.Read_data_1[21]
Read_data_1[22] => ALU:inst.Read_data_1[22]
Read_data_1[23] => ALU:inst.Read_data_1[23]
Read_data_1[24] => ALU:inst.Read_data_1[24]
Read_data_1[25] => ALU:inst.Read_data_1[25]
Read_data_1[26] => ALU:inst.Read_data_1[26]
Read_data_1[27] => ALU:inst.Read_data_1[27]
Read_data_1[28] => ALU:inst.Read_data_1[28]
Read_data_1[29] => ALU:inst.Read_data_1[29]
Read_data_1[30] => ALU:inst.Read_data_1[30]
Read_data_1[31] => ALU:inst.Read_data_1[31]
Read_data_2[0] => ALU:inst.Read_data_2[0]
Read_data_2[1] => ALU:inst.Read_data_2[1]
Read_data_2[2] => ALU:inst.Read_data_2[2]
Read_data_2[3] => ALU:inst.Read_data_2[3]
Read_data_2[4] => ALU:inst.Read_data_2[4]
Read_data_2[5] => ALU:inst.Read_data_2[5]
Read_data_2[6] => ALU:inst.Read_data_2[6]
Read_data_2[7] => ALU:inst.Read_data_2[7]
Read_data_2[8] => ALU:inst.Read_data_2[8]
Read_data_2[9] => ALU:inst.Read_data_2[9]
Read_data_2[10] => ALU:inst.Read_data_2[10]
Read_data_2[11] => ALU:inst.Read_data_2[11]
Read_data_2[12] => ALU:inst.Read_data_2[12]
Read_data_2[13] => ALU:inst.Read_data_2[13]
Read_data_2[14] => ALU:inst.Read_data_2[14]
Read_data_2[15] => ALU:inst.Read_data_2[15]
Read_data_2[16] => ALU:inst.Read_data_2[16]
Read_data_2[17] => ALU:inst.Read_data_2[17]
Read_data_2[18] => ALU:inst.Read_data_2[18]
Read_data_2[19] => ALU:inst.Read_data_2[19]
Read_data_2[20] => ALU:inst.Read_data_2[20]
Read_data_2[21] => ALU:inst.Read_data_2[21]
Read_data_2[22] => ALU:inst.Read_data_2[22]
Read_data_2[23] => ALU:inst.Read_data_2[23]
Read_data_2[24] => ALU:inst.Read_data_2[24]
Read_data_2[25] => ALU:inst.Read_data_2[25]
Read_data_2[26] => ALU:inst.Read_data_2[26]
Read_data_2[27] => ALU:inst.Read_data_2[27]
Read_data_2[28] => ALU:inst.Read_data_2[28]
Read_data_2[29] => ALU:inst.Read_data_2[29]
Read_data_2[30] => ALU:inst.Read_data_2[30]
Read_data_2[31] => ALU:inst.Read_data_2[31]
Sign_extend[0] => ALU:inst.Sign_extend[0]
Sign_extend[1] => ALU:inst.Sign_extend[1]
Sign_extend[2] => ALU:inst.Sign_extend[2]
Sign_extend[3] => ALU:inst.Sign_extend[3]
Sign_extend[4] => ALU:inst.Sign_extend[4]
Sign_extend[5] => ALU:inst.Sign_extend[5]
Sign_extend[6] => ALU:inst.Sign_extend[6]
Sign_extend[7] => ALU:inst.Sign_extend[7]
Sign_extend[8] => ALU:inst.Sign_extend[8]
Sign_extend[9] => ALU:inst.Sign_extend[9]
Sign_extend[10] => ALU:inst.Sign_extend[10]
Sign_extend[11] => ALU:inst.Sign_extend[11]
Sign_extend[12] => ALU:inst.Sign_extend[12]
Sign_extend[13] => ALU:inst.Sign_extend[13]
Sign_extend[14] => ALU:inst.Sign_extend[14]
Sign_extend[15] => ALU:inst.Sign_extend[15]
Sign_extend[16] => ALU:inst.Sign_extend[16]
Sign_extend[17] => ALU:inst.Sign_extend[17]
Sign_extend[18] => ALU:inst.Sign_extend[18]
Sign_extend[19] => ALU:inst.Sign_extend[19]
Sign_extend[20] => ALU:inst.Sign_extend[20]
Sign_extend[21] => ALU:inst.Sign_extend[21]
Sign_extend[22] => ALU:inst.Sign_extend[22]
Sign_extend[23] => ALU:inst.Sign_extend[23]
Sign_extend[24] => ALU:inst.Sign_extend[24]
Sign_extend[25] => ALU:inst.Sign_extend[25]
Sign_extend[26] => ALU:inst.Sign_extend[26]
Sign_extend[27] => ALU:inst.Sign_extend[27]
Sign_extend[28] => ALU:inst.Sign_extend[28]
Sign_extend[29] => ALU:inst.Sign_extend[29]
Sign_extend[30] => ALU:inst.Sign_extend[30]
Sign_extend[31] => ALU:inst.Sign_extend[31]
Add_Result[0] <= ALU:inst.Add_Result[0]
Add_Result[1] <= ALU:inst.Add_Result[1]
Add_Result[2] <= ALU:inst.Add_Result[2]
Add_Result[3] <= ALU:inst.Add_Result[3]
Add_Result[4] <= ALU:inst.Add_Result[4]
Add_Result[5] <= ALU:inst.Add_Result[5]
Add_Result[6] <= ALU:inst.Add_Result[6]
Add_Result[7] <= ALU:inst.Add_Result[7]
ALU_Result[0] <= ALU:inst.ALU_Result[0]
ALU_Result[1] <= ALU:inst.ALU_Result[1]
ALU_Result[2] <= ALU:inst.ALU_Result[2]
ALU_Result[3] <= ALU:inst.ALU_Result[3]
ALU_Result[4] <= ALU:inst.ALU_Result[4]
ALU_Result[5] <= ALU:inst.ALU_Result[5]
ALU_Result[6] <= ALU:inst.ALU_Result[6]
ALU_Result[7] <= ALU:inst.ALU_Result[7]
ALU_Result[8] <= ALU:inst.ALU_Result[8]
ALU_Result[9] <= ALU:inst.ALU_Result[9]
ALU_Result[10] <= ALU:inst.ALU_Result[10]
ALU_Result[11] <= ALU:inst.ALU_Result[11]
ALU_Result[12] <= ALU:inst.ALU_Result[12]
ALU_Result[13] <= ALU:inst.ALU_Result[13]
ALU_Result[14] <= ALU:inst.ALU_Result[14]
ALU_Result[15] <= ALU:inst.ALU_Result[15]
ALU_Result[16] <= ALU:inst.ALU_Result[16]
ALU_Result[17] <= ALU:inst.ALU_Result[17]
ALU_Result[18] <= ALU:inst.ALU_Result[18]
ALU_Result[19] <= ALU:inst.ALU_Result[19]
ALU_Result[20] <= ALU:inst.ALU_Result[20]
ALU_Result[21] <= ALU:inst.ALU_Result[21]
ALU_Result[22] <= ALU:inst.ALU_Result[22]
ALU_Result[23] <= ALU:inst.ALU_Result[23]
ALU_Result[24] <= ALU:inst.ALU_Result[24]
ALU_Result[25] <= ALU:inst.ALU_Result[25]
ALU_Result[26] <= ALU:inst.ALU_Result[26]
ALU_Result[27] <= ALU:inst.ALU_Result[27]
ALU_Result[28] <= ALU:inst.ALU_Result[28]
ALU_Result[29] <= ALU:inst.ALU_Result[29]
ALU_Result[30] <= ALU:inst.ALU_Result[30]
ALU_Result[31] <= ALU:inst.ALU_Result[31]


|ALU_block_diagram|ALU:inst
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => Add1.IN32
Read_data_1[0] => ALU_output_mux.IN1
Read_data_1[0] => Add2.IN64
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => Add1.IN31
Read_data_1[1] => ALU_output_mux.IN1
Read_data_1[1] => Add2.IN63
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => Add1.IN30
Read_data_1[2] => ALU_output_mux.IN1
Read_data_1[2] => Add2.IN62
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => Add1.IN29
Read_data_1[3] => ALU_output_mux.IN1
Read_data_1[3] => Add2.IN61
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => Add1.IN28
Read_data_1[4] => ALU_output_mux.IN1
Read_data_1[4] => Add2.IN60
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => Add1.IN27
Read_data_1[5] => ALU_output_mux.IN1
Read_data_1[5] => Add2.IN59
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => Add1.IN26
Read_data_1[6] => ALU_output_mux.IN1
Read_data_1[6] => Add2.IN58
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => Add1.IN25
Read_data_1[7] => ALU_output_mux.IN1
Read_data_1[7] => Add2.IN57
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => Add1.IN24
Read_data_1[8] => ALU_output_mux.IN1
Read_data_1[8] => Add2.IN56
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => Add1.IN23
Read_data_1[9] => ALU_output_mux.IN1
Read_data_1[9] => Add2.IN55
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => Add1.IN22
Read_data_1[10] => ALU_output_mux.IN1
Read_data_1[10] => Add2.IN54
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => Add1.IN21
Read_data_1[11] => ALU_output_mux.IN1
Read_data_1[11] => Add2.IN53
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => Add1.IN20
Read_data_1[12] => ALU_output_mux.IN1
Read_data_1[12] => Add2.IN52
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => Add1.IN19
Read_data_1[13] => ALU_output_mux.IN1
Read_data_1[13] => Add2.IN51
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => Add1.IN18
Read_data_1[14] => ALU_output_mux.IN1
Read_data_1[14] => Add2.IN50
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => Add1.IN17
Read_data_1[15] => ALU_output_mux.IN1
Read_data_1[15] => Add2.IN49
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => Add1.IN16
Read_data_1[16] => ALU_output_mux.IN1
Read_data_1[16] => Add2.IN48
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => Add1.IN15
Read_data_1[17] => ALU_output_mux.IN1
Read_data_1[17] => Add2.IN47
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => Add1.IN14
Read_data_1[18] => ALU_output_mux.IN1
Read_data_1[18] => Add2.IN46
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => Add1.IN13
Read_data_1[19] => ALU_output_mux.IN1
Read_data_1[19] => Add2.IN45
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => Add1.IN12
Read_data_1[20] => ALU_output_mux.IN1
Read_data_1[20] => Add2.IN44
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => Add1.IN11
Read_data_1[21] => ALU_output_mux.IN1
Read_data_1[21] => Add2.IN43
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => Add1.IN10
Read_data_1[22] => ALU_output_mux.IN1
Read_data_1[22] => Add2.IN42
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => Add1.IN9
Read_data_1[23] => ALU_output_mux.IN1
Read_data_1[23] => Add2.IN41
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => Add1.IN8
Read_data_1[24] => ALU_output_mux.IN1
Read_data_1[24] => Add2.IN40
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => Add1.IN7
Read_data_1[25] => ALU_output_mux.IN1
Read_data_1[25] => Add2.IN39
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => Add1.IN6
Read_data_1[26] => ALU_output_mux.IN1
Read_data_1[26] => Add2.IN38
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => Add1.IN5
Read_data_1[27] => ALU_output_mux.IN1
Read_data_1[27] => Add2.IN37
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => Add1.IN4
Read_data_1[28] => ALU_output_mux.IN1
Read_data_1[28] => Add2.IN36
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => Add1.IN3
Read_data_1[29] => ALU_output_mux.IN1
Read_data_1[29] => Add2.IN35
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => Add1.IN2
Read_data_1[30] => ALU_output_mux.IN1
Read_data_1[30] => Add2.IN34
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => Add1.IN1
Read_data_1[31] => ALU_output_mux.IN1
Read_data_1[31] => Add2.IN33
Read_data_2[0] => Binput[0].DATAB
Read_data_2[1] => Binput[1].DATAB
Read_data_2[2] => Binput[2].DATAB
Read_data_2[3] => Binput[3].DATAB
Read_data_2[4] => Binput[4].DATAB
Read_data_2[5] => Binput[5].DATAB
Read_data_2[6] => Binput[6].DATAB
Read_data_2[7] => Binput[7].DATAB
Read_data_2[8] => Binput[8].DATAB
Read_data_2[9] => Binput[9].DATAB
Read_data_2[10] => Binput[10].DATAB
Read_data_2[11] => Binput[11].DATAB
Read_data_2[12] => Binput[12].DATAB
Read_data_2[13] => Binput[13].DATAB
Read_data_2[14] => Binput[14].DATAB
Read_data_2[15] => Binput[15].DATAB
Read_data_2[16] => Binput[16].DATAB
Read_data_2[17] => Binput[17].DATAB
Read_data_2[18] => Binput[18].DATAB
Read_data_2[19] => Binput[19].DATAB
Read_data_2[20] => Binput[20].DATAB
Read_data_2[21] => Binput[21].DATAB
Read_data_2[22] => Binput[22].DATAB
Read_data_2[23] => Binput[23].DATAB
Read_data_2[24] => Binput[24].DATAB
Read_data_2[25] => Binput[25].DATAB
Read_data_2[26] => Binput[26].DATAB
Read_data_2[27] => Binput[27].DATAB
Read_data_2[28] => Binput[28].DATAB
Read_data_2[29] => Binput[29].DATAB
Read_data_2[30] => Binput[30].DATAB
Read_data_2[31] => Binput[31].DATAB
Sign_extend[0] => Binput[0].DATAA
Sign_extend[0] => Add0.IN8
Sign_extend[1] => Binput[1].DATAA
Sign_extend[1] => Add0.IN7
Sign_extend[2] => Binput[2].DATAA
Sign_extend[2] => Add0.IN6
Sign_extend[3] => Binput[3].DATAA
Sign_extend[3] => Add0.IN5
Sign_extend[4] => Binput[4].DATAA
Sign_extend[4] => Add0.IN4
Sign_extend[5] => Binput[5].DATAA
Sign_extend[5] => Add0.IN3
Sign_extend[6] => Binput[6].DATAA
Sign_extend[6] => Add0.IN2
Sign_extend[7] => Binput[7].DATAA
Sign_extend[7] => Add0.IN1
Sign_extend[8] => Binput[8].DATAA
Sign_extend[9] => Binput[9].DATAA
Sign_extend[10] => Binput[10].DATAA
Sign_extend[11] => Binput[11].DATAA
Sign_extend[12] => Binput[12].DATAA
Sign_extend[13] => Binput[13].DATAA
Sign_extend[14] => Binput[14].DATAA
Sign_extend[15] => Binput[15].DATAA
Sign_extend[16] => Binput[16].DATAA
Sign_extend[17] => Binput[17].DATAA
Sign_extend[18] => Binput[18].DATAA
Sign_extend[19] => Binput[19].DATAA
Sign_extend[20] => Binput[20].DATAA
Sign_extend[21] => Binput[21].DATAA
Sign_extend[22] => Binput[22].DATAA
Sign_extend[23] => Binput[23].DATAA
Sign_extend[24] => Binput[24].DATAA
Sign_extend[25] => Binput[25].DATAA
Sign_extend[26] => Binput[26].DATAA
Sign_extend[27] => Binput[27].DATAA
Sign_extend[28] => Binput[28].DATAA
Sign_extend[29] => Binput[29].DATAA
Sign_extend[30] => Binput[30].DATAA
Sign_extend[31] => Binput[31].DATAA
Function_opcode[0] => ALU_ctl.IN0
Function_opcode[1] => ALU_ctl.IN0
Function_opcode[2] => ALU_ctl[1].IN0
Function_opcode[3] => ALU_ctl.IN1
Function_opcode[4] => ~NO_FANOUT~
Function_opcode[5] => ~NO_FANOUT~
ALUOp[0] => ALU_ctl[2].IN1
ALUOp[1] => ALU_ctl[0].IN1
ALUOp[1] => ALU_ctl.IN1
ALUOp[1] => ALU_ctl[1].IN1
ALUSrc => Binput[31].OUTPUTSELECT
ALUSrc => Binput[30].OUTPUTSELECT
ALUSrc => Binput[29].OUTPUTSELECT
ALUSrc => Binput[28].OUTPUTSELECT
ALUSrc => Binput[27].OUTPUTSELECT
ALUSrc => Binput[26].OUTPUTSELECT
ALUSrc => Binput[25].OUTPUTSELECT
ALUSrc => Binput[24].OUTPUTSELECT
ALUSrc => Binput[23].OUTPUTSELECT
ALUSrc => Binput[22].OUTPUTSELECT
ALUSrc => Binput[21].OUTPUTSELECT
ALUSrc => Binput[20].OUTPUTSELECT
ALUSrc => Binput[19].OUTPUTSELECT
ALUSrc => Binput[18].OUTPUTSELECT
ALUSrc => Binput[17].OUTPUTSELECT
ALUSrc => Binput[16].OUTPUTSELECT
ALUSrc => Binput[15].OUTPUTSELECT
ALUSrc => Binput[14].OUTPUTSELECT
ALUSrc => Binput[13].OUTPUTSELECT
ALUSrc => Binput[12].OUTPUTSELECT
ALUSrc => Binput[11].OUTPUTSELECT
ALUSrc => Binput[10].OUTPUTSELECT
ALUSrc => Binput[9].OUTPUTSELECT
ALUSrc => Binput[8].OUTPUTSELECT
ALUSrc => Binput[7].OUTPUTSELECT
ALUSrc => Binput[6].OUTPUTSELECT
ALUSrc => Binput[5].OUTPUTSELECT
ALUSrc => Binput[4].OUTPUTSELECT
ALUSrc => Binput[3].OUTPUTSELECT
ALUSrc => Binput[2].OUTPUTSELECT
ALUSrc => Binput[1].OUTPUTSELECT
ALUSrc => Binput[0].OUTPUTSELECT
Zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[0] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[1] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[2] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[3] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[4] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[5] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[6] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[7] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[8] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[9] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[10] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[11] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[12] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[13] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[14] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[15] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[16] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[17] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[18] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[19] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[20] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[21] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[22] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[23] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[24] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[25] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[26] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[27] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[28] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[29] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[30] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
ALU_Result[31] <= ALU_Result.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Add_Result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_plus_4[0] => ~NO_FANOUT~
PC_plus_4[1] => ~NO_FANOUT~
PC_plus_4[2] => Add0.IN16
PC_plus_4[3] => Add0.IN15
PC_plus_4[4] => Add0.IN14
PC_plus_4[5] => Add0.IN13
PC_plus_4[6] => Add0.IN12
PC_plus_4[7] => Add0.IN9
PC_plus_4[7] => Add0.IN10
PC_plus_4[7] => Add0.IN11
clock => ~NO_FANOUT~
reset => ~NO_FANOUT~


