/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [9:0] _03_;
  wire [4:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [26:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z[1] ? in_data[89] : celloutsig_0_0z[0];
  assign celloutsig_0_8z = ~celloutsig_0_6z[4];
  assign celloutsig_0_17z = ~celloutsig_0_9z;
  assign celloutsig_1_18z = ~((celloutsig_1_17z | _00_) & celloutsig_1_10z);
  assign celloutsig_0_16z = ~((celloutsig_0_15z | celloutsig_0_9z) & celloutsig_0_10z);
  assign celloutsig_0_24z = ~((celloutsig_0_7z | celloutsig_0_21z[0]) & _01_);
  assign celloutsig_1_3z = in_data[150] | ~(in_data[106]);
  assign celloutsig_1_17z = celloutsig_1_2z[2] | celloutsig_1_2z[1];
  assign celloutsig_0_7z = celloutsig_0_6z[1] | celloutsig_0_6z[0];
  reg [12:0] _14_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 13'h0000;
    else _14_ <= { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_18z };
  assign out_data[44:32] = _14_;
  reg [3:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 4'h0;
    else _15_ <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z };
  assign { _02_[3], _00_, _02_[1:0] } = _15_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 10'h000;
    else _03_ <= { in_data[43:40], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z };
  reg [4:0] _17_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 5'h00;
    else _17_ <= { celloutsig_0_16z, celloutsig_0_13z };
  assign { _04_[4:2], _01_, _04_[0] } = _17_;
  assign celloutsig_0_34z = { celloutsig_0_11z[7:1], celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_16z } / { 1'h1, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_6z[3:1], celloutsig_0_4z } / { 1'h1, celloutsig_0_6z[3:1] };
  assign celloutsig_1_0z = in_data[123:115] == in_data[153:145];
  assign celloutsig_1_10z = celloutsig_1_8z[8:6] == { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_15z = in_data[60:51] == { in_data[89:85], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[48:30] == in_data[62:44];
  assign celloutsig_0_19z = celloutsig_0_0z == { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_19z = celloutsig_1_7z >= { in_data[174], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[118:116] <= in_data[170:168];
  assign celloutsig_1_5z = ! { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_1z = ! in_data[6:4];
  assign celloutsig_0_26z = ! { celloutsig_0_13z[2:1], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_11z = { _03_[4:0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z } % { 1'h1, celloutsig_0_6z[3:0], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_8z = - { celloutsig_1_2z[5:3], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_30z = & { celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_6z, _03_[7:1], celloutsig_0_3z };
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_2z[2];
  assign celloutsig_0_10z = celloutsig_0_7z & celloutsig_0_6z[0];
  assign celloutsig_0_12z = ~^ { in_data[91:85], celloutsig_0_4z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } << in_data[175:170];
  assign celloutsig_0_0z = in_data[75:73] >> in_data[9:7];
  assign celloutsig_1_7z = { in_data[113], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } >> celloutsig_1_2z[4:0];
  assign celloutsig_0_6z = { in_data[52], celloutsig_0_1z, celloutsig_0_0z } >>> { celloutsig_0_0z[2:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_6z[3:0] - { _03_[5:3], celloutsig_0_8z };
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_1z) | celloutsig_1_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z & celloutsig_0_4z) | celloutsig_0_4z);
  assign celloutsig_0_25z = ~((celloutsig_0_21z[1] & celloutsig_0_12z) | celloutsig_0_19z);
  assign celloutsig_0_27z = ~((celloutsig_0_2z & celloutsig_0_13z[3]) | celloutsig_0_21z[1]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_0z[1]) | (celloutsig_0_2z & celloutsig_0_0z[0]));
  assign celloutsig_0_18z = ~((celloutsig_0_1z & celloutsig_0_15z) | (celloutsig_0_17z & _03_[2]));
  assign _02_[2] = _00_;
  assign _04_[1] = _01_;
  assign { out_data[128], out_data[96], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z };
endmodule
