
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/atharva/IITB/CS_683/PA2/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C stream prefetcher 
Heartbeat CPU 0 instructions: 10000001 cycles: 2597327 heartbeat IPC: 3.85011 cumulative IPC: 3.85011 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5190283 heartbeat IPC: 3.8566 cumulative IPC: 3.85335 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6486841 (Simulation time: 0 hr 1 min 5 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29836376 heartbeat IPC: 0.405744 cumulative IPC: 0.214137 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 76292578 heartbeat IPC: 0.215256 cumulative IPC: 0.214882 (Simulation time: 0 hr 5 min 28 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 123950065 heartbeat IPC: 0.209831 cumulative IPC: 0.212833 (Simulation time: 0 hr 7 min 53 sec) 
Finished CPU 0 instructions: 25000000 cycles: 117463224 cumulative IPC: 0.212833 (Simulation time: 0 hr 7 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.212833 instructions: 25000000 cycles: 117463224
cpu0_DTLB TOTAL     ACCESS:    4487672  HIT:    4453625  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    2001632  HIT:    1997011  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2486040  HIT:    2456614  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 486.086 cycles
cpu0_ITLB TOTAL     ACCESS:     472959  HIT:     472959  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472959  HIT:     472959  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     538494  HIT:     538494  MISS:          0
cpu0_L1I LOAD      ACCESS:     538494  HIT:     538494  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 879.01 cycles
cpu0_L1D TOTAL     ACCESS:    5846097  HIT:    3895524  MISS:    1950573
cpu0_L1D LOAD      ACCESS:    1414063  HIT:    1118509  MISS:     295554
cpu0_L1D RFO       ACCESS:    4414457  HIT:    2759447  MISS:    1655010
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17577  HIT:      17568  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 815.74 cycles
cpu0_L2C TOTAL     ACCESS:    3712285  HIT:    2477279  MISS:    1235006
cpu0_L2C LOAD      ACCESS:     295552  HIT:      79523  MISS:     216029
cpu0_L2C RFO       ACCESS:    1655004  HIT:     739477  MISS:     915527
cpu0_L2C PREFETCH  ACCESS:     106679  HIT:       3294  MISS:     103385
cpu0_L2C WRITEBACK ACCESS:    1655041  HIT:    1654985  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     220002  ISSUED:     219907  USEFUL:      89834  USELESS:      23110
cpu0_L2C AVERAGE MISS LATENCY: 1380.71 cycles
LLC TOTAL     ACCESS:    2240165  HIT:    1012967  MISS:    1227198
LLC LOAD      ACCESS:     206552  HIT:      63386  MISS:     143166
LLC RFO       ACCESS:     915467  HIT:      28896  MISS:     886571
LLC PREFETCH  ACCESS:     202774  HIT:       5368  MISS:     197406
LLC WRITEBACK ACCESS:     915363  HIT:     915317  MISS:         46
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1523.61 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      79643  ROW_BUFFER_MISS:    1147509
 DBUS AVG_CONGESTED_CYCLE:    3.99997
 WQ ROW_BUFFER_HIT:      16655  ROW_BUFFER_MISS:     869829  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 266.717
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

