Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\ip\address_decoder_channel\address_decoder_channel_csr_clk.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\ip\address_decoder_channel\address_decoder_channel_csr_clk --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: csr_clk: Used clock_source 18.1 (instead of 18.0)
Info: address_decoder_channel_csr_clk: "Transforming system: address_decoder_channel_csr_clk"
Info: address_decoder_channel_csr_clk: "Naming system components in system: address_decoder_channel_csr_clk"
Info: address_decoder_channel_csr_clk: "Processing generation queue"
Info: address_decoder_channel_csr_clk: "Generating: address_decoder_channel_csr_clk"
Info: address_decoder_channel_csr_clk: Done "address_decoder_channel_csr_clk" with 1 modules, 1 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_csr_clk/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_csr_clk/sim/ directory:
Info: 	common/riviera_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ahaas/AppData/Local/Temp/alt9404_3265990298192936513.dir/0003_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decoder_channel/address_decoder_channel_csr_clk/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\ip\address_decoder_channel\address_decoder_channel_csr_clk.ip --synthesis=VERILOG --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\ip\address_decoder_channel\address_decoder_channel_csr_clk --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: csr_clk: Used clock_source 18.1 (instead of 18.0)
Info: address_decoder_channel_csr_clk: "Transforming system: address_decoder_channel_csr_clk"
Info: address_decoder_channel_csr_clk: "Naming system components in system: address_decoder_channel_csr_clk"
Info: address_decoder_channel_csr_clk: "Processing generation queue"
Info: address_decoder_channel_csr_clk: "Generating: address_decoder_channel_csr_clk"
Info: address_decoder_channel_csr_clk: Done "address_decoder_channel_csr_clk" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\ip\address_decoder_channel\address_decoder_channel_csr_clk.ip --synthesis=VERILOG --ipxact --output-directory=C:\Users\ahaas\AppData\Local\Temp\alt9404_3265990298192936513.dir\0003_alt_em10g32_0_gen\rtl\address_decoder\ip\address_decoder_channel\address_decoder_channel_csr_clk --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: Finished: IP-XACT
