{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79994,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.9401e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000132126,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.19329e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000132126,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 26.2752,
	"finish__design__instance__count__class:timing_repair_buffer": 8,
	"finish__design__instance__area__class:timing_repair_buffer": 51.2992,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 101.347,
	"finish__design__instance__count__class:multi_input_combinational_cell": 4,
	"finish__design__instance__area__class:multi_input_combinational_cell": 45.0432,
	"finish__design__instance__count": 20,
	"finish__design__instance__area": 223.965,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.95897,
	"finish__clock__skew__setup": 0.00632534,
	"finish__clock__skew__hold": 0.00632534,
	"finish__timing__drv__max_slew_limit": 0.875409,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.923351,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.48206e-05,
	"finish__power__switching__total": 1.58798e-05,
	"finish__power__leakage__total": 1.21088e-10,
	"finish__power__total": 8.07005e-05,
	"finish__design__io": 7,
	"finish__design__die__area": 1620.87,
	"finish__design__core__area": 1333.78,
	"finish__design__instance__count": 35,
	"finish__design__instance__area": 242.733,
	"finish__design__instance__count__stdcell": 35,
	"finish__design__instance__area__stdcell": 242.733,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.181989,
	"finish__design__instance__utilization__stdcell": 0.181989,
	"finish__design__rows": 13,
	"finish__design__rows:unithd": 13,
	"finish__design__sites": 1066,
	"finish__design__sites:unithd": 1066,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}