#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Apr 01 10:13:27 2017
# Process ID: 10228
# Log file: C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_1/system_rst_processing_system7_0_100M_1_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_1/system_rst_processing_system7_0_100M_1_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_1/system_rst_processing_system7_0_100M_1.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_1/system_rst_processing_system7_0_100M_1.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 450.207 ; gain = 267.969
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 453.258 ; gain = 3.051
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ca60a85c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 908.531 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 32 cells.
Phase 2 Constant Propagation | Checksum: e3325831

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 908.531 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 226 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 277 unconnected cells.
Phase 3 Sweep | Checksum: 155508d6c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 908.531 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 155508d6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 908.531 ; gain = 0.000
Implement Debug Cores | Checksum: ca60a85c
Logic Optimization | Checksum: ca60a85c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 155508d6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 908.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 908.531 ; gain = 458.324
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 908.531 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.runs/impl_1/system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 684c0690

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 908.531 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 908.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 908.531 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 5d7f095a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 908.531 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 5d7f095a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 5d7f095a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 4b9ef4c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13614558e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 156471c36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 2.1.2.1 Place Init Design | Checksum: 18fbcc758

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 2.1.2 Build Placer Netlist Model | Checksum: 18fbcc758

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 18fbcc758

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 18fbcc758

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 2.1 Placer Initialization Core | Checksum: 18fbcc758

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 2 Placer Initialization | Checksum: 18fbcc758

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1db1999ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1db1999ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 20742e3ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d602cfa6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1d602cfa6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 236b5c0af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 257ee1123

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1ada12edb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1ada12edb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1ada12edb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1ada12edb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 4.6 Small Shape Detail Placement | Checksum: 1ada12edb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1ada12edb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 4 Detail Placement | Checksum: 1ada12edb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 10c4c7eab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 10c4c7eab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.755. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 12443c3ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 5.2.2 Post Placement Optimization | Checksum: 12443c3ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 5.2 Post Commit Optimization | Checksum: 12443c3ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 12443c3ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 12443c3ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 12443c3ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 5.5 Placer Reporting | Checksum: 12443c3ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: e69e9226

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
Phase 5 Post Placement Optimization and Clean-Up | Checksum: e69e9226

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
Ending Placer Task | Checksum: aeac5ff2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 923.172 ; gain = 14.641
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 923.172 ; gain = 14.641
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 923.172 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 923.172 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 923.172 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 923.172 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard HSTL_I_18; FIXED_IO_mio[26] of IOStandard HSTL_I_18; FIXED_IO_mio[25] of IOStandard HSTL_I_18; FIXED_IO_mio[24] of IOStandard HSTL_I_18; FIXED_IO_mio[23] of IOStandard HSTL_I_18; FIXED_IO_mio[22] of IOStandard HSTL_I_18; FIXED_IO_mio[21] of IOStandard HSTL_I_18; FIXED_IO_mio[20] of IOStandard HSTL_I_18; FIXED_IO_mio[19] of IOStandard HSTL_I_18; FIXED_IO_mio[18] of IOStandard HSTL_I_18; FIXED_IO_mio[17] of IOStandard HSTL_I_18; FIXED_IO_mio[16] of IOStandard HSTL_I_18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a328df30

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 975.238 ; gain = 52.066

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a328df30

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 978.797 ; gain = 55.625

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a328df30

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 985.129 ; gain = 61.957
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d73e312c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 992.328 ; gain = 69.156
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.78   | TNS=0      | WHS=-0.172 | THS=-21.6  |

Phase 2 Router Initialization | Checksum: ea249c48

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27975fe9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 167f15e30

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 992.328 ; gain = 69.156
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.72   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d15858d1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1d99af275

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.72   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b47544c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156
Phase 4 Rip-up And Reroute | Checksum: 1b47544c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 109c5cac7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.84   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 109c5cac7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 109c5cac7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 12317bf93

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.84   | TNS=0      | WHS=0.057  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1278bc190

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.501971 %
  Global Horizontal Routing Utilization  = 0.634421 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1377743c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1377743c3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 10d8e6dcc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.84   | TNS=0      | WHS=0.057  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 10d8e6dcc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 992.328 ; gain = 69.156
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 13 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 992.328 ; gain = 69.156
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.588 . Memory (MB): peak = 992.328 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 75 net(s) have no routable loads. The problem net(s) are system_i/processing_system7_0/inst/M_AXI_GP0_ARADDR[12], system_i/processing_system7_0/inst/M_AXI_GP0_ARADDR[13], system_i/processing_system7_0/inst/M_AXI_GP0_ARADDR[14], system_i/processing_system7_0/inst/M_AXI_GP0_ARADDR[15], system_i/processing_system7_0/inst/M_AXI_GP0_ARCACHE, system_i/processing_system7_0/inst/M_AXI_GP0_ARLOCK, system_i/processing_system7_0/inst/M_AXI_GP0_ARPROT, system_i/processing_system7_0/inst/M_AXI_GP0_ARQOS, system_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[12], system_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[13], system_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[14], system_i/processing_system7_0/inst/M_AXI_GP0_AWADDR[15], system_i/processing_system7_0/inst/M_AXI_GP0_AWCACHE, system_i/processing_system7_0/inst/M_AXI_GP0_AWLOCK, system_i/processing_system7_0/inst/M_AXI_GP0_AWPROT (the first 15 of 43 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/Wangsir/Documents/SOC/xup/lab9Soc2/lab9Soc2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Apr 01 10:15:38 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1324.508 ; gain = 318.277
WARNING: [Vivado_Tcl 4-319] File system_wrapper.mmi does not exist
INFO: [Common 17-206] Exiting Vivado at Sat Apr 01 10:15:39 2017...
