<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezoab_86609",value:"mod1; Path=/; Domain=wikichip.org; Expires=Wed, 17 Jul 2024 21:45:02 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezoadgid_86609",value:"-1; Path=/; Domain=wikichip.org; Expires=Wed, 17 Jul 2024 20:15:02 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezosuibasgeneris-1",value:"089ad534-ddc0-4283-506a-3562bd3c53c7; Path=/; Domain=wikichip.org; Expires=Thu, 17 Jul 2025 19:45:02 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"active_template::86609",value:"pub_site.1721245502; Path=/; Domain=wikichip.org; Expires=Fri, 19 Jul 2024 19:45:02 UTC",tcfCategory:"store_info",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=35', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({}, typeof window._ezaq !== "undefined" ? window._ezaq : {}, {"ad_cache_level":1,"adpicker_placement_cnt":0,"ai_placeholder_cache_level":1,"ai_placeholder_placement_cnt":-1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":0,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size":105381,"response_size_orig":99963,"response_time_orig":6278,"template_id":5,"url":"/wiki/intel/cores/cascade_lake_r","word_count":0,"worst_bad_word_level":0});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {"ab":"mod1"};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="/wiki/intel/cores/cascade_lake_r"/>

<title>Cascade Lake R - Cores - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/cores/cascade_lake_r","wgTitle":"intel/cores/cascade lake r","wgCurRevisionId":96243,"wgRevisionId":96243,"wgArticleId":35930,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["all microprocessor cores"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/cores/cascade_lake_r","wgRelevantArticleId":35930,"wgRequestId":"c8f7476d748468840613b965","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.smw.style","ext.srf.jqplot.bar","ext.srf.jqplot.enhancedlegend","ext.srf","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/cores/cascade lake r" href="/w/index.php?title=Special:ExportRDF/intel/cores/cascade_lake_r&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"jqplot-series-1":"{\"data\":[[[20,2100],[24,2200],[16,2900],[26,2100],[28,2200],[24,2400],[20,3100],[16,3400],[24,3000],[28,2700],[10,2400],[12,2400],[8,3200]]],\"series\":[{\"label\":\"base frequency\",\"xaxis\":\"xaxis\",\"yaxis\":\"yaxis\",\"fill\":false,\"showLine\":false,\"showMarker\":true,\"trendline\":{\"show\":false,\"shadow\":true,\"type\":\"none\"},\"markerOptions\":{\"style\":\"diamond\",\"shadow\":true},\"rendererOptions\":{\"barDirection\":\"vertical\"}}],\"ticks\":[2000,3000,4000],\"total\":34100,\"fcolumntypeid\":\"_num\",\"sask\":\"\\u003Ca href=\\\"/wiki/Special:Ask/-5B-5BCategory:microprocessor-20models-20by-20intel-5D-5D-20-5B-5Bcore-20name::Cascade-20Lake-20R-5D-5D/-3Fcore-20count/-3Fbase-20frequency/mainlabel%3D-2D/limit%3D50/offset%3D13/format%3Djqplotseries/charttitle%3DCores-20vs.-20Base-20Frequency/numbersaxislabel%3DFrequency-20(MHz)/labelaxislabel%3DCore-20Count/height%3D400/width%3D400/theme%3Dvector/group%3Dproperty/grouplabel%3Dsubject/charttype%3Dscatter/class%3D/searchlabel%3D\\\" title=\\\"Special:Ask/-5B-5BCategory:microprocessor-20models-20by-20intel-5D-5D-20-5B-5Bcore-20name::Cascade-20Lake-20R-5D-5D/-3Fcore-20count/-3Fbase-20frequency/mainlabel=-2D/limit=50/offset=13/format=jqplotseries/charttitle=Cores-20vs.-20Base-20Frequency/numbersaxislabel=Frequency-20(MHz)/labelaxislabel=Core-20Count/height=400/width=400/theme=vector/group=property/grouplabel=subject/charttype=scatter/class=/searchlabel=\\\"\\u003E[+]\\u003C/a\\u003E\",\"mode\":\"series\",\"renderer\":\"scatter\",\"parameters\":{\"numbersaxislabel\":\"Frequency (MHz)\",\"labelaxislabel\":\"Core Count\",\"charttitle\":\"Cores vs. Base Frequency\",\"charttext\":\"\",\"infotext\":\"\",\"theme\":\"vector\",\"valueformat\":\"%d\",\"ticklabels\":true,\"highlighter\":false,\"autoscale\":false,\"gridview\":\"none\",\"direction\":\"vertical\",\"smoothlines\":false,\"cursor\":\"none\",\"chartlegend\":\"none\",\"colorscheme\":null,\"pointlabels\":false,\"datalabels\":\"none\",\"stackseries\":false,\"grid\":{\"borderColor\":\"#a7d7f9\"},\"seriescolors\":null}}"});});</script>

		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"jqplot-series-2":"{\"data\":[[[20,4000],[24,4000],[16,3900],[26,4000],[28,4000],[24,4000],[20,4100],[16,4100],[24,4000],[28,4000],[10,3200],[12,3500],[8,4000]]],\"series\":[{\"label\":\"turbo frequency (1 core)\",\"xaxis\":\"xaxis\",\"yaxis\":\"yaxis\",\"fill\":false,\"showLine\":false,\"showMarker\":true,\"trendline\":{\"show\":false,\"shadow\":true,\"type\":\"none\"},\"markerOptions\":{\"style\":\"square\",\"shadow\":true},\"rendererOptions\":{\"barDirection\":\"vertical\"}}],\"ticks\":[3000,4000,5000],\"total\":50800,\"fcolumntypeid\":\"_num\",\"sask\":\"\\u003Ca href=\\\"/wiki/Special:Ask/-5B-5BCategory:microprocessor-20models-20by-20intel-5D-5D-20-5B-5Bcore-20name::Cascade-20Lake-20R-5D-5D/-3Fcore-20count/-3Fturbo-20frequency-20(1-20core)/mainlabel%3D-2D/limit%3D50/offset%3D13/format%3Djqplotseries/charttitle%3DCores-20vs.-20Turbo-20Frequency/numbersaxislabel%3DFrequency-20(MHz)/labelaxislabel%3DCore-20Count/height%3D400/width%3D400/theme%3Dvector/group%3Dproperty/grouplabel%3Dsubject/charttype%3Dscatter/class%3D/searchlabel%3D\\\" title=\\\"Special:Ask/-5B-5BCategory:microprocessor-20models-20by-20intel-5D-5D-20-5B-5Bcore-20name::Cascade-20Lake-20R-5D-5D/-3Fcore-20count/-3Fturbo-20frequency-20(1-20core)/mainlabel=-2D/limit=50/offset=13/format=jqplotseries/charttitle=Cores-20vs.-20Turbo-20Frequency/numbersaxislabel=Frequency-20(MHz)/labelaxislabel=Core-20Count/height=400/width=400/theme=vector/group=property/grouplabel=subject/charttype=scatter/class=/searchlabel=\\\"\\u003E[+]\\u003C/a\\u003E\",\"mode\":\"series\",\"renderer\":\"scatter\",\"parameters\":{\"numbersaxislabel\":\"Frequency (MHz)\",\"labelaxislabel\":\"Core Count\",\"charttitle\":\"Cores vs. Turbo Frequency\",\"charttext\":\"\",\"infotext\":\"\",\"theme\":\"vector\",\"valueformat\":\"%d\",\"ticklabels\":true,\"highlighter\":false,\"autoscale\":false,\"gridview\":\"none\",\"direction\":\"vertical\",\"smoothlines\":false,\"cursor\":\"none\",\"chartlegend\":\"none\",\"colorscheme\":null,\"pointlabels\":false,\"datalabels\":\"none\",\"stackseries\":false,\"grid\":{\"borderColor\":\"#a7d7f9\"},\"seriescolors\":null}}"});});</script>

		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"jqplot-series-3":"{\"data\":[[[20,125],[24,150],[16,150],[26,150],[28,165],[24,165],[20,205],[16,205],[24,205],[28,205],[10,100],[12,100],[8,130]]],\"series\":[{\"label\":\"tdp\",\"xaxis\":\"xaxis\",\"yaxis\":\"yaxis\",\"fill\":false,\"showLine\":false,\"showMarker\":true,\"trendline\":{\"show\":false,\"shadow\":true,\"type\":\"none\"},\"markerOptions\":{\"style\":\"filledDiamond\",\"shadow\":true},\"rendererOptions\":{\"barDirection\":\"vertical\"}}],\"ticks\":[100,200,300],\"total\":2055,\"fcolumntypeid\":\"_num\",\"sask\":\"\\u003Ca href=\\\"/wiki/Special:Ask/-5B-5BCategory:microprocessor-20models-20by-20intel-5D-5D-20-5B-5Bcore-20name::Cascade-20Lake-20R-5D-5D/-3Fcore-20count/-3Ftdp/mainlabel%3D-2D/limit%3D50/offset%3D13/format%3Djqplotseries/charttitle%3DCores-20vs.-20TDP/numbersaxislabel%3DTDP-20(W)/labelaxislabel%3DCore-20Count/height%3D400/width%3D400/theme%3Dvector/group%3Dproperty/grouplabel%3Dsubject/charttype%3Dscatter/class%3D/searchlabel%3D\\\" title=\\\"Special:Ask/-5B-5BCategory:microprocessor-20models-20by-20intel-5D-5D-20-5B-5Bcore-20name::Cascade-20Lake-20R-5D-5D/-3Fcore-20count/-3Ftdp/mainlabel=-2D/limit=50/offset=13/format=jqplotseries/charttitle=Cores-20vs.-20TDP/numbersaxislabel=TDP-20(W)/labelaxislabel=Core-20Count/height=400/width=400/theme=vector/group=property/grouplabel=subject/charttype=scatter/class=/searchlabel=\\\"\\u003E[+]\\u003C/a\\u003E\",\"mode\":\"series\",\"renderer\":\"scatter\",\"parameters\":{\"numbersaxislabel\":\"TDP (W)\",\"labelaxislabel\":\"Core Count\",\"charttitle\":\"Cores vs. TDP\",\"charttext\":\"\",\"infotext\":\"\",\"theme\":\"vector\",\"valueformat\":\"%d\",\"ticklabels\":true,\"highlighter\":false,\"autoscale\":false,\"gridview\":\"none\",\"direction\":\"vertical\",\"smoothlines\":false,\"cursor\":\"none\",\"chartlegend\":\"none\",\"colorscheme\":null,\"pointlabels\":false,\"datalabels\":\"none\",\"stackseries\":false,\"grid\":{\"borderColor\":\"#a7d7f9\"},\"seriescolors\":null}}"});});</script>

		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"jqplot-series-4":"{\"data\":[[[4000,125],[4000,150],[3900,150],[4000,150],[4000,165],[4000,165],[4100,205],[4100,205],[4000,205],[4000,205],[3200,100],[3500,100],[4000,130]]],\"series\":[{\"label\":\"tdp\",\"xaxis\":\"xaxis\",\"yaxis\":\"yaxis\",\"fill\":false,\"showLine\":false,\"showMarker\":true,\"trendline\":{\"show\":false,\"shadow\":true,\"type\":\"none\"},\"markerOptions\":{\"style\":\"filledSquare\",\"shadow\":true},\"rendererOptions\":{\"barDirection\":\"vertical\"}}],\"ticks\":[100,200,300],\"total\":2055,\"fcolumntypeid\":\"_qty\",\"sask\":\"\\u003Ca href=\\\"/wiki/Special:Ask/-5B-5BCategory:microprocessor-20models-20by-20intel-5D-5D-20-5B-5Bcore-20name::Cascade-20Lake-20R-5D-5D/-3Fturbo-20frequency-20(1-20core)/-3Ftdp/mainlabel%3D-2D/limit%3D50/offset%3D13/format%3Djqplotseries/charttitle%3DFrequency-20vs.-20TDP/numbersaxislabel%3DTDP-20(W)/labelaxislabel%3DFrequency-20(MHz)/height%3D400/width%3D400/theme%3Dvector/group%3Dproperty/grouplabel%3Dsubject/charttype%3Dscatter/class%3D/searchlabel%3D\\\" title=\\\"Special:Ask/-5B-5BCategory:microprocessor-20models-20by-20intel-5D-5D-20-5B-5Bcore-20name::Cascade-20Lake-20R-5D-5D/-3Fturbo-20frequency-20(1-20core)/-3Ftdp/mainlabel=-2D/limit=50/offset=13/format=jqplotseries/charttitle=Frequency-20vs.-20TDP/numbersaxislabel=TDP-20(W)/labelaxislabel=Frequency-20(MHz)/height=400/width=400/theme=vector/group=property/grouplabel=subject/charttype=scatter/class=/searchlabel=\\\"\\u003E[+]\\u003C/a\\u003E\",\"mode\":\"series\",\"renderer\":\"scatter\",\"parameters\":{\"numbersaxislabel\":\"TDP (W)\",\"labelaxislabel\":\"Frequency (MHz)\",\"charttitle\":\"Frequency vs. TDP\",\"charttext\":\"\",\"infotext\":\"\",\"theme\":\"vector\",\"valueformat\":\"%d\",\"ticklabels\":true,\"highlighter\":false,\"autoscale\":false,\"gridview\":\"none\",\"direction\":\"vertical\",\"smoothlines\":false,\"cursor\":\"none\",\"chartlegend\":\"none\",\"colorscheme\":null,\"pointlabels\":false,\"datalabels\":\"none\",\"stackseries\":false,\"grid\":{\"borderColor\":\"#a7d7f9\"},\"seriescolors\":null}}"});});</script>

<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/images/thumb/2/2a/cascade_lake_sp_%28front%29.png/200px-cascade_lake_sp_%28front%29.png"/>
<meta property="og:image" content="/w/images/thumb/2/2a/cascade_lake_sp_%28front%29.png/200px-cascade_lake_sp_%28front%29.png"/>
<meta property="og:title" content="Cascade Lake R - Cores - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Cascade Lake R (Cascade Lake Scalable Performance Refresh) is code name for Intel&#39;s series of server multiprocessors based on the Cascade Lake microarchitecture as part of the Purley platform serving as mid-cycle refresh to Cascade Lake SP. Cascade Lake R only targets mainstream entry and mid-range servers and therefore only support up to 2-way multiprocessing. As with Cascade Lake SP, these chips also support up to 28 cores, incorporate AVX512 x86 extension for neural network / deep learning workloads, and introduces persistent memory support. Cascade Lake R-based chips are manufactured on an enhanced 14 nm process and utilize the Lewisburg chipset."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'orig_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_cores_cascade_lake_r rootpage-intel skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/cores/cascade_lake_r">Page</a></li></ul></li><li class="new"><a href="/w/index.php?title=Talk:intel/cores/cascade_lake_r&amp;action=edit&amp;redlink=1"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fcores%2Fcascade+lake+r"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/cores/cascade_lake_r"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/cores/cascade_lake_r"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;oldid=96243"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fcores-2Fcascade-5Flake-5Fr"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Cascade Lake R - Cores - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a></span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: left; font-weight: bold;"><a href="/wiki/Special:FormEdit/core/intel/cores/cascade_lake_r" title="Special:FormEdit/core/intel/cores/cascade lake r"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Cascade Lake R</td></tr><tr><td colspan="2" style="text-align: center;"><a href="/wiki/File:cascade_lake_sp_(front).png" class="image"><img alt="cascade lake sp (front).png" src="/w/images/thumb/2/2a/cascade_lake_sp_%28front%29.png/200px-cascade_lake_sp_%28front%29.png" width="200" height="269" class="wikichip_ogimage" srcset="/w/images/thumb/2/2a/cascade_lake_sp_%28front%29.png/300px-cascade_lake_sp_%28front%29.png 1.5x, /w/images/thumb/2/2a/cascade_lake_sp_%28front%29.png/400px-cascade_lake_sp_%28front%29.png 2x"/></a></td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Designer</td><td style="width: 99%;"><a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a></td></tr><tr><td class="label">Manufacturer</td><td><a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a></td></tr><tr><td class="label">Introduction</td><td>February 24, 2020 (announced)<br/>February 24, 2020 (launched)</td></tr><tr><td class="header" colspan="2">Microarchitecture</td></tr><tr><td class="label">ISA</td><td>x86-64 (x86)</td></tr><tr><td class="label">Microarchitecture</td><td><a href="/wiki/intel/microarchitectures/cascade_lake" title="intel/microarchitectures/cascade lake">Cascade Lake</a></td></tr><tr><td class="label">Platform</td><td>Purley</td></tr><tr><td class="label">Chipset</td><td>Lewisburg</td></tr><tr><td class="label">Word Size</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8&amp;#160;octets 16&amp;#160;nibbles "><span class="smwtext"></span><div class="smwttcontent">8 octets <br/>16 nibbles <br/></div></span>64 bit</td></tr><tr><td class="label">Process</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.014&amp;#160;μm 1.4e-5&amp;#160;mm "><span class="smwtext">14 nm</span><div class="smwttcontent">0.014 μm <br/>1.4e-5 mm <br/></div></span></td></tr><tr><td class="label">Technology</td><td>CMOS</td></tr><tr><td class="header" colspan="2">Packaging</td></tr><tr><td class="label">Package</td><td>FCLGA-3647 (FCLGA)</td></tr><tr><td class="label">Dimension</td><td>76.16 mm × 56.6 mm</td></tr><tr><td class="label">Pitch</td><td>0.8585 mm × 0.9906 mm</td></tr><tr><td class="label">Contacts</td><td>3647</td></tr><tr><td class="label">Socket</td><td>Socket P, LGA-3647</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/wiki/intel/cores/skylake_sp" title="intel/cores/skylake sp">Skylake SP</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/intel/cores/ice_lake_sp" title="intel/cores/ice lake sp">Ice Lake SP</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr><tr><td class="header" colspan="2">Contemporary</td></tr><tr><td colspan="2" style="text-align: center;"><a href="/wiki/intel/cores/cascade_lake_sp" title="intel/cores/cascade lake sp">Cascade Lake SP</a></td></tr></tbody></table>
<p><b>Cascade Lake R</b> (<b><a href="/wiki/intel/microarchitectures/cascade_lake" title="intel/microarchitectures/cascade lake">Cascade Lake</a> Scalable Performance Refresh</b>) is code name for Intel&#39;s series of server <a href="/wiki/multiprocessors" class="mw-redirect" title="multiprocessors">multiprocessors</a> based on the <a href="/wiki/intel/microarchitectures/cascade_lake" title="intel/microarchitectures/cascade lake">Cascade Lake</a> microarchitecture as part of the <a href="/w/index.php?title=intel/platforms/purley&amp;action=edit&amp;redlink=1" class="new" title="intel/platforms/purley (page does not exist)">Purley</a> platform serving as mid-cycle refresh to <a href="/wiki/intel/cores/cascade_lake_sp" title="intel/cores/cascade lake sp">Cascade Lake SP</a>. Cascade Lake R only targets mainstream entry and mid-range servers and therefore only support up to 2-way multiprocessing. As with <a href="/wiki/intel/cores/cascade_lake_sp" title="intel/cores/cascade lake sp">Cascade Lake SP</a>, these chips also support up to <a href="/wiki/28_cores" class="mw-redirect" title="28 cores">28 cores</a>, incorporate <a href="/wiki/x86/avx512-vnni" class="mw-redirect" title="x86/avx512-vnni">AVX512</a> <a href="/wiki/x86" title="x86">x86</a> <a href="/wiki/x86/extension" class="mw-redirect" title="x86/extension">extension</a> for neural network / deep learning workloads, and introduces <a href="/w/index.php?title=persistent_memory&amp;action=edit&amp;redlink=1" class="new" title="persistent memory (page does not exist)">persistent memory</a> support. Cascade Lake R-based chips are manufactured on an enhanced <a href="/wiki/14_nm_process" class="mw-redirect" title="14 nm process">14 nm process</a> and utilize the <a href="/w/index.php?title=intel/chipsets/lewisburg&amp;action=edit&amp;redlink=1" class="new" title="intel/chipsets/lewisburg (page does not exist)">Lewisburg</a> chipset.
</p><p>Cascade Lake R-based models are branded as the 2nd-generation <a href="/wiki/intel/xeon_bronze" title="intel/xeon bronze">Xeon Bronze</a>, <a href="/wiki/intel/xeon_silver" title="intel/xeon silver">Xeon Silver</a>, and <a href="/wiki/intel/xeon_gold" title="intel/xeon gold">Xeon Gold</a> <a href="/wiki/processor_families" class="mw-redirect" title="processor families">processor families</a>.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Common_Features"><span class="tocnumber">1.1</span> <span class="toctext">Common Features</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Naming_Scheme"><span class="tocnumber">1.2</span> <span class="toctext">Naming Scheme</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-4"><a href="#Cascade_Lake_R_Processors"><span class="tocnumber">2</span> <span class="toctext">Cascade Lake R Processors</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#SKU_Comparison"><span class="tocnumber">2.1</span> <span class="toctext">SKU Comparison</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#See_also"><span class="tocnumber">3</span> <span class="toctext">See also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Cascade Lake R processors are based on Intel&#39;s <a href="/wiki/intel/microarchitectures/cascade_lake" title="intel/microarchitectures/cascade lake">Cascade Lake</a> microarchitecture intended to enhance the original <a href="/wiki/intel/cores/cascade_lake_sp" title="intel/cores/cascade lake sp">Cascade Lake SP</a> lineup. These processors introduce a significant price cut compared to original SKUs or additional cores and the higher frequency at comparable price. The intended purpose of this release is to elevate the performance-per-dollar for entry-level and mid-range server processors.
</p><p>As with <a href="/wiki/intel/cores/skylake_sp" title="intel/cores/skylake sp">Skylake SP</a>, Cascade Lake SP processors utilize the new <a href="/w/index.php?title=intel/fclga-3647&amp;action=edit&amp;redlink=1" class="new" title="intel/fclga-3647 (page does not exist)">FCLGA-3647</a> package (which makes use of &#34;Socket P&#34;). Those use the <a href="/w/index.php?title=intel/lewisburg&amp;action=edit&amp;redlink=1" class="new" title="intel/lewisburg (page does not exist)">Lewisburg</a> chipset (<a href="/w/index.php?title=intel/platform_controller_hub&amp;action=edit&amp;redlink=1" class="new" title="intel/platform controller hub (page does not exist)">HUB</a>) via 4 PCIe3 lanes using Intel&#39;s proprietary <a href="/w/index.php?title=intel/direct_media_interface&amp;action=edit&amp;redlink=1" class="new" title="intel/direct media interface (page does not exist)">Direct Media Interface</a> 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane. When in multi-socket configuration, the microprocessor is connected to the other processors via the <a href="/w/index.php?title=intel/ultra_path_interconnect&amp;action=edit&amp;redlink=1" class="new" title="intel/ultra path interconnect (page does not exist)">Ultra Path Interconnect</a> (UPI) links which Intel introduced with Skylake SP as well, replacing and obsoleting the older <a href="/w/index.php?title=intel/quickpath_interconnect&amp;action=edit&amp;redlink=1" class="new" title="intel/quickpath interconnect (page does not exist)">QuickPath Interconnect</a> (QPI) operating. Depending on the model, there may be either two or three UPI links inter-linking each socket (for more details see <a href="/wiki/intel/microarchitectures/cascade_lake#Scalability" title="intel/microarchitectures/cascade lake">Cascade Lake § Scalability</a>).
</p>
<h3><span class="mw-headline" id="Common_Features">Common Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit&amp;section=2" title="Edit section: Common Features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>All Cascade Lake R processors have the following:
</p>
<ul><li> Hexa-channel memory
<ul><li> 1 TiB, 2 TiB medium memory support variants (<i>M</i> suffix), and 4.5 TiB for extended memory variants (<i>L</i> suffix)</li>
<li> UP to DDR4-2933 MT/s</li>
<li> <a href="/w/index.php?title=ECC&amp;action=edit&amp;redlink=1" class="new" title="ECC (page does not exist)">ECC</a> support</li></ul></li>
<li> <b>TDP:</b> 85 W to 205 W</li>
<li> <b>PCIe:</b> x48 Lanes of PCIe Gen 3</li>
<li> <b>ISA:</b> Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, AVX512F, AVX512CD, AVX512BW, AVX512DQ, AVX512VL, AVX512VNNI)</li>
<li> <b>Features:</b> <a href="/w/index.php?title=intel/speed_shift&amp;action=edit&amp;redlink=1" class="new" title="intel/speed shift (page does not exist)">Speed Shift</a>, <a href="/w/index.php?title=intel/vpro&amp;action=edit&amp;redlink=1" class="new" title="intel/vpro (page does not exist)">vPro</a>, <a href="/w/index.php?title=intel/vt-x&amp;action=edit&amp;redlink=1" class="new" title="intel/vt-x (page does not exist)">VT-x</a>, <a href="/w/index.php?title=intel/tsx&amp;action=edit&amp;redlink=1" class="new" title="intel/tsx (page does not exist)">TSX</a>, <a href="/w/index.php?title=intel/txt&amp;action=edit&amp;redlink=1" class="new" title="intel/txt (page does not exist)">TXT</a>, <a href="/w/index.php?title=intel/volume_management_device&amp;action=edit&amp;redlink=1" class="new" title="intel/volume management device (page does not exist)">Volume Management Device</a> (VMD), <a href="/w/index.php?title=intel/mode-based_execute_control&amp;action=edit&amp;redlink=1" class="new" title="intel/mode-based execute control (page does not exist)">Mode-based Execute Control</a> (MBE), <a href="/w/index.php?title=intel/key_protection_technology&amp;action=edit&amp;redlink=1" class="new" title="intel/key protection technology (page does not exist)">Key Protection Technology</a> (KPT), and <a href="/w/index.php?title=intel/platform_trust_technology&amp;action=edit&amp;redlink=1" class="new" title="intel/platform trust technology (page does not exist)">Platform Trust Technology</a> (PTT).
<ul><li> Silver and up also have <a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">Hyper-Threading</a> and <a href="/wiki/intel/turbo_boost" class="mw-redirect" title="intel/turbo boost">Turbo Boost</a></li>
<li> Gold and up also have Node Controller Support and offer Integrated Omni-Path Fabric Interface options</li></ul></li></ul>
<div style="clear:both;"></div>
<h3><span class="mw-headline" id="Naming_Scheme">Naming Scheme</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit&amp;section=3" title="Edit section: Naming Scheme">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Cascade Lake SKUs follow the following naming scheme.
</p>
<dl><dd><a href="/wiki/File:cascade_lake_naming_scheme.svg" class="image"><img alt="cascade lake naming scheme.svg" src="/w/images/thumb/a/a7/cascade_lake_naming_scheme.svg/600px-cascade_lake_naming_scheme.svg.png" width="600" height="320" srcset="/w/images/thumb/a/a7/cascade_lake_naming_scheme.svg/900px-cascade_lake_naming_scheme.svg.png 1.5x, /w/images/thumb/a/a7/cascade_lake_naming_scheme.svg/1200px-cascade_lake_naming_scheme.svg.png 2x"/></a></dd></dl>
<p>Where,
</p>
<ul><li> &#34;<i>F</i>&#34; suffix integrates the <a href="/w/index.php?title=intel/omni-path&amp;action=edit&amp;redlink=1" class="new" title="intel/omni-path (page does not exist)">Omni-Path</a> Host Fabric Interface (HFI) die on-package</li>
<li> &#34;<i>L</i>&#34; suffix indicates the SKU is a large memory (4.5 TiB) tier SKU</li>
<li> &#34;<i>M</i>&#34; suffix indicates the SKU is a medium memory (2 TiB) tier SKU</li>
<li> &#34;<i>N</i>&#34; suffix indicates the SKU is a networking-specialized model</li>
<li> &#34;<i>S</i>&#34; suffix indicates the SKU is a search application-specialized model</li>
<li> &#34;<i>T</i>&#34; suffix indicates that SKU has an extended lifetime (10 year use) guarantees and <a href="/w/index.php?title=NEBS&amp;action=edit&amp;redlink=1" class="new" title="NEBS (page does not exist)">NEBS</a>-friendly packing specification</li>
<li> &#34;<i>V</i>&#34; suffix indicates the SKU targets the VM density value market </li>
<li> &#34;<i>Y</i>&#34; suffix indicates the SKU has <a href="/wiki/intel/speed_select_technology" title="intel/speed select technology">Speed Select Technology</a> (SST)</li>
<li> &#34;<i>U</i>&#34; suffix indicates the SKU is a single-socket model (even if part of the <a href="/wiki/Xeon_Gold" class="mw-redirect" title="Xeon Gold">Xeon Gold</a> family that normally supports up two 4-way <a href="/w/index.php?title=SMP&amp;action=edit&amp;redlink=1" class="new" title="SMP (page does not exist)">SMP</a>)</li>
<li> &#34;<i>R</i>&#34; suffix indicates the SKU is a dual-socket model (even if part of the <a href="/wiki/Xeon_Gold" class="mw-redirect" title="Xeon Gold">Xeon Gold</a> family that normally supports up two 4-way <a href="/w/index.php?title=SMP&amp;action=edit&amp;redlink=1" class="new" title="SMP (page does not exist)">SMP</a>)</li></ul>
<h2><span class="mw-headline" id="Cascade_Lake_R_Processors">Cascade Lake R Processors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit&amp;section=4" title="Edit section: Cascade Lake R Processors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable tc5 tc6 tc14">
<tbody><tr class="comptable-header"><th> </th><th colspan="12">List of Cascade Lake R-based Processors</th></tr>
<tr class="comptable-header"><th> </th><th colspan="8">Main Processor</th><th colspan="1">Cache</th><th colspan="2">Memory</th></tr>
<tr class="comptable-header"><th class="unsortable">Model</th><th>Family</th><th>Price</th><th>Launched</th><th>Cores</th><th>Threads</th><th>Frequency</th><th>Max Turbo</th><th data-sort-type="number">TDP</th><th>L3$</th><th>Mem Type</th><th>Max Mem</th></tr>
<tr class="comptable-header"><th> </th><th colspan="25" style="text-align: left;"><a href="/wiki/Multiprocessors" class="mw-redirect" title="Multiprocessors">Multiprocessors</a> (2-way)</th></tr>
<tr><td><a href="/wiki/intel/xeon_silver/4210r" title="intel/xeon silver/4210r">4210R</a></td><td>Xeon Silver</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;459.90 £&amp;#160;413.91 ¥&amp;#160;52,801.63"><span class="smwtext">$ 511.00</span><div class="smwttcontent">€ 459.90 <br/>£ 413.91 <br/>¥ 52,801.63 <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;450.90 £&amp;#160;405.81 ¥&amp;#160;51,768.33"><span class="smwtext">$ 501.00</span><div class="smwttcontent">€ 450.90 <br/>£ 405.81 <br/>¥ 51,768.33 <br/></div></span></td><td>24 February 2020</td><td>10</td><td>20</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="100,000&amp;#160;mW 0.134&amp;#160;hp 0.1&amp;#160;kW"><span class="smwtext">100 W</span><div class="smwttcontent">100,000 mW <br/>0.134 hp <br/>0.1 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="14,080&amp;#160;KiB 14,417,920&amp;#160;B 0.0134&amp;#160;GiB"><span class="smwtext">13.75 MiB</span><div class="smwttcontent">14,080 KiB <br/>14,417,920 B <br/>0.0134 GiB <br/></div></span></td><td>DDR4-2400</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_silver/4214r" title="intel/xeon silver/4214r">4214R</a></td><td>Xeon Silver</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;634.50 £&amp;#160;571.05 ¥&amp;#160;72,847.65"><span class="smwtext">$ 705.00</span><div class="smwttcontent">€ 634.50 <br/>£ 571.05 <br/>¥ 72,847.65 <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;624.60 £&amp;#160;562.14 ¥&amp;#160;71,711.02"><span class="smwtext">$ 694.00</span><div class="smwttcontent">€ 624.60 <br/>£ 562.14 <br/>¥ 71,711.02 <br/></div></span></td><td>24 February 2020</td><td>12</td><td>24</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="100,000&amp;#160;mW 0.134&amp;#160;hp 0.1&amp;#160;kW"><span class="smwtext">100 W</span><div class="smwttcontent">100,000 mW <br/>0.134 hp <br/>0.1 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,896&amp;#160;KiB 17,301,504&amp;#160;B 0.0161&amp;#160;GiB"><span class="smwtext">16.5 MiB</span><div class="smwttcontent">16,896 KiB <br/>17,301,504 B <br/>0.0161 GiB <br/></div></span></td><td>DDR4-2400</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_silver/4215r" title="intel/xeon silver/4215r">4215R</a></td><td>Xeon Silver</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;714.60 £&amp;#160;643.14 ¥&amp;#160;82,044.02"><span class="smwtext">$ 794.00</span><div class="smwttcontent">€ 714.60 <br/>£ 643.14 <br/>¥ 82,044.02 <br/></div></span></td><td>24 February 2020</td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,200&amp;#160;MHz 3,200,000&amp;#160;kHz"><span class="smwtext">3.2 GHz</span><div class="smwttcontent">3,200 MHz <br/>3,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="130,000&amp;#160;mW 0.174&amp;#160;hp 0.13&amp;#160;kW"><span class="smwtext">130 W</span><div class="smwttcontent">130,000 mW <br/>0.174 hp <br/>0.13 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="11,264&amp;#160;KiB 11,534,336&amp;#160;B 0.0107&amp;#160;GiB"><span class="smwtext">11 MiB</span><div class="smwttcontent">11,264 KiB <br/>11,534,336 B <br/>0.0107 GiB <br/></div></span></td><td>DDR4-2400</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/5218r" title="intel/xeon gold/5218r">5218R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,145.70 £&amp;#160;1,031.13 ¥&amp;#160;131,539.09"><span class="smwtext">$ 1,273.00</span><div class="smwttcontent">€ 1,145.70 <br/>£ 1,031.13 <br/>¥ 131,539.09 <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,152.00 £&amp;#160;1,036.80 ¥&amp;#160;132,262.40"><span class="smwtext">$ 1,280.00</span><div class="smwttcontent">€ 1,152.00 <br/>£ 1,036.80 <br/>¥ 132,262.40 <br/></div></span></td><td>24 February 2020</td><td>20</td><td>40</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="125,000&amp;#160;mW 0.168&amp;#160;hp 0.125&amp;#160;kW"><span class="smwtext">125 W</span><div class="smwttcontent">125,000 mW <br/>0.168 hp <br/>0.125 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="28,160&amp;#160;KiB 28,835,840&amp;#160;B 0.0269&amp;#160;GiB"><span class="smwtext">27.5 MiB</span><div class="smwttcontent">28,160 KiB <br/>28,835,840 B <br/>0.0269 GiB <br/></div></span></td><td>DDR4-2666</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/5220r" title="intel/xeon gold/5220r">5220R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,399.50 £&amp;#160;1,259.55 ¥&amp;#160;160,678.15"><span class="smwtext">$ 1,555.00</span><div class="smwttcontent">€ 1,399.50 <br/>£ 1,259.55 <br/>¥ 160,678.15 <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,404.90 £&amp;#160;1,264.41 ¥&amp;#160;161,298.13"><span class="smwtext">$ 1,561.00</span><div class="smwttcontent">€ 1,404.90 <br/>£ 1,264.41 <br/>¥ 161,298.13 <br/></div></span></td><td>24 February 2020</td><td>24</td><td>48</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="150,000&amp;#160;mW 0.201&amp;#160;hp 0.15&amp;#160;kW"><span class="smwtext">150 W</span><div class="smwttcontent">150,000 mW <br/>0.201 hp <br/>0.15 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="36,608&amp;#160;KiB 37,486,592&amp;#160;B 0.0349&amp;#160;GiB"><span class="smwtext">35.75 MiB</span><div class="smwttcontent">36,608 KiB <br/>37,486,592 B <br/>0.0349 GiB <br/></div></span></td><td>DDR4-2666</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/6226r" title="intel/xeon gold/6226r">6226R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,170.00 £&amp;#160;1,053.00 ¥&amp;#160;134,329.00"><span class="smwtext">$ 1,300.00</span><div class="smwttcontent">€ 1,170.00 <br/>£ 1,053.00 <br/>¥ 134,329.00 <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,175.40 £&amp;#160;1,057.86 ¥&amp;#160;134,948.98"><span class="smwtext">$ 1,306.00</span><div class="smwttcontent">€ 1,175.40 <br/>£ 1,057.86 <br/>¥ 134,948.98 <br/></div></span></td><td>24 February 2020</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,900&amp;#160;MHz 2,900,000&amp;#160;kHz"><span class="smwtext">2.9 GHz</span><div class="smwttcontent">2,900 MHz <br/>2,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,900&amp;#160;MHz 3,900,000&amp;#160;kHz"><span class="smwtext">3.9 GHz</span><div class="smwttcontent">3,900 MHz <br/>3,900,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="150,000&amp;#160;mW 0.201&amp;#160;hp 0.15&amp;#160;kW"><span class="smwtext">150 W</span><div class="smwttcontent">150,000 mW <br/>0.201 hp <br/>0.15 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="22,528&amp;#160;KiB 23,068,672&amp;#160;B 0.0215&amp;#160;GiB"><span class="smwtext">22 MiB</span><div class="smwttcontent">22,528 KiB <br/>23,068,672 B <br/>0.0215 GiB <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/6230r" title="intel/xeon gold/6230r">6230R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,710.00 £&amp;#160;1,539.00 ¥&amp;#160;196,327.00"><span class="smwtext">$ 1,900.00</span><div class="smwttcontent">€ 1,710.00 <br/>£ 1,539.00 <br/>¥ 196,327.00 <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,704.60 £&amp;#160;1,534.14 ¥&amp;#160;195,707.02"><span class="smwtext">$ 1,894.00</span><div class="smwttcontent">€ 1,704.60 <br/>£ 1,534.14 <br/>¥ 195,707.02 <br/></div></span></td><td>24 February 2020</td><td>26</td><td>52</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,100&amp;#160;MHz 2,100,000&amp;#160;kHz"><span class="smwtext">2.1 GHz</span><div class="smwttcontent">2,100 MHz <br/>2,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="150,000&amp;#160;mW 0.201&amp;#160;hp 0.15&amp;#160;kW"><span class="smwtext">150 W</span><div class="smwttcontent">150,000 mW <br/>0.201 hp <br/>0.15 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="36,608&amp;#160;KiB 37,486,592&amp;#160;B 0.0349&amp;#160;GiB"><span class="smwtext">35.75 MiB</span><div class="smwttcontent">36,608 KiB <br/>37,486,592 B <br/>0.0349 GiB <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/6238r" title="intel/xeon gold/6238r">6238R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,350.80 £&amp;#160;2,115.72 ¥&amp;#160;269,897.96"><span class="smwtext">$ 2,612.00</span><div class="smwttcontent">€ 2,350.80 <br/>£ 2,115.72 <br/>¥ 269,897.96 <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,356.20 £&amp;#160;2,120.58 ¥&amp;#160;270,517.94"><span class="smwtext">$ 2,618.00</span><div class="smwttcontent">€ 2,356.20 <br/>£ 2,120.58 <br/>¥ 270,517.94 <br/></div></span></td><td>24 February 2020</td><td>28</td><td>56</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,200&amp;#160;MHz 2,200,000&amp;#160;kHz"><span class="smwtext">2.2 GHz</span><div class="smwttcontent">2,200 MHz <br/>2,200,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="165,000&amp;#160;mW 0.221&amp;#160;hp 0.165&amp;#160;kW"><span class="smwtext">165 W</span><div class="smwttcontent">165,000 mW <br/>0.221 hp <br/>0.165 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="39,424&amp;#160;KiB 40,370,176&amp;#160;B 0.0376&amp;#160;GiB"><span class="smwtext">38.5 MiB</span><div class="smwttcontent">39,424 KiB <br/>40,370,176 B <br/>0.0376 GiB <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/6240r" title="intel/xeon gold/6240r">6240R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,980.00 £&amp;#160;1,782.00 ¥&amp;#160;227,326.00"><span class="smwtext">$ 2,200.00</span><div class="smwttcontent">€ 1,980.00 <br/>£ 1,782.00 <br/>¥ 227,326.00 <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,984.50 £&amp;#160;1,786.05 ¥&amp;#160;227,842.65"><span class="smwtext">$ 2,205.00</span><div class="smwttcontent">€ 1,984.50 <br/>£ 1,786.05 <br/>¥ 227,842.65 <br/></div></span></td><td>24 February 2020</td><td>24</td><td>48</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,400&amp;#160;MHz 2,400,000&amp;#160;kHz"><span class="smwtext">2.4 GHz</span><div class="smwttcontent">2,400 MHz <br/>2,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="165,000&amp;#160;mW 0.221&amp;#160;hp 0.165&amp;#160;kW"><span class="smwtext">165 W</span><div class="smwttcontent">165,000 mW <br/>0.221 hp <br/>0.165 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="36,608&amp;#160;KiB 37,486,592&amp;#160;B 0.0349&amp;#160;GiB"><span class="smwtext">35.75 MiB</span><div class="smwttcontent">36,608 KiB <br/>37,486,592 B <br/>0.0349 GiB <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/6242r" title="intel/xeon gold/6242r">6242R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,276.10 £&amp;#160;2,048.49 ¥&amp;#160;261,321.57"><span class="smwtext">$ 2,529.00</span><div class="smwttcontent">€ 2,276.10 <br/>£ 2,048.49 <br/>¥ 261,321.57 <br/></div></span></td><td>24 February 2020</td><td>20</td><td>40</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,100&amp;#160;MHz 3,100,000&amp;#160;kHz"><span class="smwtext">3.1 GHz</span><div class="smwttcontent">3,100 MHz <br/>3,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,100&amp;#160;MHz 4,100,000&amp;#160;kHz"><span class="smwtext">4.1 GHz</span><div class="smwttcontent">4,100 MHz <br/>4,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="205,000&amp;#160;mW 0.275&amp;#160;hp 0.205&amp;#160;kW"><span class="smwtext">205 W</span><div class="smwttcontent">205,000 mW <br/>0.275 hp <br/>0.205 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="36,608&amp;#160;KiB 37,486,592&amp;#160;B 0.0349&amp;#160;GiB"><span class="smwtext">35.75 MiB</span><div class="smwttcontent">36,608 KiB <br/>37,486,592 B <br/>0.0349 GiB <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/6246r" title="intel/xeon gold/6246r">6246R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,957.40 £&amp;#160;2,661.66 ¥&amp;#160;339,542.38"><span class="smwtext">$ 3,286.00</span><div class="smwttcontent">€ 2,957.40 <br/>£ 2,661.66 <br/>¥ 339,542.38 <br/></div></span></td><td>24 February 2020</td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,100&amp;#160;MHz 4,100,000&amp;#160;kHz"><span class="smwtext">4.1 GHz</span><div class="smwttcontent">4,100 MHz <br/>4,100,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="205,000&amp;#160;mW 0.275&amp;#160;hp 0.205&amp;#160;kW"><span class="smwtext">205 W</span><div class="smwttcontent">205,000 mW <br/>0.275 hp <br/>0.205 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="36,608&amp;#160;KiB 37,486,592&amp;#160;B 0.0349&amp;#160;GiB"><span class="smwtext">35.75 MiB</span><div class="smwttcontent">36,608 KiB <br/>37,486,592 B <br/>0.0349 GiB <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/6248r" title="intel/xeon gold/6248r">6248R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;2,430.00 £&amp;#160;2,187.00 ¥&amp;#160;278,991.00"><span class="smwtext">$ 2,700.00</span><div class="smwttcontent">€ 2,430.00 <br/>£ 2,187.00 <br/>¥ 278,991.00 <br/></div></span></td><td>24 February 2020</td><td>24</td><td>48</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="205,000&amp;#160;mW 0.275&amp;#160;hp 0.205&amp;#160;kW"><span class="smwtext">205 W</span><div class="smwttcontent">205,000 mW <br/>0.275 hp <br/>0.205 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="36,608&amp;#160;KiB 37,486,592&amp;#160;B 0.0349&amp;#160;GiB"><span class="smwtext">35.75 MiB</span><div class="smwttcontent">36,608 KiB <br/>37,486,592 B <br/>0.0349 GiB <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr><tr><td><a href="/wiki/intel/xeon_gold/6258r" title="intel/xeon gold/6258r">6258R</a></td><td>Xeon Gold</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;3,555.00 £&amp;#160;3,199.50 ¥&amp;#160;408,153.50"><span class="smwtext">$ 3,950.00</span><div class="smwttcontent">€ 3,555.00 <br/>£ 3,199.50 <br/>¥ 408,153.50 <br/></div></span></td><td>24 February 2020</td><td>28</td><td>56</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="2,700&amp;#160;MHz 2,700,000&amp;#160;kHz"><span class="smwtext">2.7 GHz</span><div class="smwttcontent">2,700 MHz <br/>2,700,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,000&amp;#160;MHz 4,000,000&amp;#160;kHz"><span class="smwtext">4 GHz</span><div class="smwttcontent">4,000 MHz <br/>4,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="205,000&amp;#160;mW 0.275&amp;#160;hp 0.205&amp;#160;kW"><span class="smwtext">205 W</span><div class="smwttcontent">205,000 mW <br/>0.275 hp <br/>0.205 kW <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="39,424&amp;#160;KiB 40,370,176&amp;#160;B 0.0376&amp;#160;GiB"><span class="smwtext">38.5 MiB</span><div class="smwttcontent">39,424 KiB <br/>40,370,176 B <br/>0.0376 GiB <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,048,576&amp;#160;MiB 1,073,741,824&amp;#160;KiB 1,099,511,627,776&amp;#160;B 1,024&amp;#160;GiB"><span class="smwtext">1 TiB</span><div class="smwttcontent">1,048,576 MiB <br/>1,073,741,824 KiB <br/>1,099,511,627,776 B <br/>1,024 GiB <br/></div></span></td></tr>
<tr class="comptable-header"><th>Count: 13</th></tr>
</tbody></table>
</div></div>
<h3><span class="mw-headline" id="SKU_Comparison">SKU Comparison</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit&amp;section=5" title="Edit section: SKU Comparison">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Below are a number of SKU comparison graphs based on their specifications.
</p>
<div style="float: left; margin: 10px">
<div class="srf-jqplot-scatter jqplot-common"><div class="srf-spinner mw-small-spinner"><span class="srf-processing-text">Loading...</span></div><div id="jqplot-series-1" class="container" style="display:none; width: 400px; height: 400px;"></div></div>
</div>
<div style="float: left; margin: 10px">
<div class="srf-jqplot-scatter jqplot-common"><div class="srf-spinner mw-small-spinner"><span class="srf-processing-text">Loading...</span></div><div id="jqplot-series-2" class="container" style="display:none; width: 400px; height: 400px;"></div></div>
</div>
<div style="float: left; margin: 10px">
<div class="srf-jqplot-scatter jqplot-common"><div class="srf-spinner mw-small-spinner"><span class="srf-processing-text">Loading...</span></div><div id="jqplot-series-3" class="container" style="display:none; width: 400px; height: 400px;"></div></div>
</div>
<div style="float: left; margin: 10px">
<div class="srf-jqplot-scatter jqplot-common"><div class="srf-spinner mw-small-spinner"><span class="srf-processing-text">Loading...</span></div><div id="jqplot-series-4" class="container" style="display:none; width: 400px; height: 400px;"></div></div>
</div>
<div style="clear:both;"></div>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/cores/cascade_lake_r&amp;action=edit&amp;section=6" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table>
<tbody><tr>
<td>
<ul><li> <a href="/wiki/intel/microarchitectures/cascade_lake" title="intel/microarchitectures/cascade lake">Cascade Lake</a>
<ul><li> <a href="/wiki/intel/cores/cascade_lake_ap" title="intel/cores/cascade lake ap">Cascade Lake AP</a></li>
<li> <a href="/wiki/intel/cores/cascade_lake_sp" title="intel/cores/cascade lake sp">Cascade Lake SP</a> <a href="/wiki/File:arrow_right_1.svg" class="image"><img alt="arrow right 1.svg" src="/w/images/thumb/c/cf/arrow_right_1.svg/25px-arrow_right_1.svg.png" width="25" height="8" srcset="/w/images/thumb/c/cf/arrow_right_1.svg/38px-arrow_right_1.svg.png 1.5x, /w/images/thumb/c/cf/arrow_right_1.svg/50px-arrow_right_1.svg.png 2x"/></a> <strong class="selflink">Cascade Lake R</strong> </li>
<li> <a href="/wiki/intel/cores/cascade_lake_x" title="intel/cores/cascade lake x">Cascade Lake X</a></li>
<li> <a href="/wiki/intel/cores/cascade_lake_w" title="intel/cores/cascade lake w">Cascade Lake W</a></li></ul></li></ul>
</td>
<td>
<p><a href="/wiki/File:arrow_up_1.svg" class="image"><img alt="arrow up 1.svg" src="/w/images/thumb/9/9f/arrow_up_1.svg/25px-arrow_up_1.svg.png" width="25" height="75" srcset="/w/images/thumb/9/9f/arrow_up_1.svg/38px-arrow_up_1.svg.png 1.5x, /w/images/thumb/9/9f/arrow_up_1.svg/50px-arrow_up_1.svg.png 2x"/></a>Power/Performance
</p>
</td></tr></tbody></table>

<!-- Saved in parser cache with key wikichip:pcache:idhash:35930-0!*!0!default!!en!5!* and timestamp 20240717194503 and revision id 96243
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=intel/cores/cascade_lake_r&amp;oldid=96243">/w/index.php?title=intel/cores/cascade_lake_r&amp;oldid=96243</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Category</a>: <ul><li><a href="/wiki/Category:all_microprocessor_cores" title="Category:all microprocessor cores">all microprocessor cores</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:intel-2Fcores-2Fcascade-20lake-20r" title="Special:Browse/:intel-2Fcores-2Fcascade-20lake-20r">Cascade Lake R - Cores - Intel</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/intel/cores/cascade_lake_r" title="Special:ExportRDF/intel/cores/cascade lake r">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:chipset" title="Property:chipset">chipset</a></td><td class="smwprops">Lewisburg  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:chipset/Lewisburg" title="Special:SearchByProperty/:chipset/Lewisburg">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Intel" title="Special:SearchByProperty/:designer/Intel">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:first_announced" title="Property:first announced">first announced</a></td><td class="smwprops">February 24, 2020  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20announced/24-20February-202020" title="Special:SearchByProperty/:first-20announced/24-20February-202020">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">February 24, 2020  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/24-20February-202020" title="Special:SearchByProperty/:first-20launched/24-20February-202020">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">core  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/core" title="Special:SearchByProperty/:instance-20of/core">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:isa" title="Property:isa">isa</a></td><td class="smwprops">x86-64  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:isa/x86-2D64" title="Special:SearchByProperty/:isa/x86-2D64">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:isa_family" title="Property:isa family">isa family</a></td><td class="smwprops">x86  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:isa-20family/x86" title="Special:SearchByProperty/:isa-20family/x86">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:main_image" title="Property:main image">main image</a></td><td class="smwprops"><a href="/wiki/File:cascade_lake_sp_(front).png" class="image" title="File:cascade lake sp (front).png"><img alt="File:cascade lake sp (front).png" src="/w/images/thumb/2/2a/cascade_lake_sp_%28front%29.png/300px-cascade_lake_sp_%28front%29.png" width="300" height="403" style="vertical-align: text-top" class="thumbborder" srcset="/w/images/thumb/2/2a/cascade_lake_sp_%28front%29.png/450px-cascade_lake_sp_%28front%29.png 1.5x, /w/images/thumb/2/2a/cascade_lake_sp_%28front%29.png/600px-cascade_lake_sp_%28front%29.png 2x"/></a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:main-20image/File:cascade-20lake-20sp-20(front).png" title="Special:SearchByProperty/:main-20image/File:cascade-20lake-20sp-20(front).png">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Intel" title="Special:SearchByProperty/:manufacturer/Intel">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:microarchitecture" title="Property:microarchitecture">microarchitecture</a></td><td class="smwprops">Cascade Lake  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture/Cascade-20Lake" title="Special:SearchByProperty/:microarchitecture/Cascade-20Lake">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Cascade Lake R  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Cascade-20Lake-20R" title="Special:SearchByProperty/:name/Cascade-20Lake-20R">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:package" title="Property:package">package</a></td><td class="smwprops">FCLGA-3647  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package/FCLGA-2D3647" title="Special:SearchByProperty/:package/FCLGA-2D3647">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:platform" title="Property:platform">platform</a></td><td class="smwprops">Purley  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:platform/Purley" title="Special:SearchByProperty/:platform/Purley">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">14 nm (0.014 μm, 1.4e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/14-20nm" title="Special:SearchByProperty/:process/14-20nm">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:socket" title="Property:socket">socket</a></td><td class="smwprops">Socket P  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:socket/Socket-20P" title="Special:SearchByProperty/:socket/Socket-20P">+</a></span> and LGA-3647  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:socket/LGA-2D3647" title="Special:SearchByProperty/:socket/LGA-2D3647">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:technology" title="Property:technology">technology</a></td><td class="smwprops">CMOS  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:technology/CMOS" title="Special:SearchByProperty/:technology/CMOS">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:word_size" title="Property:word size">word size</a></td><td class="smwprops">64 bit (8 octets, 16 nibbles)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:word-20size/64-20bit" title="Special:SearchByProperty/:word-20size/64-20bit">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 28 February 2020, at 11:25.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":6213});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>