
Stick_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dcc  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003488  08003e84  08003e84  00013e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800730c  0800730c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800730c  0800730c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800730c  0800730c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800730c  0800730c  0001730c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007310  08007310  00017310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08007314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  20000010  08007324  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08007324  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dbb1  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024a9  00000000  00000000  0002dc2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab0  00000000  00000000  000300d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000838  00000000  00000000  00030b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015736  00000000  00000000  000313c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f6d5  00000000  00000000  00046af6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00081dbf  00000000  00000000  000561cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002478  00000000  00000000  000d7f8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000da404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08003e6c 	.word	0x08003e6c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	08003e6c 	.word	0x08003e6c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003ec:	b590      	push	{r4, r7, lr}
 80003ee:	b089      	sub	sp, #36	; 0x24
 80003f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f2:	240c      	movs	r4, #12
 80003f4:	193b      	adds	r3, r7, r4
 80003f6:	0018      	movs	r0, r3
 80003f8:	2314      	movs	r3, #20
 80003fa:	001a      	movs	r2, r3
 80003fc:	2100      	movs	r1, #0
 80003fe:	f003 fd09 	bl	8003e14 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000402:	4b3b      	ldr	r3, [pc, #236]	; (80004f0 <MX_GPIO_Init+0x104>)
 8000404:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000406:	4b3a      	ldr	r3, [pc, #232]	; (80004f0 <MX_GPIO_Init+0x104>)
 8000408:	2102      	movs	r1, #2
 800040a:	430a      	orrs	r2, r1
 800040c:	635a      	str	r2, [r3, #52]	; 0x34
 800040e:	4b38      	ldr	r3, [pc, #224]	; (80004f0 <MX_GPIO_Init+0x104>)
 8000410:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000412:	2202      	movs	r2, #2
 8000414:	4013      	ands	r3, r2
 8000416:	60bb      	str	r3, [r7, #8]
 8000418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800041a:	4b35      	ldr	r3, [pc, #212]	; (80004f0 <MX_GPIO_Init+0x104>)
 800041c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800041e:	4b34      	ldr	r3, [pc, #208]	; (80004f0 <MX_GPIO_Init+0x104>)
 8000420:	2104      	movs	r1, #4
 8000422:	430a      	orrs	r2, r1
 8000424:	635a      	str	r2, [r3, #52]	; 0x34
 8000426:	4b32      	ldr	r3, [pc, #200]	; (80004f0 <MX_GPIO_Init+0x104>)
 8000428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800042a:	2204      	movs	r2, #4
 800042c:	4013      	ands	r3, r2
 800042e:	607b      	str	r3, [r7, #4]
 8000430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000432:	4b2f      	ldr	r3, [pc, #188]	; (80004f0 <MX_GPIO_Init+0x104>)
 8000434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000436:	4b2e      	ldr	r3, [pc, #184]	; (80004f0 <MX_GPIO_Init+0x104>)
 8000438:	2101      	movs	r1, #1
 800043a:	430a      	orrs	r2, r1
 800043c:	635a      	str	r2, [r3, #52]	; 0x34
 800043e:	4b2c      	ldr	r3, [pc, #176]	; (80004f0 <MX_GPIO_Init+0x104>)
 8000440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000442:	2201      	movs	r2, #1
 8000444:	4013      	ands	r3, r2
 8000446:	603b      	str	r3, [r7, #0]
 8000448:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IPS_CS_Pin|IPS_RES_Pin, GPIO_PIN_RESET);
 800044a:	23c0      	movs	r3, #192	; 0xc0
 800044c:	021b      	lsls	r3, r3, #8
 800044e:	4829      	ldr	r0, [pc, #164]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000450:	2200      	movs	r2, #0
 8000452:	0019      	movs	r1, r3
 8000454:	f001 f89d 	bl	8001592 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IPS_DC_Pin|IPS_BLK_Pin, GPIO_PIN_RESET);
 8000458:	23a0      	movs	r3, #160	; 0xa0
 800045a:	05db      	lsls	r3, r3, #23
 800045c:	2200      	movs	r2, #0
 800045e:	2109      	movs	r1, #9
 8000460:	0018      	movs	r0, r3
 8000462:	f001 f896 	bl	8001592 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = IPS_CS_Pin|IPS_RES_Pin;
 8000466:	193b      	adds	r3, r7, r4
 8000468:	22c0      	movs	r2, #192	; 0xc0
 800046a:	0212      	lsls	r2, r2, #8
 800046c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046e:	193b      	adds	r3, r7, r4
 8000470:	2201      	movs	r2, #1
 8000472:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000474:	193b      	adds	r3, r7, r4
 8000476:	2200      	movs	r2, #0
 8000478:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800047a:	193b      	adds	r3, r7, r4
 800047c:	2200      	movs	r2, #0
 800047e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000480:	193b      	adds	r3, r7, r4
 8000482:	4a1c      	ldr	r2, [pc, #112]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000484:	0019      	movs	r1, r3
 8000486:	0010      	movs	r0, r2
 8000488:	f000 ff02 	bl	8001290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IPS_DC_Pin|IPS_BLK_Pin;
 800048c:	193b      	adds	r3, r7, r4
 800048e:	2209      	movs	r2, #9
 8000490:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000492:	193b      	adds	r3, r7, r4
 8000494:	2201      	movs	r2, #1
 8000496:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	193b      	adds	r3, r7, r4
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800049e:	193b      	adds	r3, r7, r4
 80004a0:	2200      	movs	r2, #0
 80004a2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a4:	193a      	adds	r2, r7, r4
 80004a6:	23a0      	movs	r3, #160	; 0xa0
 80004a8:	05db      	lsls	r3, r3, #23
 80004aa:	0011      	movs	r1, r2
 80004ac:	0018      	movs	r0, r3
 80004ae:	f000 feef 	bl	8001290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SW_DN_Pin|SW_OK_Pin|SW_UP_Pin;
 80004b2:	0021      	movs	r1, r4
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2270      	movs	r2, #112	; 0x70
 80004b8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2284      	movs	r2, #132	; 0x84
 80004be:	0392      	lsls	r2, r2, #14
 80004c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004c2:	187b      	adds	r3, r7, r1
 80004c4:	2201      	movs	r2, #1
 80004c6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c8:	187a      	adds	r2, r7, r1
 80004ca:	23a0      	movs	r3, #160	; 0xa0
 80004cc:	05db      	lsls	r3, r3, #23
 80004ce:	0011      	movs	r1, r2
 80004d0:	0018      	movs	r0, r3
 80004d2:	f000 fedd 	bl	8001290 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 80004d6:	2200      	movs	r2, #0
 80004d8:	2103      	movs	r1, #3
 80004da:	2007      	movs	r0, #7
 80004dc:	f000 fea6 	bl	800122c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80004e0:	2007      	movs	r0, #7
 80004e2:	f000 feb8 	bl	8001256 <HAL_NVIC_EnableIRQ>

}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b009      	add	sp, #36	; 0x24
 80004ec:	bd90      	pop	{r4, r7, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	40021000 	.word	0x40021000
 80004f4:	50000800 	.word	0x50000800

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fe:	f000 fd3f 	bl	8000f80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000502:	f000 fa89 	bl	8000a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000506:	f7ff ff71 	bl	80003ec <MX_GPIO_Init>
  MX_SPI1_Init();
 800050a:	f000 fb89 	bl	8000c20 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800050e:	f000 fc5d 	bl	8000dcc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8000512:	f003 fb57 	bl	8003bc4 <LCD_Init>
  LCD_Fill(0, 0, LCD_W/2, LCD_H, RED);
 8000516:	23f8      	movs	r3, #248	; 0xf8
 8000518:	021b      	lsls	r3, r3, #8
 800051a:	9300      	str	r3, [sp, #0]
 800051c:	2350      	movs	r3, #80	; 0x50
 800051e:	2250      	movs	r2, #80	; 0x50
 8000520:	2100      	movs	r1, #0
 8000522:	2000      	movs	r0, #0
 8000524:	f002 fff2 	bl	800350c <LCD_Fill>
  LCD_Fill(LCD_W/2-1, 0, LCD_W, LCD_H, WHITE);
 8000528:	4bd3      	ldr	r3, [pc, #844]	; (8000878 <main+0x380>)
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	2350      	movs	r3, #80	; 0x50
 800052e:	22a0      	movs	r2, #160	; 0xa0
 8000530:	2100      	movs	r1, #0
 8000532:	204f      	movs	r0, #79	; 0x4f
 8000534:	f002 ffea 	bl	800350c <LCD_Fill>
  LCD_ShowString(LCD_W/2+5, 0, (uint8_t *)"R:", BLACK, WHITE, 24, 0);
 8000538:	4ad0      	ldr	r2, [pc, #832]	; (800087c <main+0x384>)
 800053a:	2300      	movs	r3, #0
 800053c:	9302      	str	r3, [sp, #8]
 800053e:	2318      	movs	r3, #24
 8000540:	9301      	str	r3, [sp, #4]
 8000542:	4bcd      	ldr	r3, [pc, #820]	; (8000878 <main+0x380>)
 8000544:	9300      	str	r3, [sp, #0]
 8000546:	2300      	movs	r3, #0
 8000548:	2100      	movs	r1, #0
 800054a:	2055      	movs	r0, #85	; 0x55
 800054c:	f003 f98c 	bl	8003868 <LCD_ShowString>
  LCD_ShowString(LCD_W/2+5, 27, (uint8_t *)"G:", BLACK, WHITE, 24, 0);
 8000550:	4acb      	ldr	r2, [pc, #812]	; (8000880 <main+0x388>)
 8000552:	2300      	movs	r3, #0
 8000554:	9302      	str	r3, [sp, #8]
 8000556:	2318      	movs	r3, #24
 8000558:	9301      	str	r3, [sp, #4]
 800055a:	4bc7      	ldr	r3, [pc, #796]	; (8000878 <main+0x380>)
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	2300      	movs	r3, #0
 8000560:	211b      	movs	r1, #27
 8000562:	2055      	movs	r0, #85	; 0x55
 8000564:	f003 f980 	bl	8003868 <LCD_ShowString>
  LCD_ShowString(LCD_W/2+5, 51, (uint8_t *)"B:", BLACK, WHITE, 24, 0);
 8000568:	4ac6      	ldr	r2, [pc, #792]	; (8000884 <main+0x38c>)
 800056a:	2300      	movs	r3, #0
 800056c:	9302      	str	r3, [sp, #8]
 800056e:	2318      	movs	r3, #24
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	4bc1      	ldr	r3, [pc, #772]	; (8000878 <main+0x380>)
 8000574:	9300      	str	r3, [sp, #0]
 8000576:	2300      	movs	r3, #0
 8000578:	2133      	movs	r1, #51	; 0x33
 800057a:	2055      	movs	r0, #85	; 0x55
 800057c:	f003 f974 	bl	8003868 <LCD_ShowString>
  LCD_ShowIntNum(LCD_W/2+37, 0, Rdat, 3, WHITE, BLACK, 24);
 8000580:	4bc1      	ldr	r3, [pc, #772]	; (8000888 <main+0x390>)
 8000582:	881a      	ldrh	r2, [r3, #0]
 8000584:	2318      	movs	r3, #24
 8000586:	9302      	str	r3, [sp, #8]
 8000588:	2300      	movs	r3, #0
 800058a:	9301      	str	r3, [sp, #4]
 800058c:	4bba      	ldr	r3, [pc, #744]	; (8000878 <main+0x380>)
 800058e:	9300      	str	r3, [sp, #0]
 8000590:	2303      	movs	r3, #3
 8000592:	2100      	movs	r1, #0
 8000594:	2075      	movs	r0, #117	; 0x75
 8000596:	f003 f9ce 	bl	8003936 <LCD_ShowIntNum>
  LCD_ShowIntNum(LCD_W/2+37, 27, Gdat, 3, BLACK, WHITE, 24);
 800059a:	4bbc      	ldr	r3, [pc, #752]	; (800088c <main+0x394>)
 800059c:	881a      	ldrh	r2, [r3, #0]
 800059e:	2318      	movs	r3, #24
 80005a0:	9302      	str	r3, [sp, #8]
 80005a2:	4bb5      	ldr	r3, [pc, #724]	; (8000878 <main+0x380>)
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2300      	movs	r3, #0
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	2303      	movs	r3, #3
 80005ac:	211b      	movs	r1, #27
 80005ae:	2075      	movs	r0, #117	; 0x75
 80005b0:	f003 f9c1 	bl	8003936 <LCD_ShowIntNum>
  LCD_ShowIntNum(LCD_W/2+37, 51, Bdat, 3, BLACK, WHITE, 24);
 80005b4:	4bb6      	ldr	r3, [pc, #728]	; (8000890 <main+0x398>)
 80005b6:	881a      	ldrh	r2, [r3, #0]
 80005b8:	2318      	movs	r3, #24
 80005ba:	9302      	str	r3, [sp, #8]
 80005bc:	4bae      	ldr	r3, [pc, #696]	; (8000878 <main+0x380>)
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	2300      	movs	r3, #0
 80005c2:	9300      	str	r3, [sp, #0]
 80005c4:	2303      	movs	r3, #3
 80005c6:	2133      	movs	r1, #51	; 0x33
 80005c8:	2075      	movs	r0, #117	; 0x75
 80005ca:	f003 f9b4 	bl	8003936 <LCD_ShowIntNum>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (State == 0)
 80005ce:	4bb1      	ldr	r3, [pc, #708]	; (8000894 <main+0x39c>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d000      	beq.n	80005d8 <main+0xe0>
 80005d6:	e088      	b.n	80006ea <main+0x1f2>
	  {
		  if (Sel_Flag)
 80005d8:	4baf      	ldr	r3, [pc, #700]	; (8000898 <main+0x3a0>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d0f6      	beq.n	80005ce <main+0xd6>
		  {
			  Sel_Flag = 0;
 80005e0:	4bad      	ldr	r3, [pc, #692]	; (8000898 <main+0x3a0>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	701a      	strb	r2, [r3, #0]
			  switch (Sel_Cnt)
 80005e6:	4bad      	ldr	r3, [pc, #692]	; (800089c <main+0x3a4>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b02      	cmp	r3, #2
 80005ec:	d055      	beq.n	800069a <main+0x1a2>
 80005ee:	dcee      	bgt.n	80005ce <main+0xd6>
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d002      	beq.n	80005fa <main+0x102>
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d028      	beq.n	800064a <main+0x152>
 80005f8:	e205      	b.n	8000a06 <main+0x50e>
			  {
			  case 0:
				  LCD_ShowIntNum(LCD_W/2+37, 0, Rdat, 3, WHITE, BLACK, 24);
 80005fa:	4ba3      	ldr	r3, [pc, #652]	; (8000888 <main+0x390>)
 80005fc:	881a      	ldrh	r2, [r3, #0]
 80005fe:	2318      	movs	r3, #24
 8000600:	9302      	str	r3, [sp, #8]
 8000602:	2300      	movs	r3, #0
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	4b9c      	ldr	r3, [pc, #624]	; (8000878 <main+0x380>)
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2303      	movs	r3, #3
 800060c:	2100      	movs	r1, #0
 800060e:	2075      	movs	r0, #117	; 0x75
 8000610:	f003 f991 	bl	8003936 <LCD_ShowIntNum>
				  LCD_ShowIntNum(LCD_W/2+37, 27, Gdat, 3, BLACK, WHITE, 24);
 8000614:	4b9d      	ldr	r3, [pc, #628]	; (800088c <main+0x394>)
 8000616:	881a      	ldrh	r2, [r3, #0]
 8000618:	2318      	movs	r3, #24
 800061a:	9302      	str	r3, [sp, #8]
 800061c:	4b96      	ldr	r3, [pc, #600]	; (8000878 <main+0x380>)
 800061e:	9301      	str	r3, [sp, #4]
 8000620:	2300      	movs	r3, #0
 8000622:	9300      	str	r3, [sp, #0]
 8000624:	2303      	movs	r3, #3
 8000626:	211b      	movs	r1, #27
 8000628:	2075      	movs	r0, #117	; 0x75
 800062a:	f003 f984 	bl	8003936 <LCD_ShowIntNum>
				  LCD_ShowIntNum(LCD_W/2+37, 51, Bdat, 3, BLACK, WHITE, 24);
 800062e:	4b98      	ldr	r3, [pc, #608]	; (8000890 <main+0x398>)
 8000630:	881a      	ldrh	r2, [r3, #0]
 8000632:	2318      	movs	r3, #24
 8000634:	9302      	str	r3, [sp, #8]
 8000636:	4b90      	ldr	r3, [pc, #576]	; (8000878 <main+0x380>)
 8000638:	9301      	str	r3, [sp, #4]
 800063a:	2300      	movs	r3, #0
 800063c:	9300      	str	r3, [sp, #0]
 800063e:	2303      	movs	r3, #3
 8000640:	2133      	movs	r1, #51	; 0x33
 8000642:	2075      	movs	r0, #117	; 0x75
 8000644:	f003 f977 	bl	8003936 <LCD_ShowIntNum>
				  break;
 8000648:	e1dd      	b.n	8000a06 <main+0x50e>
			  case 1:
				  LCD_ShowIntNum(LCD_W/2+37, 0, Rdat, 3, BLACK, WHITE, 24);
 800064a:	4b8f      	ldr	r3, [pc, #572]	; (8000888 <main+0x390>)
 800064c:	881a      	ldrh	r2, [r3, #0]
 800064e:	2318      	movs	r3, #24
 8000650:	9302      	str	r3, [sp, #8]
 8000652:	4b89      	ldr	r3, [pc, #548]	; (8000878 <main+0x380>)
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	2300      	movs	r3, #0
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	2303      	movs	r3, #3
 800065c:	2100      	movs	r1, #0
 800065e:	2075      	movs	r0, #117	; 0x75
 8000660:	f003 f969 	bl	8003936 <LCD_ShowIntNum>
				  LCD_ShowIntNum(LCD_W/2+37, 27, Gdat, 3, WHITE, BLACK, 24);
 8000664:	4b89      	ldr	r3, [pc, #548]	; (800088c <main+0x394>)
 8000666:	881a      	ldrh	r2, [r3, #0]
 8000668:	2318      	movs	r3, #24
 800066a:	9302      	str	r3, [sp, #8]
 800066c:	2300      	movs	r3, #0
 800066e:	9301      	str	r3, [sp, #4]
 8000670:	4b81      	ldr	r3, [pc, #516]	; (8000878 <main+0x380>)
 8000672:	9300      	str	r3, [sp, #0]
 8000674:	2303      	movs	r3, #3
 8000676:	211b      	movs	r1, #27
 8000678:	2075      	movs	r0, #117	; 0x75
 800067a:	f003 f95c 	bl	8003936 <LCD_ShowIntNum>
				  LCD_ShowIntNum(LCD_W/2+37, 51, Bdat, 3, BLACK, WHITE, 24);
 800067e:	4b84      	ldr	r3, [pc, #528]	; (8000890 <main+0x398>)
 8000680:	881a      	ldrh	r2, [r3, #0]
 8000682:	2318      	movs	r3, #24
 8000684:	9302      	str	r3, [sp, #8]
 8000686:	4b7c      	ldr	r3, [pc, #496]	; (8000878 <main+0x380>)
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2300      	movs	r3, #0
 800068c:	9300      	str	r3, [sp, #0]
 800068e:	2303      	movs	r3, #3
 8000690:	2133      	movs	r1, #51	; 0x33
 8000692:	2075      	movs	r0, #117	; 0x75
 8000694:	f003 f94f 	bl	8003936 <LCD_ShowIntNum>
				  break;
 8000698:	e1b5      	b.n	8000a06 <main+0x50e>
			  case 2:
				  LCD_ShowIntNum(LCD_W/2+37, 0, Rdat, 3, BLACK, WHITE, 24);
 800069a:	4b7b      	ldr	r3, [pc, #492]	; (8000888 <main+0x390>)
 800069c:	881a      	ldrh	r2, [r3, #0]
 800069e:	2318      	movs	r3, #24
 80006a0:	9302      	str	r3, [sp, #8]
 80006a2:	4b75      	ldr	r3, [pc, #468]	; (8000878 <main+0x380>)
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	2300      	movs	r3, #0
 80006a8:	9300      	str	r3, [sp, #0]
 80006aa:	2303      	movs	r3, #3
 80006ac:	2100      	movs	r1, #0
 80006ae:	2075      	movs	r0, #117	; 0x75
 80006b0:	f003 f941 	bl	8003936 <LCD_ShowIntNum>
				  LCD_ShowIntNum(LCD_W/2+37, 27, Gdat, 3, BLACK, WHITE, 24);
 80006b4:	4b75      	ldr	r3, [pc, #468]	; (800088c <main+0x394>)
 80006b6:	881a      	ldrh	r2, [r3, #0]
 80006b8:	2318      	movs	r3, #24
 80006ba:	9302      	str	r3, [sp, #8]
 80006bc:	4b6e      	ldr	r3, [pc, #440]	; (8000878 <main+0x380>)
 80006be:	9301      	str	r3, [sp, #4]
 80006c0:	2300      	movs	r3, #0
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	2303      	movs	r3, #3
 80006c6:	211b      	movs	r1, #27
 80006c8:	2075      	movs	r0, #117	; 0x75
 80006ca:	f003 f934 	bl	8003936 <LCD_ShowIntNum>
				  LCD_ShowIntNum(LCD_W/2+37, 51, Bdat, 3, WHITE, BLACK, 24);
 80006ce:	4b70      	ldr	r3, [pc, #448]	; (8000890 <main+0x398>)
 80006d0:	881a      	ldrh	r2, [r3, #0]
 80006d2:	2318      	movs	r3, #24
 80006d4:	9302      	str	r3, [sp, #8]
 80006d6:	2300      	movs	r3, #0
 80006d8:	9301      	str	r3, [sp, #4]
 80006da:	4b67      	ldr	r3, [pc, #412]	; (8000878 <main+0x380>)
 80006dc:	9300      	str	r3, [sp, #0]
 80006de:	2303      	movs	r3, #3
 80006e0:	2133      	movs	r1, #51	; 0x33
 80006e2:	2075      	movs	r0, #117	; 0x75
 80006e4:	f003 f927 	bl	8003936 <LCD_ShowIntNum>
				  break;
 80006e8:	e18d      	b.n	8000a06 <main+0x50e>
			  }
		  }
	  }
	  else
	  {
		  if (Adj_Flag)
 80006ea:	4b6d      	ldr	r3, [pc, #436]	; (80008a0 <main+0x3a8>)
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d100      	bne.n	80006f4 <main+0x1fc>
 80006f2:	e76c      	b.n	80005ce <main+0xd6>
		  {
			  Adj_Flag = 0;
 80006f4:	4b6a      	ldr	r3, [pc, #424]	; (80008a0 <main+0x3a8>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	701a      	strb	r2, [r3, #0]
			  switch (Sel_Cnt)
 80006fa:	4b68      	ldr	r3, [pc, #416]	; (800089c <main+0x3a4>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b02      	cmp	r3, #2
 8000700:	d100      	bne.n	8000704 <main+0x20c>
 8000702:	e13c      	b.n	800097e <main+0x486>
 8000704:	dd00      	ble.n	8000708 <main+0x210>
 8000706:	e762      	b.n	80005ce <main+0xd6>
 8000708:	2b00      	cmp	r3, #0
 800070a:	d035      	beq.n	8000778 <main+0x280>
 800070c:	2b01      	cmp	r3, #1
 800070e:	d100      	bne.n	8000712 <main+0x21a>
 8000710:	e0a8      	b.n	8000864 <main+0x36c>
 8000712:	e178      	b.n	8000a06 <main+0x50e>
			  {
			  case 0:
				  while (HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == GPIO_PIN_RESET)
				  {
					  if (Rdat < 255)
 8000714:	4b5c      	ldr	r3, [pc, #368]	; (8000888 <main+0x390>)
 8000716:	881b      	ldrh	r3, [r3, #0]
 8000718:	2bfe      	cmp	r3, #254	; 0xfe
 800071a:	d82d      	bhi.n	8000778 <main+0x280>
					  {
						  Rdat++;
 800071c:	4b5a      	ldr	r3, [pc, #360]	; (8000888 <main+0x390>)
 800071e:	881b      	ldrh	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	b29a      	uxth	r2, r3
 8000724:	4b58      	ldr	r3, [pc, #352]	; (8000888 <main+0x390>)
 8000726:	801a      	strh	r2, [r3, #0]
						  LCD_ShowIntNum(LCD_W/2+37, 0, Rdat, 3, WHITE, BLACK, 24);
 8000728:	4b57      	ldr	r3, [pc, #348]	; (8000888 <main+0x390>)
 800072a:	881a      	ldrh	r2, [r3, #0]
 800072c:	2318      	movs	r3, #24
 800072e:	9302      	str	r3, [sp, #8]
 8000730:	2300      	movs	r3, #0
 8000732:	9301      	str	r3, [sp, #4]
 8000734:	4b50      	ldr	r3, [pc, #320]	; (8000878 <main+0x380>)
 8000736:	9300      	str	r3, [sp, #0]
 8000738:	2303      	movs	r3, #3
 800073a:	2100      	movs	r1, #0
 800073c:	2075      	movs	r0, #117	; 0x75
 800073e:	f003 f8fa 	bl	8003936 <LCD_ShowIntNum>
						  LCD_Fill(0, 0, LCD_W/2, LCD_H, ((Rdat >> 3) << 11) + ((Gdat >> 2) << 5) + (Bdat >> 3));
 8000742:	4b51      	ldr	r3, [pc, #324]	; (8000888 <main+0x390>)
 8000744:	881b      	ldrh	r3, [r3, #0]
 8000746:	08db      	lsrs	r3, r3, #3
 8000748:	b29b      	uxth	r3, r3
 800074a:	02db      	lsls	r3, r3, #11
 800074c:	b29a      	uxth	r2, r3
 800074e:	4b4f      	ldr	r3, [pc, #316]	; (800088c <main+0x394>)
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	089b      	lsrs	r3, r3, #2
 8000754:	b29b      	uxth	r3, r3
 8000756:	015b      	lsls	r3, r3, #5
 8000758:	b29b      	uxth	r3, r3
 800075a:	18d3      	adds	r3, r2, r3
 800075c:	b29a      	uxth	r2, r3
 800075e:	4b4c      	ldr	r3, [pc, #304]	; (8000890 <main+0x398>)
 8000760:	881b      	ldrh	r3, [r3, #0]
 8000762:	08db      	lsrs	r3, r3, #3
 8000764:	b29b      	uxth	r3, r3
 8000766:	18d3      	adds	r3, r2, r3
 8000768:	b29b      	uxth	r3, r3
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2350      	movs	r3, #80	; 0x50
 800076e:	2250      	movs	r2, #80	; 0x50
 8000770:	2100      	movs	r1, #0
 8000772:	2000      	movs	r0, #0
 8000774:	f002 feca 	bl	800350c <LCD_Fill>
				  while (HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == GPIO_PIN_RESET)
 8000778:	23a0      	movs	r3, #160	; 0xa0
 800077a:	05db      	lsls	r3, r3, #23
 800077c:	2140      	movs	r1, #64	; 0x40
 800077e:	0018      	movs	r0, r3
 8000780:	f000 feea 	bl	8001558 <HAL_GPIO_ReadPin>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d0c5      	beq.n	8000714 <main+0x21c>
					  }
				  }
				  while (HAL_GPIO_ReadPin(SW_DN_GPIO_Port, SW_DN_Pin) == GPIO_PIN_RESET)
 8000788:	e031      	b.n	80007ee <main+0x2f6>
				  {
					  if (Rdat > 0)
 800078a:	4b3f      	ldr	r3, [pc, #252]	; (8000888 <main+0x390>)
 800078c:	881b      	ldrh	r3, [r3, #0]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d02d      	beq.n	80007ee <main+0x2f6>
					  {
						  Rdat--;
 8000792:	4b3d      	ldr	r3, [pc, #244]	; (8000888 <main+0x390>)
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	3b01      	subs	r3, #1
 8000798:	b29a      	uxth	r2, r3
 800079a:	4b3b      	ldr	r3, [pc, #236]	; (8000888 <main+0x390>)
 800079c:	801a      	strh	r2, [r3, #0]
						  LCD_ShowIntNum(LCD_W/2+37, 0, Rdat, 3, WHITE, BLACK, 24);
 800079e:	4b3a      	ldr	r3, [pc, #232]	; (8000888 <main+0x390>)
 80007a0:	881a      	ldrh	r2, [r3, #0]
 80007a2:	2318      	movs	r3, #24
 80007a4:	9302      	str	r3, [sp, #8]
 80007a6:	2300      	movs	r3, #0
 80007a8:	9301      	str	r3, [sp, #4]
 80007aa:	4b33      	ldr	r3, [pc, #204]	; (8000878 <main+0x380>)
 80007ac:	9300      	str	r3, [sp, #0]
 80007ae:	2303      	movs	r3, #3
 80007b0:	2100      	movs	r1, #0
 80007b2:	2075      	movs	r0, #117	; 0x75
 80007b4:	f003 f8bf 	bl	8003936 <LCD_ShowIntNum>
						  LCD_Fill(0, 0, LCD_W/2, LCD_H, ((Rdat >> 3) << 11) + ((Gdat >> 2) << 5) + (Bdat >> 3));
 80007b8:	4b33      	ldr	r3, [pc, #204]	; (8000888 <main+0x390>)
 80007ba:	881b      	ldrh	r3, [r3, #0]
 80007bc:	08db      	lsrs	r3, r3, #3
 80007be:	b29b      	uxth	r3, r3
 80007c0:	02db      	lsls	r3, r3, #11
 80007c2:	b29a      	uxth	r2, r3
 80007c4:	4b31      	ldr	r3, [pc, #196]	; (800088c <main+0x394>)
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	089b      	lsrs	r3, r3, #2
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	015b      	lsls	r3, r3, #5
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	18d3      	adds	r3, r2, r3
 80007d2:	b29a      	uxth	r2, r3
 80007d4:	4b2e      	ldr	r3, [pc, #184]	; (8000890 <main+0x398>)
 80007d6:	881b      	ldrh	r3, [r3, #0]
 80007d8:	08db      	lsrs	r3, r3, #3
 80007da:	b29b      	uxth	r3, r3
 80007dc:	18d3      	adds	r3, r2, r3
 80007de:	b29b      	uxth	r3, r3
 80007e0:	9300      	str	r3, [sp, #0]
 80007e2:	2350      	movs	r3, #80	; 0x50
 80007e4:	2250      	movs	r2, #80	; 0x50
 80007e6:	2100      	movs	r1, #0
 80007e8:	2000      	movs	r0, #0
 80007ea:	f002 fe8f 	bl	800350c <LCD_Fill>
				  while (HAL_GPIO_ReadPin(SW_DN_GPIO_Port, SW_DN_Pin) == GPIO_PIN_RESET)
 80007ee:	23a0      	movs	r3, #160	; 0xa0
 80007f0:	05db      	lsls	r3, r3, #23
 80007f2:	2110      	movs	r1, #16
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 feaf 	bl	8001558 <HAL_GPIO_ReadPin>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d0c5      	beq.n	800078a <main+0x292>
					  }
				  }
				  break;
 80007fe:	e102      	b.n	8000a06 <main+0x50e>
			  case 1:
				  while (HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == GPIO_PIN_RESET)
				  {
					  if (Gdat < 255)
 8000800:	4b22      	ldr	r3, [pc, #136]	; (800088c <main+0x394>)
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	2bfe      	cmp	r3, #254	; 0xfe
 8000806:	d82d      	bhi.n	8000864 <main+0x36c>
					  {
						  Gdat++;
 8000808:	4b20      	ldr	r3, [pc, #128]	; (800088c <main+0x394>)
 800080a:	881b      	ldrh	r3, [r3, #0]
 800080c:	3301      	adds	r3, #1
 800080e:	b29a      	uxth	r2, r3
 8000810:	4b1e      	ldr	r3, [pc, #120]	; (800088c <main+0x394>)
 8000812:	801a      	strh	r2, [r3, #0]
						  LCD_ShowIntNum(LCD_W/2+37, 27, Gdat, 3, WHITE, BLACK, 24);
 8000814:	4b1d      	ldr	r3, [pc, #116]	; (800088c <main+0x394>)
 8000816:	881a      	ldrh	r2, [r3, #0]
 8000818:	2318      	movs	r3, #24
 800081a:	9302      	str	r3, [sp, #8]
 800081c:	2300      	movs	r3, #0
 800081e:	9301      	str	r3, [sp, #4]
 8000820:	4b15      	ldr	r3, [pc, #84]	; (8000878 <main+0x380>)
 8000822:	9300      	str	r3, [sp, #0]
 8000824:	2303      	movs	r3, #3
 8000826:	211b      	movs	r1, #27
 8000828:	2075      	movs	r0, #117	; 0x75
 800082a:	f003 f884 	bl	8003936 <LCD_ShowIntNum>
						  LCD_Fill(0, 0, LCD_W/2, LCD_H, ((Rdat >> 3) << 11) + ((Gdat >> 2) << 5) + (Bdat >> 3));
 800082e:	4b16      	ldr	r3, [pc, #88]	; (8000888 <main+0x390>)
 8000830:	881b      	ldrh	r3, [r3, #0]
 8000832:	08db      	lsrs	r3, r3, #3
 8000834:	b29b      	uxth	r3, r3
 8000836:	02db      	lsls	r3, r3, #11
 8000838:	b29a      	uxth	r2, r3
 800083a:	4b14      	ldr	r3, [pc, #80]	; (800088c <main+0x394>)
 800083c:	881b      	ldrh	r3, [r3, #0]
 800083e:	089b      	lsrs	r3, r3, #2
 8000840:	b29b      	uxth	r3, r3
 8000842:	015b      	lsls	r3, r3, #5
 8000844:	b29b      	uxth	r3, r3
 8000846:	18d3      	adds	r3, r2, r3
 8000848:	b29a      	uxth	r2, r3
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <main+0x398>)
 800084c:	881b      	ldrh	r3, [r3, #0]
 800084e:	08db      	lsrs	r3, r3, #3
 8000850:	b29b      	uxth	r3, r3
 8000852:	18d3      	adds	r3, r2, r3
 8000854:	b29b      	uxth	r3, r3
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	2350      	movs	r3, #80	; 0x50
 800085a:	2250      	movs	r2, #80	; 0x50
 800085c:	2100      	movs	r1, #0
 800085e:	2000      	movs	r0, #0
 8000860:	f002 fe54 	bl	800350c <LCD_Fill>
				  while (HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == GPIO_PIN_RESET)
 8000864:	23a0      	movs	r3, #160	; 0xa0
 8000866:	05db      	lsls	r3, r3, #23
 8000868:	2140      	movs	r1, #64	; 0x40
 800086a:	0018      	movs	r0, r3
 800086c:	f000 fe74 	bl	8001558 <HAL_GPIO_ReadPin>
 8000870:	1e03      	subs	r3, r0, #0
 8000872:	d0c5      	beq.n	8000800 <main+0x308>
					  }
				  }
				  while (HAL_GPIO_ReadPin(SW_DN_GPIO_Port, SW_DN_Pin) == GPIO_PIN_RESET)
 8000874:	e048      	b.n	8000908 <main+0x410>
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	0000ffff 	.word	0x0000ffff
 800087c:	08003e84 	.word	0x08003e84
 8000880:	08003e88 	.word	0x08003e88
 8000884:	08003e8c 	.word	0x08003e8c
 8000888:	20000000 	.word	0x20000000
 800088c:	2000002c 	.word	0x2000002c
 8000890:	2000002e 	.word	0x2000002e
 8000894:	20000030 	.word	0x20000030
 8000898:	20000002 	.word	0x20000002
 800089c:	20000031 	.word	0x20000031
 80008a0:	20000032 	.word	0x20000032
				  {
					  if (Gdat > 0)
 80008a4:	4b58      	ldr	r3, [pc, #352]	; (8000a08 <main+0x510>)
 80008a6:	881b      	ldrh	r3, [r3, #0]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d02d      	beq.n	8000908 <main+0x410>
					  {
						  Gdat--;
 80008ac:	4b56      	ldr	r3, [pc, #344]	; (8000a08 <main+0x510>)
 80008ae:	881b      	ldrh	r3, [r3, #0]
 80008b0:	3b01      	subs	r3, #1
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	4b54      	ldr	r3, [pc, #336]	; (8000a08 <main+0x510>)
 80008b6:	801a      	strh	r2, [r3, #0]
						  LCD_ShowIntNum(LCD_W/2+37, 27, Gdat, 3, WHITE, BLACK, 24);
 80008b8:	4b53      	ldr	r3, [pc, #332]	; (8000a08 <main+0x510>)
 80008ba:	881a      	ldrh	r2, [r3, #0]
 80008bc:	2318      	movs	r3, #24
 80008be:	9302      	str	r3, [sp, #8]
 80008c0:	2300      	movs	r3, #0
 80008c2:	9301      	str	r3, [sp, #4]
 80008c4:	4b51      	ldr	r3, [pc, #324]	; (8000a0c <main+0x514>)
 80008c6:	9300      	str	r3, [sp, #0]
 80008c8:	2303      	movs	r3, #3
 80008ca:	211b      	movs	r1, #27
 80008cc:	2075      	movs	r0, #117	; 0x75
 80008ce:	f003 f832 	bl	8003936 <LCD_ShowIntNum>
						  LCD_Fill(0, 0, LCD_W/2, LCD_H, ((Rdat >> 3) << 11) + ((Gdat >> 2) << 5) + (Bdat >> 3));
 80008d2:	4b4f      	ldr	r3, [pc, #316]	; (8000a10 <main+0x518>)
 80008d4:	881b      	ldrh	r3, [r3, #0]
 80008d6:	08db      	lsrs	r3, r3, #3
 80008d8:	b29b      	uxth	r3, r3
 80008da:	02db      	lsls	r3, r3, #11
 80008dc:	b29a      	uxth	r2, r3
 80008de:	4b4a      	ldr	r3, [pc, #296]	; (8000a08 <main+0x510>)
 80008e0:	881b      	ldrh	r3, [r3, #0]
 80008e2:	089b      	lsrs	r3, r3, #2
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	015b      	lsls	r3, r3, #5
 80008e8:	b29b      	uxth	r3, r3
 80008ea:	18d3      	adds	r3, r2, r3
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	4b49      	ldr	r3, [pc, #292]	; (8000a14 <main+0x51c>)
 80008f0:	881b      	ldrh	r3, [r3, #0]
 80008f2:	08db      	lsrs	r3, r3, #3
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	18d3      	adds	r3, r2, r3
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	9300      	str	r3, [sp, #0]
 80008fc:	2350      	movs	r3, #80	; 0x50
 80008fe:	2250      	movs	r2, #80	; 0x50
 8000900:	2100      	movs	r1, #0
 8000902:	2000      	movs	r0, #0
 8000904:	f002 fe02 	bl	800350c <LCD_Fill>
				  while (HAL_GPIO_ReadPin(SW_DN_GPIO_Port, SW_DN_Pin) == GPIO_PIN_RESET)
 8000908:	23a0      	movs	r3, #160	; 0xa0
 800090a:	05db      	lsls	r3, r3, #23
 800090c:	2110      	movs	r1, #16
 800090e:	0018      	movs	r0, r3
 8000910:	f000 fe22 	bl	8001558 <HAL_GPIO_ReadPin>
 8000914:	1e03      	subs	r3, r0, #0
 8000916:	d0c5      	beq.n	80008a4 <main+0x3ac>
					  }
				  }
				  break;
 8000918:	e075      	b.n	8000a06 <main+0x50e>
			  case 2:
				  while (HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == GPIO_PIN_RESET)
				  {
					  if (Bdat < 255)
 800091a:	4b3e      	ldr	r3, [pc, #248]	; (8000a14 <main+0x51c>)
 800091c:	881b      	ldrh	r3, [r3, #0]
 800091e:	2bfe      	cmp	r3, #254	; 0xfe
 8000920:	d82d      	bhi.n	800097e <main+0x486>
					  {
						  Bdat++;
 8000922:	4b3c      	ldr	r3, [pc, #240]	; (8000a14 <main+0x51c>)
 8000924:	881b      	ldrh	r3, [r3, #0]
 8000926:	3301      	adds	r3, #1
 8000928:	b29a      	uxth	r2, r3
 800092a:	4b3a      	ldr	r3, [pc, #232]	; (8000a14 <main+0x51c>)
 800092c:	801a      	strh	r2, [r3, #0]
						  LCD_ShowIntNum(LCD_W/2+37, 51, Bdat, 3, WHITE, BLACK, 24);
 800092e:	4b39      	ldr	r3, [pc, #228]	; (8000a14 <main+0x51c>)
 8000930:	881a      	ldrh	r2, [r3, #0]
 8000932:	2318      	movs	r3, #24
 8000934:	9302      	str	r3, [sp, #8]
 8000936:	2300      	movs	r3, #0
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	4b34      	ldr	r3, [pc, #208]	; (8000a0c <main+0x514>)
 800093c:	9300      	str	r3, [sp, #0]
 800093e:	2303      	movs	r3, #3
 8000940:	2133      	movs	r1, #51	; 0x33
 8000942:	2075      	movs	r0, #117	; 0x75
 8000944:	f002 fff7 	bl	8003936 <LCD_ShowIntNum>
						  LCD_Fill(0, 0, LCD_W/2, LCD_H, ((Rdat >> 3) << 11) + ((Gdat >> 2) << 5) + (Bdat >> 3));
 8000948:	4b31      	ldr	r3, [pc, #196]	; (8000a10 <main+0x518>)
 800094a:	881b      	ldrh	r3, [r3, #0]
 800094c:	08db      	lsrs	r3, r3, #3
 800094e:	b29b      	uxth	r3, r3
 8000950:	02db      	lsls	r3, r3, #11
 8000952:	b29a      	uxth	r2, r3
 8000954:	4b2c      	ldr	r3, [pc, #176]	; (8000a08 <main+0x510>)
 8000956:	881b      	ldrh	r3, [r3, #0]
 8000958:	089b      	lsrs	r3, r3, #2
 800095a:	b29b      	uxth	r3, r3
 800095c:	015b      	lsls	r3, r3, #5
 800095e:	b29b      	uxth	r3, r3
 8000960:	18d3      	adds	r3, r2, r3
 8000962:	b29a      	uxth	r2, r3
 8000964:	4b2b      	ldr	r3, [pc, #172]	; (8000a14 <main+0x51c>)
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	08db      	lsrs	r3, r3, #3
 800096a:	b29b      	uxth	r3, r3
 800096c:	18d3      	adds	r3, r2, r3
 800096e:	b29b      	uxth	r3, r3
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2350      	movs	r3, #80	; 0x50
 8000974:	2250      	movs	r2, #80	; 0x50
 8000976:	2100      	movs	r1, #0
 8000978:	2000      	movs	r0, #0
 800097a:	f002 fdc7 	bl	800350c <LCD_Fill>
				  while (HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == GPIO_PIN_RESET)
 800097e:	23a0      	movs	r3, #160	; 0xa0
 8000980:	05db      	lsls	r3, r3, #23
 8000982:	2140      	movs	r1, #64	; 0x40
 8000984:	0018      	movs	r0, r3
 8000986:	f000 fde7 	bl	8001558 <HAL_GPIO_ReadPin>
 800098a:	1e03      	subs	r3, r0, #0
 800098c:	d0c5      	beq.n	800091a <main+0x422>
					  }
				  }
				  while (HAL_GPIO_ReadPin(SW_DN_GPIO_Port, SW_DN_Pin) == GPIO_PIN_RESET)
 800098e:	e031      	b.n	80009f4 <main+0x4fc>
				  {
					  if (Bdat > 0)
 8000990:	4b20      	ldr	r3, [pc, #128]	; (8000a14 <main+0x51c>)
 8000992:	881b      	ldrh	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d02d      	beq.n	80009f4 <main+0x4fc>
					  {
						  Bdat--;
 8000998:	4b1e      	ldr	r3, [pc, #120]	; (8000a14 <main+0x51c>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	3b01      	subs	r3, #1
 800099e:	b29a      	uxth	r2, r3
 80009a0:	4b1c      	ldr	r3, [pc, #112]	; (8000a14 <main+0x51c>)
 80009a2:	801a      	strh	r2, [r3, #0]
						  LCD_ShowIntNum(LCD_W/2+37, 51, Bdat, 3, WHITE, BLACK, 24);
 80009a4:	4b1b      	ldr	r3, [pc, #108]	; (8000a14 <main+0x51c>)
 80009a6:	881a      	ldrh	r2, [r3, #0]
 80009a8:	2318      	movs	r3, #24
 80009aa:	9302      	str	r3, [sp, #8]
 80009ac:	2300      	movs	r3, #0
 80009ae:	9301      	str	r3, [sp, #4]
 80009b0:	4b16      	ldr	r3, [pc, #88]	; (8000a0c <main+0x514>)
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	2303      	movs	r3, #3
 80009b6:	2133      	movs	r1, #51	; 0x33
 80009b8:	2075      	movs	r0, #117	; 0x75
 80009ba:	f002 ffbc 	bl	8003936 <LCD_ShowIntNum>
						  LCD_Fill(0, 0, LCD_W/2, LCD_H, ((Rdat >> 3) << 11) + ((Gdat >> 2) << 5) + (Bdat >> 3));
 80009be:	4b14      	ldr	r3, [pc, #80]	; (8000a10 <main+0x518>)
 80009c0:	881b      	ldrh	r3, [r3, #0]
 80009c2:	08db      	lsrs	r3, r3, #3
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	02db      	lsls	r3, r3, #11
 80009c8:	b29a      	uxth	r2, r3
 80009ca:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <main+0x510>)
 80009cc:	881b      	ldrh	r3, [r3, #0]
 80009ce:	089b      	lsrs	r3, r3, #2
 80009d0:	b29b      	uxth	r3, r3
 80009d2:	015b      	lsls	r3, r3, #5
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	18d3      	adds	r3, r2, r3
 80009d8:	b29a      	uxth	r2, r3
 80009da:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <main+0x51c>)
 80009dc:	881b      	ldrh	r3, [r3, #0]
 80009de:	08db      	lsrs	r3, r3, #3
 80009e0:	b29b      	uxth	r3, r3
 80009e2:	18d3      	adds	r3, r2, r3
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	9300      	str	r3, [sp, #0]
 80009e8:	2350      	movs	r3, #80	; 0x50
 80009ea:	2250      	movs	r2, #80	; 0x50
 80009ec:	2100      	movs	r1, #0
 80009ee:	2000      	movs	r0, #0
 80009f0:	f002 fd8c 	bl	800350c <LCD_Fill>
				  while (HAL_GPIO_ReadPin(SW_DN_GPIO_Port, SW_DN_Pin) == GPIO_PIN_RESET)
 80009f4:	23a0      	movs	r3, #160	; 0xa0
 80009f6:	05db      	lsls	r3, r3, #23
 80009f8:	2110      	movs	r1, #16
 80009fa:	0018      	movs	r0, r3
 80009fc:	f000 fdac 	bl	8001558 <HAL_GPIO_ReadPin>
 8000a00:	1e03      	subs	r3, r0, #0
 8000a02:	d0c5      	beq.n	8000990 <main+0x498>
					  }
				  }
				  break;
 8000a04:	46c0      	nop			; (mov r8, r8)
	  if (State == 0)
 8000a06:	e5e2      	b.n	80005ce <main+0xd6>
 8000a08:	2000002c 	.word	0x2000002c
 8000a0c:	0000ffff 	.word	0x0000ffff
 8000a10:	20000000 	.word	0x20000000
 8000a14:	2000002e 	.word	0x2000002e

08000a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a18:	b590      	push	{r4, r7, lr}
 8000a1a:	b093      	sub	sp, #76	; 0x4c
 8000a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1e:	2414      	movs	r4, #20
 8000a20:	193b      	adds	r3, r7, r4
 8000a22:	0018      	movs	r0, r3
 8000a24:	2334      	movs	r3, #52	; 0x34
 8000a26:	001a      	movs	r2, r3
 8000a28:	2100      	movs	r1, #0
 8000a2a:	f003 f9f3 	bl	8003e14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2e:	1d3b      	adds	r3, r7, #4
 8000a30:	0018      	movs	r0, r3
 8000a32:	2310      	movs	r3, #16
 8000a34:	001a      	movs	r2, r3
 8000a36:	2100      	movs	r1, #0
 8000a38:	f003 f9ec 	bl	8003e14 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a3c:	2380      	movs	r3, #128	; 0x80
 8000a3e:	009b      	lsls	r3, r3, #2
 8000a40:	0018      	movs	r0, r3
 8000a42:	f000 fdf7 	bl	8001634 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	2202      	movs	r2, #2
 8000a4a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	2280      	movs	r2, #128	; 0x80
 8000a50:	0052      	lsls	r2, r2, #1
 8000a52:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a54:	0021      	movs	r1, r4
 8000a56:	187b      	adds	r3, r7, r1
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a5c:	187b      	adds	r3, r7, r1
 8000a5e:	2240      	movs	r2, #64	; 0x40
 8000a60:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a62:	187b      	adds	r3, r7, r1
 8000a64:	2202      	movs	r2, #2
 8000a66:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	2202      	movs	r2, #2
 8000a6c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2200      	movs	r2, #0
 8000a72:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	2208      	movs	r2, #8
 8000a78:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2280      	movs	r2, #128	; 0x80
 8000a7e:	0292      	lsls	r2, r2, #10
 8000a80:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2280      	movs	r2, #128	; 0x80
 8000a86:	0592      	lsls	r2, r2, #22
 8000a88:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f000 fe1d 	bl	80016cc <HAL_RCC_OscConfig>
 8000a92:	1e03      	subs	r3, r0, #0
 8000a94:	d001      	beq.n	8000a9a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a96:	f000 f8bd 	bl	8000c14 <Error_Handler>
  }

  /*
   * * Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	2207      	movs	r2, #7
 8000a9e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	2202      	movs	r2, #2
 8000aa4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	2200      	movs	r2, #0
 8000ab0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ab2:	1d3b      	adds	r3, r7, #4
 8000ab4:	2102      	movs	r1, #2
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f001 f918 	bl	8001cec <HAL_RCC_ClockConfig>
 8000abc:	1e03      	subs	r3, r0, #0
 8000abe:	d001      	beq.n	8000ac4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000ac0:	f000 f8a8 	bl	8000c14 <Error_Handler>
  }
}
 8000ac4:	46c0      	nop			; (mov r8, r8)
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	b013      	add	sp, #76	; 0x4c
 8000aca:	bd90      	pop	{r4, r7, pc}

08000acc <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	0002      	movs	r2, r0
 8000ad4:	1dbb      	adds	r3, r7, #6
 8000ad6:	801a      	strh	r2, [r3, #0]
	uint8_t trans_buf[4] = {0};
 8000ad8:	230c      	movs	r3, #12
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	2200      	movs	r2, #0
 8000ade:	601a      	str	r2, [r3, #0]
	if(GPIO_Pin == SW_OK_Pin)
 8000ae0:	1dbb      	adds	r3, r7, #6
 8000ae2:	881b      	ldrh	r3, [r3, #0]
 8000ae4:	2b20      	cmp	r3, #32
 8000ae6:	d12e      	bne.n	8000b46 <HAL_GPIO_EXTI_Falling_Callback+0x7a>
	{
		HAL_Delay(10);
 8000ae8:	200a      	movs	r0, #10
 8000aea:	f000 facf 	bl	800108c <HAL_Delay>
        if (HAL_GPIO_ReadPin(SW_OK_GPIO_Port, SW_OK_Pin) == GPIO_PIN_RESET)
 8000aee:	23a0      	movs	r3, #160	; 0xa0
 8000af0:	05db      	lsls	r3, r3, #23
 8000af2:	2120      	movs	r1, #32
 8000af4:	0018      	movs	r0, r3
 8000af6:	f000 fd2f 	bl	8001558 <HAL_GPIO_ReadPin>
 8000afa:	1e03      	subs	r3, r0, #0
 8000afc:	d000      	beq.n	8000b00 <HAL_GPIO_EXTI_Falling_Callback+0x34>
 8000afe:	e06b      	b.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        {
        	if (State == 0)
 8000b00:	4b3b      	ldr	r3, [pc, #236]	; (8000bf0 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000b02:	781b      	ldrb	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d103      	bne.n	8000b10 <HAL_GPIO_EXTI_Falling_Callback+0x44>
        	{
        		State = 1;
 8000b08:	4b39      	ldr	r3, [pc, #228]	; (8000bf0 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	701a      	strb	r2, [r3, #0]
 8000b0e:	e063      	b.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        	}
        	else
        	{
        		State = 0;
 8000b10:	4b37      	ldr	r3, [pc, #220]	; (8000bf0 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
        		trans_buf[0] = Rdat;
 8000b16:	4b37      	ldr	r3, [pc, #220]	; (8000bf4 <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	b2da      	uxtb	r2, r3
 8000b1c:	210c      	movs	r1, #12
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	701a      	strb	r2, [r3, #0]
        		trans_buf[1] = Gdat;
 8000b22:	4b35      	ldr	r3, [pc, #212]	; (8000bf8 <HAL_GPIO_EXTI_Falling_Callback+0x12c>)
 8000b24:	881b      	ldrh	r3, [r3, #0]
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	705a      	strb	r2, [r3, #1]
        		trans_buf[2] = Bdat;
 8000b2c:	4b33      	ldr	r3, [pc, #204]	; (8000bfc <HAL_GPIO_EXTI_Falling_Callback+0x130>)
 8000b2e:	881b      	ldrh	r3, [r3, #0]
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	187b      	adds	r3, r7, r1
 8000b34:	709a      	strb	r2, [r3, #2]
        		HAL_UART_Transmit(&huart1, trans_buf, 4, HAL_MAX_DELAY);
 8000b36:	2301      	movs	r3, #1
 8000b38:	425b      	negs	r3, r3
 8000b3a:	1879      	adds	r1, r7, r1
 8000b3c:	4830      	ldr	r0, [pc, #192]	; (8000c00 <HAL_GPIO_EXTI_Falling_Callback+0x134>)
 8000b3e:	2204      	movs	r2, #4
 8000b40:	f001 ff88 	bl	8002a54 <HAL_UART_Transmit>
 8000b44:	e048      	b.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        	}

        }
	}
	else if(GPIO_Pin == SW_UP_Pin)
 8000b46:	1dbb      	adds	r3, r7, #6
 8000b48:	881b      	ldrh	r3, [r3, #0]
 8000b4a:	2b40      	cmp	r3, #64	; 0x40
 8000b4c:	d120      	bne.n	8000b90 <HAL_GPIO_EXTI_Falling_Callback+0xc4>
	{
		HAL_Delay(10);
 8000b4e:	200a      	movs	r0, #10
 8000b50:	f000 fa9c 	bl	800108c <HAL_Delay>
        if (HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == GPIO_PIN_RESET)
 8000b54:	23a0      	movs	r3, #160	; 0xa0
 8000b56:	05db      	lsls	r3, r3, #23
 8000b58:	2140      	movs	r1, #64	; 0x40
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	f000 fcfc 	bl	8001558 <HAL_GPIO_ReadPin>
 8000b60:	1e03      	subs	r3, r0, #0
 8000b62:	d139      	bne.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        {
        	if (State == 0)
 8000b64:	4b22      	ldr	r3, [pc, #136]	; (8000bf0 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d10d      	bne.n	8000b88 <HAL_GPIO_EXTI_Falling_Callback+0xbc>
        	{
        		if (Sel_Cnt > 0)
 8000b6c:	4b25      	ldr	r3, [pc, #148]	; (8000c04 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d031      	beq.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        		{
        			Sel_Flag = 1;
 8000b74:	4b24      	ldr	r3, [pc, #144]	; (8000c08 <HAL_GPIO_EXTI_Falling_Callback+0x13c>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	701a      	strb	r2, [r3, #0]
        			Sel_Cnt--;
 8000b7a:	4b22      	ldr	r3, [pc, #136]	; (8000c04 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4b20      	ldr	r3, [pc, #128]	; (8000c04 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000b84:	701a      	strb	r2, [r3, #0]
 8000b86:	e027      	b.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        		}
        	}
        	else
        	{
        		Adj_Flag = 1;
 8000b88:	4b20      	ldr	r3, [pc, #128]	; (8000c0c <HAL_GPIO_EXTI_Falling_Callback+0x140>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	701a      	strb	r2, [r3, #0]
 8000b8e:	e023      	b.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        	}
        }
	}
	else if(GPIO_Pin == SW_DN_Pin)
 8000b90:	1dbb      	adds	r3, r7, #6
 8000b92:	881b      	ldrh	r3, [r3, #0]
 8000b94:	2b10      	cmp	r3, #16
 8000b96:	d11f      	bne.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
	{
		HAL_Delay(10);
 8000b98:	200a      	movs	r0, #10
 8000b9a:	f000 fa77 	bl	800108c <HAL_Delay>
        if (HAL_GPIO_ReadPin(SW_DN_GPIO_Port, SW_DN_Pin) == GPIO_PIN_RESET)
 8000b9e:	23a0      	movs	r3, #160	; 0xa0
 8000ba0:	05db      	lsls	r3, r3, #23
 8000ba2:	2110      	movs	r1, #16
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f000 fcd7 	bl	8001558 <HAL_GPIO_ReadPin>
 8000baa:	1e03      	subs	r3, r0, #0
 8000bac:	d114      	bne.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        {
        	if (State == 0)
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d10d      	bne.n	8000bd2 <HAL_GPIO_EXTI_Falling_Callback+0x106>
        	{
        		if (Sel_Cnt < 2)
 8000bb6:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d80c      	bhi.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        		{
        			Sel_Flag = 1;
 8000bbe:	4b12      	ldr	r3, [pc, #72]	; (8000c08 <HAL_GPIO_EXTI_Falling_Callback+0x13c>)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
        			Sel_Cnt++;
 8000bc4:	4b0f      	ldr	r3, [pc, #60]	; (8000c04 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	b2da      	uxtb	r2, r3
 8000bcc:	4b0d      	ldr	r3, [pc, #52]	; (8000c04 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000bce:	701a      	strb	r2, [r3, #0]
 8000bd0:	e002      	b.n	8000bd8 <HAL_GPIO_EXTI_Falling_Callback+0x10c>
        		}
        	}
        	else
        	{
        		Adj_Flag = 1;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	; (8000c0c <HAL_GPIO_EXTI_Falling_Callback+0x140>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	701a      	strb	r2, [r3, #0]
        	}
        }
	}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000bd8:	4b0d      	ldr	r3, [pc, #52]	; (8000c10 <HAL_GPIO_EXTI_Falling_Callback+0x144>)
 8000bda:	1dba      	adds	r2, r7, #6
 8000bdc:	8812      	ldrh	r2, [r2, #0]
 8000bde:	60da      	str	r2, [r3, #12]
 8000be0:	4b0b      	ldr	r3, [pc, #44]	; (8000c10 <HAL_GPIO_EXTI_Falling_Callback+0x144>)
 8000be2:	1dba      	adds	r2, r7, #6
 8000be4:	8812      	ldrh	r2, [r2, #0]
 8000be6:	611a      	str	r2, [r3, #16]
}
 8000be8:	46c0      	nop			; (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	b004      	add	sp, #16
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000030 	.word	0x20000030
 8000bf4:	20000000 	.word	0x20000000
 8000bf8:	2000002c 	.word	0x2000002c
 8000bfc:	2000002e 	.word	0x2000002e
 8000c00:	20000098 	.word	0x20000098
 8000c04:	20000031 	.word	0x20000031
 8000c08:	20000002 	.word	0x20000002
 8000c0c:	20000032 	.word	0x20000032
 8000c10:	40021800 	.word	0x40021800

08000c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c18:	b672      	cpsid	i
}
 8000c1a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c1c:	e7fe      	b.n	8000c1c <Error_Handler+0x8>
	...

08000c20 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000c24:	4b1b      	ldr	r3, [pc, #108]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c26:	4a1c      	ldr	r2, [pc, #112]	; (8000c98 <MX_SPI1_Init+0x78>)
 8000c28:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c2a:	4b1a      	ldr	r3, [pc, #104]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c2c:	2282      	movs	r2, #130	; 0x82
 8000c2e:	0052      	lsls	r2, r2, #1
 8000c30:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c32:	4b18      	ldr	r3, [pc, #96]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c38:	4b16      	ldr	r3, [pc, #88]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c3a:	22e0      	movs	r2, #224	; 0xe0
 8000c3c:	00d2      	lsls	r2, r2, #3
 8000c3e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c40:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c46:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c4e:	2280      	movs	r2, #128	; 0x80
 8000c50:	0092      	lsls	r2, r2, #2
 8000c52:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c56:	2210      	movs	r2, #16
 8000c58:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c6c:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c6e:	2207      	movs	r2, #7
 8000c70:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c72:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c7a:	2208      	movs	r2, #8
 8000c7c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c7e:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <MX_SPI1_Init+0x74>)
 8000c80:	0018      	movs	r0, r3
 8000c82:	f001 fb03 	bl	800228c <HAL_SPI_Init>
 8000c86:	1e03      	subs	r3, r0, #0
 8000c88:	d001      	beq.n	8000c8e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c8a:	f7ff ffc3 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	20000034 	.word	0x20000034
 8000c98:	40013000 	.word	0x40013000

08000c9c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c9c:	b590      	push	{r4, r7, lr}
 8000c9e:	b08b      	sub	sp, #44	; 0x2c
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	2414      	movs	r4, #20
 8000ca6:	193b      	adds	r3, r7, r4
 8000ca8:	0018      	movs	r0, r3
 8000caa:	2314      	movs	r3, #20
 8000cac:	001a      	movs	r2, r3
 8000cae:	2100      	movs	r1, #0
 8000cb0:	f003 f8b0 	bl	8003e14 <memset>
  if(spiHandle->Instance==SPI1)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a1b      	ldr	r2, [pc, #108]	; (8000d28 <HAL_SPI_MspInit+0x8c>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d130      	bne.n	8000d20 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cbe:	4b1b      	ldr	r3, [pc, #108]	; (8000d2c <HAL_SPI_MspInit+0x90>)
 8000cc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cc2:	4b1a      	ldr	r3, [pc, #104]	; (8000d2c <HAL_SPI_MspInit+0x90>)
 8000cc4:	2180      	movs	r1, #128	; 0x80
 8000cc6:	0149      	lsls	r1, r1, #5
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	641a      	str	r2, [r3, #64]	; 0x40
 8000ccc:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <HAL_SPI_MspInit+0x90>)
 8000cce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cd0:	2380      	movs	r3, #128	; 0x80
 8000cd2:	015b      	lsls	r3, r3, #5
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
 8000cd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <HAL_SPI_MspInit+0x90>)
 8000cdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cde:	4b13      	ldr	r3, [pc, #76]	; (8000d2c <HAL_SPI_MspInit+0x90>)
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	635a      	str	r2, [r3, #52]	; 0x34
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <HAL_SPI_MspInit+0x90>)
 8000ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cea:	2201      	movs	r2, #1
 8000cec:	4013      	ands	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000cf2:	0021      	movs	r1, r4
 8000cf4:	187b      	adds	r3, r7, r1
 8000cf6:	2206      	movs	r2, #6
 8000cf8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	187b      	adds	r3, r7, r1
 8000cfc:	2202      	movs	r2, #2
 8000cfe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	2200      	movs	r2, #0
 8000d04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d06:	187b      	adds	r3, r7, r1
 8000d08:	2200      	movs	r2, #0
 8000d0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	2200      	movs	r2, #0
 8000d10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d12:	187a      	adds	r2, r7, r1
 8000d14:	23a0      	movs	r3, #160	; 0xa0
 8000d16:	05db      	lsls	r3, r3, #23
 8000d18:	0011      	movs	r1, r2
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f000 fab8 	bl	8001290 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000d20:	46c0      	nop			; (mov r8, r8)
 8000d22:	46bd      	mov	sp, r7
 8000d24:	b00b      	add	sp, #44	; 0x2c
 8000d26:	bd90      	pop	{r4, r7, pc}
 8000d28:	40013000 	.word	0x40013000
 8000d2c:	40021000 	.word	0x40021000

08000d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d36:	4b0f      	ldr	r3, [pc, #60]	; (8000d74 <HAL_MspInit+0x44>)
 8000d38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <HAL_MspInit+0x44>)
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	641a      	str	r2, [r3, #64]	; 0x40
 8000d42:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <HAL_MspInit+0x44>)
 8000d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d46:	2201      	movs	r2, #1
 8000d48:	4013      	ands	r3, r2
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d4e:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <HAL_MspInit+0x44>)
 8000d50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d52:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <HAL_MspInit+0x44>)
 8000d54:	2180      	movs	r1, #128	; 0x80
 8000d56:	0549      	lsls	r1, r1, #21
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d5c:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <HAL_MspInit+0x44>)
 8000d5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d60:	2380      	movs	r3, #128	; 0x80
 8000d62:	055b      	lsls	r3, r3, #21
 8000d64:	4013      	ands	r3, r2
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b002      	add	sp, #8
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	40021000 	.word	0x40021000

08000d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <NMI_Handler+0x4>

08000d7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d82:	e7fe      	b.n	8000d82 <HardFault_Handler+0x4>

08000d84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d88:	46c0      	nop			; (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d9c:	f000 f95a 	bl	8001054 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da0:	46c0      	nop			; (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_DN_Pin);
 8000daa:	2010      	movs	r0, #16
 8000dac:	f000 fc0e 	bl	80015cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW_OK_Pin);
 8000db0:	2020      	movs	r0, #32
 8000db2:	f000 fc0b 	bl	80015cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SW_UP_Pin);
 8000db6:	2040      	movs	r0, #64	; 0x40
 8000db8:	f000 fc08 	bl	80015cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc6:	46c0      	nop			; (mov r8, r8)
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dd0:	4b23      	ldr	r3, [pc, #140]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000dd2:	4a24      	ldr	r2, [pc, #144]	; (8000e64 <MX_USART1_UART_Init+0x98>)
 8000dd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000dd6:	4b22      	ldr	r3, [pc, #136]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000dd8:	2296      	movs	r2, #150	; 0x96
 8000dda:	0192      	lsls	r2, r2, #6
 8000ddc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dde:	4b20      	ldr	r3, [pc, #128]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000de4:	4b1e      	ldr	r3, [pc, #120]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dea:	4b1d      	ldr	r3, [pc, #116]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000df0:	4b1b      	ldr	r3, [pc, #108]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000df2:	220c      	movs	r2, #12
 8000df4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df6:	4b1a      	ldr	r3, [pc, #104]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dfc:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e02:	4b17      	ldr	r3, [pc, #92]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e08:	4b15      	ldr	r3, [pc, #84]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e0e:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000e16:	0018      	movs	r0, r3
 8000e18:	f001 fdc6 	bl	80029a8 <HAL_UART_Init>
 8000e1c:	1e03      	subs	r3, r0, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e20:	f7ff fef8 	bl	8000c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e24:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000e26:	2100      	movs	r1, #0
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f002 fa8f 	bl	800334c <HAL_UARTEx_SetTxFifoThreshold>
 8000e2e:	1e03      	subs	r3, r0, #0
 8000e30:	d001      	beq.n	8000e36 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e32:	f7ff feef 	bl	8000c14 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000e38:	2100      	movs	r1, #0
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	f002 fac6 	bl	80033cc <HAL_UARTEx_SetRxFifoThreshold>
 8000e40:	1e03      	subs	r3, r0, #0
 8000e42:	d001      	beq.n	8000e48 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e44:	f7ff fee6 	bl	8000c14 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e48:	4b05      	ldr	r3, [pc, #20]	; (8000e60 <MX_USART1_UART_Init+0x94>)
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f002 fa44 	bl	80032d8 <HAL_UARTEx_DisableFifoMode>
 8000e50:	1e03      	subs	r3, r0, #0
 8000e52:	d001      	beq.n	8000e58 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e54:	f7ff fede 	bl	8000c14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e58:	46c0      	nop			; (mov r8, r8)
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	20000098 	.word	0x20000098
 8000e64:	40013800 	.word	0x40013800

08000e68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b091      	sub	sp, #68	; 0x44
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	232c      	movs	r3, #44	; 0x2c
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	0018      	movs	r0, r3
 8000e76:	2314      	movs	r3, #20
 8000e78:	001a      	movs	r2, r3
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	f002 ffca 	bl	8003e14 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e80:	2414      	movs	r4, #20
 8000e82:	193b      	adds	r3, r7, r4
 8000e84:	0018      	movs	r0, r3
 8000e86:	2318      	movs	r3, #24
 8000e88:	001a      	movs	r2, r3
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	f002 ffc2 	bl	8003e14 <memset>
  if(uartHandle->Instance==USART1)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a22      	ldr	r2, [pc, #136]	; (8000f20 <HAL_UART_MspInit+0xb8>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d13d      	bne.n	8000f16 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e9a:	193b      	adds	r3, r7, r4
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000ea0:	193b      	adds	r3, r7, r4
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ea6:	193b      	adds	r3, r7, r4
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f001 f8c9 	bl	8002040 <HAL_RCCEx_PeriphCLKConfig>
 8000eae:	1e03      	subs	r3, r0, #0
 8000eb0:	d001      	beq.n	8000eb6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000eb2:	f7ff feaf 	bl	8000c14 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000eb6:	4b1b      	ldr	r3, [pc, #108]	; (8000f24 <HAL_UART_MspInit+0xbc>)
 8000eb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eba:	4b1a      	ldr	r3, [pc, #104]	; (8000f24 <HAL_UART_MspInit+0xbc>)
 8000ebc:	2180      	movs	r1, #128	; 0x80
 8000ebe:	01c9      	lsls	r1, r1, #7
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	641a      	str	r2, [r3, #64]	; 0x40
 8000ec4:	4b17      	ldr	r3, [pc, #92]	; (8000f24 <HAL_UART_MspInit+0xbc>)
 8000ec6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ec8:	2380      	movs	r3, #128	; 0x80
 8000eca:	01db      	lsls	r3, r3, #7
 8000ecc:	4013      	ands	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
 8000ed0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed2:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <HAL_UART_MspInit+0xbc>)
 8000ed4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ed6:	4b13      	ldr	r3, [pc, #76]	; (8000f24 <HAL_UART_MspInit+0xbc>)
 8000ed8:	2102      	movs	r1, #2
 8000eda:	430a      	orrs	r2, r1
 8000edc:	635a      	str	r2, [r3, #52]	; 0x34
 8000ede:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <HAL_UART_MspInit+0xbc>)
 8000ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8000eea:	212c      	movs	r1, #44	; 0x2c
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	22c0      	movs	r2, #192	; 0xc0
 8000ef0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	2200      	movs	r2, #0
 8000f02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	4a06      	ldr	r2, [pc, #24]	; (8000f28 <HAL_UART_MspInit+0xc0>)
 8000f0e:	0019      	movs	r1, r3
 8000f10:	0010      	movs	r0, r2
 8000f12:	f000 f9bd 	bl	8001290 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b011      	add	sp, #68	; 0x44
 8000f1c:	bd90      	pop	{r4, r7, pc}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	40013800 	.word	0x40013800
 8000f24:	40021000 	.word	0x40021000
 8000f28:	50000400 	.word	0x50000400

08000f2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f2c:	480d      	ldr	r0, [pc, #52]	; (8000f64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f2e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f30:	f7ff ff47 	bl	8000dc2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f34:	480c      	ldr	r0, [pc, #48]	; (8000f68 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f36:	490d      	ldr	r1, [pc, #52]	; (8000f6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f38:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <LoopForever+0xe>)
  movs r3, #0
 8000f3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f3c:	e002      	b.n	8000f44 <LoopCopyDataInit>

08000f3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f42:	3304      	adds	r3, #4

08000f44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f48:	d3f9      	bcc.n	8000f3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f4a:	4a0a      	ldr	r2, [pc, #40]	; (8000f74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f4c:	4c0a      	ldr	r4, [pc, #40]	; (8000f78 <LoopForever+0x16>)
  movs r3, #0
 8000f4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f50:	e001      	b.n	8000f56 <LoopFillZerobss>

08000f52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f54:	3204      	adds	r2, #4

08000f56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f58:	d3fb      	bcc.n	8000f52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f5a:	f002 ff63 	bl	8003e24 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f5e:	f7ff facb 	bl	80004f8 <main>

08000f62 <LoopForever>:

LoopForever:
  b LoopForever
 8000f62:	e7fe      	b.n	8000f62 <LoopForever>
  ldr   r0, =_estack
 8000f64:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000f68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f6c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000f70:	08007314 	.word	0x08007314
  ldr r2, =_sbss
 8000f74:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000f78:	20000130 	.word	0x20000130

08000f7c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f7c:	e7fe      	b.n	8000f7c <ADC1_IRQHandler>
	...

08000f80 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f86:	1dfb      	adds	r3, r7, #7
 8000f88:	2200      	movs	r2, #0
 8000f8a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	; (8000fbc <HAL_Init+0x3c>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <HAL_Init+0x3c>)
 8000f92:	2180      	movs	r1, #128	; 0x80
 8000f94:	0049      	lsls	r1, r1, #1
 8000f96:	430a      	orrs	r2, r1
 8000f98:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f9a:	2002      	movs	r0, #2
 8000f9c:	f000 f810 	bl	8000fc0 <HAL_InitTick>
 8000fa0:	1e03      	subs	r3, r0, #0
 8000fa2:	d003      	beq.n	8000fac <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000fa4:	1dfb      	adds	r3, r7, #7
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
 8000faa:	e001      	b.n	8000fb0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000fac:	f7ff fec0 	bl	8000d30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fb0:	1dfb      	adds	r3, r7, #7
 8000fb2:	781b      	ldrb	r3, [r3, #0]
}
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b002      	add	sp, #8
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40022000 	.word	0x40022000

08000fc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc0:	b590      	push	{r4, r7, lr}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fc8:	230f      	movs	r3, #15
 8000fca:	18fb      	adds	r3, r7, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000fd0:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <HAL_InitTick+0x88>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d02b      	beq.n	8001030 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000fd8:	4b1c      	ldr	r3, [pc, #112]	; (800104c <HAL_InitTick+0x8c>)
 8000fda:	681c      	ldr	r4, [r3, #0]
 8000fdc:	4b1a      	ldr	r3, [pc, #104]	; (8001048 <HAL_InitTick+0x88>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	23fa      	movs	r3, #250	; 0xfa
 8000fe4:	0098      	lsls	r0, r3, #2
 8000fe6:	f7ff f88b 	bl	8000100 <__udivsi3>
 8000fea:	0003      	movs	r3, r0
 8000fec:	0019      	movs	r1, r3
 8000fee:	0020      	movs	r0, r4
 8000ff0:	f7ff f886 	bl	8000100 <__udivsi3>
 8000ff4:	0003      	movs	r3, r0
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	f000 f93d 	bl	8001276 <HAL_SYSTICK_Config>
 8000ffc:	1e03      	subs	r3, r0, #0
 8000ffe:	d112      	bne.n	8001026 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b03      	cmp	r3, #3
 8001004:	d80a      	bhi.n	800101c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001006:	6879      	ldr	r1, [r7, #4]
 8001008:	2301      	movs	r3, #1
 800100a:	425b      	negs	r3, r3
 800100c:	2200      	movs	r2, #0
 800100e:	0018      	movs	r0, r3
 8001010:	f000 f90c 	bl	800122c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001014:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <HAL_InitTick+0x90>)
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	e00d      	b.n	8001038 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800101c:	230f      	movs	r3, #15
 800101e:	18fb      	adds	r3, r7, r3
 8001020:	2201      	movs	r2, #1
 8001022:	701a      	strb	r2, [r3, #0]
 8001024:	e008      	b.n	8001038 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001026:	230f      	movs	r3, #15
 8001028:	18fb      	adds	r3, r7, r3
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
 800102e:	e003      	b.n	8001038 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001030:	230f      	movs	r3, #15
 8001032:	18fb      	adds	r3, r7, r3
 8001034:	2201      	movs	r2, #1
 8001036:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001038:	230f      	movs	r3, #15
 800103a:	18fb      	adds	r3, r7, r3
 800103c:	781b      	ldrb	r3, [r3, #0]
}
 800103e:	0018      	movs	r0, r3
 8001040:	46bd      	mov	sp, r7
 8001042:	b005      	add	sp, #20
 8001044:	bd90      	pop	{r4, r7, pc}
 8001046:	46c0      	nop			; (mov r8, r8)
 8001048:	2000000c 	.word	0x2000000c
 800104c:	20000004 	.word	0x20000004
 8001050:	20000008 	.word	0x20000008

08001054 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001058:	4b05      	ldr	r3, [pc, #20]	; (8001070 <HAL_IncTick+0x1c>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	001a      	movs	r2, r3
 800105e:	4b05      	ldr	r3, [pc, #20]	; (8001074 <HAL_IncTick+0x20>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	18d2      	adds	r2, r2, r3
 8001064:	4b03      	ldr	r3, [pc, #12]	; (8001074 <HAL_IncTick+0x20>)
 8001066:	601a      	str	r2, [r3, #0]
}
 8001068:	46c0      	nop			; (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	2000000c 	.word	0x2000000c
 8001074:	2000012c 	.word	0x2000012c

08001078 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  return uwTick;
 800107c:	4b02      	ldr	r3, [pc, #8]	; (8001088 <HAL_GetTick+0x10>)
 800107e:	681b      	ldr	r3, [r3, #0]
}
 8001080:	0018      	movs	r0, r3
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	2000012c 	.word	0x2000012c

0800108c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001094:	f7ff fff0 	bl	8001078 <HAL_GetTick>
 8001098:	0003      	movs	r3, r0
 800109a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	3301      	adds	r3, #1
 80010a4:	d005      	beq.n	80010b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010a6:	4b0a      	ldr	r3, [pc, #40]	; (80010d0 <HAL_Delay+0x44>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	001a      	movs	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	189b      	adds	r3, r3, r2
 80010b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	f7ff ffe0 	bl	8001078 <HAL_GetTick>
 80010b8:	0002      	movs	r2, r0
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d8f7      	bhi.n	80010b4 <HAL_Delay+0x28>
  {
  }
}
 80010c4:	46c0      	nop			; (mov r8, r8)
 80010c6:	46c0      	nop			; (mov r8, r8)
 80010c8:	46bd      	mov	sp, r7
 80010ca:	b004      	add	sp, #16
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	46c0      	nop			; (mov r8, r8)
 80010d0:	2000000c 	.word	0x2000000c

080010d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	0002      	movs	r2, r0
 80010dc:	1dfb      	adds	r3, r7, #7
 80010de:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010e0:	1dfb      	adds	r3, r7, #7
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b7f      	cmp	r3, #127	; 0x7f
 80010e6:	d809      	bhi.n	80010fc <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010e8:	1dfb      	adds	r3, r7, #7
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	001a      	movs	r2, r3
 80010ee:	231f      	movs	r3, #31
 80010f0:	401a      	ands	r2, r3
 80010f2:	4b04      	ldr	r3, [pc, #16]	; (8001104 <__NVIC_EnableIRQ+0x30>)
 80010f4:	2101      	movs	r1, #1
 80010f6:	4091      	lsls	r1, r2
 80010f8:	000a      	movs	r2, r1
 80010fa:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80010fc:	46c0      	nop			; (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}
 8001104:	e000e100 	.word	0xe000e100

08001108 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	0002      	movs	r2, r0
 8001110:	6039      	str	r1, [r7, #0]
 8001112:	1dfb      	adds	r3, r7, #7
 8001114:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001116:	1dfb      	adds	r3, r7, #7
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b7f      	cmp	r3, #127	; 0x7f
 800111c:	d828      	bhi.n	8001170 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800111e:	4a2f      	ldr	r2, [pc, #188]	; (80011dc <__NVIC_SetPriority+0xd4>)
 8001120:	1dfb      	adds	r3, r7, #7
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	b25b      	sxtb	r3, r3
 8001126:	089b      	lsrs	r3, r3, #2
 8001128:	33c0      	adds	r3, #192	; 0xc0
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	589b      	ldr	r3, [r3, r2]
 800112e:	1dfa      	adds	r2, r7, #7
 8001130:	7812      	ldrb	r2, [r2, #0]
 8001132:	0011      	movs	r1, r2
 8001134:	2203      	movs	r2, #3
 8001136:	400a      	ands	r2, r1
 8001138:	00d2      	lsls	r2, r2, #3
 800113a:	21ff      	movs	r1, #255	; 0xff
 800113c:	4091      	lsls	r1, r2
 800113e:	000a      	movs	r2, r1
 8001140:	43d2      	mvns	r2, r2
 8001142:	401a      	ands	r2, r3
 8001144:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	019b      	lsls	r3, r3, #6
 800114a:	22ff      	movs	r2, #255	; 0xff
 800114c:	401a      	ands	r2, r3
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	0018      	movs	r0, r3
 8001154:	2303      	movs	r3, #3
 8001156:	4003      	ands	r3, r0
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800115c:	481f      	ldr	r0, [pc, #124]	; (80011dc <__NVIC_SetPriority+0xd4>)
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	b25b      	sxtb	r3, r3
 8001164:	089b      	lsrs	r3, r3, #2
 8001166:	430a      	orrs	r2, r1
 8001168:	33c0      	adds	r3, #192	; 0xc0
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800116e:	e031      	b.n	80011d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001170:	4a1b      	ldr	r2, [pc, #108]	; (80011e0 <__NVIC_SetPriority+0xd8>)
 8001172:	1dfb      	adds	r3, r7, #7
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	0019      	movs	r1, r3
 8001178:	230f      	movs	r3, #15
 800117a:	400b      	ands	r3, r1
 800117c:	3b08      	subs	r3, #8
 800117e:	089b      	lsrs	r3, r3, #2
 8001180:	3306      	adds	r3, #6
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	18d3      	adds	r3, r2, r3
 8001186:	3304      	adds	r3, #4
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	1dfa      	adds	r2, r7, #7
 800118c:	7812      	ldrb	r2, [r2, #0]
 800118e:	0011      	movs	r1, r2
 8001190:	2203      	movs	r2, #3
 8001192:	400a      	ands	r2, r1
 8001194:	00d2      	lsls	r2, r2, #3
 8001196:	21ff      	movs	r1, #255	; 0xff
 8001198:	4091      	lsls	r1, r2
 800119a:	000a      	movs	r2, r1
 800119c:	43d2      	mvns	r2, r2
 800119e:	401a      	ands	r2, r3
 80011a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	019b      	lsls	r3, r3, #6
 80011a6:	22ff      	movs	r2, #255	; 0xff
 80011a8:	401a      	ands	r2, r3
 80011aa:	1dfb      	adds	r3, r7, #7
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	0018      	movs	r0, r3
 80011b0:	2303      	movs	r3, #3
 80011b2:	4003      	ands	r3, r0
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b8:	4809      	ldr	r0, [pc, #36]	; (80011e0 <__NVIC_SetPriority+0xd8>)
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	001c      	movs	r4, r3
 80011c0:	230f      	movs	r3, #15
 80011c2:	4023      	ands	r3, r4
 80011c4:	3b08      	subs	r3, #8
 80011c6:	089b      	lsrs	r3, r3, #2
 80011c8:	430a      	orrs	r2, r1
 80011ca:	3306      	adds	r3, #6
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	18c3      	adds	r3, r0, r3
 80011d0:	3304      	adds	r3, #4
 80011d2:	601a      	str	r2, [r3, #0]
}
 80011d4:	46c0      	nop			; (mov r8, r8)
 80011d6:	46bd      	mov	sp, r7
 80011d8:	b003      	add	sp, #12
 80011da:	bd90      	pop	{r4, r7, pc}
 80011dc:	e000e100 	.word	0xe000e100
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	1e5a      	subs	r2, r3, #1
 80011f0:	2380      	movs	r3, #128	; 0x80
 80011f2:	045b      	lsls	r3, r3, #17
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d301      	bcc.n	80011fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011f8:	2301      	movs	r3, #1
 80011fa:	e010      	b.n	800121e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011fc:	4b0a      	ldr	r3, [pc, #40]	; (8001228 <SysTick_Config+0x44>)
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	3a01      	subs	r2, #1
 8001202:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001204:	2301      	movs	r3, #1
 8001206:	425b      	negs	r3, r3
 8001208:	2103      	movs	r1, #3
 800120a:	0018      	movs	r0, r3
 800120c:	f7ff ff7c 	bl	8001108 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001210:	4b05      	ldr	r3, [pc, #20]	; (8001228 <SysTick_Config+0x44>)
 8001212:	2200      	movs	r2, #0
 8001214:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001216:	4b04      	ldr	r3, [pc, #16]	; (8001228 <SysTick_Config+0x44>)
 8001218:	2207      	movs	r2, #7
 800121a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800121c:	2300      	movs	r3, #0
}
 800121e:	0018      	movs	r0, r3
 8001220:	46bd      	mov	sp, r7
 8001222:	b002      	add	sp, #8
 8001224:	bd80      	pop	{r7, pc}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	e000e010 	.word	0xe000e010

0800122c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	60b9      	str	r1, [r7, #8]
 8001234:	607a      	str	r2, [r7, #4]
 8001236:	210f      	movs	r1, #15
 8001238:	187b      	adds	r3, r7, r1
 800123a:	1c02      	adds	r2, r0, #0
 800123c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	187b      	adds	r3, r7, r1
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b25b      	sxtb	r3, r3
 8001246:	0011      	movs	r1, r2
 8001248:	0018      	movs	r0, r3
 800124a:	f7ff ff5d 	bl	8001108 <__NVIC_SetPriority>
}
 800124e:	46c0      	nop			; (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	b004      	add	sp, #16
 8001254:	bd80      	pop	{r7, pc}

08001256 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	0002      	movs	r2, r0
 800125e:	1dfb      	adds	r3, r7, #7
 8001260:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001262:	1dfb      	adds	r3, r7, #7
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b25b      	sxtb	r3, r3
 8001268:	0018      	movs	r0, r3
 800126a:	f7ff ff33 	bl	80010d4 <__NVIC_EnableIRQ>
}
 800126e:	46c0      	nop			; (mov r8, r8)
 8001270:	46bd      	mov	sp, r7
 8001272:	b002      	add	sp, #8
 8001274:	bd80      	pop	{r7, pc}

08001276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b082      	sub	sp, #8
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	0018      	movs	r0, r3
 8001282:	f7ff ffaf 	bl	80011e4 <SysTick_Config>
 8001286:	0003      	movs	r3, r0
}
 8001288:	0018      	movs	r0, r3
 800128a:	46bd      	mov	sp, r7
 800128c:	b002      	add	sp, #8
 800128e:	bd80      	pop	{r7, pc}

08001290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800129e:	e147      	b.n	8001530 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2101      	movs	r1, #1
 80012a6:	697a      	ldr	r2, [r7, #20]
 80012a8:	4091      	lsls	r1, r2
 80012aa:	000a      	movs	r2, r1
 80012ac:	4013      	ands	r3, r2
 80012ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d100      	bne.n	80012b8 <HAL_GPIO_Init+0x28>
 80012b6:	e138      	b.n	800152a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	2203      	movs	r2, #3
 80012be:	4013      	ands	r3, r2
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d005      	beq.n	80012d0 <HAL_GPIO_Init+0x40>
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2203      	movs	r2, #3
 80012ca:	4013      	ands	r3, r2
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d130      	bne.n	8001332 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	2203      	movs	r2, #3
 80012dc:	409a      	lsls	r2, r3
 80012de:	0013      	movs	r3, r2
 80012e0:	43da      	mvns	r2, r3
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	4013      	ands	r3, r2
 80012e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	68da      	ldr	r2, [r3, #12]
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	409a      	lsls	r2, r3
 80012f2:	0013      	movs	r3, r2
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001306:	2201      	movs	r2, #1
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	409a      	lsls	r2, r3
 800130c:	0013      	movs	r3, r2
 800130e:	43da      	mvns	r2, r3
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	4013      	ands	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	091b      	lsrs	r3, r3, #4
 800131c:	2201      	movs	r2, #1
 800131e:	401a      	ands	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
 8001324:	0013      	movs	r3, r2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	4313      	orrs	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	2203      	movs	r2, #3
 8001338:	4013      	ands	r3, r2
 800133a:	2b03      	cmp	r3, #3
 800133c:	d017      	beq.n	800136e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	2203      	movs	r2, #3
 800134a:	409a      	lsls	r2, r3
 800134c:	0013      	movs	r3, r2
 800134e:	43da      	mvns	r2, r3
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	409a      	lsls	r2, r3
 8001360:	0013      	movs	r3, r2
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	2203      	movs	r2, #3
 8001374:	4013      	ands	r3, r2
 8001376:	2b02      	cmp	r3, #2
 8001378:	d123      	bne.n	80013c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	08da      	lsrs	r2, r3, #3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3208      	adds	r2, #8
 8001382:	0092      	lsls	r2, r2, #2
 8001384:	58d3      	ldr	r3, [r2, r3]
 8001386:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	2207      	movs	r2, #7
 800138c:	4013      	ands	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	220f      	movs	r2, #15
 8001392:	409a      	lsls	r2, r3
 8001394:	0013      	movs	r3, r2
 8001396:	43da      	mvns	r2, r3
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	4013      	ands	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	691a      	ldr	r2, [r3, #16]
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	2107      	movs	r1, #7
 80013a6:	400b      	ands	r3, r1
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	409a      	lsls	r2, r3
 80013ac:	0013      	movs	r3, r2
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	08da      	lsrs	r2, r3, #3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3208      	adds	r2, #8
 80013bc:	0092      	lsls	r2, r2, #2
 80013be:	6939      	ldr	r1, [r7, #16]
 80013c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	2203      	movs	r2, #3
 80013ce:	409a      	lsls	r2, r3
 80013d0:	0013      	movs	r3, r2
 80013d2:	43da      	mvns	r2, r3
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	4013      	ands	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	2203      	movs	r2, #3
 80013e0:	401a      	ands	r2, r3
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	409a      	lsls	r2, r3
 80013e8:	0013      	movs	r3, r2
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	23c0      	movs	r3, #192	; 0xc0
 80013fc:	029b      	lsls	r3, r3, #10
 80013fe:	4013      	ands	r3, r2
 8001400:	d100      	bne.n	8001404 <HAL_GPIO_Init+0x174>
 8001402:	e092      	b.n	800152a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001404:	4a50      	ldr	r2, [pc, #320]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	089b      	lsrs	r3, r3, #2
 800140a:	3318      	adds	r3, #24
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	589b      	ldr	r3, [r3, r2]
 8001410:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	2203      	movs	r2, #3
 8001416:	4013      	ands	r3, r2
 8001418:	00db      	lsls	r3, r3, #3
 800141a:	220f      	movs	r2, #15
 800141c:	409a      	lsls	r2, r3
 800141e:	0013      	movs	r3, r2
 8001420:	43da      	mvns	r2, r3
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	4013      	ands	r3, r2
 8001426:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	23a0      	movs	r3, #160	; 0xa0
 800142c:	05db      	lsls	r3, r3, #23
 800142e:	429a      	cmp	r2, r3
 8001430:	d013      	beq.n	800145a <HAL_GPIO_Init+0x1ca>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a45      	ldr	r2, [pc, #276]	; (800154c <HAL_GPIO_Init+0x2bc>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d00d      	beq.n	8001456 <HAL_GPIO_Init+0x1c6>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a44      	ldr	r2, [pc, #272]	; (8001550 <HAL_GPIO_Init+0x2c0>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d007      	beq.n	8001452 <HAL_GPIO_Init+0x1c2>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a43      	ldr	r2, [pc, #268]	; (8001554 <HAL_GPIO_Init+0x2c4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d101      	bne.n	800144e <HAL_GPIO_Init+0x1be>
 800144a:	2303      	movs	r3, #3
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x1cc>
 800144e:	2305      	movs	r3, #5
 8001450:	e004      	b.n	800145c <HAL_GPIO_Init+0x1cc>
 8001452:	2302      	movs	r3, #2
 8001454:	e002      	b.n	800145c <HAL_GPIO_Init+0x1cc>
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <HAL_GPIO_Init+0x1cc>
 800145a:	2300      	movs	r3, #0
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	2103      	movs	r1, #3
 8001460:	400a      	ands	r2, r1
 8001462:	00d2      	lsls	r2, r2, #3
 8001464:	4093      	lsls	r3, r2
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800146c:	4936      	ldr	r1, [pc, #216]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	089b      	lsrs	r3, r3, #2
 8001472:	3318      	adds	r3, #24
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800147a:	4b33      	ldr	r3, [pc, #204]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	43da      	mvns	r2, r3
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	2380      	movs	r3, #128	; 0x80
 8001490:	035b      	lsls	r3, r3, #13
 8001492:	4013      	ands	r3, r2
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4313      	orrs	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800149e:	4b2a      	ldr	r3, [pc, #168]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80014a4:	4b28      	ldr	r3, [pc, #160]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	43da      	mvns	r2, r3
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	4013      	ands	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	2380      	movs	r3, #128	; 0x80
 80014ba:	039b      	lsls	r3, r3, #14
 80014bc:	4013      	ands	r3, r2
 80014be:	d003      	beq.n	80014c8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014c8:	4b1f      	ldr	r3, [pc, #124]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 80014ca:	693a      	ldr	r2, [r7, #16]
 80014cc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014ce:	4a1e      	ldr	r2, [pc, #120]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 80014d0:	2384      	movs	r3, #132	; 0x84
 80014d2:	58d3      	ldr	r3, [r2, r3]
 80014d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	43da      	mvns	r2, r3
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	4013      	ands	r3, r2
 80014de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	685a      	ldr	r2, [r3, #4]
 80014e4:	2380      	movs	r3, #128	; 0x80
 80014e6:	029b      	lsls	r3, r3, #10
 80014e8:	4013      	ands	r3, r2
 80014ea:	d003      	beq.n	80014f4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014f4:	4914      	ldr	r1, [pc, #80]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 80014f6:	2284      	movs	r2, #132	; 0x84
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80014fc:	4a12      	ldr	r2, [pc, #72]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 80014fe:	2380      	movs	r3, #128	; 0x80
 8001500:	58d3      	ldr	r3, [r2, r3]
 8001502:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	43da      	mvns	r2, r3
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	4013      	ands	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685a      	ldr	r2, [r3, #4]
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	025b      	lsls	r3, r3, #9
 8001516:	4013      	ands	r3, r2
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001522:	4909      	ldr	r1, [pc, #36]	; (8001548 <HAL_GPIO_Init+0x2b8>)
 8001524:	2280      	movs	r2, #128	; 0x80
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	3301      	adds	r3, #1
 800152e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	40da      	lsrs	r2, r3
 8001538:	1e13      	subs	r3, r2, #0
 800153a:	d000      	beq.n	800153e <HAL_GPIO_Init+0x2ae>
 800153c:	e6b0      	b.n	80012a0 <HAL_GPIO_Init+0x10>
  }
}
 800153e:	46c0      	nop			; (mov r8, r8)
 8001540:	46c0      	nop			; (mov r8, r8)
 8001542:	46bd      	mov	sp, r7
 8001544:	b006      	add	sp, #24
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40021800 	.word	0x40021800
 800154c:	50000400 	.word	0x50000400
 8001550:	50000800 	.word	0x50000800
 8001554:	50000c00 	.word	0x50000c00

08001558 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	000a      	movs	r2, r1
 8001562:	1cbb      	adds	r3, r7, #2
 8001564:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	1cba      	adds	r2, r7, #2
 800156c:	8812      	ldrh	r2, [r2, #0]
 800156e:	4013      	ands	r3, r2
 8001570:	d004      	beq.n	800157c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001572:	230f      	movs	r3, #15
 8001574:	18fb      	adds	r3, r7, r3
 8001576:	2201      	movs	r2, #1
 8001578:	701a      	strb	r2, [r3, #0]
 800157a:	e003      	b.n	8001584 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800157c:	230f      	movs	r3, #15
 800157e:	18fb      	adds	r3, r7, r3
 8001580:	2200      	movs	r2, #0
 8001582:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001584:	230f      	movs	r3, #15
 8001586:	18fb      	adds	r3, r7, r3
 8001588:	781b      	ldrb	r3, [r3, #0]
}
 800158a:	0018      	movs	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	b004      	add	sp, #16
 8001590:	bd80      	pop	{r7, pc}

08001592 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	0008      	movs	r0, r1
 800159c:	0011      	movs	r1, r2
 800159e:	1cbb      	adds	r3, r7, #2
 80015a0:	1c02      	adds	r2, r0, #0
 80015a2:	801a      	strh	r2, [r3, #0]
 80015a4:	1c7b      	adds	r3, r7, #1
 80015a6:	1c0a      	adds	r2, r1, #0
 80015a8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015aa:	1c7b      	adds	r3, r7, #1
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d004      	beq.n	80015bc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015b2:	1cbb      	adds	r3, r7, #2
 80015b4:	881a      	ldrh	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015ba:	e003      	b.n	80015c4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015bc:	1cbb      	adds	r3, r7, #2
 80015be:	881a      	ldrh	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015c4:	46c0      	nop			; (mov r8, r8)
 80015c6:	46bd      	mov	sp, r7
 80015c8:	b002      	add	sp, #8
 80015ca:	bd80      	pop	{r7, pc}

080015cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	0002      	movs	r2, r0
 80015d4:	1dbb      	adds	r3, r7, #6
 80015d6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80015d8:	4b10      	ldr	r3, [pc, #64]	; (800161c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	1dba      	adds	r2, r7, #6
 80015de:	8812      	ldrh	r2, [r2, #0]
 80015e0:	4013      	ands	r3, r2
 80015e2:	d008      	beq.n	80015f6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80015e4:	4b0d      	ldr	r3, [pc, #52]	; (800161c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80015e6:	1dba      	adds	r2, r7, #6
 80015e8:	8812      	ldrh	r2, [r2, #0]
 80015ea:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80015ec:	1dbb      	adds	r3, r7, #6
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	0018      	movs	r0, r3
 80015f2:	f000 f815 	bl	8001620 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	1dba      	adds	r2, r7, #6
 80015fc:	8812      	ldrh	r2, [r2, #0]
 80015fe:	4013      	ands	r3, r2
 8001600:	d008      	beq.n	8001614 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8001602:	4b06      	ldr	r3, [pc, #24]	; (800161c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001604:	1dba      	adds	r2, r7, #6
 8001606:	8812      	ldrh	r2, [r2, #0]
 8001608:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800160a:	1dbb      	adds	r3, r7, #6
 800160c:	881b      	ldrh	r3, [r3, #0]
 800160e:	0018      	movs	r0, r3
 8001610:	f7ff fa5c 	bl	8000acc <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8001614:	46c0      	nop			; (mov r8, r8)
 8001616:	46bd      	mov	sp, r7
 8001618:	b002      	add	sp, #8
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021800 	.word	0x40021800

08001620 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	0002      	movs	r2, r0
 8001628:	1dbb      	adds	r3, r7, #6
 800162a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800162c:	46c0      	nop			; (mov r8, r8)
 800162e:	46bd      	mov	sp, r7
 8001630:	b002      	add	sp, #8
 8001632:	bd80      	pop	{r7, pc}

08001634 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800163c:	4b19      	ldr	r3, [pc, #100]	; (80016a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a19      	ldr	r2, [pc, #100]	; (80016a8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001642:	4013      	ands	r3, r2
 8001644:	0019      	movs	r1, r3
 8001646:	4b17      	ldr	r3, [pc, #92]	; (80016a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	430a      	orrs	r2, r1
 800164c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	2380      	movs	r3, #128	; 0x80
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	429a      	cmp	r2, r3
 8001656:	d11f      	bne.n	8001698 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001658:	4b14      	ldr	r3, [pc, #80]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0x78>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	0013      	movs	r3, r2
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	189b      	adds	r3, r3, r2
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4912      	ldr	r1, [pc, #72]	; (80016b0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001666:	0018      	movs	r0, r3
 8001668:	f7fe fd4a 	bl	8000100 <__udivsi3>
 800166c:	0003      	movs	r3, r0
 800166e:	3301      	adds	r3, #1
 8001670:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001672:	e008      	b.n	8001686 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d003      	beq.n	8001682 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	3b01      	subs	r3, #1
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	e001      	b.n	8001686 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e009      	b.n	800169a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001686:	4b07      	ldr	r3, [pc, #28]	; (80016a4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001688:	695a      	ldr	r2, [r3, #20]
 800168a:	2380      	movs	r3, #128	; 0x80
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	401a      	ands	r2, r3
 8001690:	2380      	movs	r3, #128	; 0x80
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	429a      	cmp	r2, r3
 8001696:	d0ed      	beq.n	8001674 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	0018      	movs	r0, r3
 800169c:	46bd      	mov	sp, r7
 800169e:	b004      	add	sp, #16
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	40007000 	.word	0x40007000
 80016a8:	fffff9ff 	.word	0xfffff9ff
 80016ac:	20000004 	.word	0x20000004
 80016b0:	000f4240 	.word	0x000f4240

080016b4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80016b8:	4b03      	ldr	r3, [pc, #12]	; (80016c8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80016ba:	689a      	ldr	r2, [r3, #8]
 80016bc:	23e0      	movs	r3, #224	; 0xe0
 80016be:	01db      	lsls	r3, r3, #7
 80016c0:	4013      	ands	r3, r2
}
 80016c2:	0018      	movs	r0, r3
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40021000 	.word	0x40021000

080016cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b088      	sub	sp, #32
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d101      	bne.n	80016de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e2f3      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2201      	movs	r2, #1
 80016e4:	4013      	ands	r3, r2
 80016e6:	d100      	bne.n	80016ea <HAL_RCC_OscConfig+0x1e>
 80016e8:	e07c      	b.n	80017e4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016ea:	4bc3      	ldr	r3, [pc, #780]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80016ec:	689b      	ldr	r3, [r3, #8]
 80016ee:	2238      	movs	r2, #56	; 0x38
 80016f0:	4013      	ands	r3, r2
 80016f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016f4:	4bc0      	ldr	r3, [pc, #768]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	2203      	movs	r2, #3
 80016fa:	4013      	ands	r3, r2
 80016fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80016fe:	69bb      	ldr	r3, [r7, #24]
 8001700:	2b10      	cmp	r3, #16
 8001702:	d102      	bne.n	800170a <HAL_RCC_OscConfig+0x3e>
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2b03      	cmp	r3, #3
 8001708:	d002      	beq.n	8001710 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	2b08      	cmp	r3, #8
 800170e:	d10b      	bne.n	8001728 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001710:	4bb9      	ldr	r3, [pc, #740]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	2380      	movs	r3, #128	; 0x80
 8001716:	029b      	lsls	r3, r3, #10
 8001718:	4013      	ands	r3, r2
 800171a:	d062      	beq.n	80017e2 <HAL_RCC_OscConfig+0x116>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d15e      	bne.n	80017e2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e2ce      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685a      	ldr	r2, [r3, #4]
 800172c:	2380      	movs	r3, #128	; 0x80
 800172e:	025b      	lsls	r3, r3, #9
 8001730:	429a      	cmp	r2, r3
 8001732:	d107      	bne.n	8001744 <HAL_RCC_OscConfig+0x78>
 8001734:	4bb0      	ldr	r3, [pc, #704]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4baf      	ldr	r3, [pc, #700]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800173a:	2180      	movs	r1, #128	; 0x80
 800173c:	0249      	lsls	r1, r1, #9
 800173e:	430a      	orrs	r2, r1
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	e020      	b.n	8001786 <HAL_RCC_OscConfig+0xba>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	23a0      	movs	r3, #160	; 0xa0
 800174a:	02db      	lsls	r3, r3, #11
 800174c:	429a      	cmp	r2, r3
 800174e:	d10e      	bne.n	800176e <HAL_RCC_OscConfig+0xa2>
 8001750:	4ba9      	ldr	r3, [pc, #676]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4ba8      	ldr	r3, [pc, #672]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001756:	2180      	movs	r1, #128	; 0x80
 8001758:	02c9      	lsls	r1, r1, #11
 800175a:	430a      	orrs	r2, r1
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	4ba6      	ldr	r3, [pc, #664]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	4ba5      	ldr	r3, [pc, #660]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001764:	2180      	movs	r1, #128	; 0x80
 8001766:	0249      	lsls	r1, r1, #9
 8001768:	430a      	orrs	r2, r1
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	e00b      	b.n	8001786 <HAL_RCC_OscConfig+0xba>
 800176e:	4ba2      	ldr	r3, [pc, #648]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	4ba1      	ldr	r3, [pc, #644]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001774:	49a1      	ldr	r1, [pc, #644]	; (80019fc <HAL_RCC_OscConfig+0x330>)
 8001776:	400a      	ands	r2, r1
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	4b9f      	ldr	r3, [pc, #636]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	4b9e      	ldr	r3, [pc, #632]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001780:	499f      	ldr	r1, [pc, #636]	; (8001a00 <HAL_RCC_OscConfig+0x334>)
 8001782:	400a      	ands	r2, r1
 8001784:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d014      	beq.n	80017b8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178e:	f7ff fc73 	bl	8001078 <HAL_GetTick>
 8001792:	0003      	movs	r3, r0
 8001794:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001798:	f7ff fc6e 	bl	8001078 <HAL_GetTick>
 800179c:	0002      	movs	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b64      	cmp	r3, #100	; 0x64
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e28d      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017aa:	4b93      	ldr	r3, [pc, #588]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	2380      	movs	r3, #128	; 0x80
 80017b0:	029b      	lsls	r3, r3, #10
 80017b2:	4013      	ands	r3, r2
 80017b4:	d0f0      	beq.n	8001798 <HAL_RCC_OscConfig+0xcc>
 80017b6:	e015      	b.n	80017e4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b8:	f7ff fc5e 	bl	8001078 <HAL_GetTick>
 80017bc:	0003      	movs	r3, r0
 80017be:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017c0:	e008      	b.n	80017d4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017c2:	f7ff fc59 	bl	8001078 <HAL_GetTick>
 80017c6:	0002      	movs	r2, r0
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b64      	cmp	r3, #100	; 0x64
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e278      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017d4:	4b88      	ldr	r3, [pc, #544]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	2380      	movs	r3, #128	; 0x80
 80017da:	029b      	lsls	r3, r3, #10
 80017dc:	4013      	ands	r3, r2
 80017de:	d1f0      	bne.n	80017c2 <HAL_RCC_OscConfig+0xf6>
 80017e0:	e000      	b.n	80017e4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2202      	movs	r2, #2
 80017ea:	4013      	ands	r3, r2
 80017ec:	d100      	bne.n	80017f0 <HAL_RCC_OscConfig+0x124>
 80017ee:	e099      	b.n	8001924 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017f0:	4b81      	ldr	r3, [pc, #516]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	2238      	movs	r2, #56	; 0x38
 80017f6:	4013      	ands	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017fa:	4b7f      	ldr	r3, [pc, #508]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	2203      	movs	r2, #3
 8001800:	4013      	ands	r3, r2
 8001802:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	2b10      	cmp	r3, #16
 8001808:	d102      	bne.n	8001810 <HAL_RCC_OscConfig+0x144>
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	2b02      	cmp	r3, #2
 800180e:	d002      	beq.n	8001816 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001810:	69bb      	ldr	r3, [r7, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d135      	bne.n	8001882 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001816:	4b78      	ldr	r3, [pc, #480]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	4013      	ands	r3, r2
 8001820:	d005      	beq.n	800182e <HAL_RCC_OscConfig+0x162>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e24b      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800182e:	4b72      	ldr	r3, [pc, #456]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	4a74      	ldr	r2, [pc, #464]	; (8001a04 <HAL_RCC_OscConfig+0x338>)
 8001834:	4013      	ands	r3, r2
 8001836:	0019      	movs	r1, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	695b      	ldr	r3, [r3, #20]
 800183c:	021a      	lsls	r2, r3, #8
 800183e:	4b6e      	ldr	r3, [pc, #440]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001840:	430a      	orrs	r2, r1
 8001842:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d112      	bne.n	8001870 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800184a:	4b6b      	ldr	r3, [pc, #428]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a6e      	ldr	r2, [pc, #440]	; (8001a08 <HAL_RCC_OscConfig+0x33c>)
 8001850:	4013      	ands	r3, r2
 8001852:	0019      	movs	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	691a      	ldr	r2, [r3, #16]
 8001858:	4b67      	ldr	r3, [pc, #412]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800185a:	430a      	orrs	r2, r1
 800185c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800185e:	4b66      	ldr	r3, [pc, #408]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	0adb      	lsrs	r3, r3, #11
 8001864:	2207      	movs	r2, #7
 8001866:	4013      	ands	r3, r2
 8001868:	4a68      	ldr	r2, [pc, #416]	; (8001a0c <HAL_RCC_OscConfig+0x340>)
 800186a:	40da      	lsrs	r2, r3
 800186c:	4b68      	ldr	r3, [pc, #416]	; (8001a10 <HAL_RCC_OscConfig+0x344>)
 800186e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001870:	4b68      	ldr	r3, [pc, #416]	; (8001a14 <HAL_RCC_OscConfig+0x348>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	0018      	movs	r0, r3
 8001876:	f7ff fba3 	bl	8000fc0 <HAL_InitTick>
 800187a:	1e03      	subs	r3, r0, #0
 800187c:	d051      	beq.n	8001922 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e221      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d030      	beq.n	80018ec <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800188a:	4b5b      	ldr	r3, [pc, #364]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a5e      	ldr	r2, [pc, #376]	; (8001a08 <HAL_RCC_OscConfig+0x33c>)
 8001890:	4013      	ands	r3, r2
 8001892:	0019      	movs	r1, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	691a      	ldr	r2, [r3, #16]
 8001898:	4b57      	ldr	r3, [pc, #348]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800189a:	430a      	orrs	r2, r1
 800189c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800189e:	4b56      	ldr	r3, [pc, #344]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	4b55      	ldr	r3, [pc, #340]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80018a4:	2180      	movs	r1, #128	; 0x80
 80018a6:	0049      	lsls	r1, r1, #1
 80018a8:	430a      	orrs	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ac:	f7ff fbe4 	bl	8001078 <HAL_GetTick>
 80018b0:	0003      	movs	r3, r0
 80018b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018b6:	f7ff fbdf 	bl	8001078 <HAL_GetTick>
 80018ba:	0002      	movs	r2, r0
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e1fe      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018c8:	4b4b      	ldr	r3, [pc, #300]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	4013      	ands	r3, r2
 80018d2:	d0f0      	beq.n	80018b6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d4:	4b48      	ldr	r3, [pc, #288]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	4a4a      	ldr	r2, [pc, #296]	; (8001a04 <HAL_RCC_OscConfig+0x338>)
 80018da:	4013      	ands	r3, r2
 80018dc:	0019      	movs	r1, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	021a      	lsls	r2, r3, #8
 80018e4:	4b44      	ldr	r3, [pc, #272]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80018e6:	430a      	orrs	r2, r1
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	e01b      	b.n	8001924 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80018ec:	4b42      	ldr	r3, [pc, #264]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	4b41      	ldr	r3, [pc, #260]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80018f2:	4949      	ldr	r1, [pc, #292]	; (8001a18 <HAL_RCC_OscConfig+0x34c>)
 80018f4:	400a      	ands	r2, r1
 80018f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f8:	f7ff fbbe 	bl	8001078 <HAL_GetTick>
 80018fc:	0003      	movs	r3, r0
 80018fe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001900:	e008      	b.n	8001914 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001902:	f7ff fbb9 	bl	8001078 <HAL_GetTick>
 8001906:	0002      	movs	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	2b02      	cmp	r3, #2
 800190e:	d901      	bls.n	8001914 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e1d8      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001914:	4b38      	ldr	r3, [pc, #224]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	4013      	ands	r3, r2
 800191e:	d1f0      	bne.n	8001902 <HAL_RCC_OscConfig+0x236>
 8001920:	e000      	b.n	8001924 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001922:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2208      	movs	r2, #8
 800192a:	4013      	ands	r3, r2
 800192c:	d047      	beq.n	80019be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800192e:	4b32      	ldr	r3, [pc, #200]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2238      	movs	r2, #56	; 0x38
 8001934:	4013      	ands	r3, r2
 8001936:	2b18      	cmp	r3, #24
 8001938:	d10a      	bne.n	8001950 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800193a:	4b2f      	ldr	r3, [pc, #188]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800193c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800193e:	2202      	movs	r2, #2
 8001940:	4013      	ands	r3, r2
 8001942:	d03c      	beq.n	80019be <HAL_RCC_OscConfig+0x2f2>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d138      	bne.n	80019be <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e1ba      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d019      	beq.n	800198c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001958:	4b27      	ldr	r3, [pc, #156]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800195a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800195c:	4b26      	ldr	r3, [pc, #152]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800195e:	2101      	movs	r1, #1
 8001960:	430a      	orrs	r2, r1
 8001962:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001964:	f7ff fb88 	bl	8001078 <HAL_GetTick>
 8001968:	0003      	movs	r3, r0
 800196a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800196c:	e008      	b.n	8001980 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800196e:	f7ff fb83 	bl	8001078 <HAL_GetTick>
 8001972:	0002      	movs	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d901      	bls.n	8001980 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800197c:	2303      	movs	r3, #3
 800197e:	e1a2      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001980:	4b1d      	ldr	r3, [pc, #116]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001982:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001984:	2202      	movs	r2, #2
 8001986:	4013      	ands	r3, r2
 8001988:	d0f1      	beq.n	800196e <HAL_RCC_OscConfig+0x2a2>
 800198a:	e018      	b.n	80019be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800198c:	4b1a      	ldr	r3, [pc, #104]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 800198e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001990:	4b19      	ldr	r3, [pc, #100]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 8001992:	2101      	movs	r1, #1
 8001994:	438a      	bics	r2, r1
 8001996:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001998:	f7ff fb6e 	bl	8001078 <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019a0:	e008      	b.n	80019b4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019a2:	f7ff fb69 	bl	8001078 <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d901      	bls.n	80019b4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e188      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019b4:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80019b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019b8:	2202      	movs	r2, #2
 80019ba:	4013      	ands	r3, r2
 80019bc:	d1f1      	bne.n	80019a2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2204      	movs	r2, #4
 80019c4:	4013      	ands	r3, r2
 80019c6:	d100      	bne.n	80019ca <HAL_RCC_OscConfig+0x2fe>
 80019c8:	e0c6      	b.n	8001b58 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ca:	231f      	movs	r3, #31
 80019cc:	18fb      	adds	r3, r7, r3
 80019ce:	2200      	movs	r2, #0
 80019d0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	2238      	movs	r2, #56	; 0x38
 80019d8:	4013      	ands	r3, r2
 80019da:	2b20      	cmp	r3, #32
 80019dc:	d11e      	bne.n	8001a1c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <HAL_RCC_OscConfig+0x32c>)
 80019e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e2:	2202      	movs	r2, #2
 80019e4:	4013      	ands	r3, r2
 80019e6:	d100      	bne.n	80019ea <HAL_RCC_OscConfig+0x31e>
 80019e8:	e0b6      	b.n	8001b58 <HAL_RCC_OscConfig+0x48c>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d000      	beq.n	80019f4 <HAL_RCC_OscConfig+0x328>
 80019f2:	e0b1      	b.n	8001b58 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e166      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
 80019f8:	40021000 	.word	0x40021000
 80019fc:	fffeffff 	.word	0xfffeffff
 8001a00:	fffbffff 	.word	0xfffbffff
 8001a04:	ffff80ff 	.word	0xffff80ff
 8001a08:	ffffc7ff 	.word	0xffffc7ff
 8001a0c:	00f42400 	.word	0x00f42400
 8001a10:	20000004 	.word	0x20000004
 8001a14:	20000008 	.word	0x20000008
 8001a18:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001a1c:	4bac      	ldr	r3, [pc, #688]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001a1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a20:	2380      	movs	r3, #128	; 0x80
 8001a22:	055b      	lsls	r3, r3, #21
 8001a24:	4013      	ands	r3, r2
 8001a26:	d101      	bne.n	8001a2c <HAL_RCC_OscConfig+0x360>
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e000      	b.n	8001a2e <HAL_RCC_OscConfig+0x362>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d011      	beq.n	8001a56 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001a32:	4ba7      	ldr	r3, [pc, #668]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001a34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a36:	4ba6      	ldr	r3, [pc, #664]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001a38:	2180      	movs	r1, #128	; 0x80
 8001a3a:	0549      	lsls	r1, r1, #21
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a40:	4ba3      	ldr	r3, [pc, #652]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001a42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a44:	2380      	movs	r3, #128	; 0x80
 8001a46:	055b      	lsls	r3, r3, #21
 8001a48:	4013      	ands	r3, r2
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001a4e:	231f      	movs	r3, #31
 8001a50:	18fb      	adds	r3, r7, r3
 8001a52:	2201      	movs	r2, #1
 8001a54:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a56:	4b9f      	ldr	r3, [pc, #636]	; (8001cd4 <HAL_RCC_OscConfig+0x608>)
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	2380      	movs	r3, #128	; 0x80
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d11a      	bne.n	8001a98 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a62:	4b9c      	ldr	r3, [pc, #624]	; (8001cd4 <HAL_RCC_OscConfig+0x608>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	4b9b      	ldr	r3, [pc, #620]	; (8001cd4 <HAL_RCC_OscConfig+0x608>)
 8001a68:	2180      	movs	r1, #128	; 0x80
 8001a6a:	0049      	lsls	r1, r1, #1
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001a70:	f7ff fb02 	bl	8001078 <HAL_GetTick>
 8001a74:	0003      	movs	r3, r0
 8001a76:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a78:	e008      	b.n	8001a8c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a7a:	f7ff fafd 	bl	8001078 <HAL_GetTick>
 8001a7e:	0002      	movs	r2, r0
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d901      	bls.n	8001a8c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e11c      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a8c:	4b91      	ldr	r3, [pc, #580]	; (8001cd4 <HAL_RCC_OscConfig+0x608>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	2380      	movs	r3, #128	; 0x80
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4013      	ands	r3, r2
 8001a96:	d0f0      	beq.n	8001a7a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d106      	bne.n	8001aae <HAL_RCC_OscConfig+0x3e2>
 8001aa0:	4b8b      	ldr	r3, [pc, #556]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001aa2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001aa4:	4b8a      	ldr	r3, [pc, #552]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	65da      	str	r2, [r3, #92]	; 0x5c
 8001aac:	e01c      	b.n	8001ae8 <HAL_RCC_OscConfig+0x41c>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2b05      	cmp	r3, #5
 8001ab4:	d10c      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x404>
 8001ab6:	4b86      	ldr	r3, [pc, #536]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001ab8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001aba:	4b85      	ldr	r3, [pc, #532]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001abc:	2104      	movs	r1, #4
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	65da      	str	r2, [r3, #92]	; 0x5c
 8001ac2:	4b83      	ldr	r3, [pc, #524]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001ac4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ac6:	4b82      	ldr	r3, [pc, #520]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001ac8:	2101      	movs	r1, #1
 8001aca:	430a      	orrs	r2, r1
 8001acc:	65da      	str	r2, [r3, #92]	; 0x5c
 8001ace:	e00b      	b.n	8001ae8 <HAL_RCC_OscConfig+0x41c>
 8001ad0:	4b7f      	ldr	r3, [pc, #508]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001ad2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ad4:	4b7e      	ldr	r3, [pc, #504]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	438a      	bics	r2, r1
 8001ada:	65da      	str	r2, [r3, #92]	; 0x5c
 8001adc:	4b7c      	ldr	r3, [pc, #496]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001ade:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ae0:	4b7b      	ldr	r3, [pc, #492]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001ae2:	2104      	movs	r1, #4
 8001ae4:	438a      	bics	r2, r1
 8001ae6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d014      	beq.n	8001b1a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af0:	f7ff fac2 	bl	8001078 <HAL_GetTick>
 8001af4:	0003      	movs	r3, r0
 8001af6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001af8:	e009      	b.n	8001b0e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afa:	f7ff fabd 	bl	8001078 <HAL_GetTick>
 8001afe:	0002      	movs	r2, r0
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	4a74      	ldr	r2, [pc, #464]	; (8001cd8 <HAL_RCC_OscConfig+0x60c>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e0db      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b0e:	4b70      	ldr	r3, [pc, #448]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b12:	2202      	movs	r2, #2
 8001b14:	4013      	ands	r3, r2
 8001b16:	d0f0      	beq.n	8001afa <HAL_RCC_OscConfig+0x42e>
 8001b18:	e013      	b.n	8001b42 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1a:	f7ff faad 	bl	8001078 <HAL_GetTick>
 8001b1e:	0003      	movs	r3, r0
 8001b20:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b22:	e009      	b.n	8001b38 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b24:	f7ff faa8 	bl	8001078 <HAL_GetTick>
 8001b28:	0002      	movs	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	4a6a      	ldr	r2, [pc, #424]	; (8001cd8 <HAL_RCC_OscConfig+0x60c>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d901      	bls.n	8001b38 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001b34:	2303      	movs	r3, #3
 8001b36:	e0c6      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b38:	4b65      	ldr	r3, [pc, #404]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001b3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b3c:	2202      	movs	r2, #2
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001b42:	231f      	movs	r3, #31
 8001b44:	18fb      	adds	r3, r7, r3
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d105      	bne.n	8001b58 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001b4c:	4b60      	ldr	r3, [pc, #384]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001b4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b50:	4b5f      	ldr	r3, [pc, #380]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001b52:	4962      	ldr	r1, [pc, #392]	; (8001cdc <HAL_RCC_OscConfig+0x610>)
 8001b54:	400a      	ands	r2, r1
 8001b56:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	69db      	ldr	r3, [r3, #28]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d100      	bne.n	8001b62 <HAL_RCC_OscConfig+0x496>
 8001b60:	e0b0      	b.n	8001cc4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b62:	4b5b      	ldr	r3, [pc, #364]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	2238      	movs	r2, #56	; 0x38
 8001b68:	4013      	ands	r3, r2
 8001b6a:	2b10      	cmp	r3, #16
 8001b6c:	d100      	bne.n	8001b70 <HAL_RCC_OscConfig+0x4a4>
 8001b6e:	e078      	b.n	8001c62 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	69db      	ldr	r3, [r3, #28]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d153      	bne.n	8001c20 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b78:	4b55      	ldr	r3, [pc, #340]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	4b54      	ldr	r3, [pc, #336]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001b7e:	4958      	ldr	r1, [pc, #352]	; (8001ce0 <HAL_RCC_OscConfig+0x614>)
 8001b80:	400a      	ands	r2, r1
 8001b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b84:	f7ff fa78 	bl	8001078 <HAL_GetTick>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b8c:	e008      	b.n	8001ba0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b8e:	f7ff fa73 	bl	8001078 <HAL_GetTick>
 8001b92:	0002      	movs	r2, r0
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d901      	bls.n	8001ba0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e092      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ba0:	4b4b      	ldr	r3, [pc, #300]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2380      	movs	r3, #128	; 0x80
 8001ba6:	049b      	lsls	r3, r3, #18
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d1f0      	bne.n	8001b8e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bac:	4b48      	ldr	r3, [pc, #288]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	4a4c      	ldr	r2, [pc, #304]	; (8001ce4 <HAL_RCC_OscConfig+0x618>)
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	0019      	movs	r1, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a1a      	ldr	r2, [r3, #32]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bc4:	021b      	lsls	r3, r3, #8
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	4b3e      	ldr	r3, [pc, #248]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bda:	4b3d      	ldr	r3, [pc, #244]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	4b3c      	ldr	r3, [pc, #240]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001be0:	2180      	movs	r1, #128	; 0x80
 8001be2:	0449      	lsls	r1, r1, #17
 8001be4:	430a      	orrs	r2, r1
 8001be6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001be8:	4b39      	ldr	r3, [pc, #228]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001bea:	68da      	ldr	r2, [r3, #12]
 8001bec:	4b38      	ldr	r3, [pc, #224]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001bee:	2180      	movs	r1, #128	; 0x80
 8001bf0:	0549      	lsls	r1, r1, #21
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf6:	f7ff fa3f 	bl	8001078 <HAL_GetTick>
 8001bfa:	0003      	movs	r3, r0
 8001bfc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c00:	f7ff fa3a 	bl	8001078 <HAL_GetTick>
 8001c04:	0002      	movs	r2, r0
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e059      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c12:	4b2f      	ldr	r3, [pc, #188]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	2380      	movs	r3, #128	; 0x80
 8001c18:	049b      	lsls	r3, r3, #18
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d0f0      	beq.n	8001c00 <HAL_RCC_OscConfig+0x534>
 8001c1e:	e051      	b.n	8001cc4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c20:	4b2b      	ldr	r3, [pc, #172]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b2a      	ldr	r3, [pc, #168]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001c26:	492e      	ldr	r1, [pc, #184]	; (8001ce0 <HAL_RCC_OscConfig+0x614>)
 8001c28:	400a      	ands	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fa24 	bl	8001078 <HAL_GetTick>
 8001c30:	0003      	movs	r3, r0
 8001c32:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c34:	e008      	b.n	8001c48 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c36:	f7ff fa1f 	bl	8001078 <HAL_GetTick>
 8001c3a:	0002      	movs	r2, r0
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	2b02      	cmp	r3, #2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e03e      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c48:	4b21      	ldr	r3, [pc, #132]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	2380      	movs	r3, #128	; 0x80
 8001c4e:	049b      	lsls	r3, r3, #18
 8001c50:	4013      	ands	r3, r2
 8001c52:	d1f0      	bne.n	8001c36 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001c54:	4b1e      	ldr	r3, [pc, #120]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001c56:	68da      	ldr	r2, [r3, #12]
 8001c58:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001c5a:	4923      	ldr	r1, [pc, #140]	; (8001ce8 <HAL_RCC_OscConfig+0x61c>)
 8001c5c:	400a      	ands	r2, r1
 8001c5e:	60da      	str	r2, [r3, #12]
 8001c60:	e030      	b.n	8001cc4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d101      	bne.n	8001c6e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e02b      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001c6e:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <HAL_RCC_OscConfig+0x604>)
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	2203      	movs	r2, #3
 8001c78:	401a      	ands	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d11e      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	2270      	movs	r2, #112	; 0x70
 8001c86:	401a      	ands	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d117      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	23fe      	movs	r3, #254	; 0xfe
 8001c94:	01db      	lsls	r3, r3, #7
 8001c96:	401a      	ands	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c9c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d10e      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ca2:	697a      	ldr	r2, [r7, #20]
 8001ca4:	23f8      	movs	r3, #248	; 0xf8
 8001ca6:	039b      	lsls	r3, r3, #14
 8001ca8:	401a      	ands	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cae:	429a      	cmp	r2, r3
 8001cb0:	d106      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	0f5b      	lsrs	r3, r3, #29
 8001cb6:	075a      	lsls	r2, r3, #29
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d001      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e000      	b.n	8001cc6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	b008      	add	sp, #32
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	40007000 	.word	0x40007000
 8001cd8:	00001388 	.word	0x00001388
 8001cdc:	efffffff 	.word	0xefffffff
 8001ce0:	feffffff 	.word	0xfeffffff
 8001ce4:	1fc1808c 	.word	0x1fc1808c
 8001ce8:	effefffc 	.word	0xeffefffc

08001cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e0e9      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d00:	4b76      	ldr	r3, [pc, #472]	; (8001edc <HAL_RCC_ClockConfig+0x1f0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2207      	movs	r2, #7
 8001d06:	4013      	ands	r3, r2
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d91e      	bls.n	8001d4c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d0e:	4b73      	ldr	r3, [pc, #460]	; (8001edc <HAL_RCC_ClockConfig+0x1f0>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2207      	movs	r2, #7
 8001d14:	4393      	bics	r3, r2
 8001d16:	0019      	movs	r1, r3
 8001d18:	4b70      	ldr	r3, [pc, #448]	; (8001edc <HAL_RCC_ClockConfig+0x1f0>)
 8001d1a:	683a      	ldr	r2, [r7, #0]
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d20:	f7ff f9aa 	bl	8001078 <HAL_GetTick>
 8001d24:	0003      	movs	r3, r0
 8001d26:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d28:	e009      	b.n	8001d3e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2a:	f7ff f9a5 	bl	8001078 <HAL_GetTick>
 8001d2e:	0002      	movs	r2, r0
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	4a6a      	ldr	r2, [pc, #424]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e0ca      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d3e:	4b67      	ldr	r3, [pc, #412]	; (8001edc <HAL_RCC_ClockConfig+0x1f0>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2207      	movs	r2, #7
 8001d44:	4013      	ands	r3, r2
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d1ee      	bne.n	8001d2a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2202      	movs	r2, #2
 8001d52:	4013      	ands	r3, r2
 8001d54:	d015      	beq.n	8001d82 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2204      	movs	r2, #4
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d006      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001d60:	4b60      	ldr	r3, [pc, #384]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	4b5f      	ldr	r3, [pc, #380]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001d66:	21e0      	movs	r1, #224	; 0xe0
 8001d68:	01c9      	lsls	r1, r1, #7
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d6e:	4b5d      	ldr	r3, [pc, #372]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	4a5d      	ldr	r2, [pc, #372]	; (8001ee8 <HAL_RCC_ClockConfig+0x1fc>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	0019      	movs	r1, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	4b59      	ldr	r3, [pc, #356]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2201      	movs	r2, #1
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d057      	beq.n	8001e3c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d107      	bne.n	8001da4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d94:	4b53      	ldr	r3, [pc, #332]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	2380      	movs	r3, #128	; 0x80
 8001d9a:	029b      	lsls	r3, r3, #10
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d12b      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e097      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d107      	bne.n	8001dbc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dac:	4b4d      	ldr	r3, [pc, #308]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	2380      	movs	r3, #128	; 0x80
 8001db2:	049b      	lsls	r3, r3, #18
 8001db4:	4013      	ands	r3, r2
 8001db6:	d11f      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e08b      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d107      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dc4:	4b47      	ldr	r3, [pc, #284]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	4013      	ands	r3, r2
 8001dce:	d113      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e07f      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	d106      	bne.n	8001dea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ddc:	4b41      	ldr	r3, [pc, #260]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001dde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001de0:	2202      	movs	r2, #2
 8001de2:	4013      	ands	r3, r2
 8001de4:	d108      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e074      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dea:	4b3e      	ldr	r3, [pc, #248]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001dec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dee:	2202      	movs	r2, #2
 8001df0:	4013      	ands	r3, r2
 8001df2:	d101      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e06d      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001df8:	4b3a      	ldr	r3, [pc, #232]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2207      	movs	r2, #7
 8001dfe:	4393      	bics	r3, r2
 8001e00:	0019      	movs	r1, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	4b37      	ldr	r3, [pc, #220]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e0c:	f7ff f934 	bl	8001078 <HAL_GetTick>
 8001e10:	0003      	movs	r3, r0
 8001e12:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e14:	e009      	b.n	8001e2a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e16:	f7ff f92f 	bl	8001078 <HAL_GetTick>
 8001e1a:	0002      	movs	r2, r0
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	4a2f      	ldr	r2, [pc, #188]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e054      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e2a:	4b2e      	ldr	r3, [pc, #184]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	2238      	movs	r2, #56	; 0x38
 8001e30:	401a      	ands	r2, r3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d1ec      	bne.n	8001e16 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e3c:	4b27      	ldr	r3, [pc, #156]	; (8001edc <HAL_RCC_ClockConfig+0x1f0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	2207      	movs	r2, #7
 8001e42:	4013      	ands	r3, r2
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d21e      	bcs.n	8001e88 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4a:	4b24      	ldr	r3, [pc, #144]	; (8001edc <HAL_RCC_ClockConfig+0x1f0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2207      	movs	r2, #7
 8001e50:	4393      	bics	r3, r2
 8001e52:	0019      	movs	r1, r3
 8001e54:	4b21      	ldr	r3, [pc, #132]	; (8001edc <HAL_RCC_ClockConfig+0x1f0>)
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e5c:	f7ff f90c 	bl	8001078 <HAL_GetTick>
 8001e60:	0003      	movs	r3, r0
 8001e62:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e64:	e009      	b.n	8001e7a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e66:	f7ff f907 	bl	8001078 <HAL_GetTick>
 8001e6a:	0002      	movs	r2, r0
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	4a1b      	ldr	r2, [pc, #108]	; (8001ee0 <HAL_RCC_ClockConfig+0x1f4>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e02c      	b.n	8001ed4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e7a:	4b18      	ldr	r3, [pc, #96]	; (8001edc <HAL_RCC_ClockConfig+0x1f0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2207      	movs	r2, #7
 8001e80:	4013      	ands	r3, r2
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d1ee      	bne.n	8001e66 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d009      	beq.n	8001ea6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001e92:	4b14      	ldr	r3, [pc, #80]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	4a15      	ldr	r2, [pc, #84]	; (8001eec <HAL_RCC_ClockConfig+0x200>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	0019      	movs	r1, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68da      	ldr	r2, [r3, #12]
 8001ea0:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001ea6:	f000 f829 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 8001eaa:	0001      	movs	r1, r0
 8001eac:	4b0d      	ldr	r3, [pc, #52]	; (8001ee4 <HAL_RCC_ClockConfig+0x1f8>)
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	0a1b      	lsrs	r3, r3, #8
 8001eb2:	220f      	movs	r2, #15
 8001eb4:	401a      	ands	r2, r3
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	; (8001ef0 <HAL_RCC_ClockConfig+0x204>)
 8001eb8:	0092      	lsls	r2, r2, #2
 8001eba:	58d3      	ldr	r3, [r2, r3]
 8001ebc:	221f      	movs	r2, #31
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	000a      	movs	r2, r1
 8001ec2:	40da      	lsrs	r2, r3
 8001ec4:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <HAL_RCC_ClockConfig+0x208>)
 8001ec6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <HAL_RCC_ClockConfig+0x20c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7ff f877 	bl	8000fc0 <HAL_InitTick>
 8001ed2:	0003      	movs	r3, r0
}
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b004      	add	sp, #16
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40022000 	.word	0x40022000
 8001ee0:	00001388 	.word	0x00001388
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	fffff0ff 	.word	0xfffff0ff
 8001eec:	ffff8fff 	.word	0xffff8fff
 8001ef0:	08003e90 	.word	0x08003e90
 8001ef4:	20000004 	.word	0x20000004
 8001ef8:	20000008 	.word	0x20000008

08001efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f02:	4b3c      	ldr	r3, [pc, #240]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	2238      	movs	r2, #56	; 0x38
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d10f      	bne.n	8001f2c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f0c:	4b39      	ldr	r3, [pc, #228]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	0adb      	lsrs	r3, r3, #11
 8001f12:	2207      	movs	r2, #7
 8001f14:	4013      	ands	r3, r2
 8001f16:	2201      	movs	r2, #1
 8001f18:	409a      	lsls	r2, r3
 8001f1a:	0013      	movs	r3, r2
 8001f1c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f1e:	6839      	ldr	r1, [r7, #0]
 8001f20:	4835      	ldr	r0, [pc, #212]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f22:	f7fe f8ed 	bl	8000100 <__udivsi3>
 8001f26:	0003      	movs	r3, r0
 8001f28:	613b      	str	r3, [r7, #16]
 8001f2a:	e05d      	b.n	8001fe8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f2c:	4b31      	ldr	r3, [pc, #196]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	2238      	movs	r2, #56	; 0x38
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b08      	cmp	r3, #8
 8001f36:	d102      	bne.n	8001f3e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f38:	4b30      	ldr	r3, [pc, #192]	; (8001ffc <HAL_RCC_GetSysClockFreq+0x100>)
 8001f3a:	613b      	str	r3, [r7, #16]
 8001f3c:	e054      	b.n	8001fe8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f3e:	4b2d      	ldr	r3, [pc, #180]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2238      	movs	r2, #56	; 0x38
 8001f44:	4013      	ands	r3, r2
 8001f46:	2b10      	cmp	r3, #16
 8001f48:	d138      	bne.n	8001fbc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001f4a:	4b2a      	ldr	r3, [pc, #168]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	2203      	movs	r2, #3
 8001f50:	4013      	ands	r3, r2
 8001f52:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f54:	4b27      	ldr	r3, [pc, #156]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	091b      	lsrs	r3, r3, #4
 8001f5a:	2207      	movs	r2, #7
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	3301      	adds	r3, #1
 8001f60:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2b03      	cmp	r3, #3
 8001f66:	d10d      	bne.n	8001f84 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	4824      	ldr	r0, [pc, #144]	; (8001ffc <HAL_RCC_GetSysClockFreq+0x100>)
 8001f6c:	f7fe f8c8 	bl	8000100 <__udivsi3>
 8001f70:	0003      	movs	r3, r0
 8001f72:	0019      	movs	r1, r3
 8001f74:	4b1f      	ldr	r3, [pc, #124]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	0a1b      	lsrs	r3, r3, #8
 8001f7a:	227f      	movs	r2, #127	; 0x7f
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	434b      	muls	r3, r1
 8001f80:	617b      	str	r3, [r7, #20]
        break;
 8001f82:	e00d      	b.n	8001fa0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001f84:	68b9      	ldr	r1, [r7, #8]
 8001f86:	481c      	ldr	r0, [pc, #112]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f88:	f7fe f8ba 	bl	8000100 <__udivsi3>
 8001f8c:	0003      	movs	r3, r0
 8001f8e:	0019      	movs	r1, r3
 8001f90:	4b18      	ldr	r3, [pc, #96]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	0a1b      	lsrs	r3, r3, #8
 8001f96:	227f      	movs	r2, #127	; 0x7f
 8001f98:	4013      	ands	r3, r2
 8001f9a:	434b      	muls	r3, r1
 8001f9c:	617b      	str	r3, [r7, #20]
        break;
 8001f9e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001fa0:	4b14      	ldr	r3, [pc, #80]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	0f5b      	lsrs	r3, r3, #29
 8001fa6:	2207      	movs	r2, #7
 8001fa8:	4013      	ands	r3, r2
 8001faa:	3301      	adds	r3, #1
 8001fac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001fae:	6879      	ldr	r1, [r7, #4]
 8001fb0:	6978      	ldr	r0, [r7, #20]
 8001fb2:	f7fe f8a5 	bl	8000100 <__udivsi3>
 8001fb6:	0003      	movs	r3, r0
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	e015      	b.n	8001fe8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001fbc:	4b0d      	ldr	r3, [pc, #52]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2238      	movs	r2, #56	; 0x38
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	2b20      	cmp	r3, #32
 8001fc6:	d103      	bne.n	8001fd0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001fc8:	2380      	movs	r3, #128	; 0x80
 8001fca:	021b      	lsls	r3, r3, #8
 8001fcc:	613b      	str	r3, [r7, #16]
 8001fce:	e00b      	b.n	8001fe8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001fd0:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	2238      	movs	r2, #56	; 0x38
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b18      	cmp	r3, #24
 8001fda:	d103      	bne.n	8001fe4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001fdc:	23fa      	movs	r3, #250	; 0xfa
 8001fde:	01db      	lsls	r3, r3, #7
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	e001      	b.n	8001fe8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001fe8:	693b      	ldr	r3, [r7, #16]
}
 8001fea:	0018      	movs	r0, r3
 8001fec:	46bd      	mov	sp, r7
 8001fee:	b006      	add	sp, #24
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	46c0      	nop			; (mov r8, r8)
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	00f42400 	.word	0x00f42400
 8001ffc:	007a1200 	.word	0x007a1200

08002000 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002004:	4b02      	ldr	r3, [pc, #8]	; (8002010 <HAL_RCC_GetHCLKFreq+0x10>)
 8002006:	681b      	ldr	r3, [r3, #0]
}
 8002008:	0018      	movs	r0, r3
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	20000004 	.word	0x20000004

08002014 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002014:	b5b0      	push	{r4, r5, r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002018:	f7ff fff2 	bl	8002000 <HAL_RCC_GetHCLKFreq>
 800201c:	0004      	movs	r4, r0
 800201e:	f7ff fb49 	bl	80016b4 <LL_RCC_GetAPB1Prescaler>
 8002022:	0003      	movs	r3, r0
 8002024:	0b1a      	lsrs	r2, r3, #12
 8002026:	4b05      	ldr	r3, [pc, #20]	; (800203c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002028:	0092      	lsls	r2, r2, #2
 800202a:	58d3      	ldr	r3, [r2, r3]
 800202c:	221f      	movs	r2, #31
 800202e:	4013      	ands	r3, r2
 8002030:	40dc      	lsrs	r4, r3
 8002032:	0023      	movs	r3, r4
}
 8002034:	0018      	movs	r0, r3
 8002036:	46bd      	mov	sp, r7
 8002038:	bdb0      	pop	{r4, r5, r7, pc}
 800203a:	46c0      	nop			; (mov r8, r8)
 800203c:	08003ed0 	.word	0x08003ed0

08002040 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002048:	2313      	movs	r3, #19
 800204a:	18fb      	adds	r3, r7, r3
 800204c:	2200      	movs	r2, #0
 800204e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002050:	2312      	movs	r3, #18
 8002052:	18fb      	adds	r3, r7, r3
 8002054:	2200      	movs	r2, #0
 8002056:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	029b      	lsls	r3, r3, #10
 8002060:	4013      	ands	r3, r2
 8002062:	d100      	bne.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002064:	e0a3      	b.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002066:	2011      	movs	r0, #17
 8002068:	183b      	adds	r3, r7, r0
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800206e:	4b7f      	ldr	r3, [pc, #508]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002070:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002072:	2380      	movs	r3, #128	; 0x80
 8002074:	055b      	lsls	r3, r3, #21
 8002076:	4013      	ands	r3, r2
 8002078:	d110      	bne.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800207a:	4b7c      	ldr	r3, [pc, #496]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800207c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800207e:	4b7b      	ldr	r3, [pc, #492]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002080:	2180      	movs	r1, #128	; 0x80
 8002082:	0549      	lsls	r1, r1, #21
 8002084:	430a      	orrs	r2, r1
 8002086:	63da      	str	r2, [r3, #60]	; 0x3c
 8002088:	4b78      	ldr	r3, [pc, #480]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800208a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800208c:	2380      	movs	r3, #128	; 0x80
 800208e:	055b      	lsls	r3, r3, #21
 8002090:	4013      	ands	r3, r2
 8002092:	60bb      	str	r3, [r7, #8]
 8002094:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002096:	183b      	adds	r3, r7, r0
 8002098:	2201      	movs	r2, #1
 800209a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800209c:	4b74      	ldr	r3, [pc, #464]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b73      	ldr	r3, [pc, #460]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020a2:	2180      	movs	r1, #128	; 0x80
 80020a4:	0049      	lsls	r1, r1, #1
 80020a6:	430a      	orrs	r2, r1
 80020a8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020aa:	f7fe ffe5 	bl	8001078 <HAL_GetTick>
 80020ae:	0003      	movs	r3, r0
 80020b0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020b2:	e00b      	b.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020b4:	f7fe ffe0 	bl	8001078 <HAL_GetTick>
 80020b8:	0002      	movs	r2, r0
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d904      	bls.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80020c2:	2313      	movs	r3, #19
 80020c4:	18fb      	adds	r3, r7, r3
 80020c6:	2203      	movs	r2, #3
 80020c8:	701a      	strb	r2, [r3, #0]
        break;
 80020ca:	e005      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80020cc:	4b68      	ldr	r3, [pc, #416]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	2380      	movs	r3, #128	; 0x80
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	4013      	ands	r3, r2
 80020d6:	d0ed      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80020d8:	2313      	movs	r3, #19
 80020da:	18fb      	adds	r3, r7, r3
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d154      	bne.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020e2:	4b62      	ldr	r3, [pc, #392]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80020e4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020e6:	23c0      	movs	r3, #192	; 0xc0
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	4013      	ands	r3, r2
 80020ec:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d019      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	697a      	ldr	r2, [r7, #20]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d014      	beq.n	8002128 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020fe:	4b5b      	ldr	r3, [pc, #364]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002102:	4a5c      	ldr	r2, [pc, #368]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002104:	4013      	ands	r3, r2
 8002106:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002108:	4b58      	ldr	r3, [pc, #352]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800210a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800210c:	4b57      	ldr	r3, [pc, #348]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800210e:	2180      	movs	r1, #128	; 0x80
 8002110:	0249      	lsls	r1, r1, #9
 8002112:	430a      	orrs	r2, r1
 8002114:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002116:	4b55      	ldr	r3, [pc, #340]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002118:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800211a:	4b54      	ldr	r3, [pc, #336]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800211c:	4956      	ldr	r1, [pc, #344]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800211e:	400a      	ands	r2, r1
 8002120:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002122:	4b52      	ldr	r3, [pc, #328]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002124:	697a      	ldr	r2, [r7, #20]
 8002126:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	2201      	movs	r2, #1
 800212c:	4013      	ands	r3, r2
 800212e:	d016      	beq.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002130:	f7fe ffa2 	bl	8001078 <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002138:	e00c      	b.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800213a:	f7fe ff9d 	bl	8001078 <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	4a4d      	ldr	r2, [pc, #308]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d904      	bls.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800214a:	2313      	movs	r3, #19
 800214c:	18fb      	adds	r3, r7, r3
 800214e:	2203      	movs	r2, #3
 8002150:	701a      	strb	r2, [r3, #0]
            break;
 8002152:	e004      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002154:	4b45      	ldr	r3, [pc, #276]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002158:	2202      	movs	r2, #2
 800215a:	4013      	ands	r3, r2
 800215c:	d0ed      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800215e:	2313      	movs	r3, #19
 8002160:	18fb      	adds	r3, r7, r3
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d10a      	bne.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002168:	4b40      	ldr	r3, [pc, #256]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800216a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800216c:	4a41      	ldr	r2, [pc, #260]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800216e:	4013      	ands	r3, r2
 8002170:	0019      	movs	r1, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	695a      	ldr	r2, [r3, #20]
 8002176:	4b3d      	ldr	r3, [pc, #244]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002178:	430a      	orrs	r2, r1
 800217a:	65da      	str	r2, [r3, #92]	; 0x5c
 800217c:	e00c      	b.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800217e:	2312      	movs	r3, #18
 8002180:	18fb      	adds	r3, r7, r3
 8002182:	2213      	movs	r2, #19
 8002184:	18ba      	adds	r2, r7, r2
 8002186:	7812      	ldrb	r2, [r2, #0]
 8002188:	701a      	strb	r2, [r3, #0]
 800218a:	e005      	b.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800218c:	2312      	movs	r3, #18
 800218e:	18fb      	adds	r3, r7, r3
 8002190:	2213      	movs	r2, #19
 8002192:	18ba      	adds	r2, r7, r2
 8002194:	7812      	ldrb	r2, [r2, #0]
 8002196:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002198:	2311      	movs	r3, #17
 800219a:	18fb      	adds	r3, r7, r3
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d105      	bne.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021a2:	4b32      	ldr	r3, [pc, #200]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021a6:	4b31      	ldr	r3, [pc, #196]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021a8:	4935      	ldr	r1, [pc, #212]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80021aa:	400a      	ands	r2, r1
 80021ac:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2201      	movs	r2, #1
 80021b4:	4013      	ands	r3, r2
 80021b6:	d009      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021b8:	4b2c      	ldr	r3, [pc, #176]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021bc:	2203      	movs	r2, #3
 80021be:	4393      	bics	r3, r2
 80021c0:	0019      	movs	r1, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	4b29      	ldr	r3, [pc, #164]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021c8:	430a      	orrs	r2, r1
 80021ca:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2220      	movs	r2, #32
 80021d2:	4013      	ands	r3, r2
 80021d4:	d009      	beq.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80021d6:	4b25      	ldr	r3, [pc, #148]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021da:	4a2a      	ldr	r2, [pc, #168]	; (8002284 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80021dc:	4013      	ands	r3, r2
 80021de:	0019      	movs	r1, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	4b21      	ldr	r3, [pc, #132]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021e6:	430a      	orrs	r2, r1
 80021e8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	01db      	lsls	r3, r3, #7
 80021f2:	4013      	ands	r3, r2
 80021f4:	d015      	beq.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80021f6:	4b1d      	ldr	r3, [pc, #116]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80021f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	0899      	lsrs	r1, r3, #2
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691a      	ldr	r2, [r3, #16]
 8002202:	4b1a      	ldr	r3, [pc, #104]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002204:	430a      	orrs	r2, r1
 8002206:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	2380      	movs	r3, #128	; 0x80
 800220e:	05db      	lsls	r3, r3, #23
 8002210:	429a      	cmp	r2, r3
 8002212:	d106      	bne.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002214:	4b15      	ldr	r3, [pc, #84]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002216:	68da      	ldr	r2, [r3, #12]
 8002218:	4b14      	ldr	r3, [pc, #80]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800221a:	2180      	movs	r1, #128	; 0x80
 800221c:	0249      	lsls	r1, r1, #9
 800221e:	430a      	orrs	r2, r1
 8002220:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	4013      	ands	r3, r2
 800222c:	d016      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800222e:	4b0f      	ldr	r3, [pc, #60]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002232:	4a15      	ldr	r2, [pc, #84]	; (8002288 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002234:	4013      	ands	r3, r2
 8002236:	0019      	movs	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68da      	ldr	r2, [r3, #12]
 800223c:	4b0b      	ldr	r3, [pc, #44]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800223e:	430a      	orrs	r2, r1
 8002240:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	2380      	movs	r3, #128	; 0x80
 8002248:	01db      	lsls	r3, r3, #7
 800224a:	429a      	cmp	r2, r3
 800224c:	d106      	bne.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800224e:	4b07      	ldr	r3, [pc, #28]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002254:	2180      	movs	r1, #128	; 0x80
 8002256:	0249      	lsls	r1, r1, #9
 8002258:	430a      	orrs	r2, r1
 800225a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800225c:	2312      	movs	r3, #18
 800225e:	18fb      	adds	r3, r7, r3
 8002260:	781b      	ldrb	r3, [r3, #0]
}
 8002262:	0018      	movs	r0, r3
 8002264:	46bd      	mov	sp, r7
 8002266:	b006      	add	sp, #24
 8002268:	bd80      	pop	{r7, pc}
 800226a:	46c0      	nop			; (mov r8, r8)
 800226c:	40021000 	.word	0x40021000
 8002270:	40007000 	.word	0x40007000
 8002274:	fffffcff 	.word	0xfffffcff
 8002278:	fffeffff 	.word	0xfffeffff
 800227c:	00001388 	.word	0x00001388
 8002280:	efffffff 	.word	0xefffffff
 8002284:	ffffcfff 	.word	0xffffcfff
 8002288:	ffff3fff 	.word	0xffff3fff

0800228c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0a8      	b.n	80023f0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d109      	bne.n	80022ba <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	2382      	movs	r3, #130	; 0x82
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d009      	beq.n	80022c6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	61da      	str	r2, [r3, #28]
 80022b8:	e005      	b.n	80022c6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	225d      	movs	r2, #93	; 0x5d
 80022d0:	5c9b      	ldrb	r3, [r3, r2]
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d107      	bne.n	80022e8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	225c      	movs	r2, #92	; 0x5c
 80022dc:	2100      	movs	r1, #0
 80022de:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	0018      	movs	r0, r3
 80022e4:	f7fe fcda 	bl	8000c9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	225d      	movs	r2, #93	; 0x5d
 80022ec:	2102      	movs	r1, #2
 80022ee:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2140      	movs	r1, #64	; 0x40
 80022fc:	438a      	bics	r2, r1
 80022fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	23e0      	movs	r3, #224	; 0xe0
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	429a      	cmp	r2, r3
 800230a:	d902      	bls.n	8002312 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800230c:	2300      	movs	r3, #0
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	e002      	b.n	8002318 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002312:	2380      	movs	r3, #128	; 0x80
 8002314:	015b      	lsls	r3, r3, #5
 8002316:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68da      	ldr	r2, [r3, #12]
 800231c:	23f0      	movs	r3, #240	; 0xf0
 800231e:	011b      	lsls	r3, r3, #4
 8002320:	429a      	cmp	r2, r3
 8002322:	d008      	beq.n	8002336 <HAL_SPI_Init+0xaa>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68da      	ldr	r2, [r3, #12]
 8002328:	23e0      	movs	r3, #224	; 0xe0
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	429a      	cmp	r2, r3
 800232e:	d002      	beq.n	8002336 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	2382      	movs	r3, #130	; 0x82
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	401a      	ands	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6899      	ldr	r1, [r3, #8]
 8002344:	2384      	movs	r3, #132	; 0x84
 8002346:	021b      	lsls	r3, r3, #8
 8002348:	400b      	ands	r3, r1
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	691b      	ldr	r3, [r3, #16]
 8002350:	2102      	movs	r1, #2
 8002352:	400b      	ands	r3, r1
 8002354:	431a      	orrs	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	2101      	movs	r1, #1
 800235c:	400b      	ands	r3, r1
 800235e:	431a      	orrs	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6999      	ldr	r1, [r3, #24]
 8002364:	2380      	movs	r3, #128	; 0x80
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	400b      	ands	r3, r1
 800236a:	431a      	orrs	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	2138      	movs	r1, #56	; 0x38
 8002372:	400b      	ands	r3, r1
 8002374:	431a      	orrs	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	2180      	movs	r1, #128	; 0x80
 800237c:	400b      	ands	r3, r1
 800237e:	431a      	orrs	r2, r3
 8002380:	0011      	movs	r1, r2
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002386:	2380      	movs	r3, #128	; 0x80
 8002388:	019b      	lsls	r3, r3, #6
 800238a:	401a      	ands	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	430a      	orrs	r2, r1
 8002392:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	0c1b      	lsrs	r3, r3, #16
 800239a:	2204      	movs	r2, #4
 800239c:	401a      	ands	r2, r3
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a2:	2110      	movs	r1, #16
 80023a4:	400b      	ands	r3, r1
 80023a6:	431a      	orrs	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ac:	2108      	movs	r1, #8
 80023ae:	400b      	ands	r3, r1
 80023b0:	431a      	orrs	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68d9      	ldr	r1, [r3, #12]
 80023b6:	23f0      	movs	r3, #240	; 0xf0
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	400b      	ands	r3, r1
 80023bc:	431a      	orrs	r2, r3
 80023be:	0011      	movs	r1, r2
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	2380      	movs	r3, #128	; 0x80
 80023c4:	015b      	lsls	r3, r3, #5
 80023c6:	401a      	ands	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	69da      	ldr	r2, [r3, #28]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4907      	ldr	r1, [pc, #28]	; (80023f8 <HAL_SPI_Init+0x16c>)
 80023dc:	400a      	ands	r2, r1
 80023de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	225d      	movs	r2, #93	; 0x5d
 80023ea:	2101      	movs	r1, #1
 80023ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	0018      	movs	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	b004      	add	sp, #16
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	fffff7ff 	.word	0xfffff7ff

080023fc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b088      	sub	sp, #32
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	603b      	str	r3, [r7, #0]
 8002408:	1dbb      	adds	r3, r7, #6
 800240a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800240c:	231f      	movs	r3, #31
 800240e:	18fb      	adds	r3, r7, r3
 8002410:	2200      	movs	r2, #0
 8002412:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	225c      	movs	r2, #92	; 0x5c
 8002418:	5c9b      	ldrb	r3, [r3, r2]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d101      	bne.n	8002422 <HAL_SPI_Transmit+0x26>
 800241e:	2302      	movs	r3, #2
 8002420:	e147      	b.n	80026b2 <HAL_SPI_Transmit+0x2b6>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	225c      	movs	r2, #92	; 0x5c
 8002426:	2101      	movs	r1, #1
 8002428:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800242a:	f7fe fe25 	bl	8001078 <HAL_GetTick>
 800242e:	0003      	movs	r3, r0
 8002430:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002432:	2316      	movs	r3, #22
 8002434:	18fb      	adds	r3, r7, r3
 8002436:	1dba      	adds	r2, r7, #6
 8002438:	8812      	ldrh	r2, [r2, #0]
 800243a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	225d      	movs	r2, #93	; 0x5d
 8002440:	5c9b      	ldrb	r3, [r3, r2]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b01      	cmp	r3, #1
 8002446:	d004      	beq.n	8002452 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002448:	231f      	movs	r3, #31
 800244a:	18fb      	adds	r3, r7, r3
 800244c:	2202      	movs	r2, #2
 800244e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002450:	e128      	b.n	80026a4 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d003      	beq.n	8002460 <HAL_SPI_Transmit+0x64>
 8002458:	1dbb      	adds	r3, r7, #6
 800245a:	881b      	ldrh	r3, [r3, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d104      	bne.n	800246a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002460:	231f      	movs	r3, #31
 8002462:	18fb      	adds	r3, r7, r3
 8002464:	2201      	movs	r2, #1
 8002466:	701a      	strb	r2, [r3, #0]
    goto error;
 8002468:	e11c      	b.n	80026a4 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	225d      	movs	r2, #93	; 0x5d
 800246e:	2103      	movs	r1, #3
 8002470:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	1dba      	adds	r2, r7, #6
 8002482:	8812      	ldrh	r2, [r2, #0]
 8002484:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	1dba      	adds	r2, r7, #6
 800248a:	8812      	ldrh	r2, [r2, #0]
 800248c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2244      	movs	r2, #68	; 0x44
 8002498:	2100      	movs	r1, #0
 800249a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2246      	movs	r2, #70	; 0x46
 80024a0:	2100      	movs	r1, #0
 80024a2:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2200      	movs	r2, #0
 80024ae:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	2380      	movs	r3, #128	; 0x80
 80024b6:	021b      	lsls	r3, r3, #8
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d110      	bne.n	80024de <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2140      	movs	r1, #64	; 0x40
 80024c8:	438a      	bics	r2, r1
 80024ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2180      	movs	r1, #128	; 0x80
 80024d8:	01c9      	lsls	r1, r1, #7
 80024da:	430a      	orrs	r2, r1
 80024dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2240      	movs	r2, #64	; 0x40
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b40      	cmp	r3, #64	; 0x40
 80024ea:	d007      	beq.n	80024fc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2140      	movs	r1, #64	; 0x40
 80024f8:	430a      	orrs	r2, r1
 80024fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	68da      	ldr	r2, [r3, #12]
 8002500:	23e0      	movs	r3, #224	; 0xe0
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	429a      	cmp	r2, r3
 8002506:	d952      	bls.n	80025ae <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d004      	beq.n	800251a <HAL_SPI_Transmit+0x11e>
 8002510:	2316      	movs	r3, #22
 8002512:	18fb      	adds	r3, r7, r3
 8002514:	881b      	ldrh	r3, [r3, #0]
 8002516:	2b01      	cmp	r3, #1
 8002518:	d143      	bne.n	80025a2 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251e:	881a      	ldrh	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800252a:	1c9a      	adds	r2, r3, #2
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002534:	b29b      	uxth	r3, r3
 8002536:	3b01      	subs	r3, #1
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800253e:	e030      	b.n	80025a2 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2202      	movs	r2, #2
 8002548:	4013      	ands	r3, r2
 800254a:	2b02      	cmp	r3, #2
 800254c:	d112      	bne.n	8002574 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002552:	881a      	ldrh	r2, [r3, #0]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255e:	1c9a      	adds	r2, r3, #2
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002568:	b29b      	uxth	r3, r3
 800256a:	3b01      	subs	r3, #1
 800256c:	b29a      	uxth	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002572:	e016      	b.n	80025a2 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002574:	f7fe fd80 	bl	8001078 <HAL_GetTick>
 8002578:	0002      	movs	r2, r0
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	429a      	cmp	r2, r3
 8002582:	d802      	bhi.n	800258a <HAL_SPI_Transmit+0x18e>
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	3301      	adds	r3, #1
 8002588:	d102      	bne.n	8002590 <HAL_SPI_Transmit+0x194>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d108      	bne.n	80025a2 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8002590:	231f      	movs	r3, #31
 8002592:	18fb      	adds	r3, r7, r3
 8002594:	2203      	movs	r2, #3
 8002596:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	225d      	movs	r2, #93	; 0x5d
 800259c:	2101      	movs	r1, #1
 800259e:	5499      	strb	r1, [r3, r2]
          goto error;
 80025a0:	e080      	b.n	80026a4 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1c9      	bne.n	8002540 <HAL_SPI_Transmit+0x144>
 80025ac:	e053      	b.n	8002656 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d004      	beq.n	80025c0 <HAL_SPI_Transmit+0x1c4>
 80025b6:	2316      	movs	r3, #22
 80025b8:	18fb      	adds	r3, r7, r3
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d145      	bne.n	800264c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	330c      	adds	r3, #12
 80025ca:	7812      	ldrb	r2, [r2, #0]
 80025cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d2:	1c5a      	adds	r2, r3, #1
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025dc:	b29b      	uxth	r3, r3
 80025de:	3b01      	subs	r3, #1
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80025e6:	e031      	b.n	800264c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	2202      	movs	r2, #2
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d113      	bne.n	800261e <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	330c      	adds	r3, #12
 8002600:	7812      	ldrb	r2, [r2, #0]
 8002602:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002608:	1c5a      	adds	r2, r3, #1
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002612:	b29b      	uxth	r3, r3
 8002614:	3b01      	subs	r3, #1
 8002616:	b29a      	uxth	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800261c:	e016      	b.n	800264c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800261e:	f7fe fd2b 	bl	8001078 <HAL_GetTick>
 8002622:	0002      	movs	r2, r0
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d802      	bhi.n	8002634 <HAL_SPI_Transmit+0x238>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	3301      	adds	r3, #1
 8002632:	d102      	bne.n	800263a <HAL_SPI_Transmit+0x23e>
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d108      	bne.n	800264c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800263a:	231f      	movs	r3, #31
 800263c:	18fb      	adds	r3, r7, r3
 800263e:	2203      	movs	r2, #3
 8002640:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	225d      	movs	r2, #93	; 0x5d
 8002646:	2101      	movs	r1, #1
 8002648:	5499      	strb	r1, [r3, r2]
          goto error;
 800264a:	e02b      	b.n	80026a4 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002650:	b29b      	uxth	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1c8      	bne.n	80025e8 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	6839      	ldr	r1, [r7, #0]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	0018      	movs	r0, r3
 800265e:	f000 f95d 	bl	800291c <SPI_EndRxTxTransaction>
 8002662:	1e03      	subs	r3, r0, #0
 8002664:	d002      	beq.n	800266c <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2220      	movs	r2, #32
 800266a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10a      	bne.n	800268a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002674:	2300      	movs	r3, #0
 8002676:	613b      	str	r3, [r7, #16]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	613b      	str	r3, [r7, #16]
 8002688:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800268e:	2b00      	cmp	r3, #0
 8002690:	d004      	beq.n	800269c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8002692:	231f      	movs	r3, #31
 8002694:	18fb      	adds	r3, r7, r3
 8002696:	2201      	movs	r2, #1
 8002698:	701a      	strb	r2, [r3, #0]
 800269a:	e003      	b.n	80026a4 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	225d      	movs	r2, #93	; 0x5d
 80026a0:	2101      	movs	r1, #1
 80026a2:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	225c      	movs	r2, #92	; 0x5c
 80026a8:	2100      	movs	r1, #0
 80026aa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80026ac:	231f      	movs	r3, #31
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	781b      	ldrb	r3, [r3, #0]
}
 80026b2:	0018      	movs	r0, r3
 80026b4:	46bd      	mov	sp, r7
 80026b6:	b008      	add	sp, #32
 80026b8:	bd80      	pop	{r7, pc}
	...

080026bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b088      	sub	sp, #32
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	603b      	str	r3, [r7, #0]
 80026c8:	1dfb      	adds	r3, r7, #7
 80026ca:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80026cc:	f7fe fcd4 	bl	8001078 <HAL_GetTick>
 80026d0:	0002      	movs	r2, r0
 80026d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d4:	1a9b      	subs	r3, r3, r2
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	18d3      	adds	r3, r2, r3
 80026da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80026dc:	f7fe fccc 	bl	8001078 <HAL_GetTick>
 80026e0:	0003      	movs	r3, r0
 80026e2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80026e4:	4b3a      	ldr	r3, [pc, #232]	; (80027d0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	015b      	lsls	r3, r3, #5
 80026ea:	0d1b      	lsrs	r3, r3, #20
 80026ec:	69fa      	ldr	r2, [r7, #28]
 80026ee:	4353      	muls	r3, r2
 80026f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80026f2:	e058      	b.n	80027a6 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	3301      	adds	r3, #1
 80026f8:	d055      	beq.n	80027a6 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80026fa:	f7fe fcbd 	bl	8001078 <HAL_GetTick>
 80026fe:	0002      	movs	r2, r0
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	429a      	cmp	r2, r3
 8002708:	d902      	bls.n	8002710 <SPI_WaitFlagStateUntilTimeout+0x54>
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d142      	bne.n	8002796 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	21e0      	movs	r1, #224	; 0xe0
 800271c:	438a      	bics	r2, r1
 800271e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	685a      	ldr	r2, [r3, #4]
 8002724:	2382      	movs	r3, #130	; 0x82
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	429a      	cmp	r2, r3
 800272a:	d113      	bne.n	8002754 <SPI_WaitFlagStateUntilTimeout+0x98>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	2380      	movs	r3, #128	; 0x80
 8002732:	021b      	lsls	r3, r3, #8
 8002734:	429a      	cmp	r2, r3
 8002736:	d005      	beq.n	8002744 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	2380      	movs	r3, #128	; 0x80
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	429a      	cmp	r2, r3
 8002742:	d107      	bne.n	8002754 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2140      	movs	r1, #64	; 0x40
 8002750:	438a      	bics	r2, r1
 8002752:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	019b      	lsls	r3, r3, #6
 800275c:	429a      	cmp	r2, r3
 800275e:	d110      	bne.n	8002782 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	491a      	ldr	r1, [pc, #104]	; (80027d4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800276c:	400a      	ands	r2, r1
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2180      	movs	r1, #128	; 0x80
 800277c:	0189      	lsls	r1, r1, #6
 800277e:	430a      	orrs	r2, r1
 8002780:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	225d      	movs	r2, #93	; 0x5d
 8002786:	2101      	movs	r1, #1
 8002788:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	225c      	movs	r2, #92	; 0x5c
 800278e:	2100      	movs	r1, #0
 8002790:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e017      	b.n	80027c6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800279c:	2300      	movs	r3, #0
 800279e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	3b01      	subs	r3, #1
 80027a4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	68ba      	ldr	r2, [r7, #8]
 80027ae:	4013      	ands	r3, r2
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	425a      	negs	r2, r3
 80027b6:	4153      	adcs	r3, r2
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	001a      	movs	r2, r3
 80027bc:	1dfb      	adds	r3, r7, #7
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d197      	bne.n	80026f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	0018      	movs	r0, r3
 80027c8:	46bd      	mov	sp, r7
 80027ca:	b008      	add	sp, #32
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	46c0      	nop			; (mov r8, r8)
 80027d0:	20000004 	.word	0x20000004
 80027d4:	ffffdfff 	.word	0xffffdfff

080027d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08a      	sub	sp, #40	; 0x28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
 80027e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80027e6:	2317      	movs	r3, #23
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80027ee:	f7fe fc43 	bl	8001078 <HAL_GetTick>
 80027f2:	0002      	movs	r2, r0
 80027f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027f6:	1a9b      	subs	r3, r3, r2
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	18d3      	adds	r3, r2, r3
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80027fe:	f7fe fc3b 	bl	8001078 <HAL_GetTick>
 8002802:	0003      	movs	r3, r0
 8002804:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	330c      	adds	r3, #12
 800280c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800280e:	4b41      	ldr	r3, [pc, #260]	; (8002914 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	0013      	movs	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	189b      	adds	r3, r3, r2
 8002818:	00da      	lsls	r2, r3, #3
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	0d1b      	lsrs	r3, r3, #20
 800281e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002820:	4353      	muls	r3, r2
 8002822:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002824:	e068      	b.n	80028f8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	23c0      	movs	r3, #192	; 0xc0
 800282a:	00db      	lsls	r3, r3, #3
 800282c:	429a      	cmp	r2, r3
 800282e:	d10a      	bne.n	8002846 <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d107      	bne.n	8002846 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	b2da      	uxtb	r2, r3
 800283c:	2117      	movs	r1, #23
 800283e:	187b      	adds	r3, r7, r1
 8002840:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002842:	187b      	adds	r3, r7, r1
 8002844:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	3301      	adds	r3, #1
 800284a:	d055      	beq.n	80028f8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800284c:	f7fe fc14 	bl	8001078 <HAL_GetTick>
 8002850:	0002      	movs	r2, r0
 8002852:	6a3b      	ldr	r3, [r7, #32]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002858:	429a      	cmp	r2, r3
 800285a:	d902      	bls.n	8002862 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800285c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285e:	2b00      	cmp	r3, #0
 8002860:	d142      	bne.n	80028e8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	685a      	ldr	r2, [r3, #4]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	21e0      	movs	r1, #224	; 0xe0
 800286e:	438a      	bics	r2, r1
 8002870:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	685a      	ldr	r2, [r3, #4]
 8002876:	2382      	movs	r3, #130	; 0x82
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	429a      	cmp	r2, r3
 800287c:	d113      	bne.n	80028a6 <SPI_WaitFifoStateUntilTimeout+0xce>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	021b      	lsls	r3, r3, #8
 8002886:	429a      	cmp	r2, r3
 8002888:	d005      	beq.n	8002896 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	2380      	movs	r3, #128	; 0x80
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	429a      	cmp	r2, r3
 8002894:	d107      	bne.n	80028a6 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2140      	movs	r1, #64	; 0x40
 80028a2:	438a      	bics	r2, r1
 80028a4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028aa:	2380      	movs	r3, #128	; 0x80
 80028ac:	019b      	lsls	r3, r3, #6
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d110      	bne.n	80028d4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4916      	ldr	r1, [pc, #88]	; (8002918 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80028be:	400a      	ands	r2, r1
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2180      	movs	r1, #128	; 0x80
 80028ce:	0189      	lsls	r1, r1, #6
 80028d0:	430a      	orrs	r2, r1
 80028d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	225d      	movs	r2, #93	; 0x5d
 80028d8:	2101      	movs	r1, #1
 80028da:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	225c      	movs	r2, #92	; 0x5c
 80028e0:	2100      	movs	r1, #0
 80028e2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80028e4:	2303      	movs	r3, #3
 80028e6:	e010      	b.n	800290a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	3b01      	subs	r3, #1
 80028f6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	68ba      	ldr	r2, [r7, #8]
 8002900:	4013      	ands	r3, r2
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	429a      	cmp	r2, r3
 8002906:	d18e      	bne.n	8002826 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	0018      	movs	r0, r3
 800290c:	46bd      	mov	sp, r7
 800290e:	b00a      	add	sp, #40	; 0x28
 8002910:	bd80      	pop	{r7, pc}
 8002912:	46c0      	nop			; (mov r8, r8)
 8002914:	20000004 	.word	0x20000004
 8002918:	ffffdfff 	.word	0xffffdfff

0800291c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af02      	add	r7, sp, #8
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	23c0      	movs	r3, #192	; 0xc0
 800292c:	0159      	lsls	r1, r3, #5
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	9300      	str	r3, [sp, #0]
 8002934:	0013      	movs	r3, r2
 8002936:	2200      	movs	r2, #0
 8002938:	f7ff ff4e 	bl	80027d8 <SPI_WaitFifoStateUntilTimeout>
 800293c:	1e03      	subs	r3, r0, #0
 800293e:	d007      	beq.n	8002950 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002944:	2220      	movs	r2, #32
 8002946:	431a      	orrs	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e027      	b.n	80029a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	0013      	movs	r3, r2
 800295a:	2200      	movs	r2, #0
 800295c:	2180      	movs	r1, #128	; 0x80
 800295e:	f7ff fead 	bl	80026bc <SPI_WaitFlagStateUntilTimeout>
 8002962:	1e03      	subs	r3, r0, #0
 8002964:	d007      	beq.n	8002976 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800296a:	2220      	movs	r2, #32
 800296c:	431a      	orrs	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e014      	b.n	80029a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	23c0      	movs	r3, #192	; 0xc0
 800297a:	00d9      	lsls	r1, r3, #3
 800297c:	68f8      	ldr	r0, [r7, #12]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	0013      	movs	r3, r2
 8002984:	2200      	movs	r2, #0
 8002986:	f7ff ff27 	bl	80027d8 <SPI_WaitFifoStateUntilTimeout>
 800298a:	1e03      	subs	r3, r0, #0
 800298c:	d007      	beq.n	800299e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002992:	2220      	movs	r2, #32
 8002994:	431a      	orrs	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e000      	b.n	80029a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	0018      	movs	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	b004      	add	sp, #16
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e046      	b.n	8002a48 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2288      	movs	r2, #136	; 0x88
 80029be:	589b      	ldr	r3, [r3, r2]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d107      	bne.n	80029d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2284      	movs	r2, #132	; 0x84
 80029c8:	2100      	movs	r1, #0
 80029ca:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	0018      	movs	r0, r3
 80029d0:	f7fe fa4a 	bl	8000e68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2288      	movs	r2, #136	; 0x88
 80029d8:	2124      	movs	r1, #36	; 0x24
 80029da:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2101      	movs	r1, #1
 80029e8:	438a      	bics	r2, r1
 80029ea:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	0018      	movs	r0, r3
 80029f8:	f000 fa3a 	bl	8002e70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	0018      	movs	r0, r3
 8002a00:	f000 f8cc 	bl	8002b9c <UART_SetConfig>
 8002a04:	0003      	movs	r3, r0
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e01c      	b.n	8002a48 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685a      	ldr	r2, [r3, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	490d      	ldr	r1, [pc, #52]	; (8002a50 <HAL_UART_Init+0xa8>)
 8002a1a:	400a      	ands	r2, r1
 8002a1c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	212a      	movs	r1, #42	; 0x2a
 8002a2a:	438a      	bics	r2, r1
 8002a2c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2101      	movs	r1, #1
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	0018      	movs	r0, r3
 8002a42:	f000 fac9 	bl	8002fd8 <UART_CheckIdleState>
 8002a46:	0003      	movs	r3, r0
}
 8002a48:	0018      	movs	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b002      	add	sp, #8
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	ffffb7ff 	.word	0xffffb7ff

08002a54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08a      	sub	sp, #40	; 0x28
 8002a58:	af02      	add	r7, sp, #8
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	60b9      	str	r1, [r7, #8]
 8002a5e:	603b      	str	r3, [r7, #0]
 8002a60:	1dbb      	adds	r3, r7, #6
 8002a62:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2288      	movs	r2, #136	; 0x88
 8002a68:	589b      	ldr	r3, [r3, r2]
 8002a6a:	2b20      	cmp	r3, #32
 8002a6c:	d000      	beq.n	8002a70 <HAL_UART_Transmit+0x1c>
 8002a6e:	e090      	b.n	8002b92 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_UART_Transmit+0x2a>
 8002a76:	1dbb      	adds	r3, r7, #6
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e088      	b.n	8002b94 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	2380      	movs	r3, #128	; 0x80
 8002a88:	015b      	lsls	r3, r3, #5
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d109      	bne.n	8002aa2 <HAL_UART_Transmit+0x4e>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d105      	bne.n	8002aa2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d001      	beq.n	8002aa2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e078      	b.n	8002b94 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2290      	movs	r2, #144	; 0x90
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	2288      	movs	r2, #136	; 0x88
 8002aae:	2121      	movs	r1, #33	; 0x21
 8002ab0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ab2:	f7fe fae1 	bl	8001078 <HAL_GetTick>
 8002ab6:	0003      	movs	r3, r0
 8002ab8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1dba      	adds	r2, r7, #6
 8002abe:	2154      	movs	r1, #84	; 0x54
 8002ac0:	8812      	ldrh	r2, [r2, #0]
 8002ac2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1dba      	adds	r2, r7, #6
 8002ac8:	2156      	movs	r1, #86	; 0x56
 8002aca:	8812      	ldrh	r2, [r2, #0]
 8002acc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	2380      	movs	r3, #128	; 0x80
 8002ad4:	015b      	lsls	r3, r3, #5
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d108      	bne.n	8002aec <HAL_UART_Transmit+0x98>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d104      	bne.n	8002aec <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	61bb      	str	r3, [r7, #24]
 8002aea:	e003      	b.n	8002af4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002af0:	2300      	movs	r3, #0
 8002af2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002af4:	e030      	b.n	8002b58 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	0013      	movs	r3, r2
 8002b00:	2200      	movs	r2, #0
 8002b02:	2180      	movs	r1, #128	; 0x80
 8002b04:	f000 fb12 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 8002b08:	1e03      	subs	r3, r0, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2288      	movs	r2, #136	; 0x88
 8002b10:	2120      	movs	r1, #32
 8002b12:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e03d      	b.n	8002b94 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10b      	bne.n	8002b36 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	881b      	ldrh	r3, [r3, #0]
 8002b22:	001a      	movs	r2, r3
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	05d2      	lsls	r2, r2, #23
 8002b2a:	0dd2      	lsrs	r2, r2, #23
 8002b2c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	3302      	adds	r3, #2
 8002b32:	61bb      	str	r3, [r7, #24]
 8002b34:	e007      	b.n	8002b46 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	781a      	ldrb	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	3301      	adds	r3, #1
 8002b44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2256      	movs	r2, #86	; 0x56
 8002b4a:	5a9b      	ldrh	r3, [r3, r2]
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	b299      	uxth	r1, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2256      	movs	r2, #86	; 0x56
 8002b56:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2256      	movs	r2, #86	; 0x56
 8002b5c:	5a9b      	ldrh	r3, [r3, r2]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1c8      	bne.n	8002af6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b64:	697a      	ldr	r2, [r7, #20]
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	0013      	movs	r3, r2
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2140      	movs	r1, #64	; 0x40
 8002b72:	f000 fadb 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 8002b76:	1e03      	subs	r3, r0, #0
 8002b78:	d005      	beq.n	8002b86 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2288      	movs	r2, #136	; 0x88
 8002b7e:	2120      	movs	r1, #32
 8002b80:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e006      	b.n	8002b94 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2288      	movs	r2, #136	; 0x88
 8002b8a:	2120      	movs	r1, #32
 8002b8c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	e000      	b.n	8002b94 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002b92:	2302      	movs	r3, #2
  }
}
 8002b94:	0018      	movs	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	b008      	add	sp, #32
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ba4:	231a      	movs	r3, #26
 8002ba6:	18fb      	adds	r3, r7, r3
 8002ba8:	2200      	movs	r2, #0
 8002baa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4aa1      	ldr	r2, [pc, #644]	; (8002e50 <UART_SetConfig+0x2b4>)
 8002bcc:	4013      	ands	r3, r2
 8002bce:	0019      	movs	r1, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	69fa      	ldr	r2, [r7, #28]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	4a9c      	ldr	r2, [pc, #624]	; (8002e54 <UART_SetConfig+0x2b8>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	0019      	movs	r1, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68da      	ldr	r2, [r3, #12]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	69fa      	ldr	r2, [r7, #28]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	4a93      	ldr	r2, [pc, #588]	; (8002e58 <UART_SetConfig+0x2bc>)
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	69fa      	ldr	r2, [r7, #28]
 8002c14:	430a      	orrs	r2, r1
 8002c16:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c1e:	220f      	movs	r2, #15
 8002c20:	4393      	bics	r3, r2
 8002c22:	0019      	movs	r1, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a89      	ldr	r2, [pc, #548]	; (8002e5c <UART_SetConfig+0x2c0>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d127      	bne.n	8002c8a <UART_SetConfig+0xee>
 8002c3a:	4b89      	ldr	r3, [pc, #548]	; (8002e60 <UART_SetConfig+0x2c4>)
 8002c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3e:	2203      	movs	r2, #3
 8002c40:	4013      	ands	r3, r2
 8002c42:	2b03      	cmp	r3, #3
 8002c44:	d017      	beq.n	8002c76 <UART_SetConfig+0xda>
 8002c46:	d81b      	bhi.n	8002c80 <UART_SetConfig+0xe4>
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d00a      	beq.n	8002c62 <UART_SetConfig+0xc6>
 8002c4c:	d818      	bhi.n	8002c80 <UART_SetConfig+0xe4>
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d002      	beq.n	8002c58 <UART_SetConfig+0xbc>
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d00a      	beq.n	8002c6c <UART_SetConfig+0xd0>
 8002c56:	e013      	b.n	8002c80 <UART_SetConfig+0xe4>
 8002c58:	231b      	movs	r3, #27
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	701a      	strb	r2, [r3, #0]
 8002c60:	e021      	b.n	8002ca6 <UART_SetConfig+0x10a>
 8002c62:	231b      	movs	r3, #27
 8002c64:	18fb      	adds	r3, r7, r3
 8002c66:	2202      	movs	r2, #2
 8002c68:	701a      	strb	r2, [r3, #0]
 8002c6a:	e01c      	b.n	8002ca6 <UART_SetConfig+0x10a>
 8002c6c:	231b      	movs	r3, #27
 8002c6e:	18fb      	adds	r3, r7, r3
 8002c70:	2204      	movs	r2, #4
 8002c72:	701a      	strb	r2, [r3, #0]
 8002c74:	e017      	b.n	8002ca6 <UART_SetConfig+0x10a>
 8002c76:	231b      	movs	r3, #27
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	2208      	movs	r2, #8
 8002c7c:	701a      	strb	r2, [r3, #0]
 8002c7e:	e012      	b.n	8002ca6 <UART_SetConfig+0x10a>
 8002c80:	231b      	movs	r3, #27
 8002c82:	18fb      	adds	r3, r7, r3
 8002c84:	2210      	movs	r2, #16
 8002c86:	701a      	strb	r2, [r3, #0]
 8002c88:	e00d      	b.n	8002ca6 <UART_SetConfig+0x10a>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a75      	ldr	r2, [pc, #468]	; (8002e64 <UART_SetConfig+0x2c8>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d104      	bne.n	8002c9e <UART_SetConfig+0x102>
 8002c94:	231b      	movs	r3, #27
 8002c96:	18fb      	adds	r3, r7, r3
 8002c98:	2200      	movs	r2, #0
 8002c9a:	701a      	strb	r2, [r3, #0]
 8002c9c:	e003      	b.n	8002ca6 <UART_SetConfig+0x10a>
 8002c9e:	231b      	movs	r3, #27
 8002ca0:	18fb      	adds	r3, r7, r3
 8002ca2:	2210      	movs	r2, #16
 8002ca4:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	69da      	ldr	r2, [r3, #28]
 8002caa:	2380      	movs	r3, #128	; 0x80
 8002cac:	021b      	lsls	r3, r3, #8
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d000      	beq.n	8002cb4 <UART_SetConfig+0x118>
 8002cb2:	e065      	b.n	8002d80 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 8002cb4:	231b      	movs	r3, #27
 8002cb6:	18fb      	adds	r3, r7, r3
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	d015      	beq.n	8002cea <UART_SetConfig+0x14e>
 8002cbe:	dc18      	bgt.n	8002cf2 <UART_SetConfig+0x156>
 8002cc0:	2b04      	cmp	r3, #4
 8002cc2:	d00d      	beq.n	8002ce0 <UART_SetConfig+0x144>
 8002cc4:	dc15      	bgt.n	8002cf2 <UART_SetConfig+0x156>
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d002      	beq.n	8002cd0 <UART_SetConfig+0x134>
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d005      	beq.n	8002cda <UART_SetConfig+0x13e>
 8002cce:	e010      	b.n	8002cf2 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cd0:	f7ff f9a0 	bl	8002014 <HAL_RCC_GetPCLK1Freq>
 8002cd4:	0003      	movs	r3, r0
 8002cd6:	617b      	str	r3, [r7, #20]
        break;
 8002cd8:	e012      	b.n	8002d00 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cda:	4b63      	ldr	r3, [pc, #396]	; (8002e68 <UART_SetConfig+0x2cc>)
 8002cdc:	617b      	str	r3, [r7, #20]
        break;
 8002cde:	e00f      	b.n	8002d00 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ce0:	f7ff f90c 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	617b      	str	r3, [r7, #20]
        break;
 8002ce8:	e00a      	b.n	8002d00 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	021b      	lsls	r3, r3, #8
 8002cee:	617b      	str	r3, [r7, #20]
        break;
 8002cf0:	e006      	b.n	8002d00 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002cf6:	231a      	movs	r3, #26
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	701a      	strb	r2, [r3, #0]
        break;
 8002cfe:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d100      	bne.n	8002d08 <UART_SetConfig+0x16c>
 8002d06:	e08d      	b.n	8002e24 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d0c:	4b57      	ldr	r3, [pc, #348]	; (8002e6c <UART_SetConfig+0x2d0>)
 8002d0e:	0052      	lsls	r2, r2, #1
 8002d10:	5ad3      	ldrh	r3, [r2, r3]
 8002d12:	0019      	movs	r1, r3
 8002d14:	6978      	ldr	r0, [r7, #20]
 8002d16:	f7fd f9f3 	bl	8000100 <__udivsi3>
 8002d1a:	0003      	movs	r3, r0
 8002d1c:	005a      	lsls	r2, r3, #1
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	085b      	lsrs	r3, r3, #1
 8002d24:	18d2      	adds	r2, r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	0010      	movs	r0, r2
 8002d2e:	f7fd f9e7 	bl	8000100 <__udivsi3>
 8002d32:	0003      	movs	r3, r0
 8002d34:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	2b0f      	cmp	r3, #15
 8002d3a:	d91c      	bls.n	8002d76 <UART_SetConfig+0x1da>
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	2380      	movs	r3, #128	; 0x80
 8002d40:	025b      	lsls	r3, r3, #9
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d217      	bcs.n	8002d76 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	200e      	movs	r0, #14
 8002d4c:	183b      	adds	r3, r7, r0
 8002d4e:	210f      	movs	r1, #15
 8002d50:	438a      	bics	r2, r1
 8002d52:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	085b      	lsrs	r3, r3, #1
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	2207      	movs	r2, #7
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	b299      	uxth	r1, r3
 8002d60:	183b      	adds	r3, r7, r0
 8002d62:	183a      	adds	r2, r7, r0
 8002d64:	8812      	ldrh	r2, [r2, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	183a      	adds	r2, r7, r0
 8002d70:	8812      	ldrh	r2, [r2, #0]
 8002d72:	60da      	str	r2, [r3, #12]
 8002d74:	e056      	b.n	8002e24 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8002d76:	231a      	movs	r3, #26
 8002d78:	18fb      	adds	r3, r7, r3
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	701a      	strb	r2, [r3, #0]
 8002d7e:	e051      	b.n	8002e24 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d80:	231b      	movs	r3, #27
 8002d82:	18fb      	adds	r3, r7, r3
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b08      	cmp	r3, #8
 8002d88:	d015      	beq.n	8002db6 <UART_SetConfig+0x21a>
 8002d8a:	dc18      	bgt.n	8002dbe <UART_SetConfig+0x222>
 8002d8c:	2b04      	cmp	r3, #4
 8002d8e:	d00d      	beq.n	8002dac <UART_SetConfig+0x210>
 8002d90:	dc15      	bgt.n	8002dbe <UART_SetConfig+0x222>
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d002      	beq.n	8002d9c <UART_SetConfig+0x200>
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d005      	beq.n	8002da6 <UART_SetConfig+0x20a>
 8002d9a:	e010      	b.n	8002dbe <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d9c:	f7ff f93a 	bl	8002014 <HAL_RCC_GetPCLK1Freq>
 8002da0:	0003      	movs	r3, r0
 8002da2:	617b      	str	r3, [r7, #20]
        break;
 8002da4:	e012      	b.n	8002dcc <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002da6:	4b30      	ldr	r3, [pc, #192]	; (8002e68 <UART_SetConfig+0x2cc>)
 8002da8:	617b      	str	r3, [r7, #20]
        break;
 8002daa:	e00f      	b.n	8002dcc <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dac:	f7ff f8a6 	bl	8001efc <HAL_RCC_GetSysClockFreq>
 8002db0:	0003      	movs	r3, r0
 8002db2:	617b      	str	r3, [r7, #20]
        break;
 8002db4:	e00a      	b.n	8002dcc <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002db6:	2380      	movs	r3, #128	; 0x80
 8002db8:	021b      	lsls	r3, r3, #8
 8002dba:	617b      	str	r3, [r7, #20]
        break;
 8002dbc:	e006      	b.n	8002dcc <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002dc2:	231a      	movs	r3, #26
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	701a      	strb	r2, [r3, #0]
        break;
 8002dca:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d028      	beq.n	8002e24 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dd6:	4b25      	ldr	r3, [pc, #148]	; (8002e6c <UART_SetConfig+0x2d0>)
 8002dd8:	0052      	lsls	r2, r2, #1
 8002dda:	5ad3      	ldrh	r3, [r2, r3]
 8002ddc:	0019      	movs	r1, r3
 8002dde:	6978      	ldr	r0, [r7, #20]
 8002de0:	f7fd f98e 	bl	8000100 <__udivsi3>
 8002de4:	0003      	movs	r3, r0
 8002de6:	001a      	movs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	085b      	lsrs	r3, r3, #1
 8002dee:	18d2      	adds	r2, r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	0019      	movs	r1, r3
 8002df6:	0010      	movs	r0, r2
 8002df8:	f7fd f982 	bl	8000100 <__udivsi3>
 8002dfc:	0003      	movs	r3, r0
 8002dfe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	2b0f      	cmp	r3, #15
 8002e04:	d90a      	bls.n	8002e1c <UART_SetConfig+0x280>
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	2380      	movs	r3, #128	; 0x80
 8002e0a:	025b      	lsls	r3, r3, #9
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d205      	bcs.n	8002e1c <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	b29a      	uxth	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60da      	str	r2, [r3, #12]
 8002e1a:	e003      	b.n	8002e24 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8002e1c:	231a      	movs	r3, #26
 8002e1e:	18fb      	adds	r3, r7, r3
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	226a      	movs	r2, #106	; 0x6a
 8002e28:	2101      	movs	r1, #1
 8002e2a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2268      	movs	r2, #104	; 0x68
 8002e30:	2101      	movs	r1, #1
 8002e32:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8002e40:	231a      	movs	r3, #26
 8002e42:	18fb      	adds	r3, r7, r3
 8002e44:	781b      	ldrb	r3, [r3, #0]
}
 8002e46:	0018      	movs	r0, r3
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	b008      	add	sp, #32
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	46c0      	nop			; (mov r8, r8)
 8002e50:	cfff69f3 	.word	0xcfff69f3
 8002e54:	ffffcfff 	.word	0xffffcfff
 8002e58:	11fff4ff 	.word	0x11fff4ff
 8002e5c:	40013800 	.word	0x40013800
 8002e60:	40021000 	.word	0x40021000
 8002e64:	40004400 	.word	0x40004400
 8002e68:	00f42400 	.word	0x00f42400
 8002e6c:	08003ef0 	.word	0x08003ef0

08002e70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7c:	2208      	movs	r2, #8
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d00b      	beq.n	8002e9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	4a4a      	ldr	r2, [pc, #296]	; (8002fb4 <UART_AdvFeatureConfig+0x144>)
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	0019      	movs	r1, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	d00b      	beq.n	8002ebc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	4a43      	ldr	r2, [pc, #268]	; (8002fb8 <UART_AdvFeatureConfig+0x148>)
 8002eac:	4013      	ands	r3, r2
 8002eae:	0019      	movs	r1, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d00b      	beq.n	8002ede <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	4a3b      	ldr	r2, [pc, #236]	; (8002fbc <UART_AdvFeatureConfig+0x14c>)
 8002ece:	4013      	ands	r3, r2
 8002ed0:	0019      	movs	r1, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee2:	2204      	movs	r2, #4
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d00b      	beq.n	8002f00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	4a34      	ldr	r2, [pc, #208]	; (8002fc0 <UART_AdvFeatureConfig+0x150>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	0019      	movs	r1, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f04:	2210      	movs	r2, #16
 8002f06:	4013      	ands	r3, r2
 8002f08:	d00b      	beq.n	8002f22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	4a2c      	ldr	r2, [pc, #176]	; (8002fc4 <UART_AdvFeatureConfig+0x154>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	0019      	movs	r1, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f26:	2220      	movs	r2, #32
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d00b      	beq.n	8002f44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	4a25      	ldr	r2, [pc, #148]	; (8002fc8 <UART_AdvFeatureConfig+0x158>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	0019      	movs	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f48:	2240      	movs	r2, #64	; 0x40
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	d01d      	beq.n	8002f8a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4a1d      	ldr	r2, [pc, #116]	; (8002fcc <UART_AdvFeatureConfig+0x15c>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	0019      	movs	r1, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f6a:	2380      	movs	r3, #128	; 0x80
 8002f6c:	035b      	lsls	r3, r3, #13
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d10b      	bne.n	8002f8a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	4a15      	ldr	r2, [pc, #84]	; (8002fd0 <UART_AdvFeatureConfig+0x160>)
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	0019      	movs	r1, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8e:	2280      	movs	r2, #128	; 0x80
 8002f90:	4013      	ands	r3, r2
 8002f92:	d00b      	beq.n	8002fac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4a0e      	ldr	r2, [pc, #56]	; (8002fd4 <UART_AdvFeatureConfig+0x164>)
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	0019      	movs	r1, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	605a      	str	r2, [r3, #4]
  }
}
 8002fac:	46c0      	nop			; (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	b002      	add	sp, #8
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	ffff7fff 	.word	0xffff7fff
 8002fb8:	fffdffff 	.word	0xfffdffff
 8002fbc:	fffeffff 	.word	0xfffeffff
 8002fc0:	fffbffff 	.word	0xfffbffff
 8002fc4:	ffffefff 	.word	0xffffefff
 8002fc8:	ffffdfff 	.word	0xffffdfff
 8002fcc:	ffefffff 	.word	0xffefffff
 8002fd0:	ff9fffff 	.word	0xff9fffff
 8002fd4:	fff7ffff 	.word	0xfff7ffff

08002fd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b092      	sub	sp, #72	; 0x48
 8002fdc:	af02      	add	r7, sp, #8
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2290      	movs	r2, #144	; 0x90
 8002fe4:	2100      	movs	r1, #0
 8002fe6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fe8:	f7fe f846 	bl	8001078 <HAL_GetTick>
 8002fec:	0003      	movs	r3, r0
 8002fee:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2208      	movs	r2, #8
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d12d      	bne.n	800305a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ffe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003000:	2280      	movs	r2, #128	; 0x80
 8003002:	0391      	lsls	r1, r2, #14
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	4a47      	ldr	r2, [pc, #284]	; (8003124 <UART_CheckIdleState+0x14c>)
 8003008:	9200      	str	r2, [sp, #0]
 800300a:	2200      	movs	r2, #0
 800300c:	f000 f88e 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 8003010:	1e03      	subs	r3, r0, #0
 8003012:	d022      	beq.n	800305a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003014:	f3ef 8310 	mrs	r3, PRIMASK
 8003018:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800301a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800301c:	63bb      	str	r3, [r7, #56]	; 0x38
 800301e:	2301      	movs	r3, #1
 8003020:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003024:	f383 8810 	msr	PRIMASK, r3
}
 8003028:	46c0      	nop			; (mov r8, r8)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2180      	movs	r1, #128	; 0x80
 8003036:	438a      	bics	r2, r1
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800303c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800303e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003040:	f383 8810 	msr	PRIMASK, r3
}
 8003044:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2288      	movs	r2, #136	; 0x88
 800304a:	2120      	movs	r1, #32
 800304c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2284      	movs	r2, #132	; 0x84
 8003052:	2100      	movs	r1, #0
 8003054:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e060      	b.n	800311c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2204      	movs	r2, #4
 8003062:	4013      	ands	r3, r2
 8003064:	2b04      	cmp	r3, #4
 8003066:	d146      	bne.n	80030f6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003068:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800306a:	2280      	movs	r2, #128	; 0x80
 800306c:	03d1      	lsls	r1, r2, #15
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	4a2c      	ldr	r2, [pc, #176]	; (8003124 <UART_CheckIdleState+0x14c>)
 8003072:	9200      	str	r2, [sp, #0]
 8003074:	2200      	movs	r2, #0
 8003076:	f000 f859 	bl	800312c <UART_WaitOnFlagUntilTimeout>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d03b      	beq.n	80030f6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800307e:	f3ef 8310 	mrs	r3, PRIMASK
 8003082:	60fb      	str	r3, [r7, #12]
  return(result);
 8003084:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003086:	637b      	str	r3, [r7, #52]	; 0x34
 8003088:	2301      	movs	r3, #1
 800308a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	f383 8810 	msr	PRIMASK, r3
}
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4922      	ldr	r1, [pc, #136]	; (8003128 <UART_CheckIdleState+0x150>)
 80030a0:	400a      	ands	r2, r1
 80030a2:	601a      	str	r2, [r3, #0]
 80030a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	f383 8810 	msr	PRIMASK, r3
}
 80030ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030b0:	f3ef 8310 	mrs	r3, PRIMASK
 80030b4:	61bb      	str	r3, [r7, #24]
  return(result);
 80030b6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030b8:	633b      	str	r3, [r7, #48]	; 0x30
 80030ba:	2301      	movs	r3, #1
 80030bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	f383 8810 	msr	PRIMASK, r3
}
 80030c4:	46c0      	nop			; (mov r8, r8)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2101      	movs	r1, #1
 80030d2:	438a      	bics	r2, r1
 80030d4:	609a      	str	r2, [r3, #8]
 80030d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030da:	6a3b      	ldr	r3, [r7, #32]
 80030dc:	f383 8810 	msr	PRIMASK, r3
}
 80030e0:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	228c      	movs	r2, #140	; 0x8c
 80030e6:	2120      	movs	r1, #32
 80030e8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2284      	movs	r2, #132	; 0x84
 80030ee:	2100      	movs	r1, #0
 80030f0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030f2:	2303      	movs	r3, #3
 80030f4:	e012      	b.n	800311c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2288      	movs	r2, #136	; 0x88
 80030fa:	2120      	movs	r1, #32
 80030fc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	228c      	movs	r2, #140	; 0x8c
 8003102:	2120      	movs	r1, #32
 8003104:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2284      	movs	r2, #132	; 0x84
 8003116:	2100      	movs	r1, #0
 8003118:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	0018      	movs	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	b010      	add	sp, #64	; 0x40
 8003122:	bd80      	pop	{r7, pc}
 8003124:	01ffffff 	.word	0x01ffffff
 8003128:	fffffedf 	.word	0xfffffedf

0800312c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	603b      	str	r3, [r7, #0]
 8003138:	1dfb      	adds	r3, r7, #7
 800313a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800313c:	e051      	b.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	3301      	adds	r3, #1
 8003142:	d04e      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003144:	f7fd ff98 	bl	8001078 <HAL_GetTick>
 8003148:	0002      	movs	r2, r0
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	429a      	cmp	r2, r3
 8003152:	d302      	bcc.n	800315a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e051      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2204      	movs	r2, #4
 8003166:	4013      	ands	r3, r2
 8003168:	d03b      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	2b80      	cmp	r3, #128	; 0x80
 800316e:	d038      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2b40      	cmp	r3, #64	; 0x40
 8003174:	d035      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	69db      	ldr	r3, [r3, #28]
 800317c:	2208      	movs	r2, #8
 800317e:	4013      	ands	r3, r2
 8003180:	2b08      	cmp	r3, #8
 8003182:	d111      	bne.n	80031a8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2208      	movs	r2, #8
 800318a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	0018      	movs	r0, r3
 8003190:	f000 f83c 	bl	800320c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2290      	movs	r2, #144	; 0x90
 8003198:	2108      	movs	r1, #8
 800319a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2284      	movs	r2, #132	; 0x84
 80031a0:	2100      	movs	r1, #0
 80031a2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e02c      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	69da      	ldr	r2, [r3, #28]
 80031ae:	2380      	movs	r3, #128	; 0x80
 80031b0:	011b      	lsls	r3, r3, #4
 80031b2:	401a      	ands	r2, r3
 80031b4:	2380      	movs	r3, #128	; 0x80
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d112      	bne.n	80031e2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2280      	movs	r2, #128	; 0x80
 80031c2:	0112      	lsls	r2, r2, #4
 80031c4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	0018      	movs	r0, r3
 80031ca:	f000 f81f 	bl	800320c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2290      	movs	r2, #144	; 0x90
 80031d2:	2120      	movs	r1, #32
 80031d4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2284      	movs	r2, #132	; 0x84
 80031da:	2100      	movs	r1, #0
 80031dc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e00f      	b.n	8003202 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	4013      	ands	r3, r2
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	425a      	negs	r2, r3
 80031f2:	4153      	adcs	r3, r2
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	001a      	movs	r2, r3
 80031f8:	1dfb      	adds	r3, r7, #7
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d09e      	beq.n	800313e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	0018      	movs	r0, r3
 8003204:	46bd      	mov	sp, r7
 8003206:	b004      	add	sp, #16
 8003208:	bd80      	pop	{r7, pc}
	...

0800320c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b08e      	sub	sp, #56	; 0x38
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003214:	f3ef 8310 	mrs	r3, PRIMASK
 8003218:	617b      	str	r3, [r7, #20]
  return(result);
 800321a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800321c:	637b      	str	r3, [r7, #52]	; 0x34
 800321e:	2301      	movs	r3, #1
 8003220:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	f383 8810 	msr	PRIMASK, r3
}
 8003228:	46c0      	nop			; (mov r8, r8)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4926      	ldr	r1, [pc, #152]	; (80032d0 <UART_EndRxTransfer+0xc4>)
 8003236:	400a      	ands	r2, r1
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800323c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	f383 8810 	msr	PRIMASK, r3
}
 8003244:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003246:	f3ef 8310 	mrs	r3, PRIMASK
 800324a:	623b      	str	r3, [r7, #32]
  return(result);
 800324c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800324e:	633b      	str	r3, [r7, #48]	; 0x30
 8003250:	2301      	movs	r3, #1
 8003252:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003256:	f383 8810 	msr	PRIMASK, r3
}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	491b      	ldr	r1, [pc, #108]	; (80032d4 <UART_EndRxTransfer+0xc8>)
 8003268:	400a      	ands	r2, r1
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003272:	f383 8810 	msr	PRIMASK, r3
}
 8003276:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800327c:	2b01      	cmp	r3, #1
 800327e:	d118      	bne.n	80032b2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003280:	f3ef 8310 	mrs	r3, PRIMASK
 8003284:	60bb      	str	r3, [r7, #8]
  return(result);
 8003286:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003288:	62fb      	str	r3, [r7, #44]	; 0x2c
 800328a:	2301      	movs	r3, #1
 800328c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	f383 8810 	msr	PRIMASK, r3
}
 8003294:	46c0      	nop			; (mov r8, r8)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2110      	movs	r1, #16
 80032a2:	438a      	bics	r2, r1
 80032a4:	601a      	str	r2, [r3, #0]
 80032a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	f383 8810 	msr	PRIMASK, r3
}
 80032b0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	228c      	movs	r2, #140	; 0x8c
 80032b6:	2120      	movs	r1, #32
 80032b8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	675a      	str	r2, [r3, #116]	; 0x74
}
 80032c6:	46c0      	nop			; (mov r8, r8)
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b00e      	add	sp, #56	; 0x38
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	fffffedf 	.word	0xfffffedf
 80032d4:	effffffe 	.word	0xeffffffe

080032d8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b084      	sub	sp, #16
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2284      	movs	r2, #132	; 0x84
 80032e4:	5c9b      	ldrb	r3, [r3, r2]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d101      	bne.n	80032ee <HAL_UARTEx_DisableFifoMode+0x16>
 80032ea:	2302      	movs	r3, #2
 80032ec:	e027      	b.n	800333e <HAL_UARTEx_DisableFifoMode+0x66>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2284      	movs	r2, #132	; 0x84
 80032f2:	2101      	movs	r1, #1
 80032f4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2288      	movs	r2, #136	; 0x88
 80032fa:	2124      	movs	r1, #36	; 0x24
 80032fc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2101      	movs	r1, #1
 8003312:	438a      	bics	r2, r1
 8003314:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	4a0b      	ldr	r2, [pc, #44]	; (8003348 <HAL_UARTEx_DisableFifoMode+0x70>)
 800331a:	4013      	ands	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2288      	movs	r2, #136	; 0x88
 8003330:	2120      	movs	r1, #32
 8003332:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2284      	movs	r2, #132	; 0x84
 8003338:	2100      	movs	r1, #0
 800333a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	0018      	movs	r0, r3
 8003340:	46bd      	mov	sp, r7
 8003342:	b004      	add	sp, #16
 8003344:	bd80      	pop	{r7, pc}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	dfffffff 	.word	0xdfffffff

0800334c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2284      	movs	r2, #132	; 0x84
 800335a:	5c9b      	ldrb	r3, [r3, r2]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d101      	bne.n	8003364 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003360:	2302      	movs	r3, #2
 8003362:	e02e      	b.n	80033c2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2284      	movs	r2, #132	; 0x84
 8003368:	2101      	movs	r1, #1
 800336a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2288      	movs	r2, #136	; 0x88
 8003370:	2124      	movs	r1, #36	; 0x24
 8003372:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2101      	movs	r1, #1
 8003388:	438a      	bics	r2, r1
 800338a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	00db      	lsls	r3, r3, #3
 8003394:	08d9      	lsrs	r1, r3, #3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	683a      	ldr	r2, [r7, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	0018      	movs	r0, r3
 80033a4:	f000 f854 	bl	8003450 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2288      	movs	r2, #136	; 0x88
 80033b4:	2120      	movs	r1, #32
 80033b6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2284      	movs	r2, #132	; 0x84
 80033bc:	2100      	movs	r1, #0
 80033be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	0018      	movs	r0, r3
 80033c4:	46bd      	mov	sp, r7
 80033c6:	b004      	add	sp, #16
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2284      	movs	r2, #132	; 0x84
 80033da:	5c9b      	ldrb	r3, [r3, r2]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d101      	bne.n	80033e4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80033e0:	2302      	movs	r3, #2
 80033e2:	e02f      	b.n	8003444 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2284      	movs	r2, #132	; 0x84
 80033e8:	2101      	movs	r1, #1
 80033ea:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2288      	movs	r2, #136	; 0x88
 80033f0:	2124      	movs	r1, #36	; 0x24
 80033f2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2101      	movs	r1, #1
 8003408:	438a      	bics	r2, r1
 800340a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	4a0e      	ldr	r2, [pc, #56]	; (800344c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003414:	4013      	ands	r3, r2
 8003416:	0019      	movs	r1, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	430a      	orrs	r2, r1
 8003420:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	0018      	movs	r0, r3
 8003426:	f000 f813 	bl	8003450 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2288      	movs	r2, #136	; 0x88
 8003436:	2120      	movs	r1, #32
 8003438:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2284      	movs	r2, #132	; 0x84
 800343e:	2100      	movs	r1, #0
 8003440:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	0018      	movs	r0, r3
 8003446:	46bd      	mov	sp, r7
 8003448:	b004      	add	sp, #16
 800344a:	bd80      	pop	{r7, pc}
 800344c:	f1ffffff 	.word	0xf1ffffff

08003450 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003452:	b085      	sub	sp, #20
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800345c:	2b00      	cmp	r3, #0
 800345e:	d108      	bne.n	8003472 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	226a      	movs	r2, #106	; 0x6a
 8003464:	2101      	movs	r1, #1
 8003466:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2268      	movs	r2, #104	; 0x68
 800346c:	2101      	movs	r1, #1
 800346e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003470:	e043      	b.n	80034fa <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003472:	260f      	movs	r6, #15
 8003474:	19bb      	adds	r3, r7, r6
 8003476:	2208      	movs	r2, #8
 8003478:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800347a:	200e      	movs	r0, #14
 800347c:	183b      	adds	r3, r7, r0
 800347e:	2208      	movs	r2, #8
 8003480:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	0e5b      	lsrs	r3, r3, #25
 800348a:	b2da      	uxtb	r2, r3
 800348c:	240d      	movs	r4, #13
 800348e:	193b      	adds	r3, r7, r4
 8003490:	2107      	movs	r1, #7
 8003492:	400a      	ands	r2, r1
 8003494:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	0f5b      	lsrs	r3, r3, #29
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	250c      	movs	r5, #12
 80034a2:	197b      	adds	r3, r7, r5
 80034a4:	2107      	movs	r1, #7
 80034a6:	400a      	ands	r2, r1
 80034a8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80034aa:	183b      	adds	r3, r7, r0
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	197a      	adds	r2, r7, r5
 80034b0:	7812      	ldrb	r2, [r2, #0]
 80034b2:	4914      	ldr	r1, [pc, #80]	; (8003504 <UARTEx_SetNbDataToProcess+0xb4>)
 80034b4:	5c8a      	ldrb	r2, [r1, r2]
 80034b6:	435a      	muls	r2, r3
 80034b8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80034ba:	197b      	adds	r3, r7, r5
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	4a12      	ldr	r2, [pc, #72]	; (8003508 <UARTEx_SetNbDataToProcess+0xb8>)
 80034c0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80034c2:	0019      	movs	r1, r3
 80034c4:	f7fc fea6 	bl	8000214 <__divsi3>
 80034c8:	0003      	movs	r3, r0
 80034ca:	b299      	uxth	r1, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	226a      	movs	r2, #106	; 0x6a
 80034d0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80034d2:	19bb      	adds	r3, r7, r6
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	193a      	adds	r2, r7, r4
 80034d8:	7812      	ldrb	r2, [r2, #0]
 80034da:	490a      	ldr	r1, [pc, #40]	; (8003504 <UARTEx_SetNbDataToProcess+0xb4>)
 80034dc:	5c8a      	ldrb	r2, [r1, r2]
 80034de:	435a      	muls	r2, r3
 80034e0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80034e2:	193b      	adds	r3, r7, r4
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	4a08      	ldr	r2, [pc, #32]	; (8003508 <UARTEx_SetNbDataToProcess+0xb8>)
 80034e8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80034ea:	0019      	movs	r1, r3
 80034ec:	f7fc fe92 	bl	8000214 <__divsi3>
 80034f0:	0003      	movs	r3, r0
 80034f2:	b299      	uxth	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2268      	movs	r2, #104	; 0x68
 80034f8:	5299      	strh	r1, [r3, r2]
}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	46bd      	mov	sp, r7
 80034fe:	b005      	add	sp, #20
 8003500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	08003f08 	.word	0x08003f08
 8003508:	08003f10 	.word	0x08003f10

0800350c <LCD_Fill>:
				xend,yend   
								color       
	    
******************************************************************************/
void LCD_Fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend, uint16_t color)
{
 800350c:	b5b0      	push	{r4, r5, r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	0005      	movs	r5, r0
 8003514:	000c      	movs	r4, r1
 8003516:	0010      	movs	r0, r2
 8003518:	0019      	movs	r1, r3
 800351a:	1dbb      	adds	r3, r7, #6
 800351c:	1c2a      	adds	r2, r5, #0
 800351e:	801a      	strh	r2, [r3, #0]
 8003520:	1d3b      	adds	r3, r7, #4
 8003522:	1c22      	adds	r2, r4, #0
 8003524:	801a      	strh	r2, [r3, #0]
 8003526:	1cbb      	adds	r3, r7, #2
 8003528:	1c02      	adds	r2, r0, #0
 800352a:	801a      	strh	r2, [r3, #0]
 800352c:	003b      	movs	r3, r7
 800352e:	1c0a      	adds	r2, r1, #0
 8003530:	801a      	strh	r2, [r3, #0]
	uint16_t i, j;
//	uint8_t tbuf[(xend-xsta)*2];
	LCD_Address_Set(xsta, ysta, xend - 1, yend - 1); // 
 8003532:	1cbb      	adds	r3, r7, #2
 8003534:	881b      	ldrh	r3, [r3, #0]
 8003536:	3b01      	subs	r3, #1
 8003538:	b29a      	uxth	r2, r3
 800353a:	003b      	movs	r3, r7
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	3b01      	subs	r3, #1
 8003540:	b29c      	uxth	r4, r3
 8003542:	1d3b      	adds	r3, r7, #4
 8003544:	8819      	ldrh	r1, [r3, #0]
 8003546:	1dbb      	adds	r3, r7, #6
 8003548:	8818      	ldrh	r0, [r3, #0]
 800354a:	0023      	movs	r3, r4
 800354c:	f000 fafe 	bl	8003b4c <LCD_Address_Set>
	for (i = ysta; i < yend; i++)
 8003550:	230e      	movs	r3, #14
 8003552:	18fb      	adds	r3, r7, r3
 8003554:	1d3a      	adds	r2, r7, #4
 8003556:	8812      	ldrh	r2, [r2, #0]
 8003558:	801a      	strh	r2, [r3, #0]
 800355a:	e01e      	b.n	800359a <LCD_Fill+0x8e>
	{
		for (j = xsta; j < xend; j++)
 800355c:	230c      	movs	r3, #12
 800355e:	18fb      	adds	r3, r7, r3
 8003560:	1dba      	adds	r2, r7, #6
 8003562:	8812      	ldrh	r2, [r2, #0]
 8003564:	801a      	strh	r2, [r3, #0]
 8003566:	e00b      	b.n	8003580 <LCD_Fill+0x74>
		{
			LCD_WR_DATA(color);
 8003568:	2320      	movs	r3, #32
 800356a:	18fb      	adds	r3, r7, r3
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	0018      	movs	r0, r3
 8003570:	f000 fabd 	bl	8003aee <LCD_WR_DATA>
		for (j = xsta; j < xend; j++)
 8003574:	210c      	movs	r1, #12
 8003576:	187b      	adds	r3, r7, r1
 8003578:	881a      	ldrh	r2, [r3, #0]
 800357a:	187b      	adds	r3, r7, r1
 800357c:	3201      	adds	r2, #1
 800357e:	801a      	strh	r2, [r3, #0]
 8003580:	230c      	movs	r3, #12
 8003582:	18fa      	adds	r2, r7, r3
 8003584:	1cbb      	adds	r3, r7, #2
 8003586:	8812      	ldrh	r2, [r2, #0]
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	429a      	cmp	r2, r3
 800358c:	d3ec      	bcc.n	8003568 <LCD_Fill+0x5c>
	for (i = ysta; i < yend; i++)
 800358e:	210e      	movs	r1, #14
 8003590:	187b      	adds	r3, r7, r1
 8003592:	881a      	ldrh	r2, [r3, #0]
 8003594:	187b      	adds	r3, r7, r1
 8003596:	3201      	adds	r2, #1
 8003598:	801a      	strh	r2, [r3, #0]
 800359a:	230e      	movs	r3, #14
 800359c:	18fa      	adds	r2, r7, r3
 800359e:	003b      	movs	r3, r7
 80035a0:	8812      	ldrh	r2, [r2, #0]
 80035a2:	881b      	ldrh	r3, [r3, #0]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d3d9      	bcc.n	800355c <LCD_Fill+0x50>
//	{
//		HAL_SPI_Transmit_DMA(&hspi1, tbuf, sizeof(tbuf));
//		while (hspi1.State == HAL_SPI_STATE_BUSY_TX);
//	}
//	LCD_CS_Set();
}
 80035a8:	46c0      	nop			; (mov r8, r8)
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b004      	add	sp, #16
 80035b0:	bdb0      	pop	{r4, r5, r7, pc}

080035b2 <LCD_DrawPoint>:
	  x,y 
				color 
	    
******************************************************************************/
void LCD_DrawPoint(uint16_t x, uint16_t y, uint16_t color)
{
 80035b2:	b590      	push	{r4, r7, lr}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	0004      	movs	r4, r0
 80035ba:	0008      	movs	r0, r1
 80035bc:	0011      	movs	r1, r2
 80035be:	1dbb      	adds	r3, r7, #6
 80035c0:	1c22      	adds	r2, r4, #0
 80035c2:	801a      	strh	r2, [r3, #0]
 80035c4:	1d3b      	adds	r3, r7, #4
 80035c6:	1c02      	adds	r2, r0, #0
 80035c8:	801a      	strh	r2, [r3, #0]
 80035ca:	1cbb      	adds	r3, r7, #2
 80035cc:	1c0a      	adds	r2, r1, #0
 80035ce:	801a      	strh	r2, [r3, #0]
	LCD_Address_Set(x, y, x, y); // 
 80035d0:	1d3b      	adds	r3, r7, #4
 80035d2:	881c      	ldrh	r4, [r3, #0]
 80035d4:	1dbb      	adds	r3, r7, #6
 80035d6:	881a      	ldrh	r2, [r3, #0]
 80035d8:	1d3b      	adds	r3, r7, #4
 80035da:	8819      	ldrh	r1, [r3, #0]
 80035dc:	1dbb      	adds	r3, r7, #6
 80035de:	8818      	ldrh	r0, [r3, #0]
 80035e0:	0023      	movs	r3, r4
 80035e2:	f000 fab3 	bl	8003b4c <LCD_Address_Set>
	LCD_WR_DATA(color);
 80035e6:	1cbb      	adds	r3, r7, #2
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	0018      	movs	r0, r3
 80035ec:	f000 fa7f 	bl	8003aee <LCD_WR_DATA>
}
 80035f0:	46c0      	nop			; (mov r8, r8)
 80035f2:	46bd      	mov	sp, r7
 80035f4:	b003      	add	sp, #12
 80035f6:	bd90      	pop	{r4, r7, pc}

080035f8 <LCD_ShowChar>:
				sizey 
				mode:  0  1
	    
******************************************************************************/
void LCD_ShowChar(uint16_t x, uint16_t y, uint8_t num, uint16_t fc, uint16_t bc, uint8_t sizey, uint8_t mode)
{
 80035f8:	b5b0      	push	{r4, r5, r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	0005      	movs	r5, r0
 8003600:	000c      	movs	r4, r1
 8003602:	0010      	movs	r0, r2
 8003604:	0019      	movs	r1, r3
 8003606:	1dbb      	adds	r3, r7, #6
 8003608:	1c2a      	adds	r2, r5, #0
 800360a:	801a      	strh	r2, [r3, #0]
 800360c:	1d3b      	adds	r3, r7, #4
 800360e:	1c22      	adds	r2, r4, #0
 8003610:	801a      	strh	r2, [r3, #0]
 8003612:	1cfb      	adds	r3, r7, #3
 8003614:	1c02      	adds	r2, r0, #0
 8003616:	701a      	strb	r2, [r3, #0]
 8003618:	003b      	movs	r3, r7
 800361a:	1c0a      	adds	r2, r1, #0
 800361c:	801a      	strh	r2, [r3, #0]
	uint8_t temp, sizex, t, m = 0;
 800361e:	2315      	movs	r3, #21
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	2200      	movs	r2, #0
 8003624:	701a      	strb	r2, [r3, #0]
	uint16_t i, TypefaceNum; // 
	uint16_t x0 = x;
 8003626:	2310      	movs	r3, #16
 8003628:	18fb      	adds	r3, r7, r3
 800362a:	1dba      	adds	r2, r7, #6
 800362c:	8812      	ldrh	r2, [r2, #0]
 800362e:	801a      	strh	r2, [r3, #0]
	sizex = sizey / 2;
 8003630:	200f      	movs	r0, #15
 8003632:	183b      	adds	r3, r7, r0
 8003634:	252c      	movs	r5, #44	; 0x2c
 8003636:	197a      	adds	r2, r7, r5
 8003638:	7812      	ldrb	r2, [r2, #0]
 800363a:	0852      	lsrs	r2, r2, #1
 800363c:	701a      	strb	r2, [r3, #0]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 800363e:	183b      	adds	r3, r7, r0
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	08db      	lsrs	r3, r3, #3
 8003644:	b2db      	uxtb	r3, r3
 8003646:	0019      	movs	r1, r3
 8003648:	183b      	adds	r3, r7, r0
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2207      	movs	r2, #7
 800364e:	4013      	ands	r3, r2
 8003650:	b2db      	uxtb	r3, r3
 8003652:	1e5a      	subs	r2, r3, #1
 8003654:	4193      	sbcs	r3, r2
 8003656:	b2db      	uxtb	r3, r3
 8003658:	18cb      	adds	r3, r1, r3
 800365a:	b29a      	uxth	r2, r3
 800365c:	197b      	adds	r3, r7, r5
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	b299      	uxth	r1, r3
 8003662:	230c      	movs	r3, #12
 8003664:	18fb      	adds	r3, r7, r3
 8003666:	434a      	muls	r2, r1
 8003668:	801a      	strh	r2, [r3, #0]
	num = num - ' ';									 // 
 800366a:	1cfb      	adds	r3, r7, #3
 800366c:	1cfa      	adds	r2, r7, #3
 800366e:	7812      	ldrb	r2, [r2, #0]
 8003670:	3a20      	subs	r2, #32
 8003672:	701a      	strb	r2, [r3, #0]
	LCD_Address_Set(x, y, x + sizex - 1, y + sizey - 1); // 
 8003674:	183b      	adds	r3, r7, r0
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	b29a      	uxth	r2, r3
 800367a:	1dbb      	adds	r3, r7, #6
 800367c:	881b      	ldrh	r3, [r3, #0]
 800367e:	18d3      	adds	r3, r2, r3
 8003680:	b29b      	uxth	r3, r3
 8003682:	3b01      	subs	r3, #1
 8003684:	b29c      	uxth	r4, r3
 8003686:	197b      	adds	r3, r7, r5
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	b29a      	uxth	r2, r3
 800368c:	1d3b      	adds	r3, r7, #4
 800368e:	881b      	ldrh	r3, [r3, #0]
 8003690:	18d3      	adds	r3, r2, r3
 8003692:	b29b      	uxth	r3, r3
 8003694:	3b01      	subs	r3, #1
 8003696:	b29a      	uxth	r2, r3
 8003698:	1d3b      	adds	r3, r7, #4
 800369a:	8819      	ldrh	r1, [r3, #0]
 800369c:	1dbb      	adds	r3, r7, #6
 800369e:	8818      	ldrh	r0, [r3, #0]
 80036a0:	0013      	movs	r3, r2
 80036a2:	0022      	movs	r2, r4
 80036a4:	f000 fa52 	bl	8003b4c <LCD_Address_Set>
	for (i = 0; i < TypefaceNum; i++)
 80036a8:	2312      	movs	r3, #18
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	2200      	movs	r2, #0
 80036ae:	801a      	strh	r2, [r3, #0]
 80036b0:	e0c4      	b.n	800383c <LCD_ShowChar+0x244>
	{
		if (sizey == 12)
 80036b2:	232c      	movs	r3, #44	; 0x2c
 80036b4:	18fb      	adds	r3, r7, r3
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b0c      	cmp	r3, #12
 80036ba:	d10f      	bne.n	80036dc <LCD_ShowChar+0xe4>
			temp = ascii_1206[num][i]; // 6x12
 80036bc:	1cfb      	adds	r3, r7, #3
 80036be:	781a      	ldrb	r2, [r3, #0]
 80036c0:	2312      	movs	r3, #18
 80036c2:	18fb      	adds	r3, r7, r3
 80036c4:	8818      	ldrh	r0, [r3, #0]
 80036c6:	2317      	movs	r3, #23
 80036c8:	18f9      	adds	r1, r7, r3
 80036ca:	4c63      	ldr	r4, [pc, #396]	; (8003858 <LCD_ShowChar+0x260>)
 80036cc:	0013      	movs	r3, r2
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	189b      	adds	r3, r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	18e3      	adds	r3, r4, r3
 80036d6:	5c1b      	ldrb	r3, [r3, r0]
 80036d8:	700b      	strb	r3, [r1, #0]
 80036da:	e038      	b.n	800374e <LCD_ShowChar+0x156>
		else if (sizey == 16)
 80036dc:	232c      	movs	r3, #44	; 0x2c
 80036de:	18fb      	adds	r3, r7, r3
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b10      	cmp	r3, #16
 80036e4:	d10c      	bne.n	8003700 <LCD_ShowChar+0x108>
			temp = ascii_1608[num][i]; // 8x16
 80036e6:	1cfb      	adds	r3, r7, #3
 80036e8:	7819      	ldrb	r1, [r3, #0]
 80036ea:	2312      	movs	r3, #18
 80036ec:	18fb      	adds	r3, r7, r3
 80036ee:	881a      	ldrh	r2, [r3, #0]
 80036f0:	2317      	movs	r3, #23
 80036f2:	18fb      	adds	r3, r7, r3
 80036f4:	4859      	ldr	r0, [pc, #356]	; (800385c <LCD_ShowChar+0x264>)
 80036f6:	0109      	lsls	r1, r1, #4
 80036f8:	1841      	adds	r1, r0, r1
 80036fa:	5c8a      	ldrb	r2, [r1, r2]
 80036fc:	701a      	strb	r2, [r3, #0]
 80036fe:	e026      	b.n	800374e <LCD_ShowChar+0x156>
		else if (sizey == 24)
 8003700:	232c      	movs	r3, #44	; 0x2c
 8003702:	18fb      	adds	r3, r7, r3
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	2b18      	cmp	r3, #24
 8003708:	d10f      	bne.n	800372a <LCD_ShowChar+0x132>
			temp = ascii_2412[num][i]; // 12x24
 800370a:	1cfb      	adds	r3, r7, #3
 800370c:	781a      	ldrb	r2, [r3, #0]
 800370e:	2312      	movs	r3, #18
 8003710:	18fb      	adds	r3, r7, r3
 8003712:	8818      	ldrh	r0, [r3, #0]
 8003714:	2317      	movs	r3, #23
 8003716:	18f9      	adds	r1, r7, r3
 8003718:	4c51      	ldr	r4, [pc, #324]	; (8003860 <LCD_ShowChar+0x268>)
 800371a:	0013      	movs	r3, r2
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	189b      	adds	r3, r3, r2
 8003720:	011b      	lsls	r3, r3, #4
 8003722:	18e3      	adds	r3, r4, r3
 8003724:	5c1b      	ldrb	r3, [r3, r0]
 8003726:	700b      	strb	r3, [r1, #0]
 8003728:	e011      	b.n	800374e <LCD_ShowChar+0x156>
		else if (sizey == 32)
 800372a:	232c      	movs	r3, #44	; 0x2c
 800372c:	18fb      	adds	r3, r7, r3
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b20      	cmp	r3, #32
 8003732:	d000      	beq.n	8003736 <LCD_ShowChar+0x13e>
 8003734:	e08c      	b.n	8003850 <LCD_ShowChar+0x258>
			temp = ascii_3216[num][i]; // 16x32
 8003736:	1cfb      	adds	r3, r7, #3
 8003738:	7819      	ldrb	r1, [r3, #0]
 800373a:	2312      	movs	r3, #18
 800373c:	18fb      	adds	r3, r7, r3
 800373e:	881a      	ldrh	r2, [r3, #0]
 8003740:	2317      	movs	r3, #23
 8003742:	18fb      	adds	r3, r7, r3
 8003744:	4847      	ldr	r0, [pc, #284]	; (8003864 <LCD_ShowChar+0x26c>)
 8003746:	0189      	lsls	r1, r1, #6
 8003748:	1841      	adds	r1, r0, r1
 800374a:	5c8a      	ldrb	r2, [r1, r2]
 800374c:	701a      	strb	r2, [r3, #0]
		else
			return;
		for (t = 0; t < 8; t++)
 800374e:	2316      	movs	r3, #22
 8003750:	18fb      	adds	r3, r7, r3
 8003752:	2200      	movs	r2, #0
 8003754:	701a      	strb	r2, [r3, #0]
 8003756:	e066      	b.n	8003826 <LCD_ShowChar+0x22e>
		{
			if (!mode) // 
 8003758:	2330      	movs	r3, #48	; 0x30
 800375a:	18fb      	adds	r3, r7, r3
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d12d      	bne.n	80037be <LCD_ShowChar+0x1c6>
			{
				if (temp & (0x01 << t))
 8003762:	2317      	movs	r3, #23
 8003764:	18fb      	adds	r3, r7, r3
 8003766:	781a      	ldrb	r2, [r3, #0]
 8003768:	2316      	movs	r3, #22
 800376a:	18fb      	adds	r3, r7, r3
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	411a      	asrs	r2, r3
 8003770:	0013      	movs	r3, r2
 8003772:	2201      	movs	r2, #1
 8003774:	4013      	ands	r3, r2
 8003776:	d005      	beq.n	8003784 <LCD_ShowChar+0x18c>
					LCD_WR_DATA(fc);
 8003778:	003b      	movs	r3, r7
 800377a:	881b      	ldrh	r3, [r3, #0]
 800377c:	0018      	movs	r0, r3
 800377e:	f000 f9b6 	bl	8003aee <LCD_WR_DATA>
 8003782:	e005      	b.n	8003790 <LCD_ShowChar+0x198>
				else
					LCD_WR_DATA(bc);
 8003784:	2328      	movs	r3, #40	; 0x28
 8003786:	18fb      	adds	r3, r7, r3
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	0018      	movs	r0, r3
 800378c:	f000 f9af 	bl	8003aee <LCD_WR_DATA>
				m++;
 8003790:	2415      	movs	r4, #21
 8003792:	193b      	adds	r3, r7, r4
 8003794:	781a      	ldrb	r2, [r3, #0]
 8003796:	193b      	adds	r3, r7, r4
 8003798:	3201      	adds	r2, #1
 800379a:	701a      	strb	r2, [r3, #0]
				if (m % sizex == 0)
 800379c:	193a      	adds	r2, r7, r4
 800379e:	230f      	movs	r3, #15
 80037a0:	18fb      	adds	r3, r7, r3
 80037a2:	7812      	ldrb	r2, [r2, #0]
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	0019      	movs	r1, r3
 80037a8:	0010      	movs	r0, r2
 80037aa:	f7fc fd2f 	bl	800020c <__aeabi_uidivmod>
 80037ae:	000b      	movs	r3, r1
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d131      	bne.n	800381a <LCD_ShowChar+0x222>
				{
					m = 0;
 80037b6:	193b      	adds	r3, r7, r4
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]
					break;
 80037bc:	e038      	b.n	8003830 <LCD_ShowChar+0x238>
				}
			}
			else // 
			{
				if (temp & (0x01 << t))
 80037be:	2317      	movs	r3, #23
 80037c0:	18fb      	adds	r3, r7, r3
 80037c2:	781a      	ldrb	r2, [r3, #0]
 80037c4:	2316      	movs	r3, #22
 80037c6:	18fb      	adds	r3, r7, r3
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	411a      	asrs	r2, r3
 80037cc:	0013      	movs	r3, r2
 80037ce:	2201      	movs	r2, #1
 80037d0:	4013      	ands	r3, r2
 80037d2:	d008      	beq.n	80037e6 <LCD_ShowChar+0x1ee>
					LCD_DrawPoint(x, y, fc); // 
 80037d4:	003b      	movs	r3, r7
 80037d6:	881a      	ldrh	r2, [r3, #0]
 80037d8:	1d3b      	adds	r3, r7, #4
 80037da:	8819      	ldrh	r1, [r3, #0]
 80037dc:	1dbb      	adds	r3, r7, #6
 80037de:	881b      	ldrh	r3, [r3, #0]
 80037e0:	0018      	movs	r0, r3
 80037e2:	f7ff fee6 	bl	80035b2 <LCD_DrawPoint>
				x++;
 80037e6:	1dbb      	adds	r3, r7, #6
 80037e8:	881a      	ldrh	r2, [r3, #0]
 80037ea:	1dbb      	adds	r3, r7, #6
 80037ec:	3201      	adds	r2, #1
 80037ee:	801a      	strh	r2, [r3, #0]
				if ((x - x0) == sizex)
 80037f0:	1dbb      	adds	r3, r7, #6
 80037f2:	881a      	ldrh	r2, [r3, #0]
 80037f4:	2110      	movs	r1, #16
 80037f6:	187b      	adds	r3, r7, r1
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	1ad2      	subs	r2, r2, r3
 80037fc:	230f      	movs	r3, #15
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	429a      	cmp	r2, r3
 8003804:	d109      	bne.n	800381a <LCD_ShowChar+0x222>
				{
					x = x0;
 8003806:	1dbb      	adds	r3, r7, #6
 8003808:	187a      	adds	r2, r7, r1
 800380a:	8812      	ldrh	r2, [r2, #0]
 800380c:	801a      	strh	r2, [r3, #0]
					y++;
 800380e:	1d3b      	adds	r3, r7, #4
 8003810:	881a      	ldrh	r2, [r3, #0]
 8003812:	1d3b      	adds	r3, r7, #4
 8003814:	3201      	adds	r2, #1
 8003816:	801a      	strh	r2, [r3, #0]
					break;
 8003818:	e00a      	b.n	8003830 <LCD_ShowChar+0x238>
		for (t = 0; t < 8; t++)
 800381a:	2116      	movs	r1, #22
 800381c:	187b      	adds	r3, r7, r1
 800381e:	781a      	ldrb	r2, [r3, #0]
 8003820:	187b      	adds	r3, r7, r1
 8003822:	3201      	adds	r2, #1
 8003824:	701a      	strb	r2, [r3, #0]
 8003826:	2316      	movs	r3, #22
 8003828:	18fb      	adds	r3, r7, r3
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	2b07      	cmp	r3, #7
 800382e:	d993      	bls.n	8003758 <LCD_ShowChar+0x160>
	for (i = 0; i < TypefaceNum; i++)
 8003830:	2112      	movs	r1, #18
 8003832:	187b      	adds	r3, r7, r1
 8003834:	881a      	ldrh	r2, [r3, #0]
 8003836:	187b      	adds	r3, r7, r1
 8003838:	3201      	adds	r2, #1
 800383a:	801a      	strh	r2, [r3, #0]
 800383c:	2312      	movs	r3, #18
 800383e:	18fa      	adds	r2, r7, r3
 8003840:	230c      	movs	r3, #12
 8003842:	18fb      	adds	r3, r7, r3
 8003844:	8812      	ldrh	r2, [r2, #0]
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	429a      	cmp	r2, r3
 800384a:	d200      	bcs.n	800384e <LCD_ShowChar+0x256>
 800384c:	e731      	b.n	80036b2 <LCD_ShowChar+0xba>
 800384e:	e000      	b.n	8003852 <LCD_ShowChar+0x25a>
			return;
 8003850:	46c0      	nop			; (mov r8, r8)
				}
			}
		}
	}
}
 8003852:	46bd      	mov	sp, r7
 8003854:	b006      	add	sp, #24
 8003856:	bdb0      	pop	{r4, r5, r7, pc}
 8003858:	08003f18 	.word	0x08003f18
 800385c:	0800438c 	.word	0x0800438c
 8003860:	0800497c 	.word	0x0800497c
 8003864:	08005b4c 	.word	0x08005b4c

08003868 <LCD_ShowString>:
				sizey 
				mode:  0  1
	    
******************************************************************************/
void LCD_ShowString(uint16_t x, uint16_t y, uint8_t *p, uint16_t fc, uint16_t bc, uint8_t sizey, uint8_t mode)
{
 8003868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800386a:	b089      	sub	sp, #36	; 0x24
 800386c:	af04      	add	r7, sp, #16
 800386e:	0004      	movs	r4, r0
 8003870:	0008      	movs	r0, r1
 8003872:	60ba      	str	r2, [r7, #8]
 8003874:	0019      	movs	r1, r3
 8003876:	230e      	movs	r3, #14
 8003878:	18fb      	adds	r3, r7, r3
 800387a:	1c22      	adds	r2, r4, #0
 800387c:	801a      	strh	r2, [r3, #0]
 800387e:	230c      	movs	r3, #12
 8003880:	18fb      	adds	r3, r7, r3
 8003882:	1c02      	adds	r2, r0, #0
 8003884:	801a      	strh	r2, [r3, #0]
 8003886:	1dbb      	adds	r3, r7, #6
 8003888:	1c0a      	adds	r2, r1, #0
 800388a:	801a      	strh	r2, [r3, #0]
	while (*p != '\0')
 800388c:	e02d      	b.n	80038ea <LCD_ShowString+0x82>
	{
		LCD_ShowChar(x, y, *p, fc, bc, sizey, mode);
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	781a      	ldrb	r2, [r3, #0]
 8003892:	1dbb      	adds	r3, r7, #6
 8003894:	881c      	ldrh	r4, [r3, #0]
 8003896:	230c      	movs	r3, #12
 8003898:	18fb      	adds	r3, r7, r3
 800389a:	8819      	ldrh	r1, [r3, #0]
 800389c:	250e      	movs	r5, #14
 800389e:	603d      	str	r5, [r7, #0]
 80038a0:	197b      	adds	r3, r7, r5
 80038a2:	8818      	ldrh	r0, [r3, #0]
 80038a4:	2328      	movs	r3, #40	; 0x28
 80038a6:	2508      	movs	r5, #8
 80038a8:	195e      	adds	r6, r3, r5
 80038aa:	19f3      	adds	r3, r6, r7
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	9302      	str	r3, [sp, #8]
 80038b0:	2624      	movs	r6, #36	; 0x24
 80038b2:	1973      	adds	r3, r6, r5
 80038b4:	19db      	adds	r3, r3, r7
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	9301      	str	r3, [sp, #4]
 80038ba:	2320      	movs	r3, #32
 80038bc:	195b      	adds	r3, r3, r5
 80038be:	19db      	adds	r3, r3, r7
 80038c0:	881b      	ldrh	r3, [r3, #0]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	0023      	movs	r3, r4
 80038c6:	f7ff fe97 	bl	80035f8 <LCD_ShowChar>
		x += sizey / 2;
 80038ca:	002b      	movs	r3, r5
 80038cc:	18f3      	adds	r3, r6, r3
 80038ce:	19db      	adds	r3, r3, r7
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	085b      	lsrs	r3, r3, #1
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	b299      	uxth	r1, r3
 80038d8:	683d      	ldr	r5, [r7, #0]
 80038da:	197b      	adds	r3, r7, r5
 80038dc:	197a      	adds	r2, r7, r5
 80038de:	8812      	ldrh	r2, [r2, #0]
 80038e0:	188a      	adds	r2, r1, r2
 80038e2:	801a      	strh	r2, [r3, #0]
		p++;
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	3301      	adds	r3, #1
 80038e8:	60bb      	str	r3, [r7, #8]
	while (*p != '\0')
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1cd      	bne.n	800388e <LCD_ShowString+0x26>
	}
}
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	46c0      	nop			; (mov r8, r8)
 80038f6:	46bd      	mov	sp, r7
 80038f8:	b005      	add	sp, #20
 80038fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038fc <mypow>:
	  
	  mn
	    
******************************************************************************/
uint32_t mypow(uint8_t m, uint8_t n)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	0002      	movs	r2, r0
 8003904:	1dfb      	adds	r3, r7, #7
 8003906:	701a      	strb	r2, [r3, #0]
 8003908:	1dbb      	adds	r3, r7, #6
 800390a:	1c0a      	adds	r2, r1, #0
 800390c:	701a      	strb	r2, [r3, #0]
	uint32_t result = 1;
 800390e:	2301      	movs	r3, #1
 8003910:	60fb      	str	r3, [r7, #12]
	while (n--)
 8003912:	e004      	b.n	800391e <mypow+0x22>
		result *= m;
 8003914:	1dfb      	adds	r3, r7, #7
 8003916:	781a      	ldrb	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4353      	muls	r3, r2
 800391c:	60fb      	str	r3, [r7, #12]
	while (n--)
 800391e:	1dbb      	adds	r3, r7, #6
 8003920:	781b      	ldrb	r3, [r3, #0]
 8003922:	1dba      	adds	r2, r7, #6
 8003924:	1e59      	subs	r1, r3, #1
 8003926:	7011      	strb	r1, [r2, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d1f3      	bne.n	8003914 <mypow+0x18>
	return result;
 800392c:	68fb      	ldr	r3, [r7, #12]
}
 800392e:	0018      	movs	r0, r3
 8003930:	46bd      	mov	sp, r7
 8003932:	b004      	add	sp, #16
 8003934:	bd80      	pop	{r7, pc}

08003936 <LCD_ShowIntNum>:
				bc 
				sizey 
	    
******************************************************************************/
void LCD_ShowIntNum(uint16_t x, uint16_t y, uint16_t num, uint8_t len, uint16_t fc, uint16_t bc, uint8_t sizey)
{
 8003936:	b5b0      	push	{r4, r5, r7, lr}
 8003938:	b088      	sub	sp, #32
 800393a:	af04      	add	r7, sp, #16
 800393c:	0005      	movs	r5, r0
 800393e:	000c      	movs	r4, r1
 8003940:	0010      	movs	r0, r2
 8003942:	0019      	movs	r1, r3
 8003944:	1dbb      	adds	r3, r7, #6
 8003946:	1c2a      	adds	r2, r5, #0
 8003948:	801a      	strh	r2, [r3, #0]
 800394a:	1d3b      	adds	r3, r7, #4
 800394c:	1c22      	adds	r2, r4, #0
 800394e:	801a      	strh	r2, [r3, #0]
 8003950:	1cbb      	adds	r3, r7, #2
 8003952:	1c02      	adds	r2, r0, #0
 8003954:	801a      	strh	r2, [r3, #0]
 8003956:	1c7b      	adds	r3, r7, #1
 8003958:	1c0a      	adds	r2, r1, #0
 800395a:	701a      	strb	r2, [r3, #0]
	uint8_t t, temp;
	uint8_t enshow = 0;
 800395c:	230e      	movs	r3, #14
 800395e:	18fb      	adds	r3, r7, r3
 8003960:	2200      	movs	r2, #0
 8003962:	701a      	strb	r2, [r3, #0]
	uint8_t sizex = sizey / 2;
 8003964:	230d      	movs	r3, #13
 8003966:	18fb      	adds	r3, r7, r3
 8003968:	2228      	movs	r2, #40	; 0x28
 800396a:	18ba      	adds	r2, r7, r2
 800396c:	7812      	ldrb	r2, [r2, #0]
 800396e:	0852      	lsrs	r2, r2, #1
 8003970:	701a      	strb	r2, [r3, #0]
	for (t = 0; t < len; t++)
 8003972:	230f      	movs	r3, #15
 8003974:	18fb      	adds	r3, r7, r3
 8003976:	2200      	movs	r2, #0
 8003978:	701a      	strb	r2, [r3, #0]
 800397a:	e07d      	b.n	8003a78 <LCD_ShowIntNum+0x142>
	{
		temp = (num / mypow(10, len - t - 1)) % 10;
 800397c:	1cbb      	adds	r3, r7, #2
 800397e:	881c      	ldrh	r4, [r3, #0]
 8003980:	1c7a      	adds	r2, r7, #1
 8003982:	250f      	movs	r5, #15
 8003984:	197b      	adds	r3, r7, r5
 8003986:	7812      	ldrb	r2, [r2, #0]
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	b2db      	uxtb	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b2db      	uxtb	r3, r3
 8003992:	0019      	movs	r1, r3
 8003994:	200a      	movs	r0, #10
 8003996:	f7ff ffb1 	bl	80038fc <mypow>
 800399a:	0003      	movs	r3, r0
 800399c:	0019      	movs	r1, r3
 800399e:	0020      	movs	r0, r4
 80039a0:	f7fc fbae 	bl	8000100 <__udivsi3>
 80039a4:	0003      	movs	r3, r0
 80039a6:	210a      	movs	r1, #10
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7fc fc2f 	bl	800020c <__aeabi_uidivmod>
 80039ae:	000b      	movs	r3, r1
 80039b0:	001a      	movs	r2, r3
 80039b2:	210c      	movs	r1, #12
 80039b4:	187b      	adds	r3, r7, r1
 80039b6:	701a      	strb	r2, [r3, #0]
		if (enshow == 0 && t < (len - 1))
 80039b8:	230e      	movs	r3, #14
 80039ba:	18fb      	adds	r3, r7, r3
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d12f      	bne.n	8003a22 <LCD_ShowIntNum+0xec>
 80039c2:	197b      	adds	r3, r7, r5
 80039c4:	781a      	ldrb	r2, [r3, #0]
 80039c6:	1c7b      	adds	r3, r7, #1
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	429a      	cmp	r2, r3
 80039ce:	da28      	bge.n	8003a22 <LCD_ShowIntNum+0xec>
		{
			if (temp == 0)
 80039d0:	187b      	adds	r3, r7, r1
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d120      	bne.n	8003a1a <LCD_ShowIntNum+0xe4>
			{
				LCD_ShowChar(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 80039d8:	197b      	adds	r3, r7, r5
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	b29b      	uxth	r3, r3
 80039de:	220d      	movs	r2, #13
 80039e0:	18ba      	adds	r2, r7, r2
 80039e2:	7812      	ldrb	r2, [r2, #0]
 80039e4:	b292      	uxth	r2, r2
 80039e6:	4353      	muls	r3, r2
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	1dbb      	adds	r3, r7, #6
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	18d3      	adds	r3, r2, r3
 80039f0:	b298      	uxth	r0, r3
 80039f2:	2320      	movs	r3, #32
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	881a      	ldrh	r2, [r3, #0]
 80039f8:	1d3b      	adds	r3, r7, #4
 80039fa:	8819      	ldrh	r1, [r3, #0]
 80039fc:	2300      	movs	r3, #0
 80039fe:	9302      	str	r3, [sp, #8]
 8003a00:	2328      	movs	r3, #40	; 0x28
 8003a02:	18fb      	adds	r3, r7, r3
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	9301      	str	r3, [sp, #4]
 8003a08:	2324      	movs	r3, #36	; 0x24
 8003a0a:	18fb      	adds	r3, r7, r3
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	0013      	movs	r3, r2
 8003a12:	2220      	movs	r2, #32
 8003a14:	f7ff fdf0 	bl	80035f8 <LCD_ShowChar>
				continue;
 8003a18:	e028      	b.n	8003a6c <LCD_ShowIntNum+0x136>
			}
			else
				enshow = 1;
 8003a1a:	230e      	movs	r3, #14
 8003a1c:	18fb      	adds	r3, r7, r3
 8003a1e:	2201      	movs	r2, #1
 8003a20:	701a      	strb	r2, [r3, #0]
		}
		LCD_ShowChar(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8003a22:	230f      	movs	r3, #15
 8003a24:	18fb      	adds	r3, r7, r3
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	220d      	movs	r2, #13
 8003a2c:	18ba      	adds	r2, r7, r2
 8003a2e:	7812      	ldrb	r2, [r2, #0]
 8003a30:	b292      	uxth	r2, r2
 8003a32:	4353      	muls	r3, r2
 8003a34:	b29a      	uxth	r2, r3
 8003a36:	1dbb      	adds	r3, r7, #6
 8003a38:	881b      	ldrh	r3, [r3, #0]
 8003a3a:	18d3      	adds	r3, r2, r3
 8003a3c:	b298      	uxth	r0, r3
 8003a3e:	230c      	movs	r3, #12
 8003a40:	18fb      	adds	r3, r7, r3
 8003a42:	781b      	ldrb	r3, [r3, #0]
 8003a44:	3330      	adds	r3, #48	; 0x30
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	2320      	movs	r3, #32
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	881c      	ldrh	r4, [r3, #0]
 8003a4e:	1d3b      	adds	r3, r7, #4
 8003a50:	8819      	ldrh	r1, [r3, #0]
 8003a52:	2300      	movs	r3, #0
 8003a54:	9302      	str	r3, [sp, #8]
 8003a56:	2328      	movs	r3, #40	; 0x28
 8003a58:	18fb      	adds	r3, r7, r3
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	9301      	str	r3, [sp, #4]
 8003a5e:	2324      	movs	r3, #36	; 0x24
 8003a60:	18fb      	adds	r3, r7, r3
 8003a62:	881b      	ldrh	r3, [r3, #0]
 8003a64:	9300      	str	r3, [sp, #0]
 8003a66:	0023      	movs	r3, r4
 8003a68:	f7ff fdc6 	bl	80035f8 <LCD_ShowChar>
	for (t = 0; t < len; t++)
 8003a6c:	210f      	movs	r1, #15
 8003a6e:	187b      	adds	r3, r7, r1
 8003a70:	781a      	ldrb	r2, [r3, #0]
 8003a72:	187b      	adds	r3, r7, r1
 8003a74:	3201      	adds	r2, #1
 8003a76:	701a      	strb	r2, [r3, #0]
 8003a78:	230f      	movs	r3, #15
 8003a7a:	18fa      	adds	r2, r7, r3
 8003a7c:	1c7b      	adds	r3, r7, #1
 8003a7e:	7812      	ldrb	r2, [r2, #0]
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d200      	bcs.n	8003a88 <LCD_ShowIntNum+0x152>
 8003a86:	e779      	b.n	800397c <LCD_ShowIntNum+0x46>
	}
}
 8003a88:	46c0      	nop			; (mov r8, r8)
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	b004      	add	sp, #16
 8003a90:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003a94 <LCD_Writ_Bus>:
	  LCD
	  dat  
	    
******************************************************************************/
void LCD_Writ_Bus(uint8_t dat)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	0002      	movs	r2, r0
 8003a9c:	1dfb      	adds	r3, r7, #7
 8003a9e:	701a      	strb	r2, [r3, #0]
	LCD_CS_Clr();
 8003aa0:	4b09      	ldr	r3, [pc, #36]	; (8003ac8 <LCD_Writ_Bus+0x34>)
 8003aa2:	2280      	movs	r2, #128	; 0x80
 8003aa4:	01d2      	lsls	r2, r2, #7
 8003aa6:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_SPI_Transmit(&hspi1, &dat, 1, HAL_MAX_DELAY);
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	425b      	negs	r3, r3
 8003aac:	1df9      	adds	r1, r7, #7
 8003aae:	4807      	ldr	r0, [pc, #28]	; (8003acc <LCD_Writ_Bus+0x38>)
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f7fe fca3 	bl	80023fc <HAL_SPI_Transmit>
	LCD_CS_Set();
 8003ab6:	4b04      	ldr	r3, [pc, #16]	; (8003ac8 <LCD_Writ_Bus+0x34>)
 8003ab8:	2280      	movs	r2, #128	; 0x80
 8003aba:	01d2      	lsls	r2, r2, #7
 8003abc:	619a      	str	r2, [r3, #24]
}
 8003abe:	46c0      	nop			; (mov r8, r8)
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	b002      	add	sp, #8
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	46c0      	nop			; (mov r8, r8)
 8003ac8:	50000800 	.word	0x50000800
 8003acc:	20000034 	.word	0x20000034

08003ad0 <LCD_WR_DATA8>:
	  LCD
	  dat 
	    
******************************************************************************/
void LCD_WR_DATA8(uint8_t dat)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	1dfb      	adds	r3, r7, #7
 8003ada:	701a      	strb	r2, [r3, #0]
	LCD_Writ_Bus(dat);
 8003adc:	1dfb      	adds	r3, r7, #7
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	f7ff ffd7 	bl	8003a94 <LCD_Writ_Bus>
}
 8003ae6:	46c0      	nop			; (mov r8, r8)
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	b002      	add	sp, #8
 8003aec:	bd80      	pop	{r7, pc}

08003aee <LCD_WR_DATA>:
	  LCD
	  dat 
	    
******************************************************************************/
void LCD_WR_DATA(uint16_t dat)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b082      	sub	sp, #8
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	0002      	movs	r2, r0
 8003af6:	1dbb      	adds	r3, r7, #6
 8003af8:	801a      	strh	r2, [r3, #0]
	LCD_Writ_Bus(dat >> 8);
 8003afa:	1dbb      	adds	r3, r7, #6
 8003afc:	881b      	ldrh	r3, [r3, #0]
 8003afe:	0a1b      	lsrs	r3, r3, #8
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	0018      	movs	r0, r3
 8003b06:	f7ff ffc5 	bl	8003a94 <LCD_Writ_Bus>
	LCD_Writ_Bus(dat);
 8003b0a:	1dbb      	adds	r3, r7, #6
 8003b0c:	881b      	ldrh	r3, [r3, #0]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	0018      	movs	r0, r3
 8003b12:	f7ff ffbf 	bl	8003a94 <LCD_Writ_Bus>
}
 8003b16:	46c0      	nop			; (mov r8, r8)
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	b002      	add	sp, #8
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <LCD_WR_REG>:
	  LCD
	  dat 
	    
******************************************************************************/
void LCD_WR_REG(uint8_t dat)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b082      	sub	sp, #8
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	0002      	movs	r2, r0
 8003b26:	1dfb      	adds	r3, r7, #7
 8003b28:	701a      	strb	r2, [r3, #0]
	LCD_DC_Clr(); // 
 8003b2a:	23a0      	movs	r3, #160	; 0xa0
 8003b2c:	05db      	lsls	r3, r3, #23
 8003b2e:	2201      	movs	r2, #1
 8003b30:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_Writ_Bus(dat);
 8003b32:	1dfb      	adds	r3, r7, #7
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	0018      	movs	r0, r3
 8003b38:	f7ff ffac 	bl	8003a94 <LCD_Writ_Bus>
	LCD_DC_Set(); // 
 8003b3c:	23a0      	movs	r3, #160	; 0xa0
 8003b3e:	05db      	lsls	r3, r3, #23
 8003b40:	2201      	movs	r2, #1
 8003b42:	619a      	str	r2, [r3, #24]
}
 8003b44:	46c0      	nop			; (mov r8, r8)
 8003b46:	46bd      	mov	sp, r7
 8003b48:	b002      	add	sp, #8
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <LCD_Address_Set>:
	  x1,x2 
				y1,y2 
	    
******************************************************************************/
void LCD_Address_Set(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8003b4c:	b5b0      	push	{r4, r5, r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	0005      	movs	r5, r0
 8003b54:	000c      	movs	r4, r1
 8003b56:	0010      	movs	r0, r2
 8003b58:	0019      	movs	r1, r3
 8003b5a:	1dbb      	adds	r3, r7, #6
 8003b5c:	1c2a      	adds	r2, r5, #0
 8003b5e:	801a      	strh	r2, [r3, #0]
 8003b60:	1d3b      	adds	r3, r7, #4
 8003b62:	1c22      	adds	r2, r4, #0
 8003b64:	801a      	strh	r2, [r3, #0]
 8003b66:	1cbb      	adds	r3, r7, #2
 8003b68:	1c02      	adds	r2, r0, #0
 8003b6a:	801a      	strh	r2, [r3, #0]
 8003b6c:	003b      	movs	r3, r7
 8003b6e:	1c0a      	adds	r2, r1, #0
 8003b70:	801a      	strh	r2, [r3, #0]
		LCD_WR_DATA(y2 + 26);
		LCD_WR_REG(0x2c); // 
	}
	else
	{
		LCD_WR_REG(0x2a); // 
 8003b72:	202a      	movs	r0, #42	; 0x2a
 8003b74:	f7ff ffd3 	bl	8003b1e <LCD_WR_REG>
		LCD_WR_DATA(x1 + 1);
 8003b78:	1dbb      	adds	r3, r7, #6
 8003b7a:	881b      	ldrh	r3, [r3, #0]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	0018      	movs	r0, r3
 8003b82:	f7ff ffb4 	bl	8003aee <LCD_WR_DATA>
		LCD_WR_DATA(x2 + 1);
 8003b86:	1cbb      	adds	r3, r7, #2
 8003b88:	881b      	ldrh	r3, [r3, #0]
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f7ff ffad 	bl	8003aee <LCD_WR_DATA>
		LCD_WR_REG(0x2b); // 
 8003b94:	202b      	movs	r0, #43	; 0x2b
 8003b96:	f7ff ffc2 	bl	8003b1e <LCD_WR_REG>
		LCD_WR_DATA(y1 + 26);
 8003b9a:	1d3b      	adds	r3, r7, #4
 8003b9c:	881b      	ldrh	r3, [r3, #0]
 8003b9e:	331a      	adds	r3, #26
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	0018      	movs	r0, r3
 8003ba4:	f7ff ffa3 	bl	8003aee <LCD_WR_DATA>
		LCD_WR_DATA(y2 + 26);
 8003ba8:	003b      	movs	r3, r7
 8003baa:	881b      	ldrh	r3, [r3, #0]
 8003bac:	331a      	adds	r3, #26
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f7ff ff9c 	bl	8003aee <LCD_WR_DATA>
		LCD_WR_REG(0x2c); // 
 8003bb6:	202c      	movs	r0, #44	; 0x2c
 8003bb8:	f7ff ffb1 	bl	8003b1e <LCD_WR_REG>
	}
}
 8003bbc:	46c0      	nop			; (mov r8, r8)
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b002      	add	sp, #8
 8003bc2:	bdb0      	pop	{r4, r5, r7, pc}

08003bc4 <LCD_Init>:

void LCD_Init(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
	LCD_RES_Clr(); // 
 8003bc8:	4b91      	ldr	r3, [pc, #580]	; (8003e10 <LCD_Init+0x24c>)
 8003bca:	2280      	movs	r2, #128	; 0x80
 8003bcc:	0212      	lsls	r2, r2, #8
 8003bce:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 8003bd0:	2064      	movs	r0, #100	; 0x64
 8003bd2:	f7fd fa5b 	bl	800108c <HAL_Delay>
	LCD_RES_Set();
 8003bd6:	4b8e      	ldr	r3, [pc, #568]	; (8003e10 <LCD_Init+0x24c>)
 8003bd8:	2280      	movs	r2, #128	; 0x80
 8003bda:	0212      	lsls	r2, r2, #8
 8003bdc:	619a      	str	r2, [r3, #24]
	HAL_Delay(100);
 8003bde:	2064      	movs	r0, #100	; 0x64
 8003be0:	f7fd fa54 	bl	800108c <HAL_Delay>

	LCD_BLK_Set(); // 
 8003be4:	23a0      	movs	r3, #160	; 0xa0
 8003be6:	05db      	lsls	r3, r3, #23
 8003be8:	2208      	movs	r2, #8
 8003bea:	619a      	str	r2, [r3, #24]
	HAL_Delay(100);
 8003bec:	2064      	movs	r0, #100	; 0x64
 8003bee:	f7fd fa4d 	bl	800108c <HAL_Delay>

	LCD_WR_REG(0x11); // Sleep out
 8003bf2:	2011      	movs	r0, #17
 8003bf4:	f7ff ff93 	bl	8003b1e <LCD_WR_REG>
	HAL_Delay(120);	  // Delay 120ms
 8003bf8:	2078      	movs	r0, #120	; 0x78
 8003bfa:	f7fd fa47 	bl	800108c <HAL_Delay>
	LCD_WR_REG(0xB1); // Normal mode
 8003bfe:	20b1      	movs	r0, #177	; 0xb1
 8003c00:	f7ff ff8d 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 8003c04:	2005      	movs	r0, #5
 8003c06:	f7ff ff63 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3C);
 8003c0a:	203c      	movs	r0, #60	; 0x3c
 8003c0c:	f7ff ff60 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3C);
 8003c10:	203c      	movs	r0, #60	; 0x3c
 8003c12:	f7ff ff5d 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xB2); // Idle mode
 8003c16:	20b2      	movs	r0, #178	; 0xb2
 8003c18:	f7ff ff81 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 8003c1c:	2005      	movs	r0, #5
 8003c1e:	f7ff ff57 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3C);
 8003c22:	203c      	movs	r0, #60	; 0x3c
 8003c24:	f7ff ff54 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3C);
 8003c28:	203c      	movs	r0, #60	; 0x3c
 8003c2a:	f7ff ff51 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xB3); // Partial mode
 8003c2e:	20b3      	movs	r0, #179	; 0xb3
 8003c30:	f7ff ff75 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 8003c34:	2005      	movs	r0, #5
 8003c36:	f7ff ff4b 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3C);
 8003c3a:	203c      	movs	r0, #60	; 0x3c
 8003c3c:	f7ff ff48 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3C);
 8003c40:	203c      	movs	r0, #60	; 0x3c
 8003c42:	f7ff ff45 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x05);
 8003c46:	2005      	movs	r0, #5
 8003c48:	f7ff ff42 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3C);
 8003c4c:	203c      	movs	r0, #60	; 0x3c
 8003c4e:	f7ff ff3f 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3C);
 8003c52:	203c      	movs	r0, #60	; 0x3c
 8003c54:	f7ff ff3c 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xB4); // Dot inversion
 8003c58:	20b4      	movs	r0, #180	; 0xb4
 8003c5a:	f7ff ff60 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x03);
 8003c5e:	2003      	movs	r0, #3
 8003c60:	f7ff ff36 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xC0); // AVDD GVDD
 8003c64:	20c0      	movs	r0, #192	; 0xc0
 8003c66:	f7ff ff5a 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0xAB);
 8003c6a:	20ab      	movs	r0, #171	; 0xab
 8003c6c:	f7ff ff30 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0B);
 8003c70:	200b      	movs	r0, #11
 8003c72:	f7ff ff2d 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 8003c76:	2004      	movs	r0, #4
 8003c78:	f7ff ff2a 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xC1);	// VGH VGL
 8003c7c:	20c1      	movs	r0, #193	; 0xc1
 8003c7e:	f7ff ff4e 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0xC5); // C0
 8003c82:	20c5      	movs	r0, #197	; 0xc5
 8003c84:	f7ff ff24 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xC2);	// Normal Mode
 8003c88:	20c2      	movs	r0, #194	; 0xc2
 8003c8a:	f7ff ff48 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x0D);
 8003c8e:	200d      	movs	r0, #13
 8003c90:	f7ff ff1e 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 8003c94:	2000      	movs	r0, #0
 8003c96:	f7ff ff1b 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xC3); // Idle
 8003c9a:	20c3      	movs	r0, #195	; 0xc3
 8003c9c:	f7ff ff3f 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x8D);
 8003ca0:	208d      	movs	r0, #141	; 0x8d
 8003ca2:	f7ff ff15 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x6A);
 8003ca6:	206a      	movs	r0, #106	; 0x6a
 8003ca8:	f7ff ff12 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xC4); // Partial+Full
 8003cac:	20c4      	movs	r0, #196	; 0xc4
 8003cae:	f7ff ff36 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x8D);
 8003cb2:	208d      	movs	r0, #141	; 0x8d
 8003cb4:	f7ff ff0c 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0xEE);
 8003cb8:	20ee      	movs	r0, #238	; 0xee
 8003cba:	f7ff ff09 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xC5); // VCOM
 8003cbe:	20c5      	movs	r0, #197	; 0xc5
 8003cc0:	f7ff ff2d 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x0F);
 8003cc4:	200f      	movs	r0, #15
 8003cc6:	f7ff ff03 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xE0); // positive gamma
 8003cca:	20e0      	movs	r0, #224	; 0xe0
 8003ccc:	f7ff ff27 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x07);
 8003cd0:	2007      	movs	r0, #7
 8003cd2:	f7ff fefd 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0E);
 8003cd6:	200e      	movs	r0, #14
 8003cd8:	f7ff fefa 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x08);
 8003cdc:	2008      	movs	r0, #8
 8003cde:	f7ff fef7 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x07);
 8003ce2:	2007      	movs	r0, #7
 8003ce4:	f7ff fef4 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x10);
 8003ce8:	2010      	movs	r0, #16
 8003cea:	f7ff fef1 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x07);
 8003cee:	2007      	movs	r0, #7
 8003cf0:	f7ff feee 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x02);
 8003cf4:	2002      	movs	r0, #2
 8003cf6:	f7ff feeb 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x07);
 8003cfa:	2007      	movs	r0, #7
 8003cfc:	f7ff fee8 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x09);
 8003d00:	2009      	movs	r0, #9
 8003d02:	f7ff fee5 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0F);
 8003d06:	200f      	movs	r0, #15
 8003d08:	f7ff fee2 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x25);
 8003d0c:	2025      	movs	r0, #37	; 0x25
 8003d0e:	f7ff fedf 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x36);
 8003d12:	2036      	movs	r0, #54	; 0x36
 8003d14:	f7ff fedc 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 8003d18:	2000      	movs	r0, #0
 8003d1a:	f7ff fed9 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x08);
 8003d1e:	2008      	movs	r0, #8
 8003d20:	f7ff fed6 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 8003d24:	2004      	movs	r0, #4
 8003d26:	f7ff fed3 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x10);
 8003d2a:	2010      	movs	r0, #16
 8003d2c:	f7ff fed0 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0xE1); // negative gamma
 8003d30:	20e1      	movs	r0, #225	; 0xe1
 8003d32:	f7ff fef4 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x0A);
 8003d36:	200a      	movs	r0, #10
 8003d38:	f7ff feca 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 8003d3c:	200d      	movs	r0, #13
 8003d3e:	f7ff fec7 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x08);
 8003d42:	2008      	movs	r0, #8
 8003d44:	f7ff fec4 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x07);
 8003d48:	2007      	movs	r0, #7
 8003d4a:	f7ff fec1 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0F);
 8003d4e:	200f      	movs	r0, #15
 8003d50:	f7ff febe 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x07);
 8003d54:	2007      	movs	r0, #7
 8003d56:	f7ff febb 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x02);
 8003d5a:	2002      	movs	r0, #2
 8003d5c:	f7ff feb8 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x07);
 8003d60:	2007      	movs	r0, #7
 8003d62:	f7ff feb5 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x09);
 8003d66:	2009      	movs	r0, #9
 8003d68:	f7ff feb2 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0F);
 8003d6c:	200f      	movs	r0, #15
 8003d6e:	f7ff feaf 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x25);
 8003d72:	2025      	movs	r0, #37	; 0x25
 8003d74:	f7ff feac 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x35);
 8003d78:	2035      	movs	r0, #53	; 0x35
 8003d7a:	f7ff fea9 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 8003d7e:	2000      	movs	r0, #0
 8003d80:	f7ff fea6 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x09);
 8003d84:	2009      	movs	r0, #9
 8003d86:	f7ff fea3 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 8003d8a:	2004      	movs	r0, #4
 8003d8c:	f7ff fea0 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x10);
 8003d90:	2010      	movs	r0, #16
 8003d92:	f7ff fe9d 	bl	8003ad0 <LCD_WR_DATA8>

	LCD_WR_REG(0xFC);
 8003d96:	20fc      	movs	r0, #252	; 0xfc
 8003d98:	f7ff fec1 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x80);
 8003d9c:	2080      	movs	r0, #128	; 0x80
 8003d9e:	f7ff fe97 	bl	8003ad0 <LCD_WR_DATA8>

	LCD_WR_REG(0x3A);
 8003da2:	203a      	movs	r0, #58	; 0x3a
 8003da4:	f7ff febb 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 8003da8:	2005      	movs	r0, #5
 8003daa:	f7ff fe91 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0x36);
 8003dae:	2036      	movs	r0, #54	; 0x36
 8003db0:	f7ff feb5 	bl	8003b1e <LCD_WR_REG>
	else if (USE_HORIZONTAL == 1)
		LCD_WR_DATA8(0xC8);
	else if (USE_HORIZONTAL == 2)
		LCD_WR_DATA8(0x78);
	else
		LCD_WR_DATA8(0xA8);
 8003db4:	20a8      	movs	r0, #168	; 0xa8
 8003db6:	f7ff fe8b 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0x21); // Display inversion
 8003dba:	2021      	movs	r0, #33	; 0x21
 8003dbc:	f7ff feaf 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_REG(0x29); // Display on
 8003dc0:	2029      	movs	r0, #41	; 0x29
 8003dc2:	f7ff feac 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_REG(0x2A); // Set Column Address
 8003dc6:	202a      	movs	r0, #42	; 0x2a
 8003dc8:	f7ff fea9 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x00);
 8003dcc:	2000      	movs	r0, #0
 8003dce:	f7ff fe7f 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1A); // 26
 8003dd2:	201a      	movs	r0, #26
 8003dd4:	f7ff fe7c 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 8003dd8:	2000      	movs	r0, #0
 8003dda:	f7ff fe79 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x69); // 105
 8003dde:	2069      	movs	r0, #105	; 0x69
 8003de0:	f7ff fe76 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0x2B);	// Set Page Address
 8003de4:	202b      	movs	r0, #43	; 0x2b
 8003de6:	f7ff fe9a 	bl	8003b1e <LCD_WR_REG>
	LCD_WR_DATA8(0x00);
 8003dea:	2000      	movs	r0, #0
 8003dec:	f7ff fe70 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x01); // 1
 8003df0:	2001      	movs	r0, #1
 8003df2:	f7ff fe6d 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 8003df6:	2000      	movs	r0, #0
 8003df8:	f7ff fe6a 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_DATA8(0xA0); // 160
 8003dfc:	20a0      	movs	r0, #160	; 0xa0
 8003dfe:	f7ff fe67 	bl	8003ad0 <LCD_WR_DATA8>
	LCD_WR_REG(0x2C);
 8003e02:	202c      	movs	r0, #44	; 0x2c
 8003e04:	f7ff fe8b 	bl	8003b1e <LCD_WR_REG>
}
 8003e08:	46c0      	nop			; (mov r8, r8)
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	46c0      	nop			; (mov r8, r8)
 8003e10:	50000800 	.word	0x50000800

08003e14 <memset>:
 8003e14:	0003      	movs	r3, r0
 8003e16:	1882      	adds	r2, r0, r2
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d100      	bne.n	8003e1e <memset+0xa>
 8003e1c:	4770      	bx	lr
 8003e1e:	7019      	strb	r1, [r3, #0]
 8003e20:	3301      	adds	r3, #1
 8003e22:	e7f9      	b.n	8003e18 <memset+0x4>

08003e24 <__libc_init_array>:
 8003e24:	b570      	push	{r4, r5, r6, lr}
 8003e26:	2600      	movs	r6, #0
 8003e28:	4c0c      	ldr	r4, [pc, #48]	; (8003e5c <__libc_init_array+0x38>)
 8003e2a:	4d0d      	ldr	r5, [pc, #52]	; (8003e60 <__libc_init_array+0x3c>)
 8003e2c:	1b64      	subs	r4, r4, r5
 8003e2e:	10a4      	asrs	r4, r4, #2
 8003e30:	42a6      	cmp	r6, r4
 8003e32:	d109      	bne.n	8003e48 <__libc_init_array+0x24>
 8003e34:	2600      	movs	r6, #0
 8003e36:	f000 f819 	bl	8003e6c <_init>
 8003e3a:	4c0a      	ldr	r4, [pc, #40]	; (8003e64 <__libc_init_array+0x40>)
 8003e3c:	4d0a      	ldr	r5, [pc, #40]	; (8003e68 <__libc_init_array+0x44>)
 8003e3e:	1b64      	subs	r4, r4, r5
 8003e40:	10a4      	asrs	r4, r4, #2
 8003e42:	42a6      	cmp	r6, r4
 8003e44:	d105      	bne.n	8003e52 <__libc_init_array+0x2e>
 8003e46:	bd70      	pop	{r4, r5, r6, pc}
 8003e48:	00b3      	lsls	r3, r6, #2
 8003e4a:	58eb      	ldr	r3, [r5, r3]
 8003e4c:	4798      	blx	r3
 8003e4e:	3601      	adds	r6, #1
 8003e50:	e7ee      	b.n	8003e30 <__libc_init_array+0xc>
 8003e52:	00b3      	lsls	r3, r6, #2
 8003e54:	58eb      	ldr	r3, [r5, r3]
 8003e56:	4798      	blx	r3
 8003e58:	3601      	adds	r6, #1
 8003e5a:	e7f2      	b.n	8003e42 <__libc_init_array+0x1e>
 8003e5c:	0800730c 	.word	0x0800730c
 8003e60:	0800730c 	.word	0x0800730c
 8003e64:	08007310 	.word	0x08007310
 8003e68:	0800730c 	.word	0x0800730c

08003e6c <_init>:
 8003e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e72:	bc08      	pop	{r3}
 8003e74:	469e      	mov	lr, r3
 8003e76:	4770      	bx	lr

08003e78 <_fini>:
 8003e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e7a:	46c0      	nop			; (mov r8, r8)
 8003e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e7e:	bc08      	pop	{r3}
 8003e80:	469e      	mov	lr, r3
 8003e82:	4770      	bx	lr
