INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/ALU_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/DATAPATH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/DATA_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/INSTR_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/MAIN_DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/PROGRAM_COUNTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/REGISTER_FILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/SIGN_EXTEND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIGN_EXTEND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/SL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SL2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13808/Documents/PJ Now/MIPScomputer_version/project_1/project_1.srcs/sim_1/new/sim_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_cal
