{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734780178539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734780178539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 14:52:58 2024 " "Processing started: Sat Dec 21 14:52:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734780178539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734780178539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734780178539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734780178782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpCounter " "Found entity 1: UpCounter" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/up_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_s_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file two_s_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_s_complement " "Found entity 1: two_s_complement" {  } { { "two_s_complement.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/two_s_complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/two_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_to_two_s_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_to_two_s_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_to_two_s_comp " "Found entity 1: sign_to_two_s_comp" {  } { { "sign_to_two_s_comp.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sign_to_two_s_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178813 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ShiftRegister.v(9) " "Verilog HDL information at ShiftRegister.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "ShiftRegister.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ShiftRegister.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1734780178813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/phase_accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "messageprocess.v 1 1 " "Found 1 design units, including 1 entities, in source file messageprocess.v" { { "Info" "ISGN_ENTITY_NAME" "1 MessageProcess " "Found entity 1: MessageProcess" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivhl.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdivhl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivHL " "Found entity 1: FreqDivHL" {  } { { "FreqDivHL.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FreqDivHL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_pwm " "Found entity 1: dac_pwm" {  } { { "dac_pwm.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/dac_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalmodulation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalmodulation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalModulation " "Found entity 1: DigitalModulation" {  } { { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Found entity 1: MUX8" {  } { { "MUX8.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178824 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1734780178825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734780178825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734780178825 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UpCounter UpCounter.v(3) " "Verilog HDL Parameter Declaration warning at UpCounter.v(3): Parameter Declaration in module \"UpCounter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1734780178825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalModulation " "Elaborating entity \"DigitalModulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734780178843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_pwm dac_pwm:inst7 " "Elaborating entity \"dac_pwm\" for hierarchy \"dac_pwm:inst7\"" {  } { { "DigitalModulation.bdf" "inst7" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 80 1064 1256 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 MUX8:inst9 " "Elaborating entity \"MUX8\" for hierarchy \"MUX8:inst9\"" {  } { { "DigitalModulation.bdf" "inst9" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 184 800 976 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MessageProcess MessageProcess:inst6 " "Elaborating entity \"MessageProcess\" for hierarchy \"MessageProcess:inst6\"" {  } { { "DigitalModulation.bdf" "inst6" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { -24 456 624 88 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(27) " "Verilog HDL assignment warning at MessageProcess.v(27): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178853 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(32) " "Verilog HDL assignment warning at MessageProcess.v(32): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178853 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(34) " "Verilog HDL assignment warning at MessageProcess.v(34): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178853 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(35) " "Verilog HDL assignment warning at MessageProcess.v(35): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178853 "|DigitalModulation|MessageProcess:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister MessageProcess:inst6\|ShiftRegister:MSG_REG " "Elaborating entity \"ShiftRegister\" for hierarchy \"MessageProcess:inst6\|ShiftRegister:MSG_REG\"" {  } { { "MessageProcess.v" "MSG_REG" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:inst6\|UpCounter:SineMaker " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:inst6\|UpCounter:SineMaker\"" {  } { { "MessageProcess.v" "SineMaker" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (10)" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178856 "|DigitalModulation|MessageProcess:inst6|UpCounter:SineMaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:inst6\|UpCounter:SineCounter " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:inst6\|UpCounter:SineCounter\"" {  } { { "MessageProcess.v" "SineCounter" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (4)" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178857 "|DigitalModulation|MessageProcess:inst6|UpCounter:SineCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:inst " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:inst\"" {  } { { "DigitalModulation.bdf" "inst" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 104 96 240 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivHL FreqDivHL:inst5 " "Elaborating entity \"FreqDivHL\" for hierarchy \"FreqDivHL:inst5\"" {  } { { "DigitalModulation.bdf" "inst5" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 384 -232 -112 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:inst8 " "Elaborating entity \"DDS\" for hierarchy \"DDS:inst8\"" {  } { { "DigitalModulation.bdf" "inst8" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 184 488 720 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator DDS:inst8\|phase_accumulator:PA " "Elaborating entity \"phase_accumulator\" for hierarchy \"DDS:inst8\|phase_accumulator:PA\"" {  } { { "DDS.v" "PA" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178861 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "phase_accumulator.v(19) " "Verilog HDL warning at phase_accumulator.v(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "phase_accumulator.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/phase_accumulator.v" 19 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1734780178862 "|DigitalModulation|DDS:inst8|phase_accumulator:PA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter DDS:inst8\|phase_accumulator:PA\|up_counter:UC1 " "Elaborating entity \"up_counter\" for hierarchy \"DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\"" {  } { { "phase_accumulator.v" "UC1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/phase_accumulator.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(14) " "Verilog HDL assignment warning at up_counter.v(14): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/up_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178863 "|DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(16) " "Verilog HDL assignment warning at up_counter.v(16): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/up_counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178863 "|DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_s_complement DDS:inst8\|two_s_complement:compl1 " "Elaborating entity \"two_s_complement\" for hierarchy \"DDS:inst8\|two_s_complement:compl1\"" {  } { { "DDS.v" "compl1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 two_s_complement.v(4) " "Verilog HDL assignment warning at two_s_complement.v(4): truncated value with size 32 to match size of target (6)" {  } { { "two_s_complement.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/two_s_complement.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178864 "|DigitalModulation|DDS:inst8|two_s_complement:compl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:inst8\|two_one_mux:mux1 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:inst8\|two_one_mux:mux1\"" {  } { { "DDS.v" "mux1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DDS:inst8\|ROM:sine_ROM " "Elaborating entity \"ROM\" for hierarchy \"DDS:inst8\|ROM:sine_ROM\"" {  } { { "DDS.v" "sine_ROM" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178866 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LUT ROM.v(4) " "Verilog HDL warning at ROM.v(4): object LUT used but never assigned" {  } { { "ROM.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ROM.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1734780178867 "|DigitalModulation|DDS:inst8|ROM:sine_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:inst8\|two_one_mux:mux2 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:inst8\|two_one_mux:mux2\"" {  } { { "DDS.v" "mux2" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_to_two_s_comp DDS:inst8\|sign_to_two_s_comp:compl2 " "Elaborating entity \"sign_to_two_s_comp\" for hierarchy \"DDS:inst8\|sign_to_two_s_comp:compl2\"" {  } { { "DDS.v" "compl2" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sign_to_two_s_comp.v(7) " "Verilog HDL assignment warning at sign_to_two_s_comp.v(7): truncated value with size 32 to match size of target (8)" {  } { { "sign_to_two_s_comp.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sign_to_two_s_comp.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734780178870 "|DigitalModulation|DDS:inst8|sign_to_two_s_comp:compl2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst4 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst4\"" {  } { { "DigitalModulation.bdf" "inst4" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 232 320 464 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734780178870 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX:inst4\|OUT " "Found clock multiplexer MUX:inst4\|OUT" {  } { { "MUX.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1734780178913 "|DigitalModulation|MUX:inst4|OUT"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1734780178913 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DDS:inst8\|ROM:sine_ROM\|LUT " "RAM logic \"DDS:inst8\|ROM:sine_ROM\|LUT\" is uninferred due to asynchronous read logic" {  } { { "ROM.v" "LUT" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ROM.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1734780178937 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1734780178937 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "192 256 0 1 1 " "192 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "64 255 " "Addresses ranging from 64 to 255 are not initialized" {  } { { "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sine.mif" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sine.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1734780178938 ""}  } { { "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sine.mif" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sine.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1734780178938 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sine.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sine.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1734780178938 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734780179060 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734780179060 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:inst1\|cnt\[7\] FrequencyDivider:inst1\|cnt\[7\]~_emulated FrequencyDivider:inst1\|cnt\[7\]~1 " "Register \"FrequencyDivider:inst1\|cnt\[7\]\" is converted into an equivalent circuit using register \"FrequencyDivider:inst1\|cnt\[7\]~_emulated\" and latch \"FrequencyDivider:inst1\|cnt\[7\]~1\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734780179060 "|DigitalModulation|FrequencyDivider:inst1|cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:inst1\|cnt\[6\] FrequencyDivider:inst1\|cnt\[6\]~_emulated FrequencyDivider:inst1\|cnt\[6\]~5 " "Register \"FrequencyDivider:inst1\|cnt\[6\]\" is converted into an equivalent circuit using register \"FrequencyDivider:inst1\|cnt\[6\]~_emulated\" and latch \"FrequencyDivider:inst1\|cnt\[6\]~5\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734780179060 "|DigitalModulation|FrequencyDivider:inst1|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:inst1\|cnt\[5\] FrequencyDivider:inst1\|cnt\[5\]~_emulated FrequencyDivider:inst1\|cnt\[5\]~9 " "Register \"FrequencyDivider:inst1\|cnt\[5\]\" is converted into an equivalent circuit using register \"FrequencyDivider:inst1\|cnt\[5\]~_emulated\" and latch \"FrequencyDivider:inst1\|cnt\[5\]~9\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734780179060 "|DigitalModulation|FrequencyDivider:inst1|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:inst\|cnt\[7\] FrequencyDivider:inst\|cnt\[7\]~_emulated FrequencyDivider:inst1\|cnt\[7\]~1 " "Register \"FrequencyDivider:inst\|cnt\[7\]\" is converted into an equivalent circuit using register \"FrequencyDivider:inst\|cnt\[7\]~_emulated\" and latch \"FrequencyDivider:inst1\|cnt\[7\]~1\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734780179060 "|DigitalModulation|FrequencyDivider:inst|cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:inst\|cnt\[6\] FrequencyDivider:inst\|cnt\[6\]~_emulated FrequencyDivider:inst1\|cnt\[6\]~5 " "Register \"FrequencyDivider:inst\|cnt\[6\]\" is converted into an equivalent circuit using register \"FrequencyDivider:inst\|cnt\[6\]~_emulated\" and latch \"FrequencyDivider:inst1\|cnt\[6\]~5\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734780179060 "|DigitalModulation|FrequencyDivider:inst|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FrequencyDivider:inst\|cnt\[5\] FrequencyDivider:inst\|cnt\[5\]~_emulated FrequencyDivider:inst1\|cnt\[5\]~9 " "Register \"FrequencyDivider:inst\|cnt\[5\]\" is converted into an equivalent circuit using register \"FrequencyDivider:inst\|cnt\[5\]~_emulated\" and latch \"FrequencyDivider:inst1\|cnt\[5\]~9\"" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1734780179060 "|DigitalModulation|FrequencyDivider:inst|cnt[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1734780179060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/output_files/DigitalModulation.map.smsg " "Generated suppressed messages file E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/output_files/DigitalModulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1734780179282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734780179343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734780179343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734780179365 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734780179365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734780179365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734780179365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734780179380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 14:52:59 2024 " "Processing ended: Sat Dec 21 14:52:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734780179380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734780179380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734780179380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734780179380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734780180365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734780180365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 14:53:00 2024 " "Processing started: Sat Dec 21 14:53:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734780180365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734780180365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734780180365 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734780180424 ""}
{ "Info" "0" "" "Project  = DigitalModulation" {  } {  } 0 0 "Project  = DigitalModulation" 0 0 "Fitter" 0 0 1734780180425 ""}
{ "Info" "0" "" "Revision = DigitalModulation" {  } {  } 0 0 "Revision = DigitalModulation" 0 0 "Fitter" 0 0 1734780180425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1734780180467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalModulation EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DigitalModulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734780180471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734780180489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734780180489 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734780180522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734780180528 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734780180746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734780180746 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734780180746 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734780180746 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734780180747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734780180747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734780180747 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734780180747 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 15 " "No exact pin location assignment(s) for 1 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "freq " "Pin freq not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { freq } } } { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 296 544 720 312 "freq" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734780180776 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1734780180776 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1734780180835 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalModulation.sdc " "Synopsys Design Constraints File file not found: 'DigitalModulation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734780180836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734780180836 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[5\]~10  from: datac  to: combout " "Cell: inst1\|cnt\[5\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780180838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[6\]~6  from: datac  to: combout " "Cell: inst1\|cnt\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780180838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[7\]~2  from: datac  to: combout " "Cell: inst1\|cnt\[7\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780180838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[5\]~4  from: datac  to: combout " "Cell: inst\|cnt\[5\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780180838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[6\]~2  from: datac  to: combout " "Cell: inst\|cnt\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780180838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[7\]~0  from: datac  to: combout " "Cell: inst\|cnt\[7\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780180838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1734780180838 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734780180839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst1\|cnt\[8\] " "Destination node FrequencyDivider:inst1\|cnt\[8\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst1|cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst1\|cnt\[4\] " "Destination node FrequencyDivider:inst1\|cnt\[4\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst1|cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst1\|cnt\[3\] " "Destination node FrequencyDivider:inst1\|cnt\[3\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst1|cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst1\|cnt\[2\] " "Destination node FrequencyDivider:inst1\|cnt\[2\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst1|cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst1\|cnt\[1\] " "Destination node FrequencyDivider:inst1\|cnt\[1\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst1|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst1\|cnt\[0\] " "Destination node FrequencyDivider:inst1\|cnt\[0\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst1|cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|cnt\[4\] " "Destination node FrequencyDivider:inst\|cnt\[4\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|cnt\[3\] " "Destination node FrequencyDivider:inst\|cnt\[3\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|cnt\[2\] " "Destination node FrequencyDivider:inst\|cnt\[2\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|cnt\[8\] " "Destination node FrequencyDivider:inst\|cnt\[8\]" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1734780180845 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1734780180845 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { -96 -280 -112 -80 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734780180845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FrequencyDivider:inst\|WideAnd0  " "Automatically promoted node FrequencyDivider:inst\|WideAnd0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MessageProcess:inst6\|ShiftRegister:MSG_REG\|register\[8\] " "Destination node MessageProcess:inst6\|ShiftRegister:MSG_REG\|register\[8\]" {  } { { "ShiftRegister.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ShiftRegister.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MessageProcess:inst6|ShiftRegister:MSG_REG|register[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX:inst4\|OUT " "Destination node MUX:inst4\|OUT" {  } { { "MUX.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX:inst4|OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|Add0~10 " "Destination node FrequencyDivider:inst\|Add0~10" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|Add0~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|Add0~11 " "Destination node FrequencyDivider:inst\|Add0~11" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|Add0~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|Add0~12 " "Destination node FrequencyDivider:inst\|Add0~12" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|Add0~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|Add0~21 " "Destination node FrequencyDivider:inst\|Add0~21" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|Add0~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|Add0~22 " "Destination node FrequencyDivider:inst\|Add0~22" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|Add0~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|Add0~23 " "Destination node FrequencyDivider:inst\|Add0~23" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|Add0~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FrequencyDivider:inst\|always0~0 " "Destination node FrequencyDivider:inst\|always0~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180845 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1734780180845 ""}  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FrequencyDivider:inst|WideAnd0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734780180845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUX:inst4\|OUT  " "Automatically promoted node MUX:inst4\|OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734780180847 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq " "Destination node freq" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { freq } } } { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 296 544 720 312 "freq" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734780180847 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1734780180847 ""}  } { { "MUX.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUX:inst4|OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734780180847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734780180880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734780180880 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734780180880 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734780180880 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734780180881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734780180881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734780180881 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734780180881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734780180891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1734780180892 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734780180892 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1734780180893 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1734780180893 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734780180893 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734780180893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734780180893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734780180893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734780180893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734780180893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 5 31 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734780180893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734780180893 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734780180893 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1734780180893 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734780180893 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734780180897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734780181398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734780181473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734780181477 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734780181829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734780181830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734780181866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X11_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } { { "loc" "" { Generic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13"} 0 0 12 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1734780182528 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734780182528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734780182743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1734780182744 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734780182744 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1734780182749 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734780182750 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out 0 " "Pin \"out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734780182753 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "freq 0 " "Pin \"freq\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734780182753 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1734780182753 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734780182813 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734780182823 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734780182877 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734780182988 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1734780183015 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/output_files/DigitalModulation.fit.smsg " "Generated suppressed messages file E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/output_files/DigitalModulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734780183066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734780183255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 14:53:03 2024 " "Processing ended: Sat Dec 21 14:53:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734780183255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734780183255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734780183255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734780183255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734780183979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734780183979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 14:53:03 2024 " "Processing started: Sat Dec 21 14:53:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734780183979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734780183979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734780183979 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734780184472 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734780184489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734780184727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 14:53:04 2024 " "Processing ended: Sat Dec 21 14:53:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734780184727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734780184727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734780184727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734780184727 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734780185287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734780185575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 21 14:53:05 2024 " "Processing started: Sat Dec 21 14:53:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734780185575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734780185575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalModulation -c DigitalModulation " "Command: quartus_sta DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734780185575 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1734780185638 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734780185722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734780185743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734780185743 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1734780185780 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalModulation.sdc " "Synopsys Design Constraints File file not found: 'DigitalModulation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1734780185787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734780185787 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185788 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185788 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185788 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout " "create_clock -period 1.000 -name DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185788 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185788 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[5\]~10  from: dataa  to: combout " "Cell: inst1\|cnt\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[6\]~6  from: datab  to: combout " "Cell: inst1\|cnt\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[7\]~2  from: datab  to: combout " "Cell: inst1\|cnt\[7\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[5\]~4  from: dataa  to: combout " "Cell: inst\|cnt\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[6\]~2  from: datac  to: combout " "Cell: inst\|cnt\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[7\]~0  from: datad  to: combout " "Cell: inst\|cnt\[7\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185789 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1734780185789 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1734780185790 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1734780185794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734780185798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.130 " "Worst-case setup slack is -14.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.130       -68.253 clk  " "  -14.130       -68.253 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.418       -78.402 rst  " "   -4.418       -78.402 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.037       -66.623 SW\[0\]  " "   -4.037       -66.623 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270        -4.668 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout  " "   -1.270        -4.668 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.955 " "Worst-case hold slack is -0.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.955        -4.000 rst  " "   -0.955        -4.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.537        -1.180 SW\[0\]  " "   -0.537        -1.180 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302         0.000 clk  " "    0.302         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout  " "    0.585         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.233 " "Worst-case recovery slack is -0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233        -1.945 clk  " "   -0.233        -1.945 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491         0.000 rst  " "    0.491         0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719         0.000 SW\[0\]  " "    0.719         0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.864 " "Worst-case removal slack is -3.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.864       -73.165 SW\[0\]  " "   -3.864       -73.165 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.823       -75.107 rst  " "   -3.823       -75.107 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240        -2.301 clk  " "   -0.240        -2.301 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.011 " "Worst-case minimum pulse width slack is -2.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011       -97.033 rst  " "   -2.011       -97.033 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -55.149 SW\[0\]  " "   -1.631       -55.149 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -34.625 clk  " "   -1.631       -34.625 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout  " "    0.500         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185810 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1734780185927 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1734780185928 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[5\]~10  from: dataa  to: combout " "Cell: inst1\|cnt\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[6\]~6  from: datab  to: combout " "Cell: inst1\|cnt\[6\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|cnt\[7\]~2  from: datab  to: combout " "Cell: inst1\|cnt\[7\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[5\]~4  from: dataa  to: combout " "Cell: inst\|cnt\[5\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[6\]~2  from: datac  to: combout " "Cell: inst\|cnt\[6\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cnt\[7\]~0  from: datad  to: combout " "Cell: inst\|cnt\[7\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1734780185936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734780185937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.581 " "Worst-case setup slack is -4.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.581       -12.680 clk  " "   -4.581       -12.680 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721       -14.315 rst  " "   -1.721       -14.315 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478        -7.785 SW\[0\]  " "   -1.478        -7.785 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout  " "    0.205         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.299 " "Worst-case hold slack is -0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299        -1.365 rst  " "   -0.299        -1.365 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229        -1.051 SW\[0\]  " "   -0.229        -1.051 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056         0.000 clk  " "    0.056         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout  " "    0.206         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.303 " "Worst-case recovery slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 clk  " "    0.303         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551         0.000 rst  " "    0.551         0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794         0.000 SW\[0\]  " "    0.794         0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.038 " "Worst-case removal slack is -2.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.038       -43.573 SW\[0\]  " "   -2.038       -43.573 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.948       -41.903 rst  " "   -1.948       -41.903 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258        -3.261 clk  " "   -0.258        -3.261 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -47.256 rst  " "   -1.380       -47.256 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -36.538 SW\[0\]  " "   -1.380       -36.538 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -28.380 clk  " "   -1.380       -28.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout  " "    0.500         0.000 DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\|cout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734780185954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734780185954 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1734780186053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734780186074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734780186074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734780186131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 21 14:53:06 2024 " "Processing ended: Sat Dec 21 14:53:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734780186131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734780186131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734780186131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734780186131 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734780186765 ""}
