#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12364de20 .scope module, "cpu_relu_tb" "cpu_relu_tb" 2 3;
 .timescale -9 -12;
L_0x123683600 .functor BUFZ 32, v0x123682020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1236836a0 .functor BUFZ 32, v0x1236824c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123683750 .functor BUFZ 32, v0x123682550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123683820 .functor BUFZ 32, v0x123682b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1236838d0 .functor BUFZ 32, v0x123682b90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123683090_0 .var "clk", 0 0;
v0x123683120_0 .net "cycle_count", 31 0, v0x123681c10_0;  1 drivers
v0x1236831c0_0 .net "instr_count", 31 0, L_0x123683600;  1 drivers
v0x123683270_0 .net "mem_read_count", 31 0, L_0x1236836a0;  1 drivers
v0x123683320_0 .net "mem_write_count", 31 0, L_0x123683750;  1 drivers
v0x123683410_0 .var "reset", 0 0;
v0x1236834a0_0 .net "rf_read_count", 31 0, L_0x123683820;  1 drivers
v0x123683550_0 .net "rf_write_count", 31 0, L_0x1236838d0;  1 drivers
S_0x12364dac0 .scope module, "uut" "cpu" 2 13, 3 1 0, S_0x12364de20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "cycle_count";
P_0x123651910 .param/str "MEMFILE" 0 3 2, "test_mem/relu.mem";
L_0x128078448 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x123685fe0 .functor AND 32, L_0x123685ee0, L_0x128078448, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x123685380 .functor AND 1, v0x123679e30_0, v0x1236819b0_0, C4<1>, C4<1>;
L_0x123685260 .functor AND 1, v0x123679ee0_0, L_0x1236865b0, C4<1>, C4<1>;
L_0x123686770 .functor AND 1, v0x123679ee0_0, L_0x123686650, C4<1>, C4<1>;
L_0x123686820 .functor OR 1, L_0x123685260, L_0x123686770, C4<0>, C4<0>;
v0x123680c80_0 .net "ALUOp", 1 0, v0x1236701c0_0;  1 drivers
v0x123680d10_0 .net "ALUSrc", 0 0, v0x123679d90_0;  1 drivers
v0x123680de0_0 .net "Branch", 0 0, v0x123679e30_0;  1 drivers
v0x123680eb0_0 .net "Jump", 0 0, v0x123679ee0_0;  1 drivers
v0x123680f40_0 .net "MemRead", 0 0, v0x123679f80_0;  1 drivers
v0x123681050_0 .net "MemWrite", 0 0, v0x12367a060_0;  1 drivers
v0x123681120_0 .net "RegWrite", 0 0, v0x12367a100_0;  1 drivers
L_0x128078400 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1236811b0_0 .net/2u *"_ivl_16", 31 0, L_0x128078400;  1 drivers
v0x123681240_0 .net *"_ivl_22", 31 0, L_0x123685ee0;  1 drivers
v0x123681350_0 .net/2u *"_ivl_24", 31 0, L_0x128078448;  1 drivers
L_0x128078490 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x1236813e0_0 .net/2u *"_ivl_36", 6 0, L_0x128078490;  1 drivers
v0x123681470_0 .net *"_ivl_38", 0 0, L_0x1236865b0;  1 drivers
L_0x1280784d8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x123681500_0 .net/2u *"_ivl_42", 6 0, L_0x1280784d8;  1 drivers
v0x123681590_0 .net *"_ivl_44", 0 0, L_0x123686650;  1 drivers
v0x123681630_0 .net *"_ivl_48", 0 0, L_0x123686820;  1 drivers
v0x1236816e0_0 .net *"_ivl_50", 31 0, L_0x123686990;  1 drivers
L_0x1280780a0 .functor BUFT 1, C4<00000000000100000000000001110011>, C4<0>, C4<0>, C4<0>;
v0x123681790_0 .net/2u *"_ivl_6", 31 0, L_0x1280780a0;  1 drivers
v0x123681920_0 .net "alu_result", 31 0, v0x12367b9d0_0;  1 drivers
v0x1236819b0_0 .var "branch_cond", 0 0;
v0x123681a40_0 .net "branch_taken", 0 0, L_0x123685380;  1 drivers
v0x123681af0_0 .net "branch_target", 31 0, L_0x123685d60;  1 drivers
v0x123681b80_0 .net "clk", 0 0, v0x123683090_0;  1 drivers
v0x123681c10_0 .var "cycle_count", 31 0;
v0x123681ca0_0 .net "eq", 0 0, L_0x123686050;  1 drivers
v0x123681d30_0 .net "funct3", 2 0, L_0x123684480;  1 drivers
v0x123681dc0_0 .net "funct7", 6 0, L_0x1236846a0;  1 drivers
v0x123681e50_0 .net "halt", 0 0, L_0x123684740;  1 drivers
v0x123681ee0_0 .net "imm", 31 0, v0x123680aa0_0;  1 drivers
v0x123681f90_0 .net "instr", 31 0, L_0x123683cf0;  1 drivers
v0x123682020_0 .var "instr_count", 31 0;
v0x1236820d0_0 .net "jal", 0 0, L_0x123685260;  1 drivers
v0x123682180_0 .net "jalr", 0 0, L_0x123686770;  1 drivers
v0x123682230_0 .net "jalr_target", 31 0, L_0x123685fe0;  1 drivers
v0x123681840_0 .net "mem_data", 31 0, L_0x123684ce0;  1 drivers
v0x1236824c0_0 .var "mem_read_count", 31 0;
v0x123682550_0 .var "mem_write_count", 31 0;
v0x1236825e0_0 .net "opcode", 6 0, L_0x1236843a0;  1 drivers
v0x123682690_0 .net "pc_out", 31 0, v0x12367fad0_0;  1 drivers
v0x123682720_0 .net "pc_plus4", 31 0, L_0x123685c60;  1 drivers
v0x1236827d0_0 .net "rd", 4 0, L_0x1236847e0;  1 drivers
v0x1236828b0_0 .net "rd1", 31 0, L_0x1236852e0;  1 drivers
v0x123682950_0 .net "rd2", 31 0, L_0x1236858c0;  1 drivers
v0x1236829f0_0 .net "reset", 0 0, v0x123683410_0;  1 drivers
v0x123682b00_0 .var "rf_read_count", 31 0;
v0x123682b90_0 .var "rf_write_count", 31 0;
v0x123682c40_0 .net "rs1", 4 0, L_0x123684880;  1 drivers
v0x123682ce0_0 .net "rs2", 4 0, L_0x123684920;  1 drivers
v0x123682dc0_0 .net "slt", 0 0, L_0x1236860f0;  1 drivers
v0x123682e50_0 .net "sltu", 0 0, L_0x123686190;  1 drivers
v0x123682ee0_0 .net "write_back_data", 31 0, L_0x123686ab0;  1 drivers
v0x123682fc0_0 .net "zero", 0 0, L_0x123685b80;  1 drivers
E_0x123617250 .event anyedge, v0x12367a1a0_0, v0x123681ca0_0, v0x123682dc0_0, v0x123682e50_0;
L_0x1236843a0 .part L_0x123683cf0, 0, 7;
L_0x123684480 .part L_0x123683cf0, 12, 3;
L_0x1236846a0 .part L_0x123683cf0, 25, 7;
L_0x123684740 .cmp/eq 32, L_0x123683cf0, L_0x1280780a0;
L_0x1236847e0 .part L_0x123683cf0, 7, 5;
L_0x123684880 .part L_0x123683cf0, 15, 5;
L_0x123684920 .part L_0x123683cf0, 20, 5;
L_0x123685c60 .arith/sum 32, v0x12367fad0_0, L_0x128078400;
L_0x123685d60 .arith/sum 32, v0x12367fad0_0, v0x123680aa0_0;
L_0x123685ee0 .arith/sum 32, L_0x1236852e0, v0x123680aa0_0;
L_0x123686050 .cmp/eq 32, L_0x1236852e0, L_0x1236858c0;
L_0x1236860f0 .cmp/gt.s 32, L_0x1236858c0, L_0x1236852e0;
L_0x123686190 .cmp/gt 32, L_0x1236858c0, L_0x1236852e0;
L_0x1236865b0 .cmp/eq 7, L_0x1236843a0, L_0x128078490;
L_0x123686650 .cmp/eq 7, L_0x1236843a0, L_0x1280784d8;
L_0x123686990 .functor MUXZ 32, v0x12367b9d0_0, L_0x123684ce0, v0x123679f80_0, C4<>;
L_0x123686ab0 .functor MUXZ 32, L_0x123686990, L_0x123685c60, L_0x123686820, C4<>;
S_0x12364d760 .scope module, "cu" "control_unit" 3 58, 4 1 0, S_0x12364dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
v0x1236701c0_0 .var "ALUOp", 1 0;
v0x123679d90_0 .var "ALUSrc", 0 0;
v0x123679e30_0 .var "Branch", 0 0;
v0x123679ee0_0 .var "Jump", 0 0;
v0x123679f80_0 .var "MemRead", 0 0;
v0x12367a060_0 .var "MemWrite", 0 0;
v0x12367a100_0 .var "RegWrite", 0 0;
v0x12367a1a0_0 .net "funct3", 2 0, L_0x123684480;  alias, 1 drivers
v0x12367a250_0 .net "funct7", 6 0, L_0x1236846a0;  alias, 1 drivers
v0x12367a360_0 .net "opcode", 6 0, L_0x1236843a0;  alias, 1 drivers
E_0x123620780 .event anyedge, v0x12367a360_0;
S_0x12367a500 .scope module, "dmem" "data_mem" 3 79, 5 1 0, S_0x12364dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x12367a750_0 .net *"_ivl_0", 31 0, L_0x1236849c0;  1 drivers
v0x12367a810_0 .net *"_ivl_3", 7 0, L_0x123684a60;  1 drivers
v0x12367a8c0_0 .net *"_ivl_4", 9 0, L_0x123684b80;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12367a980_0 .net *"_ivl_7", 1 0, L_0x1280780e8;  1 drivers
L_0x128078130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12367aa30_0 .net/2u *"_ivl_8", 31 0, L_0x128078130;  1 drivers
v0x12367ab20_0 .net "addr", 31 0, v0x12367b9d0_0;  alias, 1 drivers
v0x12367abd0_0 .net "clk", 0 0, v0x123683090_0;  alias, 1 drivers
v0x12367ac70 .array "mem", 255 0, 31 0;
v0x12367ad10_0 .net "mem_read", 0 0, v0x123679f80_0;  alias, 1 drivers
v0x12367ae20_0 .net "mem_write", 0 0, v0x12367a060_0;  alias, 1 drivers
v0x12367aeb0_0 .net "read_data", 31 0, L_0x123684ce0;  alias, 1 drivers
v0x12367af40_0 .net "write_data", 31 0, L_0x1236858c0;  alias, 1 drivers
E_0x12367a700 .event posedge, v0x12367abd0_0;
L_0x1236849c0 .array/port v0x12367ac70, L_0x123684b80;
L_0x123684a60 .part v0x12367b9d0_0, 2, 8;
L_0x123684b80 .concat [ 8 2 0 0], L_0x123684a60, L_0x1280780e8;
L_0x123684ce0 .functor MUXZ 32, L_0x128078130, L_0x1236849c0, v0x123679f80_0, C4<>;
S_0x12367b060 .scope module, "exec_unit" "execute" 3 89, 6 1 0, S_0x12364dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /INPUT 32 "instr";
    .port_info 8 /INPUT 1 "alu_src";
    .port_info 9 /INPUT 3 "funct3";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 32 "wb_data";
    .port_info 12 /OUTPUT 32 "alu_result";
    .port_info 13 /OUTPUT 1 "zero";
    .port_info 14 /OUTPUT 32 "rd1";
    .port_info 15 /OUTPUT 32 "rd2";
v0x12367dc60_0 .net "alu_control", 3 0, v0x12367bf10_0;  1 drivers
v0x12367dd50_0 .net "alu_op", 1 0, v0x1236701c0_0;  alias, 1 drivers
v0x12367dde0_0 .net "alu_result", 31 0, v0x12367b9d0_0;  alias, 1 drivers
v0x12367deb0_0 .net "alu_src", 0 0, v0x123679d90_0;  alias, 1 drivers
v0x12367df40_0 .net "clk", 0 0, v0x123683090_0;  alias, 1 drivers
v0x12367e050_0 .net "funct3", 2 0, L_0x123684480;  alias, 1 drivers
v0x12367e120_0 .net "funct7", 6 0, L_0x1236846a0;  alias, 1 drivers
v0x12367e1f0_0 .net "imm", 31 0, v0x12367c3d0_0;  1 drivers
v0x12367e280_0 .net "instr", 31 0, L_0x123683cf0;  alias, 1 drivers
v0x12367e390_0 .net "op2", 31 0, L_0x123685a60;  1 drivers
v0x12367e420_0 .net "rd", 4 0, L_0x1236847e0;  alias, 1 drivers
v0x12367e4b0_0 .net "rd1", 31 0, L_0x1236852e0;  alias, 1 drivers
v0x12367e540_0 .net "rd2", 31 0, L_0x1236858c0;  alias, 1 drivers
v0x12367e620_0 .net "reset", 0 0, v0x123683410_0;  alias, 1 drivers
v0x12367e6b0_0 .net "rs1", 4 0, L_0x123684880;  alias, 1 drivers
v0x12367e740_0 .net "rs2", 4 0, L_0x123684920;  alias, 1 drivers
v0x12367e7f0_0 .net "wb_data", 31 0, L_0x123686ab0;  alias, 1 drivers
v0x12367e9a0_0 .net "we", 0 0, v0x12367a100_0;  alias, 1 drivers
v0x12367ea30_0 .net "zero", 0 0, L_0x123685b80;  alias, 1 drivers
L_0x123685a60 .functor MUXZ 32, L_0x1236858c0, v0x12367c3d0_0, v0x123679d90_0, C4<>;
S_0x12367b440 .scope module, "alu_core" "alu" 6 52, 7 1 0, S_0x12367b060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x1280783b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12367b6f0_0 .net/2u *"_ivl_0", 31 0, L_0x1280783b8;  1 drivers
v0x12367b7b0_0 .net "a", 31 0, L_0x1236852e0;  alias, 1 drivers
v0x12367b860_0 .net "alu_control", 3 0, v0x12367bf10_0;  alias, 1 drivers
v0x12367b920_0 .net "b", 31 0, L_0x123685a60;  alias, 1 drivers
v0x12367b9d0_0 .var "result", 31 0;
v0x12367bab0_0 .net "zero", 0 0, L_0x123685b80;  alias, 1 drivers
E_0x12367b680 .event anyedge, v0x12367b860_0, v0x12367b7b0_0, v0x12367b920_0;
L_0x123685b80 .cmp/eq 32, v0x12367b9d0_0, L_0x1280783b8;
S_0x12367bbc0 .scope module, "alu_ctl" "alu_control" 6 35, 8 1 0, S_0x12367b060;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x12367be50_0 .net "ALUOp", 1 0, v0x1236701c0_0;  alias, 1 drivers
v0x12367bf10_0 .var "alu_control", 3 0;
v0x12367bfc0_0 .net "funct3", 2 0, L_0x123684480;  alias, 1 drivers
v0x12367c090_0 .net "funct7", 6 0, L_0x1236846a0;  alias, 1 drivers
E_0x12367bdf0 .event anyedge, v0x1236701c0_0, v0x12367a250_0, v0x12367a1a0_0;
S_0x12367c180 .scope module, "imm_generator" "imm_gen" 6 43, 9 1 0, S_0x12367b060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x12367c3d0_0 .var "imm_out", 31 0;
v0x12367c490_0 .net "instr", 31 0, L_0x123683cf0;  alias, 1 drivers
E_0x12367c370 .event anyedge, v0x12367c490_0;
S_0x12367c570 .scope module, "rf" "regfile" 6 22, 10 1 0, S_0x12367b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x12367c860_0 .net *"_ivl_0", 31 0, L_0x123684e40;  1 drivers
v0x12367c910_0 .net *"_ivl_10", 31 0, L_0x123685080;  1 drivers
v0x12367c9c0_0 .net *"_ivl_12", 6 0, L_0x123685120;  1 drivers
L_0x128078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12367ca80_0 .net *"_ivl_15", 1 0, L_0x128078250;  1 drivers
v0x12367cb30_0 .net *"_ivl_18", 31 0, L_0x123685470;  1 drivers
L_0x128078298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12367cc20_0 .net *"_ivl_21", 26 0, L_0x128078298;  1 drivers
L_0x1280782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12367ccd0_0 .net/2u *"_ivl_22", 31 0, L_0x1280782e0;  1 drivers
v0x12367cd80_0 .net *"_ivl_24", 0 0, L_0x123685590;  1 drivers
L_0x128078328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12367ce20_0 .net/2u *"_ivl_26", 31 0, L_0x128078328;  1 drivers
v0x12367cf30_0 .net *"_ivl_28", 31 0, L_0x1236856f0;  1 drivers
L_0x128078178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12367cfe0_0 .net *"_ivl_3", 26 0, L_0x128078178;  1 drivers
v0x12367d090_0 .net *"_ivl_30", 6 0, L_0x123685790;  1 drivers
L_0x128078370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12367d140_0 .net *"_ivl_33", 1 0, L_0x128078370;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12367d1f0_0 .net/2u *"_ivl_4", 31 0, L_0x1280781c0;  1 drivers
v0x12367d2a0_0 .net *"_ivl_6", 0 0, L_0x123684f60;  1 drivers
L_0x128078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12367d340_0 .net/2u *"_ivl_8", 31 0, L_0x128078208;  1 drivers
v0x12367d3f0_0 .net "clk", 0 0, v0x123683090_0;  alias, 1 drivers
v0x12367d580_0 .var/i "i", 31 0;
v0x12367d610_0 .net "rd", 4 0, L_0x1236847e0;  alias, 1 drivers
v0x12367d6a0_0 .net "rd1", 31 0, L_0x1236852e0;  alias, 1 drivers
v0x12367d730_0 .net "rd2", 31 0, L_0x1236858c0;  alias, 1 drivers
v0x12367d7c0 .array "regs", 31 0, 31 0;
v0x12367d850_0 .net "reset", 0 0, v0x123683410_0;  alias, 1 drivers
v0x12367d8e0_0 .net "rs1", 4 0, L_0x123684880;  alias, 1 drivers
v0x12367d980_0 .net "rs2", 4 0, L_0x123684920;  alias, 1 drivers
v0x12367da30_0 .net "wd", 31 0, L_0x123686ab0;  alias, 1 drivers
v0x12367dae0_0 .net "we", 0 0, v0x12367a100_0;  alias, 1 drivers
L_0x123684e40 .concat [ 5 27 0 0], L_0x123684880, L_0x128078178;
L_0x123684f60 .cmp/eq 32, L_0x123684e40, L_0x1280781c0;
L_0x123685080 .array/port v0x12367d7c0, L_0x123685120;
L_0x123685120 .concat [ 5 2 0 0], L_0x123684880, L_0x128078250;
L_0x1236852e0 .functor MUXZ 32, L_0x123685080, L_0x128078208, L_0x123684f60, C4<>;
L_0x123685470 .concat [ 5 27 0 0], L_0x123684920, L_0x128078298;
L_0x123685590 .cmp/eq 32, L_0x123685470, L_0x1280782e0;
L_0x1236856f0 .array/port v0x12367d7c0, L_0x123685790;
L_0x123685790 .concat [ 5 2 0 0], L_0x123684920, L_0x128078370;
L_0x1236858c0 .functor MUXZ 32, L_0x1236856f0, L_0x128078328, L_0x123685590, C4<>;
S_0x12367ebe0 .scope module, "fetch_unit" "cpu_fetch" 3 23, 11 1 0, S_0x12364dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
P_0x12367eda0 .param/str "MEMFILE" 0 11 2, "test_mem/relu.mem";
L_0x123683ed0 .functor AND 1, v0x123679e30_0, L_0x123685380, C4<1>, C4<1>;
L_0x128078058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12367fca0_0 .net/2u *"_ivl_0", 31 0, L_0x128078058;  1 drivers
v0x12367fd60_0 .net *"_ivl_5", 0 0, L_0x123683ed0;  1 drivers
v0x12367fe00_0 .net *"_ivl_6", 31 0, L_0x123683f80;  1 drivers
v0x12367fea0_0 .net *"_ivl_8", 31 0, L_0x1236840e0;  1 drivers
v0x12367ff50_0 .net "branch", 0 0, v0x123679e30_0;  alias, 1 drivers
v0x123680020_0 .net "branch_taken", 0 0, L_0x123685380;  alias, 1 drivers
v0x1236800b0_0 .net "branch_target", 31 0, L_0x123685d60;  alias, 1 drivers
v0x123680160_0 .net "clk", 0 0, v0x123683090_0;  alias, 1 drivers
v0x123680270_0 .net "instr", 31 0, L_0x123683cf0;  alias, 1 drivers
v0x123680380_0 .net "jal", 0 0, L_0x123685260;  alias, 1 drivers
v0x123680410_0 .net "jalr", 0 0, L_0x123686770;  alias, 1 drivers
v0x1236804a0_0 .net "jalr_target", 31 0, L_0x123685fe0;  alias, 1 drivers
v0x123680540_0 .net "next_pc", 31 0, L_0x123684240;  1 drivers
v0x123680600_0 .net "pc_out", 31 0, v0x12367fad0_0;  alias, 1 drivers
v0x123680690_0 .net "pc_plus4", 31 0, L_0x123683dd0;  1 drivers
v0x123680740_0 .net "reset", 0 0, v0x123683410_0;  alias, 1 drivers
L_0x123683dd0 .arith/sum 32, v0x12367fad0_0, L_0x128078058;
L_0x123683f80 .functor MUXZ 32, L_0x123683dd0, L_0x123685d60, L_0x123683ed0, C4<>;
L_0x1236840e0 .functor MUXZ 32, L_0x123683f80, L_0x123685fe0, L_0x123686770, C4<>;
L_0x123684240 .functor MUXZ 32, L_0x1236840e0, L_0x123685d60, L_0x123685260, C4<>;
S_0x12367ef80 .scope module, "imem" "instr_mem" 11 29, 12 1 0, S_0x12367ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x12367f150 .param/str "INIT_FILE" 0 12 2, "test_mem/relu.mem";
L_0x123683cf0 .functor BUFZ 32, L_0x1236839b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12367f230_0 .net *"_ivl_0", 31 0, L_0x1236839b0;  1 drivers
v0x12367f2f0_0 .net *"_ivl_3", 7 0, L_0x123683a70;  1 drivers
v0x12367f390_0 .net *"_ivl_4", 9 0, L_0x123683bb0;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12367f420_0 .net *"_ivl_7", 1 0, L_0x128078010;  1 drivers
v0x12367f4b0_0 .net "addr", 31 0, v0x12367fad0_0;  alias, 1 drivers
v0x12367f580_0 .net "instr", 31 0, L_0x123683cf0;  alias, 1 drivers
v0x12367f660 .array "mem", 255 0, 31 0;
L_0x1236839b0 .array/port v0x12367f660, L_0x123683bb0;
L_0x123683a70 .part v0x12367fad0_0, 2, 8;
L_0x123683bb0 .concat [ 8 2 0 0], L_0x123683a70, L_0x128078010;
S_0x12367f710 .scope module, "pc_inst" "pc" 11 21, 13 1 0, S_0x12367ebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x12367f980_0 .net "clk", 0 0, v0x123683090_0;  alias, 1 drivers
v0x12367fa20_0 .net "next_pc", 31 0, L_0x123684240;  alias, 1 drivers
v0x12367fad0_0 .var "pc_out", 31 0;
v0x12367fba0_0 .net "reset", 0 0, v0x123683410_0;  alias, 1 drivers
E_0x12367f930 .event posedge, v0x12367d850_0, v0x12367abd0_0;
S_0x1236808c0 .scope module, "imm_unit" "imm_gen" 3 49, 9 1 0, S_0x12364dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x123680aa0_0 .var "imm_out", 31 0;
v0x123680b50_0 .net "instr", 31 0, L_0x123683cf0;  alias, 1 drivers
    .scope S_0x12367f710;
T_0 ;
    %wait E_0x12367f930;
    %load/vec4 v0x12367fba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12367fad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12367fa20_0;
    %assign/vec4 v0x12367fad0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12367ef80;
T_1 ;
    %vpi_call 12 10 "$readmemh", P_0x12367f150, v0x12367f660 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1236808c0;
T_2 ;
    %wait E_0x12367c370;
    %load/vec4 v0x123680b50_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x123680b50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x123680b50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x123680b50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x123680b50_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123680b50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123680b50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123680b50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x123680b50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x123680b50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123680b50_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123680b50_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123680b50_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x123680aa0_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12364d760;
T_3 ;
    %wait E_0x123620780;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1236701c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12367a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123679f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12367a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123679e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123679ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123679d90_0, 0, 1;
    %load/vec4 v0x12367a360_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12367a100_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1236701c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123679d90_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12367a100_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1236701c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123679d90_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12367a100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123679f80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1236701c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123679d90_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12367a060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1236701c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123679d90_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123679e30_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1236701c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123679d90_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123679ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12367a100_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123679ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12367a100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123679d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1236701c0_0, 0, 2;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12367a500;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x12367a500;
T_5 ;
    %wait E_0x12367a700;
    %load/vec4 v0x12367ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12367af40_0;
    %load/vec4 v0x12367ab20_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12367ac70, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12367c570;
T_6 ;
    %wait E_0x12367a700;
    %load/vec4 v0x12367d850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12367d580_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x12367d580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12367d580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12367d7c0, 0, 4;
    %load/vec4 v0x12367d580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12367d580_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12367dae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x12367d610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x12367da30_0;
    %load/vec4 v0x12367d610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12367d7c0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12367bbc0;
T_7 ;
    %wait E_0x12367bdf0;
    %load/vec4 v0x12367be50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x12367c090_0;
    %load/vec4 v0x12367bfc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x12367bfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x12367c090_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x12367bf10_0, 0, 4;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12367c180;
T_8 ;
    %wait E_0x12367c370;
    %load/vec4 v0x12367c490_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12367c490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12367c490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12367c490_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12367c490_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12367c490_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12367c490_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12367c490_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x12367c490_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x12367c490_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12367c490_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12367c490_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12367c490_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x12367c3d0_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12367b440;
T_9 ;
    %wait E_0x12367b680;
    %load/vec4 v0x12367b860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.0 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %and;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.1 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %or;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.2 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %add;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.3 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %sub;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.4 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %xor;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.5 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.6 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.7 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.8 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.16, 8;
T_9.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.16, 8;
 ; End of false expr.
    %blend;
T_9.16;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v0x12367b7b0_0;
    %load/vec4 v0x12367b920_0;
    %mul;
    %store/vec4 v0x12367b9d0_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12364dac0;
T_10 ;
    %wait E_0x123617250;
    %load/vec4 v0x123681d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1236819b0_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x123681ca0_0;
    %store/vec4 v0x1236819b0_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x123681ca0_0;
    %nor/r;
    %store/vec4 v0x1236819b0_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x123682dc0_0;
    %store/vec4 v0x1236819b0_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x123682dc0_0;
    %nor/r;
    %store/vec4 v0x1236819b0_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x123682e50_0;
    %store/vec4 v0x1236819b0_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x123682e50_0;
    %nor/r;
    %store/vec4 v0x1236819b0_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12364dac0;
T_11 ;
    %wait E_0x12367a700;
    %load/vec4 v0x1236829f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123681c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123682020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1236824c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123682550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123682b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123682b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x123681e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x123681c10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x123681c10_0, 0;
    %load/vec4 v0x123682020_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x123682020_0, 0;
    %load/vec4 v0x123680f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x1236824c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1236824c0_0, 0;
T_11.4 ;
    %load/vec4 v0x123681050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x123682550_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x123682550_0, 0;
T_11.6 ;
    %load/vec4 v0x1236825e0_0;
    %cmpi/ne 111, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_11.10, 4;
    %load/vec4 v0x123682c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x123682b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x123682b00_0, 0;
T_11.8 ;
    %load/vec4 v0x1236825e0_0;
    %cmpi/e 51, 0, 7;
    %jmp/1 T_11.15, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x1236825e0_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 9;
T_11.15;
    %jmp/1 T_11.14, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x1236825e0_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 9;
T_11.14;
    %flag_get/vec4 4;
    %jmp/0 T_11.13, 4;
    %load/vec4 v0x123682ce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v0x123682b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x123682b00_0, 0;
T_11.11 ;
    %load/vec4 v0x123681120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0x1236827d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x123682b90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x123682b90_0, 0;
T_11.16 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12364de20;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123683090_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x12364de20;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x123683090_0;
    %inv;
    %store/vec4 v0x123683090_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12364de20;
T_14 ;
    %vpi_call 2 22 "$dumpfile", "sim/cpu_relu_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12364de20 {0 0 0};
    %vpi_call 2 24 "$display", "=== ReLU Benchmark ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123683410_0, 0, 1;
    %wait E_0x12367a700;
    %wait E_0x12367a700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123683410_0, 0, 1;
    %pushi/vec4 25, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12367a700;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "Result memory: %0d %0d %0d %0d", &A<v0x12367ac70, 0>, &A<v0x12367ac70, 1>, &A<v0x12367ac70, 2>, &A<v0x12367ac70, 3> {0 0 0};
    %vpi_call 2 33 "$display", "Cycles       : %0d", v0x123683120_0 {0 0 0};
    %vpi_call 2 34 "$display", "Instructions : %0d", v0x1236831c0_0 {0 0 0};
    %vpi_call 2 35 "$display", "Mem reads    : %0d", v0x123683270_0 {0 0 0};
    %vpi_call 2 36 "$display", "Mem writes   : %0d", v0x123683320_0 {0 0 0};
    %vpi_call 2 37 "$display", "RF reads     : %0d", v0x1236834a0_0 {0 0 0};
    %vpi_call 2 38 "$display", "RF writes    : %0d", v0x123683550_0 {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench/cpu_relu_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/data_mem.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
