INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Frank Andes/Documents/VScode_VHDL/DSD2-Lab5/VerToVhdl/VerToVhdl.srcs/sim_1/new/MemoryStageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemoryStage_tb'
