;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP #12, @0
	JMZ @12, #405
	SUB #12, @0
	SUB 12, @10
	CMP -207, <-120
	SPL <121, 103
	SLT #270, <1
	SUB 12, @10
	ADD -1, <-20
	MOV -1, <-20
	SPL <121, 103
	SUB 12, @10
	SUB #12, @0
	CMP -207, <-120
	SUB @121, 103
	CMP #12, @0
	SLT 20, @12
	DJN 312, #554
	SPL @12, #0
	SPL @12, #0
	SPL @12, #0
	SPL <121, 103
	SPL <121, 103
	SPL <121, 103
	CMP @121, 103
	SLT #270, <1
	JMN @12, @2
	SPL @12, #0
	SPL @12, #0
	CMP #72, @201
	ADD 211, 60
	CMP #12, @0
	ADD 211, 60
	SPL 0, <-2
	CMP -207, <-120
	SLT 130, 9
	CMP -207, <-120
	CMP #12, @0
	SUB 210, 60
	SUB 12, @10
	SPL 0, <-2
	SPL 0, <-2
	SUB 210, 60
	SLT 211, 60
	SPL 0, <-2
	MOV -1, <-20
