Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Dec 08 16:41:43 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 12 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   avr_rx_busy_IBUF
   avr_tx_IBUF
   cclk_IBUF
   hdmi/dvi/fifo/fifo/ram/Mram_mem1_RAMD_D1_O
   hdmi/dvi/fifo/fifo/ram/Mram_mem2_RAMD_D1_O
   hdmi/dvi/fifo/fifo/ram/Mram_mem3_RAMD_D1_O
   hdmi/dvi/fifo/fifo/ram/Mram_mem4_RAMD_D1_O
   hdmi/dvi/fifo/fifo/ram/Mram_mem5_RAMD_D1_O
   rst_n_IBUF
   spi_mosi_IBUF
   spi_sck_IBUF
   spi_ss_IBUF


