$date
	Fri Aug 30 12:18:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module asyncfifo_tb $end
$var wire 8 ! out [7:0] $end
$var wire 1 " mem_full $end
$var wire 1 # mem_empty $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % read_clk $end
$var reg 1 & read_en $end
$var reg 1 ' reset $end
$var reg 1 ( write_clk $end
$var reg 1 ) write_en $end
$scope module dut $end
$var wire 8 * data_in [7:0] $end
$var wire 1 " full $end
$var wire 1 % read_clk $end
$var wire 1 & read_en $end
$var wire 1 ' reset $end
$var wire 1 ( write_clk $end
$var wire 1 ) write_en $end
$var wire 1 # empty $end
$var reg 8 + out [7:0] $end
$var reg 4 , read_pointer [3:0] $end
$var reg 4 - write_pointer [3:0] $end
$upscope $end
$scope task read_task $end
$upscope $end
$scope task write_task $end
$upscope $end
$upscope $end
$scope module asyncfifo_tb $end
$scope module dut $end
$upscope $end
$scope task read_task $end
$upscope $end
$scope task write_task $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx -
bx ,
bx +
b0 *
0)
0(
1'
0&
0%
b0 $
x#
x"
bx !
$end
#5
1(
#10
0"
1#
b0 -
b0 ,
0(
0'
1%
#15
1(
#20
0(
b100100 $
b100100 *
1)
1'
0%
#25
0#
b1 -
1(
#30
0(
1%
#35
b10 -
1(
#40
0(
0%
#45
b11 -
1(
#50
0(
1%
#55
b100 -
1(
#60
0(
0%
1&
0)
#65
1(
#70
b1 ,
b100100 !
b100100 +
0(
1%
#75
1(
#80
0(
0%
#85
1(
#90
b10 ,
0(
1%
#95
1(
#100
0(
0%
b10000001 $
b10000001 *
0&
1)
#105
b101 -
1(
#110
0(
1%
#115
b110 -
1(
#120
0(
0%
#125
b111 -
1(
#130
0(
1%
#135
b1000 -
1(
#140
0(
0%
b1001 $
b1001 *
#145
b1001 -
1(
#150
0(
1%
#155
1"
b1010 -
1(
#160
0(
0%
#165
1(
#170
0(
1%
#175
1(
#180
0(
0%
#185
1(
#190
0(
1%
#195
1(
#200
0(
0%
#205
1(
#210
0(
1%
#215
1(
#220
0(
0%
#225
1(
#230
0(
1%
#235
1(
#240
0(
0%
#245
1(
#250
0(
1%
#255
1(
#260
0(
0%
#265
1(
#270
0(
1%
#275
1(
#280
0(
0%
#285
1(
#290
0(
1%
#295
1(
#300
0(
0%
#305
1(
#310
0(
1%
#315
1(
#320
0(
0%
#325
1(
#330
0(
1%
#335
1(
#340
0(
0%
#345
1(
#350
0(
1%
