TimeQuest Timing Analyzer report for uart_tx
Fri Dec 02 10:45:17 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Hold: 'clk'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1200mV 85C Model Metastability Report
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 0C Model Metastability Report
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clk'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast 1200mV 0C Model Metastability Report
 40. Multicorner Timing Analysis Summary
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Board Trace Model Assignments
 44. Input Transition Times
 45. Signal Integrity Metrics (Slow 1200mv 0c Model)
 46. Signal Integrity Metrics (Slow 1200mv 85c Model)
 47. Signal Integrity Metrics (Fast 1200mv 0c Model)
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; uart_tx                                           ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 232.72 MHz ; 232.72 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.297 ; -252.676           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.430 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.201 ; -200.521                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                               ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.297 ; timer_cnt[0]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.216      ;
; -3.278 ; timer_cnt[24]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.197      ;
; -3.275 ; timer_cnt[24]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.194      ;
; -3.273 ; timer_cnt[24]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.192      ;
; -3.272 ; timer_cnt[24]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.191      ;
; -3.272 ; timer_cnt[24]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.191      ;
; -3.265 ; timer_cnt[26]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.184      ;
; -3.262 ; timer_cnt[26]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.181      ;
; -3.260 ; timer_cnt[26]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.179      ;
; -3.259 ; timer_cnt[26]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.178      ;
; -3.259 ; timer_cnt[26]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.178      ;
; -3.234 ; timer_cnt[31]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.574     ; 3.661      ;
; -3.231 ; timer_cnt[31]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.574     ; 3.658      ;
; -3.229 ; timer_cnt[31]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.574     ; 3.656      ;
; -3.228 ; timer_cnt[31]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.574     ; 3.655      ;
; -3.228 ; timer_cnt[31]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.574     ; 3.655      ;
; -3.192 ; timer_cnt[17]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.617      ;
; -3.189 ; timer_cnt[17]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.614      ;
; -3.187 ; timer_cnt[1]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.106      ;
; -3.186 ; timer_cnt[17]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.611      ;
; -3.186 ; timer_cnt[17]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.611      ;
; -3.185 ; timer_cnt[17]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.610      ;
; -3.183 ; timer_cnt[19]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.608      ;
; -3.180 ; timer_cnt[19]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.605      ;
; -3.177 ; timer_cnt[19]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.602      ;
; -3.177 ; timer_cnt[19]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.602      ;
; -3.176 ; timer_cnt[19]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.601      ;
; -3.162 ; timer_cnt[0]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.081      ;
; -3.161 ; timer_cnt[28]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.080      ;
; -3.158 ; timer_cnt[28]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.077      ;
; -3.156 ; timer_cnt[28]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.075      ;
; -3.155 ; timer_cnt[28]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.074      ;
; -3.155 ; timer_cnt[28]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.074      ;
; -3.152 ; timer_cnt[2]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.071      ;
; -3.150 ; timer_cnt[1]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.069      ;
; -3.125 ; timer_cnt[29]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.044      ;
; -3.122 ; timer_cnt[29]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.041      ;
; -3.120 ; timer_cnt[29]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.039      ;
; -3.119 ; timer_cnt[29]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.038      ;
; -3.119 ; timer_cnt[29]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.038      ;
; -3.114 ; timer_cnt[30]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.033      ;
; -3.111 ; timer_cnt[30]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.030      ;
; -3.109 ; timer_cnt[30]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.028      ;
; -3.108 ; timer_cnt[30]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.027      ;
; -3.108 ; timer_cnt[30]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 4.027      ;
; -3.089 ; timer_cnt[1]                    ; timer_cnt[30]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 4.009      ;
; -3.069 ; timer_cnt[25]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.989      ;
; -3.066 ; timer_cnt[25]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.986      ;
; -3.064 ; timer_cnt[25]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.984      ;
; -3.063 ; timer_cnt[25]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.983      ;
; -3.063 ; timer_cnt[25]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.983      ;
; -3.052 ; timer_cnt[1]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.971      ;
; -3.052 ; timer_cnt[0]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.971      ;
; -3.045 ; timer_cnt[23]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.965      ;
; -3.042 ; timer_cnt[23]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.962      ;
; -3.041 ; timer_cnt[22]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.961      ;
; -3.040 ; timer_cnt[23]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.960      ;
; -3.039 ; timer_cnt[23]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; timer_cnt[23]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.959      ;
; -3.039 ; timer_cnt[3]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.958      ;
; -3.038 ; timer_cnt[22]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.958      ;
; -3.037 ; timer_cnt[0]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.956      ;
; -3.036 ; timer_cnt[22]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.956      ;
; -3.035 ; timer_cnt[22]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.955      ;
; -3.035 ; timer_cnt[22]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.955      ;
; -3.017 ; timer_cnt[2]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.936      ;
; -3.006 ; timer_cnt[4]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.925      ;
; -3.006 ; timer_cnt[9]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.925      ;
; -3.003 ; timer_cnt[9]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.922      ;
; -3.002 ; timer_cnt[3]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.921      ;
; -3.001 ; timer_cnt[9]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.920      ;
; -3.000 ; timer_cnt[9]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.919      ;
; -3.000 ; timer_cnt[9]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.919      ;
; -2.991 ; timer_cnt[0]                    ; timer_cnt[30]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.911      ;
; -2.976 ; timer_cnt[15]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.401      ;
; -2.975 ; timer_cnt[0]                    ; timer_cnt[29]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.895      ;
; -2.973 ; timer_cnt[15]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.398      ;
; -2.971 ; timer_cnt[1]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.890      ;
; -2.970 ; timer_cnt[15]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.395      ;
; -2.970 ; timer_cnt[15]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.395      ;
; -2.969 ; timer_cnt[15]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.576     ; 3.394      ;
; -2.957 ; timer_cnt[16]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.876      ;
; -2.954 ; timer_cnt[16]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.873      ;
; -2.953 ; timer_cnt[7]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.873      ;
; -2.952 ; timer_cnt[16]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.871      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_BIT0 ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_BIT1 ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_BIT2 ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_BIT3 ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_BIT4 ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_BIT5 ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_BIT6 ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_BIT7 ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; uart_tx:uart_tx_m0|bit_timer[9] ; uart_tx:uart_tx_m0|state.S_STOP ; clk          ; clk         ; 1.000        ; -0.078     ; 3.874      ;
; -2.951 ; timer_cnt[16]                   ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.870      ;
; -2.951 ; timer_cnt[16]                   ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.870      ;
; -2.947 ; timer_cnt[10]                   ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.866      ;
; -2.944 ; timer_cnt[10]                   ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.863      ;
; -2.943 ; timer_cnt[1]                    ; timer_cnt[28]                   ; clk          ; clk         ; 1.000        ; -0.081     ; 3.863      ;
; -2.942 ; timer_cnt[10]                   ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.082     ; 3.861      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; buf_data[1]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.170      ;
; 0.431 ; buf_data[5]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.171      ;
; 0.433 ; buf_data[2]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.173      ;
; 0.445 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.094      ;
; 0.447 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.096      ;
; 0.447 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.174      ;
; 0.450 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.099      ;
; 0.450 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.099      ;
; 0.453 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; buf_data[6]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.193      ;
; 0.454 ; wr_state.S_WR_SEND                                                                                                                                           ; wr_state.S_WR_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.460 ; buf_data[0]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.200      ;
; 0.463 ; buf_data[4]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.203      ;
; 0.477 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.126      ;
; 0.478 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.127      ;
; 0.479 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.128      ;
; 0.487 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.214      ;
; 0.494 ; buf_data[3]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.486      ; 1.234      ;
; 0.500 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.507 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.524 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.251      ;
; 0.543 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.395      ; 1.192      ;
; 0.634 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.573      ; 1.419      ;
; 0.637 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.930      ;
; 0.647 ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                              ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.940      ;
; 0.649 ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT1                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.942      ;
; 0.651 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.944      ;
; 0.693 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.986      ;
; 0.708 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.001      ;
; 0.721 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.014      ;
; 0.722 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.015      ;
; 0.725 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.018      ;
; 0.732 ; buf_wrreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.025      ;
; 0.743 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.748 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; byte_cnt[6]                                                                                                                                                  ; byte_cnt[6]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.045      ;
; 0.754 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.481      ;
; 0.755 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.573      ; 1.541      ;
; 0.757 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.050      ;
; 0.760 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[30]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; timer_cnt[24]                                                                                                                                                ; timer_cnt[24]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; timer_cnt[26]                                                                                                                                                ; timer_cnt[26]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[28]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; rd_state.S_RD_IDLE                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.060      ;
; 0.768 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.060      ;
; 0.775 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.573      ; 1.560      ;
; 0.776 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.069      ;
; 0.781 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.074      ;
; 0.786 ; timer_cnt[0]                                                                                                                                                 ; timer_cnt[0]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.079      ;
; 0.789 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 1.081      ;
; 0.792 ; buf_rdreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.085      ;
; 0.794 ; byte_cnt[3]                                                                                                                                                  ; byte_cnt[3]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.087      ;
; 0.795 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.088      ;
; 0.797 ; byte_cnt[1]                                                                                                                                                  ; byte_cnt[1]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.090      ;
; 0.799 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.092      ;
; 0.800 ; byte_cnt[2]                                                                                                                                                  ; byte_cnt[2]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.093      ;
; 0.811 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.473      ; 1.538      ;
; 0.813 ; byte_cnt[0]                                                                                                                                                  ; byte_cnt[0]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.106      ;
; 0.836 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.129      ;
; 0.840 ; uart_tx:uart_tx_m0|state.S_BIT2                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 1.133      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[0]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[1]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[2]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[3]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[4]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[5]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[6]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[7]                                                                                                                                         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[0]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[1]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[2]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[3]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[4]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[5]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[6]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_rdreq                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_wrreq                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[0]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[1]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[2]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[3]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[4]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[5]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[6]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[7]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_SEND                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[0]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[10]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[11]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[12]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[13]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[14]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[15]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[16]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[17]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[18]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[19]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[1]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[20]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[21]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[22]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[23]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[24]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[25]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[26]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[27]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[28]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[29]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[2]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[30]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[31]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[3]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[4]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[5]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[6]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[7]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[8]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[9]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[0]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[11]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[12]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[13]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[14]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[15]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[1]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[2]                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 8.191 ; 8.329 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 7.901 ; 8.034 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 249.94 MHz ; 238.04 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.001 ; -223.862          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.402 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.201 ; -200.521                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                 ;
+--------+----------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.001 ; timer_cnt[24]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.932      ;
; -2.998 ; timer_cnt[24]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.929      ;
; -2.996 ; timer_cnt[24]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.927      ;
; -2.995 ; timer_cnt[24]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.926      ;
; -2.995 ; timer_cnt[24]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.926      ;
; -2.990 ; timer_cnt[26]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.921      ;
; -2.987 ; timer_cnt[26]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.918      ;
; -2.985 ; timer_cnt[26]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.916      ;
; -2.984 ; timer_cnt[26]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.915      ;
; -2.984 ; timer_cnt[26]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.915      ;
; -2.973 ; timer_cnt[31]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.534     ; 3.441      ;
; -2.970 ; timer_cnt[31]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.534     ; 3.438      ;
; -2.968 ; timer_cnt[31]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.534     ; 3.436      ;
; -2.967 ; timer_cnt[31]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.534     ; 3.435      ;
; -2.967 ; timer_cnt[31]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.534     ; 3.435      ;
; -2.891 ; timer_cnt[28]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.822      ;
; -2.888 ; timer_cnt[28]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.819      ;
; -2.886 ; timer_cnt[28]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.817      ;
; -2.885 ; timer_cnt[19]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.347      ;
; -2.885 ; timer_cnt[28]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.816      ;
; -2.885 ; timer_cnt[28]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.816      ;
; -2.882 ; timer_cnt[19]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.344      ;
; -2.881 ; timer_cnt[17]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.343      ;
; -2.880 ; timer_cnt[19]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.342      ;
; -2.879 ; timer_cnt[19]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.341      ;
; -2.879 ; timer_cnt[19]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.341      ;
; -2.878 ; timer_cnt[17]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.340      ;
; -2.876 ; timer_cnt[17]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.338      ;
; -2.875 ; timer_cnt[17]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.337      ;
; -2.875 ; timer_cnt[17]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.337      ;
; -2.868 ; timer_cnt[0]                     ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.799      ;
; -2.867 ; timer_cnt[25]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.796      ;
; -2.864 ; timer_cnt[25]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.793      ;
; -2.862 ; timer_cnt[25]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.791      ;
; -2.861 ; timer_cnt[25]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.790      ;
; -2.861 ; timer_cnt[25]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.790      ;
; -2.844 ; timer_cnt[29]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.775      ;
; -2.841 ; timer_cnt[29]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.772      ;
; -2.839 ; timer_cnt[29]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.770      ;
; -2.838 ; timer_cnt[29]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.769      ;
; -2.838 ; timer_cnt[29]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.769      ;
; -2.836 ; timer_cnt[30]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.767      ;
; -2.833 ; timer_cnt[30]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.764      ;
; -2.831 ; timer_cnt[30]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.762      ;
; -2.830 ; timer_cnt[30]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.761      ;
; -2.830 ; timer_cnt[30]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.761      ;
; -2.827 ; timer_cnt[23]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.756      ;
; -2.824 ; timer_cnt[23]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.753      ;
; -2.823 ; timer_cnt[22]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.752      ;
; -2.822 ; timer_cnt[23]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.751      ;
; -2.821 ; timer_cnt[23]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; timer_cnt[23]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.750      ;
; -2.820 ; timer_cnt[22]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.749      ;
; -2.818 ; timer_cnt[22]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.747      ;
; -2.817 ; timer_cnt[22]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.746      ;
; -2.817 ; timer_cnt[22]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.746      ;
; -2.749 ; timer_cnt[0]                     ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.680      ;
; -2.748 ; timer_cnt[1]                     ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.679      ;
; -2.743 ; timer_cnt[2]                     ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.674      ;
; -2.735 ; timer_cnt[15]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.197      ;
; -2.732 ; timer_cnt[15]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.194      ;
; -2.730 ; timer_cnt[15]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.192      ;
; -2.729 ; timer_cnt[15]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.191      ;
; -2.729 ; timer_cnt[15]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.540     ; 3.191      ;
; -2.727 ; timer_cnt[1]                     ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.658      ;
; -2.726 ; timer_cnt[21]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.655      ;
; -2.723 ; timer_cnt[21]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.652      ;
; -2.722 ; timer_cnt[9]                     ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.653      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_BIT0 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_BIT1 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_BIT2 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_BIT3 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_BIT4 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_BIT5 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_BIT6 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_BIT7 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; uart_tx:uart_tx_m0|bit_timer[9]  ; uart_tx:uart_tx_m0|state.S_STOP ; clk          ; clk         ; 1.000        ; -0.071     ; 3.652      ;
; -2.721 ; timer_cnt[21]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.650      ;
; -2.720 ; timer_cnt[21]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.649      ;
; -2.720 ; timer_cnt[21]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.073     ; 3.649      ;
; -2.719 ; timer_cnt[9]                     ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.650      ;
; -2.717 ; timer_cnt[9]                     ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.648      ;
; -2.716 ; timer_cnt[9]                     ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.647      ;
; -2.716 ; timer_cnt[9]                     ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.647      ;
; -2.681 ; timer_cnt[27]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.612      ;
; -2.678 ; timer_cnt[27]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.609      ;
; -2.677 ; timer_cnt[16]                    ; timer_cnt[23]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.608      ;
; -2.676 ; timer_cnt[27]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.607      ;
; -2.675 ; timer_cnt[27]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.606      ;
; -2.675 ; timer_cnt[27]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.606      ;
; -2.674 ; timer_cnt[16]                    ; timer_cnt[22]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.605      ;
; -2.672 ; timer_cnt[16]                    ; timer_cnt[25]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.603      ;
; -2.671 ; timer_cnt[16]                    ; timer_cnt[20]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.602      ;
; -2.671 ; timer_cnt[16]                    ; timer_cnt[21]                   ; clk          ; clk         ; 1.000        ; -0.071     ; 3.602      ;
; -2.668 ; uart_tx:uart_tx_m0|bit_timer[10] ; uart_tx:uart_tx_m0|state.S_BIT0 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.599      ;
; -2.668 ; uart_tx:uart_tx_m0|bit_timer[10] ; uart_tx:uart_tx_m0|state.S_BIT1 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.599      ;
; -2.668 ; uart_tx:uart_tx_m0|bit_timer[10] ; uart_tx:uart_tx_m0|state.S_BIT2 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.599      ;
; -2.668 ; uart_tx:uart_tx_m0|bit_timer[10] ; uart_tx:uart_tx_m0|state.S_BIT3 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.599      ;
; -2.668 ; uart_tx:uart_tx_m0|bit_timer[10] ; uart_tx:uart_tx_m0|state.S_BIT4 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.599      ;
; -2.668 ; uart_tx:uart_tx_m0|bit_timer[10] ; uart_tx:uart_tx_m0|state.S_BIT5 ; clk          ; clk         ; 1.000        ; -0.071     ; 3.599      ;
+--------+----------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; wr_state.S_WR_SEND                                                                                                                                           ; wr_state.S_WR_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.413 ; buf_data[1]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.071      ;
; 0.413 ; buf_data[5]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.071      ;
; 0.415 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 0.992      ;
; 0.415 ; buf_data[2]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.073      ;
; 0.418 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 0.995      ;
; 0.419 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 0.996      ;
; 0.419 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 0.996      ;
; 0.425 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.073      ;
; 0.433 ; buf_data[6]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.091      ;
; 0.441 ; buf_data[0]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.099      ;
; 0.444 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.021      ;
; 0.444 ; buf_data[4]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.102      ;
; 0.447 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.024      ;
; 0.447 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.024      ;
; 0.465 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.113      ;
; 0.469 ; buf_data[3]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.428      ; 1.127      ;
; 0.470 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.478 ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.481 ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.748      ;
; 0.495 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.143      ;
; 0.510 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.347      ; 1.087      ;
; 0.567 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.535      ; 1.297      ;
; 0.592 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.859      ;
; 0.602 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.869      ;
; 0.605 ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                              ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.872      ;
; 0.607 ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT1                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.874      ;
; 0.618 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.885      ;
; 0.641 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.908      ;
; 0.642 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.909      ;
; 0.645 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.912      ;
; 0.654 ; buf_wrreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.921      ;
; 0.659 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.535      ; 1.389      ;
; 0.664 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.931      ;
; 0.689 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.535      ; 1.419      ;
; 0.693 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.697 ; byte_cnt[6]                                                                                                                                                  ; byte_cnt[6]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.348      ;
; 0.704 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; timer_cnt[24]                                                                                                                                                ; timer_cnt[24]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; timer_cnt[26]                                                                                                                                                ; timer_cnt[26]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[28]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[30]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.719 ; rd_state.S_RD_IDLE                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.986      ;
; 0.723 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.990      ;
; 0.729 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.997      ;
; 0.732 ; timer_cnt[0]                                                                                                                                                 ; timer_cnt[0]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 1.000      ;
; 0.735 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.002      ;
; 0.739 ; buf_rdreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.006      ;
; 0.741 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.008      ;
; 0.743 ; byte_cnt[2]                                                                                                                                                  ; byte_cnt[2]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.010      ;
; 0.746 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.013      ;
; 0.747 ; byte_cnt[1]                                                                                                                                                  ; byte_cnt[1]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.014      ;
; 0.748 ; byte_cnt[3]                                                                                                                                                  ; byte_cnt[3]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.015      ;
; 0.751 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.418      ; 1.399      ;
; 0.772 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 1.039      ;
; 0.773 ; byte_cnt[0]                                                                                                                                                  ; byte_cnt[0]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 1.040      ;
; 0.778 ; uart_tx:uart_tx_m0|state.S_BIT2                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 1.045      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[0]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[1]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[2]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[3]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[4]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[5]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[6]                                                                                                                                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[7]                                                                                                                                         ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[0]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[1]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[2]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[3]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[4]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[5]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_data[6]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_rdreq                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; buf_wrreq                                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[0]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[1]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[2]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[3]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[4]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[5]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[6]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; byte_cnt[7]                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_SEND                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[0]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[10]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[11]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[12]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[13]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[14]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[15]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[16]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[17]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[18]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[19]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[1]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[20]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[21]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[22]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[23]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[24]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[25]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[26]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[27]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[28]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[29]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[2]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[30]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[31]                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[3]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[4]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[5]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[6]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[7]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[8]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; timer_cnt[9]                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[0]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[11]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[12]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[13]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[14]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[15]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[1]                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[2]                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 7.373 ; 7.677 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 7.095 ; 7.389 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.882 ; -41.226           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.151 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -130.624                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                           ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.882 ; timer_cnt[1]                        ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.833      ;
; -0.868 ; timer_cnt[0]                        ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.819      ;
; -0.848 ; timer_cnt[17]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.599      ;
; -0.845 ; timer_cnt[17]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.596      ;
; -0.845 ; timer_cnt[19]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.596      ;
; -0.842 ; timer_cnt[17]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.593      ;
; -0.842 ; timer_cnt[19]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.593      ;
; -0.841 ; timer_cnt[17]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.592      ;
; -0.840 ; timer_cnt[17]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.591      ;
; -0.839 ; timer_cnt[19]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.590      ;
; -0.838 ; timer_cnt[19]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.589      ;
; -0.837 ; timer_cnt[19]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.588      ;
; -0.836 ; timer_cnt[1]                        ; timer_cnt[30]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.786      ;
; -0.822 ; timer_cnt[1]                        ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.773      ;
; -0.814 ; timer_cnt[1]                        ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.765      ;
; -0.811 ; timer_cnt[3]                        ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.762      ;
; -0.806 ; timer_cnt[24]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.757      ;
; -0.805 ; timer_cnt[26]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.756      ;
; -0.803 ; timer_cnt[24]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.754      ;
; -0.802 ; timer_cnt[26]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.753      ;
; -0.801 ; timer_cnt[2]                        ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.752      ;
; -0.800 ; timer_cnt[24]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.751      ;
; -0.800 ; timer_cnt[0]                        ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.751      ;
; -0.799 ; timer_cnt[24]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.750      ;
; -0.799 ; timer_cnt[26]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.750      ;
; -0.798 ; timer_cnt[22]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; timer_cnt[24]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.749      ;
; -0.798 ; timer_cnt[26]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.749      ;
; -0.797 ; timer_cnt[23]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.748      ;
; -0.797 ; timer_cnt[26]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.748      ;
; -0.795 ; timer_cnt[22]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.746      ;
; -0.794 ; timer_cnt[23]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.745      ;
; -0.792 ; timer_cnt[22]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.743      ;
; -0.791 ; timer_cnt[31]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.543      ;
; -0.791 ; timer_cnt[22]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.742      ;
; -0.791 ; timer_cnt[23]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.742      ;
; -0.790 ; timer_cnt[22]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.741      ;
; -0.790 ; timer_cnt[23]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.741      ;
; -0.789 ; timer_cnt[23]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.740      ;
; -0.788 ; timer_cnt[31]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.540      ;
; -0.788 ; timer_cnt[0]                        ; timer_cnt[30]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.738      ;
; -0.785 ; timer_cnt[31]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.537      ;
; -0.784 ; timer_cnt[31]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.536      ;
; -0.783 ; timer_cnt[31]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.235     ; 1.535      ;
; -0.778 ; timer_cnt[25]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.729      ;
; -0.777 ; timer_cnt[7]                        ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.728      ;
; -0.776 ; timer_cnt[28]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.727      ;
; -0.775 ; timer_cnt[25]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.726      ;
; -0.774 ; timer_cnt[0]                        ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.725      ;
; -0.773 ; timer_cnt[28]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.724      ;
; -0.772 ; timer_cnt[1]                        ; timer_cnt[29]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.722      ;
; -0.772 ; timer_cnt[25]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.723      ;
; -0.771 ; timer_cnt[25]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.722      ;
; -0.770 ; timer_cnt[25]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.721      ;
; -0.770 ; timer_cnt[28]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.721      ;
; -0.769 ; timer_cnt[28]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.720      ;
; -0.768 ; timer_cnt[1]                        ; timer_cnt[28]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.718      ;
; -0.768 ; timer_cnt[28]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.719      ;
; -0.765 ; timer_cnt[3]                        ; timer_cnt[30]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.715      ;
; -0.759 ; timer_cnt[1]                        ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.710      ;
; -0.758 ; timer_cnt[0]                        ; timer_cnt[29]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.708      ;
; -0.755 ; timer_cnt[29]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.706      ;
; -0.754 ; timer_cnt[15]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.505      ;
; -0.753 ; timer_cnt[30]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.704      ;
; -0.752 ; timer_cnt[29]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.703      ;
; -0.751 ; timer_cnt[15]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.502      ;
; -0.751 ; timer_cnt[3]                        ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.702      ;
; -0.750 ; timer_cnt[30]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.701      ;
; -0.749 ; timer_cnt[29]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.700      ;
; -0.748 ; timer_cnt[15]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.499      ;
; -0.748 ; timer_cnt[29]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.699      ;
; -0.747 ; timer_cnt[15]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.498      ;
; -0.747 ; timer_cnt[30]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.698      ;
; -0.747 ; timer_cnt[29]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.698      ;
; -0.746 ; timer_cnt[15]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.236     ; 1.497      ;
; -0.746 ; timer_cnt[30]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.697      ;
; -0.745 ; timer_cnt[30]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.696      ;
; -0.745 ; timer_cnt[0]                        ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.696      ;
; -0.743 ; timer_cnt[5]                        ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.694      ;
; -0.743 ; timer_cnt[3]                        ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.694      ;
; -0.741 ; timer_cnt[1]                        ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.692      ;
; -0.733 ; timer_cnt[4]                        ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.684      ;
; -0.733 ; timer_cnt[2]                        ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.684      ;
; -0.731 ; timer_cnt[7]                        ; timer_cnt[30]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.681      ;
; -0.731 ; timer_cnt[21]                       ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.682      ;
; -0.728 ; timer_cnt[21]                       ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.679      ;
; -0.725 ; timer_cnt[21]                       ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.676      ;
; -0.724 ; timer_cnt[21]                       ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.675      ;
; -0.723 ; timer_cnt[21]                       ; timer_cnt[21]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.674      ;
; -0.721 ; timer_cnt[2]                        ; timer_cnt[30]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.671      ;
; -0.720 ; timer_cnt[0]                        ; timer_cnt[28]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.670      ;
; -0.717 ; timer_cnt[7]                        ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.668      ;
; -0.715 ; uart_tx:uart_tx_m0|tx_data_latch[2] ; uart_tx:uart_tx_m0|txd ; clk          ; clk         ; 1.000        ; -0.207     ; 1.495      ;
; -0.709 ; timer_cnt[7]                        ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.660      ;
; -0.709 ; timer_cnt[9]                        ; timer_cnt[23]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.660      ;
; -0.707 ; timer_cnt[2]                        ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.658      ;
; -0.706 ; timer_cnt[9]                        ; timer_cnt[22]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.657      ;
; -0.704 ; timer_cnt[1]                        ; timer_cnt[27]          ; clk          ; clk         ; 1.000        ; -0.037     ; 1.654      ;
; -0.703 ; timer_cnt[9]                        ; timer_cnt[25]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.654      ;
; -0.702 ; timer_cnt[9]                        ; timer_cnt[20]          ; clk          ; clk         ; 1.000        ; -0.036     ; 1.653      ;
+--------+-------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; buf_data[2]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; buf_data[5]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.479      ;
; 0.156 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.479      ;
; 0.159 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.440      ;
; 0.159 ; buf_data[1]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.487      ;
; 0.159 ; buf_data[6]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.441      ;
; 0.161 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.442      ;
; 0.161 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.442      ;
; 0.164 ; buf_data[0]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.492      ;
; 0.171 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.452      ;
; 0.172 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.453      ;
; 0.172 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; buf_data[4]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.500      ;
; 0.173 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.454      ;
; 0.175 ; buf_data[3]                                                                                                                                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.224      ; 0.503      ;
; 0.186 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wr_state.S_WR_SEND                                                                                                                                           ; wr_state.S_WR_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.510      ;
; 0.193 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.198 ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.207 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.177      ; 0.488      ;
; 0.257 ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                              ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT1                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.379      ;
; 0.259 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.382      ;
; 0.265 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.585      ;
; 0.265 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.270 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.396      ;
; 0.284 ; buf_wrreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.405      ;
; 0.296 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.044      ; 0.424      ;
; 0.298 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.622      ;
; 0.300 ; byte_cnt[6]                                                                                                                                                  ; byte_cnt[6]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.303 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; timer_cnt[24]                                                                                                                                                ; timer_cnt[24]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[30]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; timer_cnt[26]                                                                                                                                                ; timer_cnt[26]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[28]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; rd_state.S_RD_IDLE                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.312 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.433      ;
; 0.315 ; timer_cnt[0]                                                                                                                                                 ; timer_cnt[0]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.637      ;
; 0.318 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; buf_rdreq                                                                                                                                                    ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.320 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; uart_tx:uart_tx_m0|state.S_BIT2                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; byte_cnt[2]                                                                                                                                                  ; byte_cnt[2]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.647      ;
; 0.327 ; byte_cnt[3]                                                                                                                                                  ; byte_cnt[3]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.447      ;
; 0.328 ; byte_cnt[1]                                                                                                                                                  ; byte_cnt[1]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.448      ;
; 0.332 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.236      ; 0.652      ;
; 0.338 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; byte_cnt[0]                                                                                                                                                  ; byte_cnt[0]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.459      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[0]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[1]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[2]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[3]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[4]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[5]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_data[6]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_rdreq                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; buf_wrreq                                                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[0]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[1]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[2]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[3]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[4]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[5]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[6]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; byte_cnt[7]                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; rd_state.S_RD_SEND                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[0]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[10]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[11]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[12]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[13]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[14]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[15]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[16]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[17]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[18]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[19]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[1]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[20]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[21]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[22]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[23]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[24]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[25]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[26]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[27]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[28]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[29]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[2]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[30]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[31]                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[3]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[4]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[5]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[6]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[7]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[8]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; timer_cnt[9]                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[0]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[11]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[12]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[13]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[14]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[15]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[1]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[2]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[3]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[4]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[5]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[6]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[7]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[8]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|bit_timer[9]                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                                             ;
+--------+--------------+----------------+------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 4.017 ; 3.846 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 3.887 ; 3.722 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.297   ; 0.151 ; N/A      ; N/A     ; -3.201              ;
;  clk             ; -3.297   ; 0.151 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -252.676 ; 0.0   ; 0.0      ; 0.0     ; -200.521            ;
;  clk             ; -252.676 ; 0.000 ; N/A      ; N/A     ; -200.521            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 8.191 ; 8.329 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; txd       ; clk        ; 3.887 ; 3.722 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1948     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1948     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Dec 02 10:45:14 2016
Info: Command: quartus_sta uart_tx -c uart_tx
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_tx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.297
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.297      -252.676 clk 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.430         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -200.521 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.001      -223.862 clk 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.402         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -200.521 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.882
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.882       -41.226 clk 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.151         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -130.624 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 462 megabytes
    Info: Processing ended: Fri Dec 02 10:45:16 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


