{
  "module_name": "rsi_mgmt.h",
  "hash_id": "54acc11c79f4a9368e23bc27049672bc9d6dbbddfc4b0a1fc6e40d59b336fd9d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/rsi/rsi_mgmt.h",
  "human_readable_source": " \n\n#ifndef __RSI_MGMT_H__\n#define __RSI_MGMT_H__\n\n#include <linux/sort.h>\n#include \"rsi_boot_params.h\"\n#include \"rsi_main.h\"\n\n#define MAX_MGMT_PKT_SIZE               512\n#define RSI_NEEDED_HEADROOM             84\n#define RSI_RCV_BUFFER_LEN              2000\n\n#define RSI_11B_MODE                    0\n#define RSI_11G_MODE                    BIT(7)\n#define RETRY_COUNT                     8\n#define RETRY_LONG                      4\n#define RETRY_SHORT                     7\n#define WMM_SHORT_SLOT_TIME             9\n#define SIFS_DURATION                   16\n\n#define EAPOL4_PACKET_LEN\t\t0x85\n#define KEY_TYPE_CLEAR                  0\n#define RSI_PAIRWISE_KEY                1\n#define RSI_GROUP_KEY                   2\n\n \n#define WLAN_MAC_EEPROM_ADDR            40\n#define WLAN_MAC_MAGIC_WORD_LEN         0x01\n#define WLAN_HOST_MODE_LEN              0x04\n#define WLAN_FW_VERSION_LEN             0x08\n#define MAGIC_WORD                      0x5A\n#define WLAN_EEPROM_RFTYPE_ADDR\t\t424\n\n \n#define RSI_UNICAST_MAGIC_PKT\t\tBIT(0)\n#define RSI_BROADCAST_MAGICPKT\t\tBIT(1)\n#define RSI_EAPOL_PKT\t\t\tBIT(2)\n#define RSI_DISCONNECT_PKT\t\tBIT(3)\n#define RSI_HW_BMISS_PKT\t\tBIT(4)\n#define RSI_INSERT_SEQ_IN_FW\t\tBIT(2)\n\n#define WOW_MAX_FILTERS_PER_LIST 16\n#define WOW_PATTERN_SIZE 256\n\n \n#define RSI_RX_DESC_MSG_TYPE_OFFSET\t2\n#define TA_CONFIRM_TYPE                 0x01\n#define RX_DOT11_MGMT                   0x02\n#define TX_STATUS_IND                   0x04\n#define BEACON_EVENT_IND\t\t0x08\n#define EAPOL4_CONFIRM                  1\n#define PROBEREQ_CONFIRM                2\n#define CARD_READY_IND                  0x00\n#define SLEEP_NOTIFY_IND                0x06\n#define RSI_TX_STATUS_TYPE\t\t15\n#define RSI_TX_STATUS\t\t\t12\n\n#define RSI_DELETE_PEER                 0x0\n#define RSI_ADD_PEER                    0x1\n#define START_AMPDU_AGGR                0x1\n#define STOP_AMPDU_AGGR                 0x0\n#define INTERNAL_MGMT_PKT               0x99\n\n#define PUT_BBP_RESET                   0\n#define BBP_REG_WRITE                   0\n#define RF_RESET_ENABLE                 BIT(3)\n#define RATE_INFO_ENABLE                BIT(0)\n#define MORE_DATA_PRESENT\t\tBIT(1)\n#define RSI_BROADCAST_PKT               BIT(9)\n#define RSI_DESC_REQUIRE_CFM_TO_HOST\tBIT(2)\n#define RSI_ADD_DELTA_TSF_VAP_ID\tBIT(3)\n#define RSI_FETCH_RETRY_CNT_FRM_HST\tBIT(4)\n#define RSI_QOS_ENABLE\t\t\tBIT(12)\n#define RSI_REKEY_PURPOSE\t\tBIT(13)\n#define RSI_ENCRYPT_PKT\t\t\tBIT(15)\n#define RSI_SET_PS_ENABLE\t\tBIT(12)\n\n#define RSI_CMDDESC_40MHZ\t\tBIT(4)\n#define RSI_CMDDESC_UPPER_20_ENABLE\tBIT(5)\n#define RSI_CMDDESC_LOWER_20_ENABLE\tBIT(6)\n#define RSI_CMDDESC_FULL_40_ENABLE\t(BIT(5) | BIT(6))\n#define UPPER_20_ENABLE                 (0x2 << 12)\n#define LOWER_20_ENABLE                 (0x4 << 12)\n#define FULL40M_ENABLE                  0x6\n\n#define RSI_LMAC_CLOCK_80MHZ            0x1\n#define RSI_ENABLE_40MHZ                (0x1 << 3)\n#define ENABLE_SHORTGI_RATE\t\tBIT(9)\n\n#define RX_BA_INDICATION                1\n#define RSI_TBL_SZ                      40\n#define MAX_RETRIES                     8\n#define RSI_IFTYPE_STATION\t\t 0\n\n#define STD_RATE_MCS7                   0x07\n#define STD_RATE_MCS6                   0x06\n#define STD_RATE_MCS5                   0x05\n#define STD_RATE_MCS4                   0x04\n#define STD_RATE_MCS3                   0x03\n#define STD_RATE_MCS2                   0x02\n#define STD_RATE_MCS1                   0x01\n#define STD_RATE_MCS0                   0x00\n#define STD_RATE_54                     0x6c\n#define STD_RATE_48                     0x60\n#define STD_RATE_36                     0x48\n#define STD_RATE_24                     0x30\n#define STD_RATE_18                     0x24\n#define STD_RATE_12                     0x18\n#define STD_RATE_11                     0x16\n#define STD_RATE_09                     0x12\n#define STD_RATE_06                     0x0C\n#define STD_RATE_5_5                    0x0B\n#define STD_RATE_02                     0x04\n#define STD_RATE_01                     0x02\n\n#define RSI_RF_TYPE                     1\n#define RSI_RATE_00                     0x00\n#define RSI_RATE_1                      0x0\n#define RSI_RATE_2                      0x2\n#define RSI_RATE_5_5                    0x4\n#define RSI_RATE_11                     0x6\n#define RSI_RATE_6                      0x8b\n#define RSI_RATE_9                      0x8f\n#define RSI_RATE_12                     0x8a\n#define RSI_RATE_18                     0x8e\n#define RSI_RATE_24                     0x89\n#define RSI_RATE_36                     0x8d\n#define RSI_RATE_48                     0x88\n#define RSI_RATE_54                     0x8c\n#define RSI_RATE_MCS0                   0x100\n#define RSI_RATE_MCS1                   0x101\n#define RSI_RATE_MCS2                   0x102\n#define RSI_RATE_MCS3                   0x103\n#define RSI_RATE_MCS4                   0x104\n#define RSI_RATE_MCS5                   0x105\n#define RSI_RATE_MCS6                   0x106\n#define RSI_RATE_MCS7                   0x107\n#define RSI_RATE_MCS7_SG                0x307\n#define RSI_RATE_AUTO\t\t\t0xffff\n\n#define BW_20MHZ                        0\n#define BW_40MHZ                        1\n\n#define EP_2GHZ_20MHZ\t\t\t0\n#define EP_2GHZ_40MHZ\t\t\t1\n#define EP_5GHZ_20MHZ\t\t\t2\n#define EP_5GHZ_40MHZ\t\t\t3\n\n#define SIFS_TX_11N_VALUE\t\t580\n#define SIFS_TX_11B_VALUE\t\t346\n#define SHORT_SLOT_VALUE\t\t360\n#define LONG_SLOT_VALUE\t\t\t640\n#define OFDM_ACK_TOUT_VALUE\t\t2720\n#define CCK_ACK_TOUT_VALUE\t\t9440\n#define LONG_PREAMBLE\t\t\t0x0000\n#define SHORT_PREAMBLE\t\t\t0x0001\n\n#define RSI_SUPP_FILTERS\t(FIF_ALLMULTI | FIF_PROBE_REQ |\\\n\t\t\t\t FIF_BCN_PRBRESP_PROMISC)\n\n#define ANTENNA_SEL_INT\t\t\t0x02  \n#define ANTENNA_SEL_UFL\t\t\t0x03  \n#define ANTENNA_MASK_VALUE\t\t0x00ff\n#define ANTENNA_SEL_TYPE\t\t1\n\n \n#define PROMISCOUS_MODE\t\t\tBIT(0)\n#define ALLOW_DATA_ASSOC_PEER\t\tBIT(1)\n#define ALLOW_MGMT_ASSOC_PEER\t\tBIT(2)\n#define ALLOW_CTRL_ASSOC_PEER\t\tBIT(3)\n#define DISALLOW_BEACONS\t\tBIT(4)\n#define ALLOW_CONN_PEER_MGMT_WHILE_BUF_FULL BIT(5)\n#define DISALLOW_BROADCAST_DATA\t\tBIT(6)\n\n#define RSI_MPDU_DENSITY\t\t0x8\n#define RSI_CHAN_RADAR\t\t\tBIT(7)\n#define RSI_BEACON_INTERVAL\t\t200\n#define RSI_DTIM_COUNT\t\t\t2\n\n#define RSI_PS_DISABLE_IND\t\tBIT(15)\n#define RSI_PS_ENABLE\t\t\t1\n#define RSI_PS_DISABLE\t\t\t0\n#define RSI_DEEP_SLEEP\t\t\t1\n#define RSI_CONNECTED_SLEEP\t\t2\n#define RSI_SLEEP_REQUEST\t\t1\n#define RSI_WAKEUP_REQUEST\t\t2\n\n#define RSI_IEEE80211_UAPSD_QUEUES \\\n\t(IEEE80211_WMM_IE_STA_QOSINFO_AC_VO | \\\n\t IEEE80211_WMM_IE_STA_QOSINFO_AC_VI | \\\n\t IEEE80211_WMM_IE_STA_QOSINFO_AC_BE | \\\n\t IEEE80211_WMM_IE_STA_QOSINFO_AC_BK)\n\n#define RSI_DESC_VAP_ID_MASK\t\t0xC000u\n#define RSI_DESC_VAP_ID_OFST\t\t14\n#define RSI_DATA_DESC_MAC_BBP_INFO\tBIT(0)\n#define RSI_DATA_DESC_NO_ACK_IND\tBIT(9)\n#define RSI_DATA_DESC_QOS_EN\t\tBIT(12)\n#define RSI_DATA_DESC_NORMAL_FRAME\t0x00\n#define RSI_DATA_DESC_DTIM_BEACON_GATED_FRAME\tBIT(10)\n#define RSI_DATA_DESC_BEACON_FRAME\tBIT(11)\n#define RSI_DATA_DESC_DTIM_BEACON\t(BIT(10) | BIT(11))\n#define RSI_DATA_DESC_INSERT_TSF\tBIT(15)\n#define RSI_DATA_DESC_INSERT_SEQ_NO\tBIT(2)\n\n#ifdef CONFIG_PM\n#define RSI_WOW_ANY\t\t\tBIT(1)\n#define RSI_WOW_GTK_REKEY\t\tBIT(3)\n#define RSI_WOW_MAGIC_PKT\t\tBIT(4)\n#define RSI_WOW_DISCONNECT\t\tBIT(5)\n#endif\n\n#define RSI_MAX_TX_AGGR_FRMS\t\t8\n#define RSI_MAX_RX_AGGR_FRMS\t\t8\n\n#define RSI_MAX_SCAN_SSIDS\t\t16\n#define RSI_MAX_SCAN_IE_LEN\t\t256\n\nenum opmode {\n\tRSI_OPMODE_UNSUPPORTED = -1,\n\tRSI_OPMODE_AP = 0,\n\tRSI_OPMODE_STA,\n\tRSI_OPMODE_P2P_GO,\n\tRSI_OPMODE_P2P_CLIENT\n};\n\nenum vap_status {\n\tVAP_ADD = 1,\n\tVAP_DELETE = 2,\n\tVAP_UPDATE = 3\n};\n\nenum peer_type {\n\tPEER_TYPE_AP,\n\tPEER_TYPE_STA,\n};\nextern struct ieee80211_rate rsi_rates[12];\nextern const u16 rsi_mcsrates[8];\n\nenum sta_notify_events {\n\tSTA_CONNECTED = 0,\n\tSTA_DISCONNECTED,\n\tSTA_TX_ADDBA_DONE,\n\tSTA_TX_DELBA,\n\tSTA_RX_ADDBA_DONE,\n\tSTA_RX_DELBA\n};\n\n \nenum cmd_frame_type {\n\tTX_DOT11_MGMT,\n\tRESET_MAC_REQ,\n\tRADIO_CAPABILITIES,\n\tBB_PROG_VALUES_REQUEST,\n\tRF_PROG_VALUES_REQUEST,\n\tWAKEUP_SLEEP_REQUEST,\n\tSCAN_REQUEST,\n\tTSF_UPDATE,\n\tPEER_NOTIFY,\n\tBLOCK_HW_QUEUE,\n\tSET_KEY_REQ,\n\tAUTO_RATE_IND,\n\tBOOTUP_PARAMS_REQUEST,\n\tVAP_CAPABILITIES,\n\tEEPROM_READ,\n\tEEPROM_WRITE,\n\tGPIO_PIN_CONFIG ,\n\tSET_RX_FILTER,\n\tAMPDU_IND,\n\tSTATS_REQUEST_FRAME,\n\tBB_BUF_PROG_VALUES_REQ,\n\tBBP_PROG_IN_TA,\n\tBG_SCAN_PARAMS,\n\tBG_SCAN_PROBE_REQ,\n\tCW_MODE_REQ,\n\tPER_CMD_PKT,\n\tANT_SEL_FRAME = 0x20,\n\tVAP_DYNAMIC_UPDATE = 0x27,\n\tCOMMON_DEV_CONFIG = 0x28,\n\tRADIO_PARAMS_UPDATE = 0x29,\n\tWOWLAN_CONFIG_PARAMS = 0x2B,\n\tFEATURES_ENABLE = 0x33,\n\tWOWLAN_WAKEUP_REASON = 0xc5\n};\n\nstruct rsi_mac_frame {\n\t__le16 desc_word[8];\n} __packed;\n\n#define PWR_SAVE_WAKEUP_IND\t\tBIT(0)\n#define TCP_CHECK_SUM_OFFLOAD\t\tBIT(1)\n#define CONFIRM_REQUIRED_TO_HOST\tBIT(2)\n#define ADD_DELTA_TSF\t\t\tBIT(3)\n#define FETCH_RETRY_CNT_FROM_HOST_DESC\tBIT(4)\n#define EOSP_INDICATION\t\t\tBIT(5)\n#define REQUIRE_TSF_SYNC_CONFIRM\tBIT(6)\n#define ENCAP_MGMT_PKT\t\t\tBIT(7)\n#define DESC_IMMEDIATE_WAKEUP\t\tBIT(15)\n\nstruct rsi_xtended_desc {\n\tu8 confirm_frame_type;\n\tu8 retry_cnt;\n\tu16 reserved;\n};\n\nstruct rsi_cmd_desc_dword0 {\n\t__le16 len_qno;\n\tu8 frame_type;\n\tu8 misc_flags;\n};\n\nstruct rsi_cmd_desc_dword1 {\n\tu8 xtend_desc_size;\n\tu8 reserved1;\n\t__le16 reserved2;\n};\n\nstruct rsi_cmd_desc_dword2 {\n\t__le32 pkt_info;  \n};\n\nstruct rsi_cmd_desc_dword3 {\n\t__le16 token;\n\tu8 qid_tid;\n\tu8 sta_id;\n};\n\nstruct rsi_cmd_desc {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tstruct rsi_cmd_desc_dword1 desc_dword1;\n\tstruct rsi_cmd_desc_dword2 desc_dword2;\n\tstruct rsi_cmd_desc_dword3 desc_dword3;\n};\n\nstruct rsi_boot_params {\n\t__le16 desc_word[8];\n\tstruct bootup_params bootup_params;\n} __packed;\n\nstruct rsi_boot_params_9116 {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tstruct rsi_cmd_desc_dword1 desc_dword1;\n\tstruct rsi_cmd_desc_dword2 desc_dword2;\n\t__le16 reserved;\n\t__le16 umac_clk;\n\tstruct bootup_params_9116 bootup_params;\n} __packed;\n\nstruct rsi_peer_notify {\n\tstruct rsi_cmd_desc desc;\n\tu8 mac_addr[6];\n\t__le16 command;\n\t__le16 mpdu_density;\n\t__le16 reserved;\n\t__le32 sta_flags;\n} __packed;\n\n \n#define RSI_AGGR_PARAMS_TID_MASK\t0xf\n#define RSI_AGGR_PARAMS_START\t\tBIT(4)\n#define RSI_AGGR_PARAMS_RX_AGGR\t\tBIT(5)\nstruct rsi_aggr_params {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tstruct rsi_cmd_desc_dword0 desc_dword1;\n\t__le16 seq_start;\n\t__le16 baw_size;\n\t__le16 token;\n\tu8 aggr_params;\n\tu8 peer_id;\n} __packed;\n\nstruct rsi_bb_rf_prog {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\t__le16 reserved1;\n\tu8 rf_power_mode;\n\tu8 reserved2;\n\tu8 endpoint;\n\tu8 reserved3;\n\t__le16 reserved4;\n\t__le16 reserved5;\n\t__le16 flags;\n} __packed;\n\nstruct rsi_chan_config {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tstruct rsi_cmd_desc_dword1 desc_dword1;\n\tu8 channel_number;\n\tu8 antenna_gain_offset_2g;\n\tu8 antenna_gain_offset_5g;\n\tu8 channel_width;\n\t__le16 tx_power;\n\tu8 region_rftype;\n\tu8 flags;\n} __packed;\n\nstruct rsi_vap_caps {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tu8 reserved1;\n\tu8 status;\n\t__le16 reserved2;\n\tu8 vif_type;\n\tu8 channel_bw;\n\t__le16 antenna_info;\n\t__le16 token;\n\tu8 radioid_macid;\n\tu8 vap_id;\n\tu8 mac_addr[6];\n\t__le16 keep_alive_period;\n\tu8 bssid[6];\n\t__le16 reserved4;\n\t__le32 flags;\n\t__le16 frag_threshold;\n\t__le16 rts_threshold;\n\t__le32 default_mgmt_rate;\n\t__le16 default_ctrl_rate;\n\t__le16 ctrl_rate_flags;\n\t__le32 default_data_rate;\n\t__le16 beacon_interval;\n\t__le16 dtim_period;\n\t__le16 beacon_miss_threshold;\n} __packed;\n\nstruct rsi_ant_sel_frame {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tu8 reserved;\n\tu8 sub_frame_type;\n\t__le16 ant_value;\n\t__le32 reserved1;\n\t__le32 reserved2;\n} __packed;\n\nstruct rsi_dynamic_s {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tstruct rsi_cmd_desc_dword1 desc_dword1;\n\tstruct rsi_cmd_desc_dword2 desc_dword2;\n\tstruct rsi_cmd_desc_dword3 desc_dword3;\n\tstruct framebody {\n\t\t__le16 data_rate;\n\t\t__le16 mgmt_rate;\n\t\t__le16 keep_alive_period;\n\t} frame_body;\n} __packed;\n\n \n#define RSI_KEY_TYPE_BROADCAST\tBIT(1)\n#define RSI_WEP_KEY\t\tBIT(2)\n#define RSI_WEP_KEY_104\t\tBIT(3)\n#define RSI_CIPHER_WPA\t\tBIT(4)\n#define RSI_CIPHER_TKIP\t\tBIT(5)\n#define RSI_KEY_MODE_AP\t\tBIT(7)\n#define RSI_PROTECT_DATA_FRAMES\tBIT(13)\n#define RSI_KEY_ID_MASK\t\t0xC0\n#define RSI_KEY_ID_OFFSET\t14\nstruct rsi_set_key {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tstruct rsi_cmd_desc_dword1 desc_dword1;\n\t__le16 key_desc;\n\t__le32 bpn;\n\tu8 sta_id;\n\tu8 vap_id;\n\tu8 key[4][32];\n\tu8 tx_mic_key[8];\n\tu8 rx_mic_key[8];\n} __packed;\n\nstruct rsi_auto_rate {\n\tstruct rsi_cmd_desc desc;\n\t__le16 failure_limit;\n\t__le16 initial_boundary;\n\t__le16 max_threshold_limt;\n\t__le16 num_supported_rates;\n\t__le16 aarf_rssi;\n\t__le16 moderate_rate_inx;\n\t__le16 collision_tolerance;\n\t__le16 supported_rates[40];\n} __packed;\n\n#define QUIET_INFO_VALID\tBIT(0)\n#define QUIET_ENABLE\t\tBIT(1)\nstruct rsi_block_unblock_data {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tu8 xtend_desc_size;\n\tu8 host_quiet_info;\n\t__le16 reserved;\n\t__le16 block_q_bitmap;\n\t__le16 unblock_q_bitmap;\n\t__le16 token;\n\t__le16 flush_q_bitmap;\n} __packed;\n\nstruct qos_params {\n\t__le16 cont_win_min_q;\n\t__le16 cont_win_max_q;\n\t__le16 aifsn_val_q;\n\t__le16 txop_q;\n} __packed;\n\nstruct rsi_radio_caps {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\tstruct rsi_cmd_desc_dword0 desc_dword1;\n\tu8 channel_num;\n\tu8 rf_model;\n\t__le16 ppe_ack_rate;\n\t__le16 mode_11j;\n\tu8 radio_cfg_info;\n\tu8 radio_info;\n\tstruct qos_params qos_params[MAX_HW_QUEUES];\n\tu8 num_11n_rates;\n\tu8 num_11ac_rates;\n\t__le16 gcpd_per_rate[20];\n\t__le16 sifs_tx_11n;\n\t__le16 sifs_tx_11b;\n\t__le16 slot_rx_11n;\n\t__le16 ofdm_ack_tout;\n\t__le16 cck_ack_tout;\n\t__le16 preamble_type;\n} __packed;\n\n \n#define RSI_GPIO_MOTION_SENSOR_ULP_WAKEUP\tBIT(0)\n#define RSI_GPIO_SLEEP_IND_FROM_DEVICE\t\tBIT(1)\n#define RSI_GPIO_2_ULP\t\t\t\tBIT(2)\n#define RSI_GPIO_PUSH_BUTTON_ULP_WAKEUP\t\tBIT(3)\n\n \n#define RSI_GPIO_0_PSPI_CSN_0\t\t\tBIT(0)\n#define RSI_GPIO_1_PSPI_CSN_1\t\t\tBIT(1)\n#define RSI_GPIO_2_HOST_WAKEUP_INTR\t\tBIT(2)\n#define RSI_GPIO_3_PSPI_DATA_0\t\t\tBIT(3)\n#define RSI_GPIO_4_PSPI_DATA_1\t\t\tBIT(4)\n#define RSI_GPIO_5_PSPI_DATA_2\t\t\tBIT(5)\n#define RSI_GPIO_6_PSPI_DATA_3\t\t\tBIT(6)\n#define RSI_GPIO_7_I2C_SCL\t\t\tBIT(7)\n#define RSI_GPIO_8_I2C_SDA\t\t\tBIT(8)\n#define RSI_GPIO_9_UART1_RX\t\t\tBIT(9)\n#define RSI_GPIO_10_UART1_TX\t\t\tBIT(10)\n#define RSI_GPIO_11_UART1_RTS_I2S_CLK\t\tBIT(11)\n#define RSI_GPIO_12_UART1_CTS_I2S_WS\t\tBIT(12)\n#define RSI_GPIO_13_DBG_UART_RX_I2S_DIN\t\tBIT(13)\n#define RSI_GPIO_14_DBG_UART_RX_I2S_DOUT\tBIT(14)\n#define RSI_GPIO_15_LP_WAKEUP_BOOT_BYPASS\tBIT(15)\n#define RSI_GPIO_16_LED_0\t\t\tBIT(16)\n#define RSI_GPIO_17_BTCOEX_WLAN_ACT_EXT_ANT_SEL\tBIT(17)\n#define RSI_GPIO_18_BTCOEX_BT_PRIO_EXT_ANT_SEL\tBIT(18)\n#define RSI_GPIO_19_BTCOEX_BT_ACT_EXT_ON_OFF\tBIT(19)\n#define RSI_GPIO_20_RF_RESET\t\t\tBIT(20)\n#define RSI_GPIO_21_SLEEP_IND_FROM_DEVICE\tBIT(21)\n\n#define RSI_UNUSED_SOC_GPIO_BITMAP (RSI_GPIO_9_UART1_RX | \\\n\t\t\t\t    RSI_GPIO_10_UART1_TX | \\\n\t\t\t\t    RSI_GPIO_11_UART1_RTS_I2S_CLK | \\\n\t\t\t\t    RSI_GPIO_12_UART1_CTS_I2S_WS | \\\n\t\t\t\t    RSI_GPIO_13_DBG_UART_RX_I2S_DIN | \\\n\t\t\t\t    RSI_GPIO_14_DBG_UART_RX_I2S_DOUT | \\\n\t\t\t\t    RSI_GPIO_15_LP_WAKEUP_BOOT_BYPASS | \\\n\t\t\t\t    RSI_GPIO_17_BTCOEX_WLAN_ACT_EXT_ANT_SEL | \\\n\t\t\t\t    RSI_GPIO_18_BTCOEX_BT_PRIO_EXT_ANT_SEL | \\\n\t\t\t\t    RSI_GPIO_19_BTCOEX_BT_ACT_EXT_ON_OFF | \\\n\t\t\t\t    RSI_GPIO_21_SLEEP_IND_FROM_DEVICE)\n\n#define RSI_UNUSED_ULP_GPIO_BITMAP (RSI_GPIO_MOTION_SENSOR_ULP_WAKEUP | \\\n\t\t\t\t    RSI_GPIO_SLEEP_IND_FROM_DEVICE | \\\n\t\t\t\t    RSI_GPIO_2_ULP | \\\n\t\t\t\t    RSI_GPIO_PUSH_BUTTON_ULP_WAKEUP);\nstruct rsi_config_vals {\n\t__le16 len_qno;\n\tu8 pkt_type;\n\tu8 misc_flags;\n\t__le16 reserved1[6];\n\tu8 lp_ps_handshake;\n\tu8 ulp_ps_handshake;\n\tu8 sleep_config_params;  \n\tu8 unused_ulp_gpio;\n\t__le32 unused_soc_gpio_bitmap;\n\tu8 ext_pa_or_bt_coex_en;\n\tu8 opermode;\n\tu8 wlan_rf_pwr_mode;\n\tu8 bt_rf_pwr_mode;\n\tu8 zigbee_rf_pwr_mode;\n\tu8 driver_mode;\n\tu8 region_code;\n\tu8 antenna_sel_val;\n\tu8 reserved2[16];\n} __packed;\n\n \n#define RSI_EEPROM_HDR_SIZE_OFFSET\t\t8\n#define RSI_EEPROM_HDR_SIZE_MASK\t\t0x300\n#define RSI_EEPROM_LEN_OFFSET\t\t\t20\n#define RSI_EEPROM_LEN_MASK\t\t\t0xFFF00000\n\nstruct rsi_eeprom_read_frame {\n\t__le16 len_qno;\n\tu8 pkt_type;\n\tu8 misc_flags;\n\t__le32 pkt_info;\n\t__le32 eeprom_offset;\n\t__le16 delay_ms;\n\t__le16 reserved3;\n} __packed;\n\nstruct rsi_request_ps {\n\tstruct rsi_cmd_desc desc;\n\tstruct ps_sleep_params ps_sleep;\n\tu8 ps_mimic_support;\n\tu8 ps_uapsd_acs;\n\tu8 ps_uapsd_wakeup_period;\n\tu8 reserved;\n\t__le32 ps_listen_interval;\n\t__le32 ps_dtim_interval_duration;\n\t__le16 ps_num_dtim_intervals;\n} __packed;\n\nstruct rsi_wowlan_req {\n\tstruct rsi_cmd_desc desc;\n\tu8 sourceid[ETH_ALEN];\n\tu16 wow_flags;\n\tu16 host_sleep_status;\n} __packed;\n\n#define RSI_START_BGSCAN\t\t1\n#define RSI_STOP_BGSCAN\t\t\t0\n#define HOST_BG_SCAN_TRIG\t\tBIT(4)\nstruct rsi_bgscan_config {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\t__le64 reserved;\n\t__le32 reserved1;\n\t__le16 bgscan_threshold;\n\t__le16 roam_threshold;\n\t__le16 bgscan_periodicity;\n\tu8 num_bgscan_channels;\n\tu8 two_probe;\n\t__le16 active_scan_duration;\n\t__le16 passive_scan_duration;\n\t__le16 channels2scan[MAX_BGSCAN_CHANNELS_DUAL_BAND];\n} __packed;\n\nstruct rsi_bgscan_probe {\n\tstruct rsi_cmd_desc_dword0 desc_dword0;\n\t__le64 reserved;\n\t__le32 reserved1;\n\t__le16 mgmt_rate;\n\t__le16 flags;\n\t__le16 def_chan;\n\t__le16 channel_scan_time;\n\t__le16 probe_req_length;\n} __packed;\n\n#define RSI_DUTY_CYCLING\tBIT(0)\n#define RSI_END_OF_FRAME\tBIT(1)\n#define RSI_SIFS_TX_ENABLE\tBIT(2)\n#define RSI_DPD\t\t\tBIT(3)\nstruct rsi_wlan_9116_features {\n\tstruct rsi_cmd_desc desc;\n\tu8 pll_mode;\n\tu8 rf_type;\n\tu8 wireless_mode;\n\tu8 enable_ppe;\n\tu8 afe_type;\n\tu8 reserved1;\n\t__le16 reserved2;\n\t__le32 feature_enable;\n};\n\nstatic inline u32 rsi_get_queueno(u8 *addr, u16 offset)\n{\n\treturn (le16_to_cpu(*(__le16 *)&addr[offset]) & 0x7000) >> 12;\n}\n\nstatic inline u32 rsi_get_length(u8 *addr, u16 offset)\n{\n\treturn (le16_to_cpu(*(__le16 *)&addr[offset])) & 0x0fff;\n}\n\nstatic inline u8 rsi_get_extended_desc(u8 *addr, u16 offset)\n{\n\treturn le16_to_cpu(*((__le16 *)&addr[offset + 4])) & 0x00ff;\n}\n\nstatic inline u8 rsi_get_rssi(u8 *addr)\n{\n\treturn *(u8 *)(addr + FRAME_DESC_SZ);\n}\n\nstatic inline u8 rsi_get_channel(u8 *addr)\n{\n\treturn *(char *)(addr + 15);\n}\n\nstatic inline void rsi_set_len_qno(__le16 *addr, u16 len, u8 qno)\n{\n\t*addr = cpu_to_le16(len | ((qno & 7) << 12));\n}\n\nint rsi_handle_card_ready(struct rsi_common *common, u8 *msg);\nint rsi_mgmt_pkt_recv(struct rsi_common *common, u8 *msg);\nint rsi_set_vap_capabilities(struct rsi_common *common, enum opmode mode,\n\t\t\t     u8 *mac_addr, u8 vap_id, u8 vap_status);\nint rsi_send_aggregation_params_frame(struct rsi_common *common, u16 tid,\n\t\t\t\t      u16 ssn, u8 buf_size, u8 event,\n\t\t\t\t      u8 sta_id);\nint rsi_hal_load_key(struct rsi_common *common, u8 *data, u16 key_len,\n\t\t     u8 key_type, u8 key_id, u32 cipher, s16 sta_id,\n\t\t     struct ieee80211_vif *vif);\nint rsi_set_channel(struct rsi_common *common,\n\t\t    struct ieee80211_channel *channel);\nint rsi_send_vap_dynamic_update(struct rsi_common *common);\nint rsi_send_block_unblock_frame(struct rsi_common *common, bool event);\nint rsi_hal_send_sta_notify_frame(struct rsi_common *common, enum opmode opmode,\n\t\t\t\t  u8 notify_event, const unsigned char *bssid,\n\t\t\t\t  u8 qos_enable, u16 aid, u16 sta_id,\n\t\t\t\t  struct ieee80211_vif *vif);\nvoid rsi_inform_bss_status(struct rsi_common *common, enum opmode opmode,\n\t\t\t   u8 status, const u8 *addr, u8 qos_enable, u16 aid,\n\t\t\t   struct ieee80211_sta *sta, u16 sta_id,\n\t\t\t   u16 assoc_cap, struct ieee80211_vif *vif);\nvoid rsi_indicate_pkt_to_os(struct rsi_common *common, struct sk_buff *skb);\nint rsi_mac80211_attach(struct rsi_common *common);\nvoid rsi_indicate_tx_status(struct rsi_hw *common, struct sk_buff *skb,\n\t\t\t    int status);\nbool rsi_is_cipher_wep(struct rsi_common *common);\nvoid rsi_core_qos_processor(struct rsi_common *common);\nvoid rsi_core_xmit(struct rsi_common *common, struct sk_buff *skb);\nint rsi_send_mgmt_pkt(struct rsi_common *common, struct sk_buff *skb);\nint rsi_send_data_pkt(struct rsi_common *common, struct sk_buff *skb);\nint rsi_band_check(struct rsi_common *common, struct ieee80211_channel *chan);\nint rsi_send_rx_filter_frame(struct rsi_common *common, u16 rx_filter_word);\nint rsi_send_radio_params_update(struct rsi_common *common);\nint rsi_set_antenna(struct rsi_common *common, u8 antenna);\n#ifdef CONFIG_PM\nint rsi_send_wowlan_request(struct rsi_common *common, u16 flags,\n\t\t\t    u16 sleep_status);\n#endif\nint rsi_send_ps_request(struct rsi_hw *adapter, bool enable,\n\t\t\tstruct ieee80211_vif *vif);\nvoid init_bgscan_params(struct rsi_common *common);\nint rsi_send_bgscan_params(struct rsi_common *common, int enable);\nint rsi_send_bgscan_probe_req(struct rsi_common *common,\n\t\t\t      struct ieee80211_vif *vif);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}