<h1 align="center">ğŸ§  4-Bit Nano Processor (VHDL)

<small>Semester 2 â€” Computer Organization & Digital Design</small></h1>

<p align="center"> <img src="https://img.shields.io/badge/Language-VHDL-blue?style=for-the-badge"> <img src="https://img.shields.io/badge/Platform-Basys3%20FPGA-orange?style=for-the-badge"> <img src="https://img.shields.io/badge/Status-Completed-success?style=for-the-badge"> <img src="https://img.shields.io/badge/Team%20Project-Yes-purple?style=for-the-badge"> </p>

<h2>ğŸ“Œ Overview</h2>

This repository contains the complete implementation of a custom-designed 4-bit Nano Processor, developed as a team project for the CS1050 â€” Computer Organization & Digital Design module.

The processor was built using a modular VHDL design, simulated via Xilinx Vivado, and tested on a BASYS-3 FPGA board.

<h2>ğŸ§© Instruction Set Architecture</h2>

The processor supports a compact 12-bit instruction format, enabling arithmetic, logic, data movement, and branching.
| Instruction    | Purpose        | Format                  | Description      |
| -------------- | -------------- | ----------------------- | ---------------- |
| **MOVI R, d**  | Load immediate | `10 RRR 000 dddd`       | R â† d            |
| **ADD Ra, Rb** | Add registers  | `00 RaRaRa RbRbRb 0000` | Ra â† Ra + Rb     |
| **NEG R**      | 2â€™s complement | `01 RRR 0000000`        | R â† â€“R           |
| **JZR R, d**   | Jump if zero   | `11 RRR 0000 ddd`       | If R==0 â†’ PC â† d |

<h2>ğŸ§± Architecture Diagram</h2>
<details> <summary><strong>Click to Expand Architecture Overview</strong> ğŸ”½</summary> <br>
<h3>ğŸ”§ Major Components</h3>

* Program Counter (PC) â€” 3-bit, jump-enabled

* Program ROM â€” stores binary instructions

* Instruction Decoder â€” converts opcode â†’ control signals

* Register Bank (8 Ã— 4-bit)

* ALU (Add / Sub / NEG)

* Multiplexers (8Ã—4-bit, 2Ã—4-bit, 2Ã—3-bit)

* Slow Clock Divider

* Top-Level Processor Integration

</details>

<h2>âš™ï¸ Features</h2>
<ul style="font-size: 16px;"> <li>ğŸŸ¦ <strong>Modular VHDL Design</strong> â€” clean separation of components</li> <li>âš¡ <strong>Carry Lookahead ALU</strong> for faster operations</li> <li>ğŸ” <strong>Full instruction cycle</strong> (Fetch â†’ Decode â†’ Execute â†’ Writeback)</li> <li>ğŸ§ª <strong>All modules testbench-verified</strong> with waveforms</li> <li>ğŸ’¡ <strong>BASYS-3 FPGA implementation</strong> with LED & 7-segment output</li> </ul>

<h2>ğŸ“‚ Repository Structure</h2>
ğŸ“¦ 4-bit-nano-processor
â”œâ”€â”€ src/                # All VHDL source modules
â”œâ”€â”€ sim/                # Testbenches
â”œâ”€â”€ constraints/        # Basys-3 .xdc file
â”œâ”€â”€ docs/               # Lab report, schematics, diagrams
â””â”€â”€ top/                # Full processor integration

<h2>ğŸ§ª Simulation & Testing</h2>

âœ” Individual testbenches for PC, ROM, Register Bank, ALU, MUXes

âœ” Elaborated schematics + timing diagrams

âœ” Full CPU simulation testbench

âœ” Real FPGA testing on BASYS-3 development board


