INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/demultiplexer_1/demultiplexer_1.srcs/sources_1/new/demultiplexer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demultiplexer_1
