Info: Generated by version: 24.1 build 115
Info: Starting: Create simulation model
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test --family="Agilex 7" --part=AGFB014R24B2E2V
Info: io_pll_test.iopll_0: Able to implement PLL with user settings
Info: io_pll_test: "Transforming system: io_pll_test"
Info: io_pll_test: "Naming system components in system: io_pll_test"
Info: io_pll_test: "Processing generation queue"
Info: io_pll_test: "Generating: io_pll_test"
Info: io_pll_test: "Generating: io_pll_test_altera_iopll_1931_jbfshna"
Info: io_pll_test: Done "io_pll_test" with 2 modules, 2 files
Info: Generating the following file(s) for MODELSIM simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --simulator=MODELSIM --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ --use-relative-paths=true --modelsim-flow=traditional
Info: Generating the following file(s) for MODELSIM simulator in /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --block-symbol-file --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test --family="Agilex 7" --part=AGFB014R24B2E2V
Info: io_pll_test.iopll_0: Able to implement PLL with user settings
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --synthesis=VERILOG --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test --family="Agilex 7" --part=AGFB014R24B2E2V
Info: io_pll_test.iopll_0: Able to implement PLL with user settings
Info: io_pll_test: "Transforming system: io_pll_test"
Info: io_pll_test: "Naming system components in system: io_pll_test"
Info: io_pll_test: "Processing generation queue"
Info: io_pll_test: "Generating: io_pll_test"
Info: io_pll_test: "Generating: io_pll_test_altera_iopll_1931_jbfshna"
Info: io_pll_test: Done "io_pll_test" with 2 modules, 7 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test.ip --synthesis=VERILOG --ipxact --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll_test --family="Agilex 7" --part=AGFB014R24B2E2V
Info: Finished: IP-XACT
