vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/src_links/AMA1.vhd" \
"../../../bd/design_1/src_links/AMA2.vhd" \
"../../../bd/design_1/src_links/AMA3.vhd" \
"../../../bd/design_1/src_links/AMA4.vhd" \
"../../../bd/design_1/src_links/AXA1.vhd" \
"../../../bd/design_1/src_links/AXA2.vhd" \
"../../../bd/design_1/src_links/AXA3.vhd" \
"../../../bd/design_1/src_links/Packages.vhd" \
"../../../bd/design_1/src_links/BC12.vhd" \
"../../../bd/design_1/src_links/BC121D.vhd" \
"../../../bd/design_1/src_links/BC12Wrapper.vhd" \
"../../../bd/design_1/ipshared/698b/hdl/BC12_axi_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/src_links/FullAdder.vhd" \
"../../../bd/design_1/src_links/GenericRegister.vhd" \
"../../../bd/design_1/src_links/InAx1.vhd" \
"../../../bd/design_1/src_links/InAx2.vhd" \
"../../../bd/design_1/src_links/InAx3.vhd" \
"../../../bd/design_1/src_links/RippleCarry.vhd" \
"../../../bd/design_1/src_links/generic_adder_subtractor.vhd" \
"../../../bd/design_1/ipshared/698b/hdl/BC12_axi_v1_0.vhd" \
"../../../bd/design_1/ip/design_1_BC12_axi_0_0/sim/design_1_BC12_axi_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
