

# ğŸ‘‹ Hi, I'm Robert Amiryan  
### Digital Design Engineer â€¢ Python Developer â€¢ CAD/EDA Automation

I'm a Digital Design Engineer with hands-on experience in:
- âš¡ **Power analysis pipelines** (DDR/HBM)
- ğŸ§® **Data processing & tool development** for silicon flows
- ğŸ§ª **Verification-aligned automation systems**

I'm enjoy building tools that make engineering teams:
- faster  
- more automated  
- more consistent  
- less error-prone  

---

## ğŸš€ Featured Project

### ğŸ§° **EDA Flow Automation Tools**  
*A full automated ASIC flow simulator: orchestration, SDC generation, logging, parsing.*

ğŸ”— **https://github.com/RobertAmiryan/eda-flow-automation-tools**

This project demonstrates:
- Config-driven EDA flow execution (YAML)
- Python automation pipelines
- Dummy synthesis/place/route/STA steps
- Log parsing and WNS extraction
- Tcl-based SDC generation



---

## ğŸ§  Skills & Tools

### ğŸ’» Languages
- **Python (advanced)** â€” pipelines, CLI tools, flow automation    
- Shell scripting  


### ğŸ§° EDA / ASIC Concepts
- Power analysis & infrastructure    
- Internal Synopsys infrastructure  
- Familiar with VCS / Verdi-style flows  

### âš™ï¸ Automation & Software
- Flow orchestration  
- Log parsing & regression systems  
- Config-driven tools (YAML/JSON)  
- Linux automation and scripting  

### ğŸ›  Tools
- Git / GitHub  
- Perforce (P4)
- PTPX  
- Linux (daily use)  
- Jupyter
- Latex  

---

## ğŸ“ˆ Currently Learning
- Advanced constraint generation  
- CAD infrastructure patterns  
- Better Python packaging  


---

## ğŸ“¬ Contact Me
- ğŸ“§ **amiryan.robert16@gmail.com**  
- ğŸ”— **LinkedIn:** https://linkedin.com/in/robert-amiryan-a97947238  
- ğŸ™ï¸ Yerevan, Armenia  
  
---

<p align="center">
  <i>â€œAutomate everything you can. Debug everything else.â€</i>
</p>
