Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 27 16:36:54 2024
| Host         : DesktopG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (160)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk_50mhz (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dynamic_led2/clk_div_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: key_deboucing/btnclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (160)
--------------------------------------------------
 There are 160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  177          inf        0.000                      0                  177           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_deboucing/row_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.534ns  (logic 3.774ns (50.090%)  route 3.760ns (49.910%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          LDCE                         0.000     0.000 r  key_deboucing/row_reg[0]/G
    SLICE_X2Y18          LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  key_deboucing/row_reg[0]/Q
                         net (fo=1, routed)           3.760     4.281    row_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.253     7.534 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.534    row[0]
    K3                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 3.984ns (58.637%)  route 2.810ns (41.363%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  key_deboucing/key_reg[3]/Q
                         net (fo=11, routed)          0.932     1.311    key_deboucing/key_buf[3]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.119     1.430 r  key_deboucing/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.878     3.308    led_OBUF[2]
    R7                   OBUF (Prop_obuf_I_O)         3.486     6.795 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.795    led[2]
    R7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 3.981ns (58.627%)  route 2.810ns (41.373%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  key_deboucing/key_reg[3]/Q
                         net (fo=11, routed)          0.924     1.303    key_deboucing/key_buf[3]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.119     1.422 r  key_deboucing/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.885     3.308    led_OBUF[3]
    T5                   OBUF (Prop_obuf_I_O)         3.483     6.791 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.791    led[3]
    T5                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 3.915ns (57.873%)  route 2.850ns (42.127%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  key_deboucing/key_reg[3]/Q
                         net (fo=11, routed)          1.268     1.647    dynamic_led2/key_buf[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I0_O)        0.115     1.762 r  dynamic_led2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.581     3.344    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.421     6.764 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.764    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.742ns  (logic 3.767ns (55.877%)  route 2.975ns (44.123%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  key_deboucing/key_reg[3]/Q
                         net (fo=11, routed)          1.268     1.647    dynamic_led2/key_buf[3]
    SLICE_X0Y29          LUT4 (Prop_lut4_I0_O)        0.105     1.752 r  dynamic_led2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.707     3.459    seg_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.283     6.742 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.742    seg[2]
    L14                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 3.735ns (55.497%)  route 2.995ns (44.503%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[2]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  key_deboucing/key_reg[2]/Q
                         net (fo=11, routed)          1.124     1.503    dynamic_led2/key_buf[2]
    SLICE_X0Y29          LUT4 (Prop_lut4_I2_O)        0.105     1.608 r  dynamic_led2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.871     3.479    seg_OBUF[4]
    K12                  OBUF (Prop_obuf_I_O)         3.251     6.730 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.730    seg[4]
    K12                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 3.767ns (55.988%)  route 2.961ns (44.012%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[0]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  key_deboucing/key_reg[0]/Q
                         net (fo=11, routed)          1.250     1.629    dynamic_led2/key_buf[0]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.105     1.734 r  dynamic_led2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.711     3.445    seg_OBUF[6]
    M14                  OBUF (Prop_obuf_I_O)         3.283     6.728 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.728    seg[6]
    M14                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 3.985ns (60.348%)  route 2.618ns (39.652%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[2]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  key_deboucing/key_reg[2]/Q
                         net (fo=11, routed)          1.124     1.503    dynamic_led2/key_buf[2]
    SLICE_X0Y29          LUT4 (Prop_lut4_I1_O)        0.115     1.618 r  dynamic_led2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.495     3.112    seg_OBUF[5]
    P13                  OBUF (Prop_obuf_I_O)         3.491     6.604 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.604    seg[5]
    P13                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 3.806ns (60.322%)  route 2.503ns (39.678%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 f  key_deboucing/key_reg[3]/Q
                         net (fo=11, routed)          0.924     1.303    key_deboucing/key_buf[3]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.105     1.408 r  key_deboucing/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.579     2.987    led_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.322     6.309 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.309    led[1]
    R8                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/key_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.280ns  (logic 3.795ns (60.435%)  route 2.485ns (39.565%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/key_reg[3]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.379     0.379 f  key_deboucing/key_reg[3]/Q
                         net (fo=11, routed)          0.932     1.311    key_deboucing/key_buf[3]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.105     1.416 r  key_deboucing/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.553     2.969    led_OBUF[0]
    P9                   OBUF (Prop_obuf_I_O)         3.311     6.280 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.280    led[0]
    P9                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_deboucing/col_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  key_deboucing/col_temp_reg[1]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/col_temp_reg[1]/Q
                         net (fo=2, routed)           0.110     0.251    key_deboucing/p_0_in[1]
    SLICE_X0Y18          FDRE                                         r  key_deboucing/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/col_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.299%)  route 0.114ns (44.701%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  key_deboucing/col_temp_reg[0]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/col_temp_reg[0]/Q
                         net (fo=2, routed)           0.114     0.255    key_deboucing/p_0_in[0]
    SLICE_X0Y18          FDRE                                         r  key_deboucing/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/row_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.665%)  route 0.132ns (48.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  key_deboucing/row_temp_reg[0]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/row_temp_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    key_deboucing/p_0_in[2]
    SLICE_X0Y18          FDRE                                         r  key_deboucing/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.932%)  route 0.141ns (43.068%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  key_deboucing/FSM_onehot_current_state_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/FSM_onehot_current_state_reg[3]/Q
                         net (fo=9, routed)           0.141     0.282    key_deboucing/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.045     0.327 r  key_deboucing/FSM_onehot_current_state[6]_i_2/O
                         net (fo=1, routed)           0.000     0.327    key_deboucing/FSM_onehot_current_state[6]_i_2_n_0
    SLICE_X1Y18          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.226ns (67.298%)  route 0.110ns (32.702%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  key_deboucing/FSM_onehot_current_state_reg[5]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  key_deboucing/FSM_onehot_current_state_reg[5]/Q
                         net (fo=9, routed)           0.110     0.238    key_deboucing/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.098     0.336 r  key_deboucing/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    key_deboucing/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dynamic_led2/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.741%)  route 0.167ns (47.259%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  dynamic_led2/clk_div_cnt_reg[0]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dynamic_led2/clk_div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.167     0.308    dynamic_led2/clk_div_cnt[0]
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.045     0.353 r  dynamic_led2/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.353    dynamic_led2/clk_div_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  dynamic_led2/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.956%)  route 0.212ns (60.044%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  key_deboucing/FSM_onehot_current_state_reg[0]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/FSM_onehot_current_state_reg[0]/Q
                         net (fo=11, routed)          0.212     0.353    key_deboucing/row_temp0
    SLICE_X1Y18          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/col_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/col_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  key_deboucing/col_temp_reg[1]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/col_temp_reg[1]/Q
                         net (fo=2, routed)           0.167     0.308    key_deboucing/p_0_in[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  key_deboucing/col_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    key_deboucing/col_temp[1]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  key_deboucing/col_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dynamic_led2/num_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  dynamic_led2/num_reg[0]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dynamic_led2/num_reg[0]/Q
                         net (fo=2, routed)           0.178     0.319    dynamic_led2/dig_OBUF[0]
    SLICE_X0Y60          LUT1 (Prop_lut1_I0_O)        0.045     0.364 r  dynamic_led2/dig_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.364    dynamic_led2/dig_OBUF[1]
    SLICE_X0Y60          FDRE                                         r  dynamic_led2/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dynamic_led2/clk_div_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.001%)  route 0.179ns (48.999%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  dynamic_led2/clk_div_cnt_reg[0]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dynamic_led2/clk_div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.179     0.320    dynamic_led2/clk_div_cnt[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  dynamic_led2/clk_div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    dynamic_led2/clk_div_cnt[0]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  dynamic_led2/clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





