<!-- Background wrapper for subtle ENTC blueprint/grid look --> <div style="background: url('assets/bg_grid_dark.png') center/cover no-repeat fixed; padding: 20px; border-radius: 14px;"> <!-- Banner --> <p align="center"> <img src="assets/banner_vlsi_asic.png" alt="Suyash Ghadage | VLSI - ASIC - Embedded Systems" width="100%" /> </p> <h1 align="center">Hi, I'm Suyash 👋</h1> <p align="center"> <b>Digital & Mixed‑Signal Design</b> - <b>ASIC Design & Verification</b> - <b>Low‑Power & Timing</b> - <b>Embedded Systems</b> </p> <p align="center"> <a href="mailto:suyash.ghadage@example.com"><b>Email</b></a> - <a href="https://www.linkedin.com/in/suyash-ghadage77/"><b>LinkedIn</b></a> - <a href="https://github.com/suyash-ghadage77"><b>GitHub</b></a> </p> <hr/> <!-- Spotlight --> <h2>🔦 Spotlight: ASIC‑Based Smart Digital Lock (Open‑Source RTL→GDSII)</h2> <p> A silicon‑to‑system build implementing a secure FSM‑based digital lock using the open‑source flow and SKY130 PDK; prototyped on FPGA/CPLD and validated on a custom PCB with clean sign‑off. </p>
Flow: Verilog/SystemVerilog → Icarus + GTKWave → Yosys (synth) → OpenROAD (P&R) → Magic/KLayout/Netgen (DRC/LVS) → GDSII

Features: 4‑digit keypad, secure FSM lock/unlock, alarm on incorrect attempts, RFID/IoT/biometric expansion

Hardware: CPLD/FPGA (Xilinx/Altera), keypad, buzzer, relay, LEDs, debug headers

Key wins: Timing closure, clean DRC/LVS, fabrication‑ready GDSII, PCB bring‑up

<p align="center"> <img src="assets/asic_lock_flow.png" alt="ASIC Smart Lock Flow" width="85%" style="border-radius:10px; box-shadow: 0 6px 24px rgba(0,0,0,0.25);" /> </p> <hr/> <!-- What I Do --> <h2>🧭 What I Do</h2>
VLSI/ASIC: RTL coding, SystemVerilog testbenches, synthesis, STA, floorplanning, P&R, DRC/LVS, ECOs

Verification: Assertions, coverage‑driven verification, ModelSim/Verilator, UART/FIFO/Protocol IP verification

Embedded/IoT: ARM/ESP32/8051, UART/SPI/I2C/CAN, MQTT/HTTP, cloud dashboards (ThingSpeak/Azure/AWS IoT)

PCB: Schematic → layout → routing → Gerbers in KiCad/EasyEDA/OrCAD/Eagle

<hr/> <!-- Highlights --> <h2>🏅 Highlights</h2>
100% functional coverage in UART verification with zero assertion failures

Designed synchronous FIFO and validated timing + functionality on FPGA

Built RFID‑enabled IoT billing system reducing processing time by 70%

Silver Medalist (ENTC), 1st rank for six consecutive semesters; GPA: 9.21/10

1,600+ hours of GATE ECE preparation across core electronics

<hr/> <!-- Tech Stack with icons --> <h2>🧰 Tech Stack</h2>
Languages: Verilog, SystemVerilog, Embedded C, Python

EDA: Yosys, OpenROAD, Magic, KLayout, OpenSTA, TritonRoute, FastRoute, Vivado, ModelSim

Embedded/IoT: STM32, ESP32, 8051, FreeRTOS, MQTT/HTTP

PCB: KiCad, EasyEDA, OrCAD, Eagle

Tooling: Git/GitHub, Linux, CMake, Bash

<p align="left"> <img src="assets/icons/verilog.svg" height="28" /> <img src="assets/icons/systemverilog.svg" height="28" /> <img src="assets/icons/yosys.svg" height="28" /> <img src="assets/icons/openroad.svg" height="28" /> <img src="assets/icons/magic.svg" height="28" /> <img src="assets/icons/klayout.svg" height="28" /> <img src="assets/icons/vivado.svg" height="28" /> <img src="assets/icons/modelsim.svg" height="28" /> <img src="assets/icons/kicad.svg" height="28" /> <img src="assets/icons/esp32.svg" height="28" /> </p> <hr/> <!-- Selected Projects --> <h2>📌 Selected Projects</h2>
ASIC‑Based Smart Digital Lock (SKY130, OpenROAD, Magic, KLayout, Netgen) — RTL, verification, synthesis, P&R, DRC/LVS, GDSII handoff; PCB for prototyping.

UART VIP + Coverage — SystemVerilog assertions and covergroups; achieved 100% functional coverage.

Sync FIFO (RTL + FPGA bring‑up) — FPGA timing closure and on‑board validation.

RFID IoT Billing System — ESP32 + MQTT + Cloud dashboards; 70% faster processing.

<hr/> <!-- Metrics & Proof as preview images --> <h2>📈 Metrics & Proof</h2> <p> <img src="assets/previews/reports_coverage.png" alt="Coverage Reports" width="48%" style="border-radius:10px; box-shadow: 0 6px 24px rgba(0,0,0,0.2);" /> <img src="assets/previews/reports_sta.png" alt="STA Summaries" width="48%" style="border-radius:10px; box-shadow: 0 6px 24px rgba(0,0,0,0.2);" /> </p> <p> <img src="assets/previews/reports_signoff.png" alt="DRC/LVS Logs" width="48%" style="border-radius:10px; box-shadow: 0 6px 24px rgba(0,0,0,0.2);" /> <img src="assets/previews/hardware_gerbers.png" alt="PCB Gerbers" width="48%" style="border-radius:10px; box-shadow: 0 6px 24px rgba(0,0,0,0.2);" /> </p> <blockquote> Hiring managers: Evidence artifacts and additional logs/screenshots available on request. </blockquote> <hr/> <!-- Education and Courses --> <h2>🎓 Publications, Courses, and Certifications</h2>
VLSI Design Flow: RTL to GDS (NPTEL)

CMOS Circuit Design & SPICE (SKY130)

ChatGPT & AI Tools – From Beginner to Expert (Udemy)

SystemVerilog, Static Timing Analysis, DFT, Python AI

<hr/> <!-- Current Focus --> <h2>🧠 Current Focus</h2>
GATE 2026 prep (Digital, CMOS VLSI, Signals, STA)

AI‑assisted hardware design, open‑source silicon, Industry 4.0 systems

Low‑power design, clock‑domain crossing, DFT readiness

<hr/> <!-- Process --> <h2>🛠️ How I Work</h2>
Clean, reproducible flows with Makefiles and Docker where possible

Publish transparent reports (coverage/STA/DRC/LVS) and maintain design logs

Prefer open‑source EDA and public documentation for verifiability

<hr/> <!-- Contact --> <h2>🤝 Let’s Collaborate</h2>
Roles: ASIC/Digital Design, Verification Engineer, Physical Design, Embedded/VLSI R&D

Location: Pune, Maharashtra, India (Open to remote/hybrid/on‑site)

Contact: Email or LinkedIn (links above)

<p align="center"> <img src="assets/footer_trace.png" alt="VLSI - ASIC - Embedded" width="70%" style="opacity:0.95;"/> </p> </div> <!-- Visual/Branding Guidance (kept minimal inside comments; safe to leave) --> <!-- Branding Notes: - Banner: Use sky-blue #48A6FF accent lines with vector motifs (timing diagrams, vias, standard-cell rows). - Background: bg_grid_dark.png should be a low-contrast dark blueprint/grid (4–8% opacity). - Icons: Keep monochrome with single highlight on hover in GitHub light/dark themes. - Screenshots: Use consistent 16:9 framing and readable dark theme; export at 1600px+ width. - Typography (in banner image itself): Inter/Manrope for headings; JetBrains Mono for code-style labels. - Max content width: ~900–1,000px inside banner for strong visual hierarchy. -->
