{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 11:45:30 2006 " "Info: Processing started: Tue Dec 12 11:45:30 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off t51_elektor -c ex25 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off t51_elektor -c ex25" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex25 EP1C12F256C6 " "Info: Selected device EP1C12F256C6 for design \"ex25\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"altpll0:\\use_dll:dll\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } } { "../rtl/FPGA/altpll0.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/altpll0.vhd" 133 -1 0 } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 168 -1 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256C6 " "Info: Device EP1C6F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0" } { 0 "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0" } } } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 168 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0}  } {  } 0 0 "Promoted PLL clock signals" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mrx_clk_pad_i Global clock " "Info: Automatically promoted signal \"mrx_clk_pad_i\" to use Global clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 66 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "mrx_clk_pad_i " "Info: Pin \"mrx_clk_pad_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 66 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "mrx_clk_pad_i" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mrx_clk_pad_i } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mrx_clk_pad_i } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mtx_clk_pad_i Global clock " "Info: Automatically promoted signal \"mtx_clk_pad_i\" to use Global clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 61 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "mtx_clk_pad_i " "Info: Pin \"mtx_clk_pad_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 61 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "mtx_clk_pad_i" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TDO" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Reset_n Global clock " "Info: Automatically promoted some destinations of signal \"Reset_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ETH_Reset_o " "Info: Destination \"ETH_Reset_o\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 59 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[5\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[5\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[7\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[7\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[4\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[4\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[2\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[2\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[0\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[0\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[6\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[6\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[3\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[3\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|ResetByteCnt~30 " "Info: Destination \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|ResetByteCnt~30\" may be non-global or may not use global clock" {  } { { "../rtl/Ethernet/OC/eth_transmitcontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_transmitcontrol.v" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0}  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 139 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL Global clock " "Info: Automatically promoted signal \"sld_hub:sld_hub_inst\|CLR_SIGNAL\" to use Global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|hub_tdo~1004 " "Info: Destination \"sld_hub:sld_hub_inst\|hub_tdo~1004\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 708 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0 " "Info: Destination \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\]\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:04 " "Info: Finished register packing: elapsed time is 00:00:04" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:19 " "Info: Fitter placement preparation operations ending: elapsed time is 00:01:19" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Info: Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "22.973 ns pin register " "Info: Estimated most critical path is pin to register delay of 22.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM1_DB\[10\] 1 PIN PIN_E5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'SRAM1_DB\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[10] } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SRAM1_DB\[10\]~5 2 COMB IOC_X8_Y27_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = IOC_X8_Y27_N1; Fanout = 2; COMB Node = 'SRAM1_DB\[10\]~5'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.130 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 } "NODE_NAME" } } { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.454 ns) 3.010 ns T8052:u0\|ROM_Data\[2\]~102 3 COMB LAB_X17_Y23 17 " "Info: 3: + IC(1.426 ns) + CELL(0.454 ns) = 3.010 ns; Loc. = LAB_X17_Y23; Fanout = 17; COMB Node = 'T8052:u0\|ROM_Data\[2\]~102'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.880 ns" { SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 } "NODE_NAME" } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.454 ns) 3.512 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17517 4 COMB LAB_X17_Y23 1 " "Info: 4: + IC(0.048 ns) + CELL(0.454 ns) = 3.512 ns; Loc. = LAB_X17_Y23; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17517'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.454 ns) 4.014 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17518 5 COMB LAB_X17_Y23 1 " "Info: 5: + IC(0.048 ns) + CELL(0.454 ns) = 4.014 ns; Loc. = LAB_X17_Y23; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17518'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.088 ns) 4.557 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17519 6 COMB LAB_X17_Y23 1 " "Info: 6: + IC(0.455 ns) + CELL(0.088 ns) = 4.557 ns; Loc. = LAB_X17_Y23; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17519'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.543 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 5.059 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17520 7 COMB LAB_X17_Y23 1 " "Info: 7: + IC(0.414 ns) + CELL(0.088 ns) = 5.059 ns; Loc. = LAB_X17_Y23; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17520'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.454 ns) 6.153 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17521 8 COMB LAB_X18_Y20 2 " "Info: 8: + IC(0.640 ns) + CELL(0.454 ns) = 6.153 ns; Loc. = LAB_X18_Y20; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17521'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.094 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.340 ns) 6.696 ns T8052:u0\|T51:core51\|Int_AddrA\[2\]~17522 9 COMB LAB_X18_Y20 14 " "Info: 9: + IC(0.203 ns) + CELL(0.340 ns) = 6.696 ns; Loc. = LAB_X18_Y20; Fanout = 14; COMB Node = 'T8052:u0\|T51:core51\|Int_AddrA\[2\]~17522'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.543 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.088 ns) 7.743 ns T8052:u0\|T51_Glue:glue51\|Equal1~40 10 COMB LAB_X18_Y22 5 " "Info: 10: + IC(0.959 ns) + CELL(0.088 ns) = 7.743 ns; Loc. = LAB_X18_Y22; Fanout = 5; COMB Node = 'T8052:u0\|T51_Glue:glue51\|Equal1~40'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.047 ns" { T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 } "NODE_NAME" } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.454 ns) 9.037 ns T8052:u0\|T51_Glue:glue51\|Equal1~41 11 COMB LAB_X23_Y21 10 " "Info: 11: + IC(0.840 ns) + CELL(0.454 ns) = 9.037 ns; Loc. = LAB_X23_Y21; Fanout = 10; COMB Node = 'T8052:u0\|T51_Glue:glue51\|Equal1~41'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.294 ns" { T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 } "NODE_NAME" } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.225 ns) 10.090 ns T8052:u0\|T51:core51\|SFR_RData_r\[4\]~560 12 COMB LAB_X24_Y24 4 " "Info: 12: + IC(0.828 ns) + CELL(0.225 ns) = 10.090 ns; Loc. = LAB_X24_Y24; Fanout = 4; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[4\]~560'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.053 ns" { T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.454 ns) 10.815 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1641 13 COMB LAB_X23_Y24 1 " "Info: 13: + IC(0.271 ns) + CELL(0.454 ns) = 10.815 ns; Loc. = LAB_X23_Y24; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1641'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.725 ns" { T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.454 ns) 11.540 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1642 14 COMB LAB_X24_Y24 1 " "Info: 14: + IC(0.271 ns) + CELL(0.454 ns) = 11.540 ns; Loc. = LAB_X24_Y24; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1642'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.725 ns" { T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.088 ns) 12.610 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1643 15 COMB LAB_X25_Y23 1 " "Info: 15: + IC(0.982 ns) + CELL(0.088 ns) = 12.610 ns; Loc. = LAB_X25_Y23; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1643'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.070 ns" { T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.089 ns) + CELL(0.454 ns) 13.153 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1644 16 COMB LAB_X25_Y23 1 " "Info: 16: + IC(0.089 ns) + CELL(0.454 ns) = 13.153 ns; Loc. = LAB_X25_Y23; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1644'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.543 ns" { T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.454 ns) 14.196 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1648 17 COMB LAB_X25_Y21 1 " "Info: 17: + IC(0.589 ns) + CELL(0.454 ns) = 14.196 ns; Loc. = LAB_X25_Y21; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1648'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.043 ns" { T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 14.698 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1649 18 COMB LAB_X25_Y21 1 " "Info: 18: + IC(0.414 ns) + CELL(0.088 ns) = 14.698 ns; Loc. = LAB_X25_Y21; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1649'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 15.200 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1650 19 COMB LAB_X25_Y21 1 " "Info: 19: + IC(0.277 ns) + CELL(0.225 ns) = 15.200 ns; Loc. = LAB_X25_Y21; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1650'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.088 ns) 16.243 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1651 20 COMB LAB_X26_Y19 1 " "Info: 20: + IC(0.955 ns) + CELL(0.088 ns) = 16.243 ns; Loc. = LAB_X26_Y19; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1651'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.043 ns" { T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.088 ns) 16.786 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1652 21 COMB LAB_X26_Y19 1 " "Info: 21: + IC(0.455 ns) + CELL(0.088 ns) = 16.786 ns; Loc. = LAB_X26_Y19; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1652'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.543 ns" { T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.088 ns) 17.895 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1653 22 COMB LAB_X27_Y21 1 " "Info: 22: + IC(1.021 ns) + CELL(0.088 ns) = 17.895 ns; Loc. = LAB_X27_Y21; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1653'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.109 ns" { T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.088 ns) 18.438 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1654 23 COMB LAB_X27_Y21 1 " "Info: 23: + IC(0.455 ns) + CELL(0.088 ns) = 18.438 ns; Loc. = LAB_X27_Y21; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1654'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.543 ns" { T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.088 ns) 19.818 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1655 24 COMB LAB_X22_Y18 1 " "Info: 24: + IC(1.292 ns) + CELL(0.088 ns) = 19.818 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1655'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.380 ns" { T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 20.320 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1656 25 COMB LAB_X22_Y18 1 " "Info: 25: + IC(0.277 ns) + CELL(0.225 ns) = 20.320 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1656'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 20.822 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1657 26 COMB LAB_X22_Y18 1 " "Info: 26: + IC(0.414 ns) + CELL(0.088 ns) = 20.822 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1657'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 21.324 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1658 27 COMB LAB_X22_Y18 1 " "Info: 27: + IC(0.277 ns) + CELL(0.225 ns) = 21.324 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1658'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 21.826 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1659 28 COMB LAB_X22_Y18 1 " "Info: 28: + IC(0.414 ns) + CELL(0.088 ns) = 21.826 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1659'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 22.328 ns T8052:u0\|T51:core51\|SFR_RData\[5\]~1660 29 COMB LAB_X22_Y18 1 " "Info: 29: + IC(0.277 ns) + CELL(0.225 ns) = 22.328 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|SFR_RData\[5\]~1660'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.368 ns) 22.973 ns T8052:u0\|T51:core51\|SFR_RData_r\[5\] 30 REG LAB_X22_Y18 3 " "Info: 30: + IC(0.277 ns) + CELL(0.368 ns) = 22.973 ns; Loc. = LAB_X22_Y18; Fanout = 3; REG Node = 'T8052:u0\|T51:core51\|SFR_RData_r\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.645 ns" { T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.105 ns ( 35.28 % ) " "Info: Total cell delay = 8.105 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.868 ns ( 64.72 % ) " "Info: Total interconnect delay = 14.868 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "22.973 ns" { SRAM1_DB[10] SRAM1_DB[10]~5 T8052:u0|ROM_Data[2]~102 T8052:u0|T51:core51|Int_AddrA[2]~17517 T8052:u0|T51:core51|Int_AddrA[2]~17518 T8052:u0|T51:core51|Int_AddrA[2]~17519 T8052:u0|T51:core51|Int_AddrA[2]~17520 T8052:u0|T51:core51|Int_AddrA[2]~17521 T8052:u0|T51:core51|Int_AddrA[2]~17522 T8052:u0|T51_Glue:glue51|Equal1~40 T8052:u0|T51_Glue:glue51|Equal1~41 T8052:u0|T51:core51|SFR_RData_r[4]~560 T8052:u0|T51:core51|SFR_RData[5]~1641 T8052:u0|T51:core51|SFR_RData[5]~1642 T8052:u0|T51:core51|SFR_RData[5]~1643 T8052:u0|T51:core51|SFR_RData[5]~1644 T8052:u0|T51:core51|SFR_RData[5]~1648 T8052:u0|T51:core51|SFR_RData[5]~1649 T8052:u0|T51:core51|SFR_RData[5]~1650 T8052:u0|T51:core51|SFR_RData[5]~1651 T8052:u0|T51:core51|SFR_RData[5]~1652 T8052:u0|T51:core51|SFR_RData[5]~1653 T8052:u0|T51:core51|SFR_RData[5]~1654 T8052:u0|T51:core51|SFR_RData[5]~1655 T8052:u0|T51:core51|SFR_RData[5]~1656 T8052:u0|T51:core51|SFR_RData[5]~1657 T8052:u0|T51:core51|SFR_RData[5]~1658 T8052:u0|T51:core51|SFR_RData[5]~1659 T8052:u0|T51:core51|SFR_RData[5]~1660 T8052:u0|T51:core51|SFR_RData_r[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 50 " "Info: Average interconnect usage is 25% of the available device resources. Peak interconnect usage is 50%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x10_y14 x20_y27 " "Info: The peak interconnect region extends from location x10_y14 to location x20_y27" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Info: Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM1_ADR\[15\] GND " "Info: Pin SRAM1_ADR\[15\] has GND driving its datain port" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_ADR\[15\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM1_ADR\[16\] GND " "Info: Pin SRAM1_ADR\[16\] has GND driving its datain port" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_ADR\[16\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM1_ADR\[17\] GND " "Info: Pin SRAM1_ADR\[17\] has GND driving its datain port" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_ADR\[17\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[17] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM2_nBE\[1\] VCC " "Info: Pin SRAM2_nBE\[1\] has VCC driving its datain port" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 89 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_nBE\[1\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_nBE[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_nBE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|T51_Port:tp0\|Port_Output\[0\] " "Info: Following pins have the same output enable: T8052:u0\|T51_Port:tp0\|Port_Output\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDA LVTTL " "Info: Type bidirectional pin SDA uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 38 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SRAM1_DB~69 " "Info: Following pins have the same output enable: SRAM1_DB~69" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[4\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[4\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[4\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[12\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[12\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[12\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[3\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[3\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[3\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[11\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[11\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[11\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[2\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[2\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[2\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[10\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[10\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[10\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[1\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[1\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[1\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[9\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[9\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[9\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[0\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[0\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[0\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[8\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[8\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[8\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[7\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[7\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[7\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[15\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[15\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[15\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[6\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[6\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[6\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[14\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[14\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[14\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[5\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[5\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[5\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[13\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[13\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 80 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[13\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "comb~33 " "Info: Following pins have the same output enable: comb~33" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM2_DB\[4\] LVTTL " "Info: Type bidirectional pin SRAM2_DB\[4\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 86 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[4\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM2_DB\[3\] LVTTL " "Info: Type bidirectional pin SRAM2_DB\[3\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 86 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[3\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM2_DB\[2\] LVTTL " "Info: Type bidirectional pin SRAM2_DB\[2\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 86 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[2\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM2_DB\[1\] LVTTL " "Info: Type bidirectional pin SRAM2_DB\[1\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 86 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[1\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM2_DB\[0\] LVTTL " "Info: Type bidirectional pin SRAM2_DB\[0\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 86 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[0\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM2_DB\[7\] LVTTL " "Info: Type bidirectional pin SRAM2_DB\[7\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 86 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[7\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM2_DB\[6\] LVTTL " "Info: Type bidirectional pin SRAM2_DB\[6\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 86 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[6\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM2_DB\[5\] LVTTL " "Info: Type bidirectional pin SRAM2_DB\[5\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 86 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[5\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM2_DB[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|T51_Port:tp0\|Port_Output\[1\] " "Info: Following pins have the same output enable: T8052:u0\|T51_Port:tp0\|Port_Output\[1\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SCL LVTTL " "Info: Type bidirectional pin SCL uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 37 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_outputcontrol:outctrl\|MdoEn " "Info: Following pins have the same output enable: T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_outputcontrol:outctrl\|MdoEn" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional md_io LVTTL " "Info: Type bidirectional pin md_io uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 74 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "md_io" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { md_io } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { md_io } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|Ps2DataOut " "Info: Following pins have the same output enable: T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|Ps2DataOut" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional Ps2Dat_io LVTTL " "Info: Type bidirectional pin Ps2Dat_io uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 46 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Ps2Dat_io" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Dat_io } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Dat_io } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|Ps2ClockOut " "Info: Following pins have the same output enable: T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|Ps2ClockOut" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional Ps2Clk_io LVTTL " "Info: Type bidirectional pin Ps2Clk_io uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 44 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Ps2Clk_io" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Clk_io } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Clk_io } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 11:49:31 2006 " "Info: Processing ended: Tue Dec 12 11:49:31 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:04:02 " "Info: Elapsed time: 00:04:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
