;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <100, -9
	SUB @121, 103
	MOV @-127, 100
	SUB -207, <-126
	JMP 1, 1
	JMP 1, 1
	SLT 721, 20
	SUB @127, 106
	ADD <-30, 9
	MOV @-127, 100
	SLT 30, 9
	MOV @-127, 100
	MOV @-127, 100
	JMN 160, -70
	SUB 10, 30
	CMP 20, @12
	JMP 12, #13
	SLT <-30, 9
	JMN @100, @-9
	SLT 7, <-20
	SUB @127, 606
	JMN 160, -70
	SPL 0, <132
	CMP -207, <-126
	SUB @1, <-1
	JMN <-127, 100
	JMN 0, <132
	SLT <-30, 9
	SLT 721, 20
	JMP 1, 1
	MOV @-127, 100
	SUB <0, @0
	SUB @127, 606
	JMZ 230, 309
	SUB #72, @263
	SUB @127, 606
	SUB #3, 30
	SUB #72, @263
	SPL 0, <132
	CMP -207, <-126
	MOV -1, <-20
	JMN 30, 309
	JMN 30, 309
	CMP -207, <-126
	CMP -207, <-126
	SLT <-30, 9
	JMN @100, @-9
	CMP 100, 300
