
*** Running vivado
    with args -log design_1_UDP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_UDP_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_UDP_0_0.tcl -notrace
Command: synth_design -top design_1_UDP_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 431.430 ; gain = 101.309
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_UDP_0_0' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_UDP_0_0/synth/design_1_UDP_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'UDP_v1_0' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4f85/hdl/UDP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UDP_v1_0_S00_AXI' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4f85/hdl/UDP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4f85/hdl/UDP_v1_0_S00_AXI.v:252]
INFO: [Synth 8-226] default block is never used [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4f85/hdl/UDP_v1_0_S00_AXI.v:393]
INFO: [Synth 8-638] synthesizing module 'UDP_top' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:111]
INFO: [Synth 8-3491] module 'byte_data' declared at 'd:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/byte_data.vhd:27' bound to instance 'data' of component 'byte_data' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:135]
INFO: [Synth 8-638] synthesizing module 'byte_data' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/byte_data.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'byte_data' (1#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/byte_data.vhd:39]
INFO: [Synth 8-3491] module 'add_crc32' declared at 'd:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/add_crc32.vhd:24' bound to instance 'i_add_crc32' of component 'add_crc32' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'add_crc32' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/add_crc32.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element v_crc_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/add_crc32.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'add_crc32' (2#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/add_crc32.vhd:32]
INFO: [Synth 8-3491] module 'add_preamble' declared at 'd:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/add_preamble.vhd:23' bound to instance 'i_add_preamble' of component 'add_preamble' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:153]
INFO: [Synth 8-638] synthesizing module 'add_preamble' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/add_preamble.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'add_preamble' (3#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/add_preamble.vhd:31]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d0' to cell 'ODDR' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:176]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d1' to cell 'ODDR' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:178]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d2' to cell 'ODDR' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:180]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_d3' to cell 'ODDR' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:182]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_ctl' to cell 'ODDR' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:186]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'tx_c' to cell 'ODDR' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:190]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clocking' to cell 'PLLE2_BASE' [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'UDP_top' (4#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'UDP_v1_0_S00_AXI' (5#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4f85/hdl/UDP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'UDP_v1_0' (6#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4f85/hdl/UDP_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_UDP_0_0' (7#1) [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_UDP_0_0/synth/design_1_UDP_0_0.v:57]
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_mdio
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_int_b
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_pme_b
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxck
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxctl
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxd[3]
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxd[2]
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxd[1]
WARNING: [Synth 8-3331] design UDP_top has unconnected port eth_rxd[0]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design UDP_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design UDP_v1_0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 484.363 ; gain = 154.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 484.363 ; gain = 154.242
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 858.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 858.039 ; gain = 527.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 858.039 ; gain = 527.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 858.039 ; gain = 527.918
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element reset_counter_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4f85/hdl/UDP_v1_0_S00_AXI.v:524]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 858.039 ; gain = 527.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 5     
	  64 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	  64 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 3     
	  64 Input      2 Bit        Muxes := 2     
	  64 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module byte_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  64 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	  64 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  64 Input      2 Bit        Muxes := 2     
	  64 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module add_crc32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module add_preamble 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module UDP_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module UDP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/UDP_v1_0_S00_AXI_inst/interface/data/busy_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/byte_data.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element inst/UDP_v1_0_S00_AXI_inst/interface/data/user_data_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/byte_data.vhd:304]
INFO: [Synth 8-5546] ROM "inst/UDP_v1_0_S00_AXI_inst/interface/data/busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/UDP_v1_0_S00_AXI_inst/interface/data/user_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/UDP_v1_0_S00_AXI_inst/interface/data/data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/UDP_v1_0_S00_AXI_inst/interface/data/read_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/UDP_v1_0_S00_AXI_inst/addr_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4f85/hdl/UDP_v1_0_S00_AXI.v:524]
WARNING: [Synth 8-6014] Unused sequential element inst/UDP_v1_0_S00_AXI_inst/interface/reset_counter_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.srcs/sources_1/bd/design_1/UDP_top.vhd:210]
INFO: [Synth 8-3917] design design_1_UDP_0_0 has port eth_mdc driven by constant 0
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_mdio
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_int_b
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_pme_b
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_rxck
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_rxctl
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_rxd[3]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_rxd[2]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_rxd[1]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port eth_rxd[0]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port reset
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_UDP_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/UDP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/UDP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/UDP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/UDP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/UDP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/UDP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/UDP_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_UDP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/UDP_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_UDP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/UDP_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_UDP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/UDP_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_UDP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/UDP_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_UDP_0_0.
INFO: [Synth 8-3332] Sequential element (inst/UDP_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_UDP_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 858.039 ; gain = 527.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 861.492 ; gain = 531.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 862.016 ; gain = 531.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 886.656 ; gain = 556.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/doutctl_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \inst/UDP_v1_0_S00_AXI_inst/interface/dout_reg[0]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 886.656 ; gain = 556.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 886.656 ; gain = 556.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 886.656 ; gain = 556.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 886.656 ; gain = 556.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 886.656 ; gain = 556.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 886.656 ; gain = 556.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_UDP_0_0 | inst/UDP_v1_0_S00_AXI_inst/interface/i_add_preamble/delay_data_enable_reg[6] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_UDP_0_0 | inst/UDP_v1_0_S00_AXI_inst/interface/i_add_preamble/delay_data_reg[63]       | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_UDP_0_0 | inst/UDP_v1_0_S00_AXI_inst/interface/tx_ready_reg                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    10|
|2     |LUT1       |     5|
|3     |LUT2       |    37|
|4     |LUT3       |    19|
|5     |LUT4       |    51|
|6     |LUT5       |    34|
|7     |LUT6       |   120|
|8     |ODDR       |     6|
|9     |PLLE2_BASE |     1|
|10    |SRL16E     |    10|
|11    |FDCE       |    23|
|12    |FDRE       |   289|
|13    |FDSE       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |   622|
|2     |  inst                    |UDP_v1_0         |   622|
|3     |    UDP_v1_0_S00_AXI_inst |UDP_v1_0_S00_AXI |   622|
|4     |      interface           |UDP_top          |   336|
|5     |        data              |byte_data        |   173|
|6     |        i_add_crc32       |add_crc32        |    68|
|7     |        i_add_preamble    |add_preamble     |    40|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 886.656 ; gain = 556.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 886.656 ; gain = 182.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 886.656 ; gain = 556.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 888.863 ; gain = 570.211
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/MileStone2/MicroBlazeServer_UDP/MicroBlazeServer.runs/design_1_UDP_0_0_synth_1/design_1_UDP_0_0.dcp' has been generated.
