
# FPGA-based Hardware Accelerator of Convolutional Neural Network 

Progress :
- ### 17th April: Revised Python Programming language
- ### 18th April: Revised Verilog HDL basics through NPTEL Lectures
- ### 19th April: Tried solving HDL Bits questions
- ### 20th April: Introduction to Convolutional Neural Networks by Prof. Fei Fei

- ### 6th June: Got introduced to Digilent ZedBoard. Read the Zedboard datasheet.
- ### 7th June: RISC-V Add, immediate instructions
- ### 8th June: RISCV ISA, RISCV Fields: R,I,S
