#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  1 20:46:44 2022
# Process ID: 25072
# Current directory: D:/7sem/pocp5/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10740 D:\7sem\pocp5\Lab5\Lab5.xpr
# Log file: D:/7sem/pocp5/Lab5/vivado.log
# Journal file: D:/7sem/pocp5/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/7sem/pocp5/Lab5/Lab5.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/REGn/REGn.srcs/sources_1/new/DTrigger.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/GenericDecoder/GenericDecoder.srcs/sources_1/new/GenericDecoder.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/7sem/pocp5/REGn/REGn.srcs/sources_1/new/REGn.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VIVunt/Downloads/storage-devices-master/source/storage_devices/src/task 2.2/FIFO.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VIVunt/Downloads/storage-devices-master/source/storage_devices/src/task 3/RAM_Hamming.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
set_property top task2_RegFile [current_fileset]
update_compile_order -fileset sources_1
set_property top test1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec  1 21:18:12 2022] Launched synth_1...
Run output will be captured here: D:/7sem/pocp5/Lab5/Lab5.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'GenericDecoder' instantiated as 'RAD1'. 2 instances of this cell are unresolved black boxes. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/task2_RegFile.vhd:70]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'REGn' instantiated as 'REG[0].REG_i'. 4 instances of this cell are unresolved black boxes. [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/task2_RegFile.vhd:73]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1342.566 ; gain = 401.172
set_property top RAM [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: RAM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1896.328 ; gain = 104.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/RAM2.vhd:19]
	Parameter word_size bound to: 8 - type: integer 
	Parameter address_size bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM' (1#1) [D:/7sem/pocp5/Lab5/Lab5.srcs/sources_1/new/RAM2.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1936.594 ; gain = 144.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1936.594 ; gain = 144.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1936.594 ; gain = 144.969
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.312 ; gain = 247.688
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.312 ; gain = 247.688
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Dec  1 21:30:33 2022] Launched synth_1...
Run output will be captured here: D:/7sem/pocp5/Lab5/Lab5.runs/synth_1/runme.log
current_design synth_1
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property top task2_RegFile [current_fileset]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 21:48:50 2022...
