2013-07-24_00-20-37 ==> Run tests:  test4  test5
2013-07-24_00-20-37 ==> Start  =========================================
2013-07-24_00-20-37 ==> Counters updated:
F1: Snap12 Links, FPGA logic/IO                   :      0       0
F2: Level-shifting Translator Bits, FPGA logic/IO :      0       0
F3: Block RAM, FPGA logic/IO                      :      0       0
F4a: Finisar - Rx SEU / Cannot-Write Reset        :      0       0
F4b: Finisar - Tx SEU / Cannot-Retrieve Reset     :      0       0
F5: Triple Voting, SEU Mitigation                 :      0       0
F7: Resend BRAMs                                  :      0       0
2013-07-24_00-20-37 ==> (Re)Initializing Finisar test
2013-07-24_00-20-38 ==> Counters updated:
F4a: Finisar - Rx SEU / Cannot-Write Reset        :      0       0
F4b: Finisar - Tx SEU / Cannot-Retrieve Reset     :      0       0
2013-07-24_00-20-38 ==> Stopped
2013-07-24_00-20-38 ==> FINAL SUMMARY:
 on? Test                                              :   #SEU  #Runaways
     F1: Snap12 Links, FPGA logic/IO                   :      0       0
     F2: Level-shifting Translator Bits, FPGA logic/IO :      0       0
     F3: Block RAM, FPGA logic/IO                      :      0       0
  *  F4a: Finisar - Rx SEU / Cannot-Write Reset        :      0       0
  *  F4b: Finisar - Tx SEU / Cannot-Retrieve Reset     :      0       0
     F5: Triple Voting, SEU Mitigation                 :      0       0
     F7: Resend BRAMs                                  :      0       0
