
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119835                       # Number of seconds simulated
sim_ticks                                119834616139                       # Number of ticks simulated
final_tick                               1177693437452                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  46227                       # Simulator instruction rate (inst/s)
host_op_rate                                    59514                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1282082                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939512                       # Number of bytes of host memory used
host_seconds                                 93468.74                       # Real time elapsed on the host
sim_insts                                  4320777675                       # Number of instructions simulated
sim_ops                                    5562668801                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1623296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1460736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       408320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       363904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3863168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1372288                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1372288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11412                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3190                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2843                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30181                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10721                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10721                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13546136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12189600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3407363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        17090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3036719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32237496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        17090                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11451516                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11451516                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11451516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13546136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12189600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3407363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        17090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3036719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43689012                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143859084                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177593                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086950                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932533                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9456945                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670657                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437619                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87844                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104478741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128067069                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177593                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108276                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264453                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5182218                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103127                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141155161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.105166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.546928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113960847     80.73%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784717      1.97%     82.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2360957      1.67%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380133      1.69%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2270222      1.61%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124625      0.80%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          780320      0.55%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979796      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513544      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141155161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161113                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.890226                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103306872                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6599619                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845796                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109429                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293436                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731333                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154465247                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51083                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293436                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103822485                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4054578                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1384981                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429654                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1170019                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153018369                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2423                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401739                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        18211                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214079724                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713241159                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713241159                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45820499                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33637                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17615                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3807700                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15187661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       312195                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1699119                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149151834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139216597                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108429                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25186728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57133731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1592                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141155161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986266                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583413                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83764282     59.34%     59.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23723155     16.81%     76.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11963685      8.48%     84.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815738      5.54%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6909556      4.90%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701682      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063137      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118006      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95920      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141155161                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976883     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156377     11.98%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172347     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114979582     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013562      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361634     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845797      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139216597                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.967729                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305607                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009378                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421002391                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174372874                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135105030                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140522204                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       203512                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2975532                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1364                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       161196                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293436                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3371115                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       253226                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149185470                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15187661                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902866                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17614                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201855                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234542                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136843304                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112232                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373293                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956384                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295811                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7844152                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.951232                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135111372                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135105030                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81543315                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221195847                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.939148                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368648                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26772179                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957581                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136861725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.894493                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87761620     64.12%     64.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22505001     16.44%     80.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808938      7.90%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815724      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768395      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538602      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564065      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094153      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005227      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136861725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005227                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283050593                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302681917                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2703923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.438591                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.438591                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.695125                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.695125                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618393291                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186425578                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145844430                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143859084                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21123055                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18510751                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1647901                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10487916                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10195462                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1469463                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51508                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    111386587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117412432                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21123055                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11664925                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23878496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5384225                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1930965                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12696553                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1039785                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140922756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117044260     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1200571      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2194030      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1847044      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3378867      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3658539      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          796120      0.56%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          625189      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10178136      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140922756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.146832                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.816163                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       110531329                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2967878                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23678316                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23431                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3721801                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2266573                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4913                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132477091                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3721801                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110974177                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1441309                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       746491                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23247495                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       791482                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     131526792                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         83943                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       474883                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    174677817                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    596752076                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    596752076                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    140907964                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33769828                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18764                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9388                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2519839                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21904945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4246490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75497                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       945417                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         129977701                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122119984                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99117                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21535916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46224563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140922756                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477765                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90095491     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20700337     14.69%     78.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10386051      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6821042      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7111333      5.05%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3675125      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1647806      1.17%     99.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       407942      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77629      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140922756                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         305672     60.05%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     60.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        127058     24.96%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76320     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96392145     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1022302      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9376      0.01%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20480287     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4215874      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122119984                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.848886                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             509050                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004168                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385770890                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151532673                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119355479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122629034                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       225792                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3958349                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128466                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3721801                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         987277                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48486                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    129996463                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21904945                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4246490                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9388                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          178                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       798407                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       978086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1776493                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120803414                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20162691                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1316569                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24378333                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18608908                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4215642                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.839734                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119462897                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119355479                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         68940189                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163645998                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.829669                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421276                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94679899                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    107542850                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22454502                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1652383                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137200955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.783835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97257682     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15500646     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11204044      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2506585      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2851402      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1010664      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4226206      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       851611      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1792115      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137200955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94679899                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     107542850                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22064614                       # Number of memory references committed
system.switch_cpus1.commit.loads             17946590                       # Number of loads committed
system.switch_cpus1.commit.membars               9374                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16841605                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         93876296                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1452997                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1792115                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           265406192                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          263716616                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2936328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94679899                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            107542850                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94679899                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.519426                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.519426                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.658143                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.658143                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       558913161                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      156791332                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138990800                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18748                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143859084                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24162172                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19591052                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2064481                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9726872                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9284997                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2597801                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95746                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105468558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132126116                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24162172                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11882798                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29061401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6722908                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2632154                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12320433                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1620109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141794230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112732829     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2040209      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3739780      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3395028      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2162310      1.52%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1773897      1.25%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1026812      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1073893      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13849472      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141794230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167957                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.918441                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104400553                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4032950                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28686239                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48495                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4625987                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4180335                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6134                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159812943                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        48534                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4625987                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105247185                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1099965                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1736899                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27869159                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1215029                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158022825                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        231149                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       524416                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223511398                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    735814938                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    735814938                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176906754                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46604644                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34839                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17420                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4367091                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14976910                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7437633                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84127                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1668840                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155031760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34840                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144075493                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163220                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27210723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59647309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141794230                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016089                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561087                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81456826     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24823628     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13057923      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7551135      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8353219      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3100746      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2755723      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       528570      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       166460      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141794230                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         577175     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118822     14.18%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142005     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121321053     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2038010      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17419      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13300242      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7398769      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144075493                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001504                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             838002                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    430946438                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182277539                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140902433                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144913495                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       278651                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3444355                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131833                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4625987                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         711881                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       109329                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155066600                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62218                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14976910                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7437633                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17420                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1147783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2302668                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141695562                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12773486                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2379931                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20171884                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20163192                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7398398                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.984961                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141032689                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140902433                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82205860                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230889611                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.979448                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356040                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103030074                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126860049                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28206993                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2084481                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137168243                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924850                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694683                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84984193     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24172228     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12010207      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4086317      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5029281      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1761899      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1241971      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1027165      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2854982      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137168243                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103030074                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126860049                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18838355                       # Number of memory references committed
system.switch_cpus2.commit.loads             11532555                       # Number of loads committed
system.switch_cpus2.commit.membars              17420                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18310856                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114291169                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2616462                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2854982                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289380303                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          314760252                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2064854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103030074                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126860049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103030074                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.396282                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.396282                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.716187                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.716187                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       637988246                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197222815                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148974538                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34840                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143859084                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24219843                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19840704                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2052881                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9937475                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9575243                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2477808                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94539                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107506143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129993447                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24219843                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12053051                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28159800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6134787                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3612816                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12576809                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1604368                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    143342975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.109382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.534066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115183175     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2273986      1.59%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3861061      2.69%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2246164      1.57%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1756326      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1545499      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          948358      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2382640      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13145766      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    143342975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168358                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.903617                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106826293                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4814206                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27565763                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72770                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4063937                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3971905                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156651909                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4063937                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107365426                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         612390                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3279905                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27081884                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       939428                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155590216                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         95773                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       542461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    219708243                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    723833493                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    723833493                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176013086                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43695133                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35020                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17536                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2731111                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14430619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7391339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71581                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1681532                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150493861                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141335038                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        88778                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22314293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49384661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    143342975                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.985992                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.546999                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85662032     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22146835     15.45%     75.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11922970      8.32%     83.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8854378      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8630846      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3190331      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2427919      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       324736      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       182928      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    143342975                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         125908     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        167423     37.32%     65.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       155249     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119293865     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1912558      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17484      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12745422      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7365709      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141335038                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.982455                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             448580                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    426550406                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172843417                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138318213                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141783618                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       287516                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2993530                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118480                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4063937                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         409714                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54724                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150528883                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       781958                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14430619                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7391339                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17536                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1182359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1088969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2271328                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139131790                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12427778                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2203245                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19793280                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19693200                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7365502                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.967139                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138318273                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138318213                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81774033                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        226483538                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.961484                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361060                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102338684                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126146819                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24382333                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34972                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2070138                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    139279038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.905713                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.714232                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88260516     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24586855     17.65%     81.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9613553      6.90%     87.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5063259      3.64%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4304770      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2076066      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       969281      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1509919      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2894819      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    139279038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102338684                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126146819                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18709948                       # Number of memory references committed
system.switch_cpus3.commit.loads             11437089                       # Number of loads committed
system.switch_cpus3.commit.membars              17486                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18302525                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113564634                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2609067                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2894819                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           286913371                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          305123962                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 516109                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102338684                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126146819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102338684                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.405716                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.405716                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.711381                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.711381                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       625679850                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      193131256                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146293767                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34972                       # number of misc regfile writes
system.l20.replacements                         12692                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790209                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29076                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.177363                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          356.572547                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.978348                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6080.017987                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346770                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9938.084348                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021763                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000548                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.371095                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.606573                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84672                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84672                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22136                       # number of Writeback hits
system.l20.Writeback_hits::total                22136                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84672                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84672                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84672                       # number of overall hits
system.l20.overall_hits::total                  84672                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12682                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12692                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12682                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12692                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12682                       # number of overall misses
system.l20.overall_misses::total                12692                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2633626                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3787083334                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3789716960                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2633626                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3787083334                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3789716960                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2633626                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3787083334                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3789716960                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97354                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97364                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22136                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22136                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97354                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97364                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97354                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97364                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130267                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130356                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130267                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130356                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130267                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130356                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 263362.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298618.777322                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298590.999055                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 263362.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298618.777322                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298590.999055                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 263362.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298618.777322                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298590.999055                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4118                       # number of writebacks
system.l20.writebacks::total                     4118                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12682                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12692                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12682                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12692                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12682                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12692                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1994006                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2977017232                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2979011238                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1994006                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2977017232                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2979011238                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1994006                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2977017232                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2979011238                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130267                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130356                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130267                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130356                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130267                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130356                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 199400.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234743.513011                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234715.666404                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 199400.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234743.513011                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234715.666404                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 199400.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234743.513011                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234715.666404                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11426                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          218551                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27810                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.858720                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          978.319357                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.446693                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5707.888893                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          9684.345056                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.059712                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000821                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.348382                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.591086                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35412                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35412                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10895                       # number of Writeback hits
system.l21.Writeback_hits::total                10895                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35412                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35412                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35412                       # number of overall hits
system.l21.overall_hits::total                  35412                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11412                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11426                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11412                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11426                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11412                       # number of overall misses
system.l21.overall_misses::total                11426                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4612630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3745845520                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3750458150                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4612630                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3745845520                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3750458150                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4612630                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3745845520                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3750458150                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46824                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46838                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10895                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10895                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46824                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46838                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46824                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46838                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.243721                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.243947                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.243721                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.243947                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.243721                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.243947                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 328237.427270                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 328238.941887                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 328237.427270                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 328238.941887                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 329473.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 328237.427270                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 328238.941887                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1952                       # number of writebacks
system.l21.writebacks::total                     1952                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11412                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11426                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11412                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11426                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11412                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11426                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3015935442                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3019653102                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3015935442                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3019653102                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3717660                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3015935442                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3019653102                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243721                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.243947                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.243721                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.243947                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.243721                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.243947                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 264277.553628                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 264279.109225                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 264277.553628                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 264279.109225                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 265547.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 264277.553628                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 264279.109225                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3204                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          429861                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19588                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.945119                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1054.892287                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.996692                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1605.113256                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.759073                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13709.238692                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.064386                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.097968                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000046                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.836746                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36933                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36933                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11021                       # number of Writeback hits
system.l22.Writeback_hits::total                11021                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36933                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36933                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36933                       # number of overall hits
system.l22.overall_hits::total                  36933                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3190                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3204                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3190                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3204                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3190                       # number of overall misses
system.l22.overall_misses::total                 3204                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4189886                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    951353990                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      955543876                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4189886                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    951353990                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       955543876                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4189886                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    951353990                       # number of overall miss cycles
system.l22.overall_miss_latency::total      955543876                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40123                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40137                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11021                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11021                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40123                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40137                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40123                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40137                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.079506                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.079827                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.079506                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.079827                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.079506                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.079827                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 298230.090909                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 298234.667915                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 298230.090909                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 298234.667915                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 298230.090909                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 298234.667915                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2594                       # number of writebacks
system.l22.writebacks::total                     2594                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3190                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3204                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3190                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3204                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3190                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3204                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    747558475                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    750853883                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    747558475                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    750853883                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    747558475                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    750853883                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079506                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.079827                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.079506                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.079827                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.079506                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.079827                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 234344.349530                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 234348.902310                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 234344.349530                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 234348.902310                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 234344.349530                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 234348.902310                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2859                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          360263                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19243                       # Sample count of references to valid blocks.
system.l23.avg_refs                         18.721769                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1316.082888                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.018074                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1407.788025                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst            15.166214                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13629.944800                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.080327                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000917                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.085925                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000926                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.831906                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        30860                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  30860                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10085                       # number of Writeback hits
system.l23.Writeback_hits::total                10085                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        30860                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30860                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        30860                       # number of overall hits
system.l23.overall_hits::total                  30860                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2843                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2859                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2843                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2859                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2843                       # number of overall misses
system.l23.overall_misses::total                 2859                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5503946                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    956353093                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      961857039                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5503946                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    956353093                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       961857039                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5503946                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    956353093                       # number of overall miss cycles
system.l23.overall_miss_latency::total      961857039                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33703                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33719                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10085                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10085                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33703                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33719                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33703                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33719                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.084355                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.084789                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.084355                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.084789                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.084355                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.084789                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 343996.625000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 336388.706648                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 336431.283316                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 343996.625000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 336388.706648                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 336431.283316                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 343996.625000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 336388.706648                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 336431.283316                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2057                       # number of writebacks
system.l23.writebacks::total                     2057                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2843                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2859                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2843                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2859                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2843                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2859                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4479387                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    774679355                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    779158742                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4479387                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    774679355                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    779158742                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4479387                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    774679355                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    779158742                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.084355                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.084789                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.084355                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.084789                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.084355                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.084789                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 279961.687500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 272486.582835                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 272528.416229                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 279961.687500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 272486.582835                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 272528.416229                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 279961.687500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 272486.582835                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 272528.416229                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.645344                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110778                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840201.414545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.645344                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015457                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880842                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103117                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103117                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103117                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103117                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103117                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103117                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2821626                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2821626                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2821626                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2821626                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2821626                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2821626                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103127                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103127                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103127                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103127                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 282162.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 282162.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 282162.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 282162.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 282162.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 282162.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2716626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2716626                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2716626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2716626                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2716626                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2716626                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271662.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 271662.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 271662.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 271662.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 271662.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 271662.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97354                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191224744                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97610                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1959.069194                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502599                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497401                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960277                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960277                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17198                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18669702                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18669702                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18669702                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18669702                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403972                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404072                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404072                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404072                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404072                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41918191444                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41918191444                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     16247325                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     16247325                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41934438769                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41934438769                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41934438769                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41934438769                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364249                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073774                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073774                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073774                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073774                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035548                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035548                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021185                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021185                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021185                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021185                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103765.091254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103765.091254                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 162473.250000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 162473.250000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103779.620387                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103779.620387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103779.620387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103779.620387                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22136                       # number of writebacks
system.cpu0.dcache.writebacks::total            22136                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306618                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306718                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306718                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97354                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97354                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97354                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97354                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97354                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97354                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9527375498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9527375498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9527375498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9527375498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9527375498                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9527375498                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008567                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008567                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005104                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005104                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005104                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005104                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97863.215667                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97863.215667                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97863.215667                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97863.215667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97863.215667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97863.215667                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.992634                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924162527                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708248.663586                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.992634                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022424                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12696537                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12696537                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12696537                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12696537                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12696537                       # number of overall hits
system.cpu1.icache.overall_hits::total       12696537                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5397881                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5397881                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5397881                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5397881                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5397881                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5397881                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12696553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12696553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12696553                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12696553                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12696553                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12696553                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 337367.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 337367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 337367.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 337367.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4728830                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4728830                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4728830                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4728830                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 337773.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 337773.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46824                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227337030                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47080                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4828.738955                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.854257                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.145743                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.827556                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.172444                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18249806                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18249806                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4099260                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4099260                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9386                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9386                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9374                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9374                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22349066                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22349066                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22349066                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22349066                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171413                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171413                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171413                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171413                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171413                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171413                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  28258603919                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  28258603919                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28258603919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28258603919                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28258603919                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28258603919                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18421219                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18421219                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4099260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4099260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22520479                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22520479                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22520479                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22520479                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009305                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007611                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007611                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007611                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007611                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 164856.830690                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 164856.830690                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 164856.830690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 164856.830690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 164856.830690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 164856.830690                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10895                       # number of writebacks
system.cpu1.dcache.writebacks::total            10895                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       124589                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       124589                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       124589                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       124589                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       124589                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       124589                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46824                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46824                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46824                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46824                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46824                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46824                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6147079086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6147079086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6147079086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6147079086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6147079086                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6147079086                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002079                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 131280.520374                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 131280.520374                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131280.520374                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131280.520374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131280.520374                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131280.520374                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996684                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015280290                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs                   2192830                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996684                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12320416                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12320416                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12320416                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12320416                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12320416                       # number of overall hits
system.cpu2.icache.overall_hits::total       12320416                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5167659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5167659                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12320433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12320433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12320433                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12320433                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12320433                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12320433                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40123                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169015133                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40379                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4185.718641                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.884024                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.115976                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905797                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094203                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9608996                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9608996                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7271533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7271533                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17420                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17420                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17420                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17420                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16880529                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16880529                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16880529                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16880529                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       121293                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       121293                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       121293                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121293                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       121293                       # number of overall misses
system.cpu2.dcache.overall_misses::total       121293                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13417044793                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13417044793                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13417044793                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13417044793                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13417044793                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13417044793                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9730289                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9730289                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7271533                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7271533                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17420                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17420                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17001822                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17001822                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17001822                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17001822                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007134                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007134                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110616.810475                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110616.810475                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110616.810475                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110616.810475                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110616.810475                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110616.810475                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11021                       # number of writebacks
system.cpu2.dcache.writebacks::total            11021                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81170                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81170                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81170                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81170                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40123                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40123                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40123                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40123                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40123                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40123                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3381435987                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3381435987                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3381435987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3381435987                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3381435987                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3381435987                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84276.748673                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84276.748673                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84276.748673                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84276.748673                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84276.748673                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84276.748673                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.018065                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018927357                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205470.469697                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.018065                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024067                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738811                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12576792                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12576792                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12576792                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12576792                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12576792                       # number of overall hits
system.cpu3.icache.overall_hits::total       12576792                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5975600                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5975600                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5975600                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5975600                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5975600                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5975600                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12576809                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12576809                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12576809                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12576809                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12576809                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12576809                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 351505.882353                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 351505.882353                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 351505.882353                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 351505.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 351505.882353                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 351505.882353                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5636775                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5636775                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5636775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5636775                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5636775                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5636775                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 352298.437500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 352298.437500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 352298.437500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 352298.437500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 352298.437500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 352298.437500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33703                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163683234                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33959                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4820.025148                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.026338                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.973662                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902447                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097553                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9269648                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9269648                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7237889                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7237889                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17509                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17509                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17486                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17486                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16507537                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16507537                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16507537                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16507537                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        86226                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        86226                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        86226                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         86226                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        86226                       # number of overall misses
system.cpu3.dcache.overall_misses::total        86226                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8394160710                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8394160710                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8394160710                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8394160710                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8394160710                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8394160710                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9355874                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9355874                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7237889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7237889                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17486                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17486                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16593763                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16593763                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16593763                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16593763                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009216                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005196                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005196                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005196                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005196                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97350.691323                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97350.691323                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97350.691323                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97350.691323                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97350.691323                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97350.691323                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10085                       # number of writebacks
system.cpu3.dcache.writebacks::total            10085                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52523                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52523                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52523                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52523                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52523                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52523                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33703                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33703                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33703                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33703                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33703                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33703                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2994300061                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2994300061                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2994300061                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2994300061                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2994300061                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2994300061                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88843.724921                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88843.724921                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88843.724921                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88843.724921                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88843.724921                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88843.724921                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
