[Configuration]

ToolName: /home/harne/workspace1/Tejas/src/emulator/pin/obj-ia32/PgmInstrumentor.so
Benchmark: /home/harne/Desktop/hello
Pipeline: Inorder Pipeline

[Translator Statistics]

Java thread	=	0
Data Read	=	78776 bytes
Number of instructions provided by emulator	=	[J@1b15692

Static coverage		=	NaN %
Dynamic Coverage	=	NaN %


[Timing Statistics]

core		=	0
instructions executed	=	174
cycles taken	=	218 cycles
IPC		=	0.8302752293577982		in terms of micro-ops
IPC		=	327.5		in terms of CISC instructions
core frequency	=	3600 MHz
time taken	=	0.06055555555555556 microseconds

core		=	1
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	2
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	3
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	4
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	5
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	6
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	7
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	8
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	9
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	10
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	11
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	12
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	13
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	14
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	15
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	16
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	17
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	18
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	19
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	20
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	21
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	22
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	23
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	24
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	25
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	26
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	27
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	28
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	29
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	30
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds

core		=	31
instructions executed	=	0
cycles taken	=	0 cycles
IPC		=	NaN		in terms of micro-ops
IPC		=	NaN		in terms of CISC instructions
core frequency	=	0 MHz
time taken	=	NaN microseconds



[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	63
L1 Hits		=	0
L1 Misses	=	63
I Requests	=	176
I Hits		=	0
I Misses	=	176
L1 Hit-Rate	=	0.0
L1 Miss-Rate	=	1.0
I Hit-Rate	=	0.0
I Miss-Rate	=	1.0

core		=	1
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	2
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	3
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	4
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	5
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	6
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	7
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	8
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	9
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	10
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	11
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	12
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	13
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	14
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	15
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	16
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	17
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	18
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	19
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	20
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	21
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	22
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	23
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	24
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	25
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	26
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	27
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	28
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	29
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	30
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0

core		=	31
Memory Requests	=	0
Loads		=	0
Stores		=	0
LSQ forwardings	=	0
TLB Requests	=	0
TLB Hits	=	0
TLB Misses	=	0
L1 Requests	=	0
L1 Hits		=	0
L1 Misses	=	0
I Requests	=	0
I Hits		=	0
I Misses	=	0


[Other cache statistics]

L2 Requests	=	0
L2 Hits		=	0
L2 Misses	=	0


[Simulator Time]
Time Taken		=	0 : 12 minutes
Instructions per Second	=	0.014872637633525062 KIPS		in terms of micro-ops
Instructions per Second	=	5.866474938373049 KIPS		in terms of CISC instructions

