# ðŸš€ Day 4: Gate-Level Simulation (GLS), Blocking vs. Non-Blocking in Verilog, and Synthesis-Simulation Mismatch

Welcome to **Day 4** of the RTL Workshop! ðŸŽ‰ This session dives into three pivotal VLSI design concepts:

- ðŸ” **Gate-Level Simulation (GLS)**: Validate your synthesized netlist.
- âš ï¸ **Synthesis-Simulation Mismatch**: Avoid common pitfalls.
- ðŸ”„ **Blocking vs. Non-Blocking Assignments**: Master Verilog coding practices.

Get ready for a blend of theory, practical insights, and hands-on labs to level up your digital design skills! ðŸ’»

---

## ðŸ“‘ Table of Contents

| **Section** | **Description** |
|-------------|-----------------|
| [1. Gate-Level Simulation (GLS)](#1-gate-level-simulation-gls) | Learn about GLS for netlist validation. |
| [2. Synthesis-Simulation Mismatch](#2-synthesis-simulation-mismatch) | Understand causes and prevention of mismatches. |
| [3. Blocking vs. Non-Blocking Assignments](#3-blocking-vs-non-blocking-assignments) | Explore Verilog assignment types. |
| [3.1 Blocking Statements](#31-blocking-statements) | Details on blocking assignments. |
| [3.2 Non-Blocking Statements](#32-non-blocking-statements) | Details on non-blocking assignments. |
| [3.3 Comparison Table](#33-comparison-table) | Compare blocking vs. non-blocking. |
| [4. Labs](#4-labs) | Hands-on labs for practical learning. |
| [4.1 Lab 1: Ternary Operator MUX](#lab-1-ternary-operator-mux) | Build a 2:1 MUX with ternary operator. |
| [4.2 Lab 2: Synthesis Using Yosys](#lab-2-synthesis-using-yosys) | Synthesize the MUX with Yosys. |
| [4.3 Lab 3: GLS of MUX](#lab-3-gate-level-simulation-gls-of-mux) | Run GLS on the MUX netlist. |
| [4.4 Lab 4: Bad MUX Example](#lab-4-bad-mux-example) | Identify and fix Verilog pitfalls. |
| [4.5 Lab 5: GLS of Bad MUX](#lab-5-gls-of-bad-mux) | Observe mismatches in GLS. |
| [4.6 Lab 6: Blocking Assignment Caveat](#lab-6-blocking-assignment-caveat) | Fix blocking assignment issues. |
| [4.7 Lab 7: Synthesis of Blocking Caveat Module](#lab-7-synthesis-of-blocking-caveat-module) | Synthesize the corrected module. |
| [5. Summary](#5-summary) | Recap of key concepts. |
| [6. Highlights](#6-highlights) | Key achievements from Day 4. |
| [7. Key Takeaways](#7-key-takeaways) | Critical learnings for VLSI design. |

---

## 1. Gate-Level Simulation (GLS) ðŸ› ï¸

**Gate-Level Simulation (GLS)** verifies the synthesized netlist, ensuring:

- âœ… Functional correctness
- â±ï¸ Timing behavior
- âš¡ Power estimates
- ðŸ”§ Test structures (e.g., scan chains for DFT)

### Why GLS?
| **Purpose**            | **Description**                                      |
|------------------------|-----------------------------------------------------|
| **Synthesis Validation** | Confirms RTL-to-gate translation accuracy.          |
| **Timing Verification** | Checks for setup/hold violations using SDF files.   |
| **Testability**         | Validates scan chains and DFT features.             |

### When to Perform GLS?
- **Post-Synthesis**: After RTL is converted to a gate-level netlist.
- **Pre-Physical Design**: To catch issues before layout.

### Types of GLS
| **Type**          | **Description**                          |
|-------------------|------------------------------------------|
| **Functional GLS** | Logic-only simulation (zero/unit delays).|
| **Timing GLS**     | Uses annotated timing data for real-world behavior. |

> [!NOTE]  
> GLS is a cornerstone of the **RISC-V SoC Tapeout Program**, ensuring reliable netlists before tapeout with Synopsys tools and SCL180 PDK.

---

## 2. Synthesis-Simulation Mismatch ðŸš¨

A **synthesis-simulation mismatch** occurs when RTL simulation (pre-synthesis) differs from gate-level simulation (post-synthesis) or hardware behavior.

### Common Causes
| **Cause**                     | **Example**                              |
|-------------------------------|------------------------------------------|
| **Non-Synthesizable Constructs** | Delays, initial blocks, or unsupported code. |
| **Ambiguous Coding**           | Missing `else` clauses, incomplete sensitivity lists. |
| **Tool Differences**           | Simulation vs. synthesis tool interpretation. |

**Solution**: Write **synthesizable**, unambiguous RTL and adhere to best practices.

> [!TIP]  
> Simulate both RTL and gate-level netlists to catch mismatches early.

---

# ðŸš€ Blocking vs. Non-Blocking Assignments in Verilog ðŸ”„

In Verilog, not all assignments are created equal! There are **two flavors** of procedural assignments, and choosing the right one can save you from subtle hardware bugs. Letâ€™s dive into **Blocking** and **Non-Blocking Assignments** to master their use in VLSI design! ðŸŽ‰

---

## ðŸ“‘ Table of Contents

| **Section** | **Description** |
|-------------|-----------------|
| [1. Blocking Assignments (`=`)] | Understand blocking assignments for combinational logic. |
| [2. Non-Blocking Assignments (`<=`)] | Explore non-blocking assignments for sequential logic. |
| [3. Comparison Table] | Compare blocking vs. non-blocking assignments. |

---

## 1. Blocking Assignments (`=`) ðŸ“

Think of **blocking assignments** as **strict line-followers**. Each statement **finishes completely** before the next one begins, like following a recipe step-by-stepâ€”chop the onions, *then* fry them!

- **When to Use**: Combinational logic (e.g., `always @(*)`).
- **Behavior**: Updates are **immediate**, so later lines see the updated values right away.
- **Analogy**: Cooking sequentiallyâ€”you canâ€™t fry onions before chopping them!

**Example**:
```verilog
always @(*) begin
    y = a & b;   // AND first, y updated immediately
    z = y | c;   // Uses updated y value
end
```

> [!NOTE]  
> Blocking assignments (`=`) infer combinational logic (gates) and are ideal for logic that doesnâ€™t depend on a clock.

---

## 2. Non-Blocking Assignments (`<=`) â³

**Non-blocking assignments** are patient and fair. They **read all right-hand side (RHS) values first**, then update all left-hand side (LHS) values **together at the end** of the time step, preventing order-dependent issues.

- **When to Use**: Sequential logic (e.g., `always @(posedge clk)`).
- **Behavior**: Updates are **scheduled**, ensuring all assignments occur concurrently.
- **Analogy**: A team working in parallelâ€”everyone gathers their materials, then updates together.

**Example**:
```verilog
always @(posedge clk) begin
    q0 <= d;     // Schedule update for q0
    q  <= q0;    // Reads old q0, schedules update for q
end
```

> [!NOTE]  
> Non-blocking assignments (`<=`) infer sequential logic (flip-flops), critical for clocked designs like those in the RISC-V SoC.

<p align="center">
   <img src="block.png" alt="GTKWave Counter Output" width="60%">
</p>


| **Aspect**               |                    **Left Side Image**                                                                 |             **Right Side Image**                                                                |
|--------------------------|---------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| **Code Example**         | ```verilog<br>always @(posedge clk) begin<br>    q <= q0; // (1)<br>    q0 <= d; // (2)<br>end``` | ```verilog<br>always @(posedge clk) begin<br>    q0 = d; // (1)<br>    q = q0; // (2)<br>end``` |
| **Line (1) Behavior**    | `q` gets the **old value** of `q0` (previous clock cycle).                                   | `q0` is **immediately updated** to `d`.                                                 |
| **Line (2) Behavior**    | `q0` is updated with `d` (scheduled for end of time step).                                   | `q` gets the **new value** of `q0` (which is `d`).                                      |
| **Effective Outcome**    | `q` and `q0` act as **two separate registers** (shift register behavior).                    | `q0` and `q` follow the **same signal**; only one register is needed.                   |
| **Synthesis Result**     | Creates **two flip-flops**: one for `q0`, one for `q`.                                       | Collapses to a **single flip-flop**: `q` directly stores `d`.                           |
| **Analogy**             | Like a relay race: `q` passes the old baton (`q0`) before `q0` gets a new one (`d`).         | Like a direct handoff: `q0` gets `d`, and `q` instantly takes it.                       |
| **Image Placeholder**   | ![Non-Blocking Output](https://github.com/user-attachments/assets/non_blocking_image)        | ![Blocking Output](https://github.com/user-attachments/assets/blocking_image)           |

---

---

## 3. Comparison Table

| **Feature**                | **Blocking (`=`)**                       | **Non-Blocking (`<=`)**                  |
|----------------------------|------------------------------------------|------------------------------------------|
| **Operator**               | `=`                                      | `<=`                                     |
| **Execution**              | Sequential, immediate                    | Concurrent, end of time step             |
| **Update Timing**          | Instant, in code order                  | Scheduled, after time step               |
| **Typical Use**            | Combinational logic, temp variables      | Sequential logic, registers/flip-flops   |
| **Inferred Hardware**      | Gates (combinational)                    | Flip-flops (sequential)                  |
| **Analogy**                | Cooking step-by-step                    | Team updating in parallel                |

> [!WARNING]  
> Mixing blocking and non-blocking assignments in the same block can cause synthesis-simulation mismatches, especially in sequential logic. Stick to `=` for combinational and `<=` for sequential!

---


## ðŸš€ Ready to Apply?
- ðŸ’» Simulate these examples using iverilog/GTKWave to see blocking vs. non-blocking behavior.
- ðŸ”§ Apply these rules in your RISC-V SoC RTL design to prevent synthesis-simulation mismatches.
- ðŸŒŸ Experiment with Synopsys tools (Design Compiler, PrimeTime) for synthesis and GLS.

### 3.3 Comparison Table
| **Feature**                | **Blocking (`=`)**                       | **Non-Blocking (`<=`)**                  |
|----------------------------|------------------------------------------|------------------------------------------|
| **Operator**               | `=`                                      | `<=`                                     |
| **Execution**              | Sequential, immediate                    | Concurrent, end of time step             |
| **Update Timing**          | Instant, in code order                  | After time step                          |
| **Typical Use**            | Combinational logic, temp variables      | Sequential logic, registers/flip-flops   |
| **Inferred Hardware**      | Gates (combinational)                    | Flip-flops (sequential)                  |

> [!WARNING]  
> Mixing blocking and non-blocking assignments in the same block can cause simulation mismatches, especially in sequential logic.

---

## 4. Labs ðŸ§ª

| **Lab** | **Description** | **Key Focus** |
|---------|-----------------|---------------|
| [Lab 1](#lab-1-ternary-operator-mux) | 2:1 MUX with ternary operator | RTL design |
| [Lab 2](#lab-2-synthesis-using-yosys) | Synthesize MUX with Yosys | Synthesis flow |
| [Lab 3](#lab-3-gate-level-simulation-gls-of-mux) | GLS of MUX | Netlist validation |
| [Lab 4](#lab-4-bad-mux-example) | Bad MUX with pitfalls | Coding errors |
| [Lab 5](#lab-5-gls-of-bad-mux) | GLS of bad MUX | Mismatch detection |
| [Lab 6](#lab-6-blocking-assignment-caveat) | Blocking assignment issues | Assignment order |
| [Lab 7](#lab-7-synthesis-of-blocking-caveat-module) | Synthesize corrected module | Synthesis validation |

### Lab 1: Ternary Operator MUX
**Description**: Implements a 2:1 multiplexer using a ternary operator.  
**Functionality**: `y = i1` if `sel = 1`; else `y = i0`.

```verilog
module ternary_operator_mux (input i0, input i1, input sel, output y);
    assign y = sel ? i1 : i0;
endmodule
```

![Lab 1 Output](https://github.com/user-attachments/assets/3f5eb05a-1861-4bb8-940c-6ff9f2af87fb)

---

### Lab 2: Synthesis Using Yosys
**Description**: Synthesize the MUX from Lab 1 using Yosys.  
**Instructions**: Follow the standard Yosys synthesis flow (e.g., `read_verilog`, `synth`, `write_verilog`).

![Lab 2 Output](https://github.com/user-attachments/assets/7a0cdc7c-cbbd-4943-bd3d-130a0d66b9b1)

---

### Lab 3: Gate-Level Simulation (GLS) of MUX
**Description**: Run GLS on the synthesized MUX netlist.  
**Command**:
```shell
iverilog /path/to/primitives.v /path/to/sky130_fd_sc_hd.v ternary_operator_mux.v testbench.v
```

![Lab 3 Output](https://github.com/user-attachments/assets/9acf45b3-2e42-4ac1-88ae-b4a494cc8d87)

---

### Lab 4: Bad MUX Example
**Description**: Demonstrates common Verilog pitfalls causing synthesis-simulation mismatches.  
**Original Code** (with issues):
```verilog
module bad_mux (input i0, input i1, input sel, output reg y);
    always @(sel) begin
        if (sel)
            y <= i1;
        else
            y <= i0;
    end
endmodule
```

**Issues**:
- Incomplete sensitivity list (missing `i0`, `i1`).
- Non-blocking assignments (`<=`) in combinational logic.

**Corrected Code**:
```verilog
module bad_mux (input i0, input i1, input sel, output reg y);
    always @(*) begin
        if (sel)
            y = i1;
        else
            y = i0;
    end
endmodule
```

![Lab 4 Output](https://github.com/user-attachments/assets/4c2ede06-0605-4ff0-99cb-fc89844b89e4)

---

### Lab 5: GLS of Bad MUX
**Description**: Perform GLS on the `bad_mux` to observe mismatches or warnings.  
**Expected**: Issues due to improper sensitivity list and assignments.

![Lab 5 Output](https://github.com/user-attachments/assets/2e698404-27b5-4c4a-a811-41b5fc13db77)

---

### Lab 6: Blocking Assignment Caveat
**Description**: Highlights issues with blocking assignment order.  
**Original Code** (with issue):
```verilog
module blocking_caveat (input a, input b, input c, output reg d);
    reg x;
    always @(*) begin
        d = x & c;
        x = a | b;
    end
endmodule
```

**Issue**: `d` uses old value of `x` due to assignment order.  
**Corrected Code**:
```verilog
module blocking_caveat (input a, input b, input c, output reg d);
    reg x;
    always @(*) begin
        x = a | b;
        d = x & c;
    end
endmodule
```

![Lab 6 Output](https://github.com/user-attachments/assets/42cac594-0008-4c7b-b415-43e6565b6081)

---

### Lab 7: Synthesis of Blocking Caveat Module
**Description**: Synthesize the corrected `blocking_caveat` module and verify results.  
**Instructions**: Use Yosys to synthesize and analyze the netlist.

![Lab 7 Output](https://github.com/user-attachments/assets/833bfacc-3b76-40fa-814c-47f0d783a6e0)

---

## 5. Summary ðŸ“š

| **Topic**                      | **Key Takeaway**                                                                 |
|--------------------------------|----------------------------------------------------------------------------------|
| **Gate-Level Simulation**      | Validates netlist functionality, timing, and testability post-synthesis.          |
| **Synthesis-Simulation Mismatch** | Avoid with synthesizable RTL and proper coding practices.                        |
| **Blocking vs. Non-Blocking**  | Use `=` for combinational, `<=` for sequential logic to ensure correct behavior.  |
| **Labs**                       | Practical exercises highlight GLS, coding pitfalls, and proper Verilog practices. |

---

## 6. Highlights ðŸŒŸ

| **Achievement** | **Details** |
|-----------------|-------------|
| ðŸŽ¯ **Mastered GLS** | Successfully ran gate-level simulations to validate netlists, aligning with RISC-V SoC program goals. |
| ðŸ› ï¸ **Fixed Pitfalls** | Identified and corrected Verilog coding errors (e.g., bad sensitivity lists, assignment order). |
| âš¡ **Optimized Designs** | Applied Yosys synthesis and GLS to ensure robust, mismatch-free designs. |
| ðŸ“ **Verilog Expertise** | Gained hands-on experience with blocking and non-blocking assignments for combinational and sequential logic. |

> [!NOTE]  
> These skills are directly applicable to the **RISC-V Reference SoC Tapeout Program**, preparing you for functional validation and GLS with Synopsys tools.

---

## 7. Key Takeaways ðŸ”‘

| **Concept** | **Takeaway** |
|-------------|--------------|
| **GLS Importance** | GLS ensures your netlist is functionally correct and timing-compliant before tapeout. |
| **Avoiding Mismatches** | Write clear, synthesizable RTL with complete sensitivity lists and proper assignments. |
| **Assignment Rules** | Use blocking (`=`) for combinational logic and non-blocking (`<=`) for sequential logic to prevent simulation issues. |
| **Practical Skills** | Labs reinforce real-world VLSI skills, from RTL coding to synthesis and GLS, critical for the RISC-V SoC flow. |

> [!TIP]  
> Always simulate both RTL and gate-level netlists, and review synthesis/simulation warnings to catch issues early! ðŸš€

---

## ðŸŒŸ Ready to Dive Deeper?
- ðŸ’» Write testbenches for the labs using iverilog/GTKWave (tools in the RISC-V SoC program).
- ðŸ”§ Experiment with Synopsys tools (Design Compiler, PrimeTime) for GLS and timing analysis.
- ðŸš€ Apply these concepts to the **RISC-V Reference SoC Tapeout Program** for functional validation and tapeout preparation.
