# Systemverilog Practice
This is a learning project aimed to learn the fundamental principles of Systemverilog and Universal Verification Methodology.

## Aim
My goal with this project is to learn the fundamental principles of the system verilog hardware verification language and the Universal Verification Methodology followed across the Digital Design Industry to verify designs.
