<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: /app/libyaul-wip/libyaul/scu/bus/cpu/cpu/sci.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Yaul<span id="projectnumber">&#160;Version 0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('sci_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">sci.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) Israel Jacquez</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Nikita Sokolov &lt;hitomi2500@mail.ru&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef _YAUL_CPU_SCI_H_</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define _YAUL_CPU_SCI_H_</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#include &lt;sys/cdefs.h&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &lt;assert.h&gt;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &lt;cpu/map.h&gt;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>__BEGIN_DECLS</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gad49931835d79032cf40f62ac9f607655">   27</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__SCI.html#gad49931835d79032cf40f62ac9f607655">cpu_sci_mode</a> {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggad49931835d79032cf40f62ac9f607655a090a6f90aa9dcd274c44000b1e5ba467">   29</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#ggad49931835d79032cf40f62ac9f607655a090a6f90aa9dcd274c44000b1e5ba467">CPU_SCI_MODE_ASYNC</a> = 0x00,</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#ggad49931835d79032cf40f62ac9f607655a2a9689bee1e5234142f514d560fe88b5">CPU_SCI_MODE_SYNC</a>  = 0x01</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggad49931835d79032cf40f62ac9f607655a2a9689bee1e5234142f514d560fe88b5">   32</a></span>} <a class="code hl_typedef" href="group__CPU__SCI.html#ga55a3c32b5bec26488b4cfedb7cbfa092">cpu_sci_mode_t</a>;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga17cfcfa981a089c68adb0741c2c530a9">   36</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__SCI.html#ga17cfcfa981a089c68adb0741c2c530a9">cpu_sci_length</a> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga17cfcfa981a089c68adb0741c2c530a9a53c4949d5a490fad38fde6841f515a5e">   38</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga17cfcfa981a089c68adb0741c2c530a9a53c4949d5a490fad38fde6841f515a5e">CPU_SCI_LENGTH_8_BITS</a> = 0x00,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga17cfcfa981a089c68adb0741c2c530a9aacf1fadc9a7d2b2761fd4d40d8833850">CPU_SCI_LENGTH_7_BITS</a> = 0x01</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga17cfcfa981a089c68adb0741c2c530a9aacf1fadc9a7d2b2761fd4d40d8833850">   43</a></span>} <a class="code hl_typedef" href="group__CPU__SCI.html#gac653652e9232b68aeda9bfe184b1479b">cpu_sci_length_t</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga095680de5546b3eedf5bd8e7fa5bf4ef">   47</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__SCI.html#ga095680de5546b3eedf5bd8e7fa5bf4ef">cpu_sci_parity</a> {</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga095680de5546b3eedf5bd8e7fa5bf4efaf3d794df2cd6c066ce6a89ec0d8b4595">   49</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga095680de5546b3eedf5bd8e7fa5bf4efaf3d794df2cd6c066ce6a89ec0d8b4595">CPU_SCI_PARITY_OFF</a> = 0x00,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga095680de5546b3eedf5bd8e7fa5bf4efa7b77bf35d6925264b47e8cf6a60ed08e">CPU_SCI_PARITY_ON</a>  = 0x01</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga095680de5546b3eedf5bd8e7fa5bf4efa7b77bf35d6925264b47e8cf6a60ed08e">   55</a></span>} <a class="code hl_typedef" href="group__CPU__SCI.html#ga98044eb86383501c425eb155e5360723">cpu_sci_parity_t</a>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gab9e2405d46dd622dee2a68deb79a9c7a">   59</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__SCI.html#gab9e2405d46dd622dee2a68deb79a9c7a">cpu_sci_parity_mode</a> {</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggab9e2405d46dd622dee2a68deb79a9c7aad22023ffbf9a3e1ee60c8c2e16ab7550">   61</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#ggab9e2405d46dd622dee2a68deb79a9c7aad22023ffbf9a3e1ee60c8c2e16ab7550">CPU_SCI_PARITY_EVEN</a> = 0x00,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#ggab9e2405d46dd622dee2a68deb79a9c7aaeb9416a703d8bba1d61f5d57c0278b6a">CPU_SCI_PARIT_ODD</a>   = 0x01</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggab9e2405d46dd622dee2a68deb79a9c7aaeb9416a703d8bba1d61f5d57c0278b6a">   64</a></span>} <a class="code hl_typedef" href="group__CPU__SCI.html#gacfbd2dbc40db2ede2ca55f0392f3a2c3">cpu_sci_parity_mode_t</a>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gaad57395db27f69fc9b0d75f60cdd4d5d">   68</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__SCI.html#gaad57395db27f69fc9b0d75f60cdd4d5d">cpu_sci_stop_bit_length</a> {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggaad57395db27f69fc9b0d75f60cdd4d5da435298258bc203d7655ae773b569a89a">   70</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#ggaad57395db27f69fc9b0d75f60cdd4d5da435298258bc203d7655ae773b569a89a">CPU_SCI_1_STOP_BIT</a>  = 0x00,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#ggaad57395db27f69fc9b0d75f60cdd4d5dad78d24452e997dc08974fa5a9920d76d">CPU_SCI_2_STOP_BITS</a> = 0x01</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggaad57395db27f69fc9b0d75f60cdd4d5dad78d24452e997dc08974fa5a9920d76d">   73</a></span>} <a class="code hl_typedef" href="group__CPU__SCI.html#ga0dcddc131e64794633c7a1d7fe427b3a">cpu_sci_stop_bit_length_t</a>;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gab332f56e3624de3309bce4e750969179">   77</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__SCI.html#gab332f56e3624de3309bce4e750969179">cpu_sci_mp</a> {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggab332f56e3624de3309bce4e750969179a5e3181e6fb8e118c2348976104bae0f5">   79</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#ggab332f56e3624de3309bce4e750969179a5e3181e6fb8e118c2348976104bae0f5">CPU_SCI_MP_OFF</a> = 0x00,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#ggab332f56e3624de3309bce4e750969179a751b050cbc7675b3ace047b78b215fca">CPU_SCI_MP_ON</a>  = 0x01</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ggab332f56e3624de3309bce4e750969179a751b050cbc7675b3ace047b78b215fca">   82</a></span>} <a class="code hl_typedef" href="group__CPU__SCI.html#gafa2df2c70051f2cd5fef41ee31dad23d">cpu_sci_mp_t</a>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga2ffb10bcdf91143010690867c780d276">   86</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__SCI.html#ga2ffb10bcdf91143010690867c780d276">cpu_sci_clock_div</a> {</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a399b57f34459ab8e16a0f4c96bc176c1">   88</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a399b57f34459ab8e16a0f4c96bc176c1">CPU_SCI_CLOCK_DIV_4</a>   = 0x00,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a4a60bc7931d358501498932a49bc37db">   90</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a4a60bc7931d358501498932a49bc37db">CPU_SCI_CLOCK_DIV_16</a>  = 0x01,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a914e38161ad3afc59c3e5d8593fce3cb">   92</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a914e38161ad3afc59c3e5d8593fce3cb">CPU_SCI_CLOCK_DIV_64</a>  = 0x02,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a2de4956b29b8810ee1ded947ae93cd4a">CPU_SCI_CLOCK_DIV_256</a> = 0x03</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a2de4956b29b8810ee1ded947ae93cd4a">   95</a></span>} <a class="code hl_typedef" href="group__CPU__SCI.html#ga194cb585d690af4cc95d63d7eea7127d">cpu_sci_clock_div_t</a>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga9724483fbfa58afa5a6a57c9752a7982">   99</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code hl_enumeration" href="group__CPU__SCI.html#ga9724483fbfa58afa5a6a57c9752a7982">cpu_sci_sck_cfg</a> {</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982a01811207ece228ab6fbb95ba696678ce">  101</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982a01811207ece228ab6fbb95ba696678ce">CPU_SCI_SCK_DONTCARE</a> = 0x00,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982ac557f28ea3d8e73de8b46087b765c659">  103</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982ac557f28ea3d8e73de8b46087b765c659">CPU_SCI_SCK_OUTPUT</a>   = 0x01,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982a6c52822cb0485023bb976acaf04224e7">  105</a></span>        <a class="code hl_enumvalue" href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982a6c52822cb0485023bb976acaf04224e7">CPU_SCI_SCK_INPUT</a>    = 0x02,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga86bed51e37e08a1390692881f628ac42">  106</a></span>} <a class="code hl_typedef" href="group__CPU__SCI.html#ga86bed51e37e08a1390692881f628ac42">cpu_sci_sck_cfg_t</a>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">  114</a></span><span class="keyword">typedef</span> void (*<a class="code hl_typedef" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a>)(<span class="keywordtype">void</span> *ihr);</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html">  117</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="group__CPU__SCI.html#structcpu__sci__cfg">cpu_sci_cfg</a> {</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#a6d2ddd7e7dde5a5af556f5be19794dde">  119</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga55a3c32b5bec26488b4cfedb7cbfa092">cpu_sci_mode_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#a6d2ddd7e7dde5a5af556f5be19794dde">mode</a>:1;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ab8fc6033c8d5c75a0256a3337761fed6">  122</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#gac653652e9232b68aeda9bfe184b1479b">cpu_sci_length_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#ab8fc6033c8d5c75a0256a3337761fed6">length</a>:1;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#a4a347cf78fdb271da96750c4f51e4e7a">  125</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga98044eb86383501c425eb155e5360723">cpu_sci_parity_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#a4a347cf78fdb271da96750c4f51e4e7a">parity</a>:1;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ad6cfbedf46fc926cd13668f7a5986d9e">  128</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#gacfbd2dbc40db2ede2ca55f0392f3a2c3">cpu_sci_parity_mode_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#ad6cfbedf46fc926cd13668f7a5986d9e">parity_mode</a>:1;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ae6f66afc5b2a16ce4cf3314889dd9ccb">  131</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga0dcddc131e64794633c7a1d7fe427b3a">cpu_sci_stop_bit_length_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#ae6f66afc5b2a16ce4cf3314889dd9ccb">stop_bit</a>:1;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#a03254cfa048915d7457477b81142a35d">  134</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#gafa2df2c70051f2cd5fef41ee31dad23d">cpu_sci_mp_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#a03254cfa048915d7457477b81142a35d">mp</a>:1;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ac07972e822dfd5ca7a23f58e460cfb27">  137</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga194cb585d690af4cc95d63d7eea7127d">cpu_sci_clock_div_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#ac07972e822dfd5ca7a23f58e460cfb27">clock_div</a>:2;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#a80b589bb831ea678e584d26d067715ca">  140</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga86bed51e37e08a1390692881f628ac42">cpu_sci_sck_cfg_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#a80b589bb831ea678e584d26d067715ca">sck_config</a>:2;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#a41ef593d75b0957babc819edb0904e5f">  143</a></span>        <a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> <a class="code hl_variable" href="group__CPU__SCI.html#a41ef593d75b0957babc819edb0904e5f">baudrate</a>;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#gad0bdae52b62d1df84549e895e16c2718">  149</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> <a class="code hl_variable" href="group__CPU__INTC__HELPERS.html#gad0bdae52b62d1df84549e895e16c2718">ihr_eri</a>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#ga989c0ac8fe8d6a9b79432bb9c5f8ff7c">  156</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> <a class="code hl_variable" href="group__CPU__INTC__HELPERS.html#ga989c0ac8fe8d6a9b79432bb9c5f8ff7c">ihr_rxi</a>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#ga7b89c074611aac8c287ee5a71fe79e7f">  164</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> <a class="code hl_variable" href="group__CPU__INTC__HELPERS.html#ga7b89c074611aac8c287ee5a71fe79e7f">ihr_txi</a>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group__CPU__INTC__HELPERS.html#ga8b706216062b915dfe43099ae7b872d7">  170</a></span>        <a class="code hl_typedef" href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a> <a class="code hl_variable" href="group__CPU__INTC__HELPERS.html#ga8b706216062b915dfe43099ae7b872d7">ihr_tei</a>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga9f24bd6a709fb829c8efe43d0f28cf9d">  171</a></span>} __aligned(4) <a class="code hl_struct" href="group__CPU__SCI.html#structcpu__sci__cfg">cpu_sci_cfg_t</a>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>static_assert(sizeof(<a class="code hl_struct" href="group__CPU__SCI.html#structcpu__sci__cfg">cpu_sci_cfg_t</a>) == 20);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>static inline <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga94da99297a2ed4d296e9b2e1c8d918e9">  177</a></span><a class="code hl_function" href="group__CPU__SCI.html#ga94da99297a2ed4d296e9b2e1c8d918e9">cpu_sci_enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>{</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>        <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>        <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a0f002fad983aa0a7c4585e08bda44509">scr</a> |= 0x30;</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>}</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga4dbafc0a4786d01ce5188a9a7405b12b">  186</a></span><a class="code hl_function" href="group__CPU__SCI.html#ga4dbafc0a4786d01ce5188a9a7405b12b">cpu_sci_disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>{</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>        <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>        <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a0f002fad983aa0a7c4585e08bda44509">scr</a> &amp;= ~0x30;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga9a425096fc20de2c513d954755124412">  197</a></span><a class="code hl_function" href="group__CPU__SCI.html#ga9a425096fc20de2c513d954755124412">cpu_sci_interrupt_priority_set</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> priority)</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>{</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>        <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>        <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ae5ff13d260c29c86fcd177545555c8c2">iprb</a> &amp;= 0x7FFF;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>        <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ae5ff13d260c29c86fcd177545555c8c2">iprb</a> |= (priority &amp; 0x0F) &lt;&lt; 12;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>}</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga680becbc0183d4de274df364668707bd">  207</a></span><a class="code hl_function" href="group__CPU__SCI.html#ga680becbc0183d4de274df364668707bd">cpu_sci_status_reset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>{</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>        <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a06fbf4025715a4a1330df7b5f91102e9">ssr</a> = 0x00;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>}</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">  228</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">cpu_sci_config_set</a>(<span class="keyword">const</span> <a class="code hl_struct" href="group__CPU__SCI.html#structcpu__sci__cfg">cpu_sci_cfg_t</a> *cfg);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">  241</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">cpu_sci_with_dmac_enable</a>(<span class="keyword">const</span> <a class="code hl_struct" href="group__CPU__SCI.html#structcpu__sci__cfg">cpu_sci_cfg_t</a> *cfg);</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177">  253</a></span><a class="code hl_function" href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177">cpu_sci_write_value_set</a>(<a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> value)</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>{</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>        <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>        <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#af489ed3bc57005cd30b79bcd45910267">tdr</a> = value;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>}</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> __always_inline</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga5024c1d2dcb3c6cc58315e2e63899294">  270</a></span><a class="code hl_function" href="group__CPU__SCI.html#ga5024c1d2dcb3c6cc58315e2e63899294">cpu_sci_read_value_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>{</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>        <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        <span class="keyword">const</span> <a class="code hl_typedef" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> value = <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a92c9e1116cbd209753a1a89ba3170397">rdr</a>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        <span class="comment">/* If RDRF is set, clear it */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>        <span class="keywordflow">if</span> ((<a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a06fbf4025715a4a1330df7b5f91102e9">ssr</a> &amp; 0x40) &gt; 0) {</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a06fbf4025715a4a1330df7b5f91102e9">ssr</a> &amp;= ~0x40;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        }</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>        <span class="keywordflow">return</span> value;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>}</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group__CPU__SCI.html#ga9252aa9e661da253b26a7c35205475e4">  289</a></span><a class="code hl_function" href="group__CPU__SCI.html#ga9252aa9e661da253b26a7c35205475e4">cpu_sci_wait</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>{</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        <span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> * <span class="keyword">const</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a> = (<span class="keyword">volatile</span> <a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs_t</a> *)<a class="code hl_define" href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        <span class="comment">/* Waiting for TEND */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        <span class="keywordflow">while</span> ((<a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a06fbf4025715a4a1330df7b5f91102e9">ssr</a> &amp; 0x04) == 0) {</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        }</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>        <span class="comment">/* Waiting for RDRF */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>        <span class="keywordflow">while</span> ((<a class="code hl_struct" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>-&gt;<a class="code hl_variable" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a06fbf4025715a4a1330df7b5f91102e9">ssr</a> &amp; 0x40) == 0) {</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>        }</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>}</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>__END_DECLS</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#endif </span><span class="comment">/* !_YAUL_CPU_SCI_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_ga7b89c074611aac8c287ee5a71fe79e7f"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#ga7b89c074611aac8c287ee5a71fe79e7f">cpu_sci_cfg::ihr_txi</a></div><div class="ttdeci">cpu_sci_ihr ihr_txi</div><div class="ttdoc">Callback when transmit data register content is dispatched for transfer.</div><div class="ttdef"><b>Definition:</b> sci.h:164</div></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_ga8b706216062b915dfe43099ae7b872d7"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#ga8b706216062b915dfe43099ae7b872d7">cpu_sci_cfg::ihr_tei</a></div><div class="ttdeci">cpu_sci_ihr ihr_tei</div><div class="ttdoc">Callback when transmit data register content is sent.</div><div class="ttdef"><b>Definition:</b> sci.h:170</div></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_ga989c0ac8fe8d6a9b79432bb9c5f8ff7c"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#ga989c0ac8fe8d6a9b79432bb9c5f8ff7c">cpu_sci_cfg::ihr_rxi</a></div><div class="ttdeci">cpu_sci_ihr ihr_rxi</div><div class="ttdoc">Callback when new serial data is received in receive data register.</div><div class="ttdef"><b>Definition:</b> sci.h:156</div></div>
<div class="ttc" id="agroup__CPU__INTC__HELPERS_html_gad0bdae52b62d1df84549e895e16c2718"><div class="ttname"><a href="group__CPU__INTC__HELPERS.html#gad0bdae52b62d1df84549e895e16c2718">cpu_sci_cfg::ihr_eri</a></div><div class="ttdeci">cpu_sci_ihr ihr_eri</div><div class="ttdoc">Callback when receive error is encountered.</div><div class="ttdef"><b>Definition:</b> sci.h:149</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_a03254cfa048915d7457477b81142a35d"><div class="ttname"><a href="group__CPU__SCI.html#a03254cfa048915d7457477b81142a35d">cpu_sci_cfg::mp</a></div><div class="ttdeci">cpu_sci_mp_t mp</div><div class="ttdoc">Multiprocessor mode.</div><div class="ttdef"><b>Definition:</b> sci.h:134</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_a41ef593d75b0957babc819edb0904e5f"><div class="ttname"><a href="group__CPU__SCI.html#a41ef593d75b0957babc819edb0904e5f">cpu_sci_cfg::baudrate</a></div><div class="ttdeci">uint8_t baudrate</div><div class="ttdoc">Baudrate.</div><div class="ttdef"><b>Definition:</b> sci.h:143</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_a4a347cf78fdb271da96750c4f51e4e7a"><div class="ttname"><a href="group__CPU__SCI.html#a4a347cf78fdb271da96750c4f51e4e7a">cpu_sci_cfg::parity</a></div><div class="ttdeci">cpu_sci_parity_t parity</div><div class="ttdoc">Parity.</div><div class="ttdef"><b>Definition:</b> sci.h:125</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_a6d2ddd7e7dde5a5af556f5be19794dde"><div class="ttname"><a href="group__CPU__SCI.html#a6d2ddd7e7dde5a5af556f5be19794dde">cpu_sci_cfg::mode</a></div><div class="ttdeci">cpu_sci_mode_t mode</div><div class="ttdoc">Communication mode.</div><div class="ttdef"><b>Definition:</b> sci.h:119</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_a80b589bb831ea678e584d26d067715ca"><div class="ttname"><a href="group__CPU__SCI.html#a80b589bb831ea678e584d26d067715ca">cpu_sci_cfg::sck_config</a></div><div class="ttdeci">cpu_sci_sck_cfg_t sck_config</div><div class="ttdoc">SCK pin configuration.</div><div class="ttdef"><b>Definition:</b> sci.h:140</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ab8fc6033c8d5c75a0256a3337761fed6"><div class="ttname"><a href="group__CPU__SCI.html#ab8fc6033c8d5c75a0256a3337761fed6">cpu_sci_cfg::length</a></div><div class="ttdeci">cpu_sci_length_t length</div><div class="ttdoc">Length.</div><div class="ttdef"><b>Definition:</b> sci.h:122</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ac07972e822dfd5ca7a23f58e460cfb27"><div class="ttname"><a href="group__CPU__SCI.html#ac07972e822dfd5ca7a23f58e460cfb27">cpu_sci_cfg::clock_div</a></div><div class="ttdeci">cpu_sci_clock_div_t clock_div</div><div class="ttdoc">Clock divider.</div><div class="ttdef"><b>Definition:</b> sci.h:137</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ad6cfbedf46fc926cd13668f7a5986d9e"><div class="ttname"><a href="group__CPU__SCI.html#ad6cfbedf46fc926cd13668f7a5986d9e">cpu_sci_cfg::parity_mode</a></div><div class="ttdeci">cpu_sci_parity_mode_t parity_mode</div><div class="ttdoc">Parity mode.</div><div class="ttdef"><b>Definition:</b> sci.h:128</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ae6f66afc5b2a16ce4cf3314889dd9ccb"><div class="ttname"><a href="group__CPU__SCI.html#ae6f66afc5b2a16ce4cf3314889dd9ccb">cpu_sci_cfg::stop_bit</a></div><div class="ttdeci">cpu_sci_stop_bit_length_t stop_bit</div><div class="ttdoc">Stop bit.</div><div class="ttdef"><b>Definition:</b> sci.h:131</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga095680de5546b3eedf5bd8e7fa5bf4ef"><div class="ttname"><a href="group__CPU__SCI.html#ga095680de5546b3eedf5bd8e7fa5bf4ef">cpu_sci_parity</a></div><div class="ttdeci">cpu_sci_parity</div><div class="ttdoc">Parity.</div><div class="ttdef"><b>Definition:</b> sci.h:47</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga0dcddc131e64794633c7a1d7fe427b3a"><div class="ttname"><a href="group__CPU__SCI.html#ga0dcddc131e64794633c7a1d7fe427b3a">cpu_sci_stop_bit_length_t</a></div><div class="ttdeci">enum cpu_sci_stop_bit_length cpu_sci_stop_bit_length_t</div><div class="ttdoc">Stop bit length.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga17cfcfa981a089c68adb0741c2c530a9"><div class="ttname"><a href="group__CPU__SCI.html#ga17cfcfa981a089c68adb0741c2c530a9">cpu_sci_length</a></div><div class="ttdeci">cpu_sci_length</div><div class="ttdoc">Single transfer length in bits.</div><div class="ttdef"><b>Definition:</b> sci.h:36</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga194cb585d690af4cc95d63d7eea7127d"><div class="ttname"><a href="group__CPU__SCI.html#ga194cb585d690af4cc95d63d7eea7127d">cpu_sci_clock_div_t</a></div><div class="ttdeci">enum cpu_sci_clock_div cpu_sci_clock_div_t</div><div class="ttdoc">Clock divider for baudrate prescaler.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga2ffb10bcdf91143010690867c780d276"><div class="ttname"><a href="group__CPU__SCI.html#ga2ffb10bcdf91143010690867c780d276">cpu_sci_clock_div</a></div><div class="ttdeci">cpu_sci_clock_div</div><div class="ttdoc">Clock divider for baudrate prescaler.</div><div class="ttdef"><b>Definition:</b> sci.h:86</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga3ba46fbe0330d759a1434fd5c47ac3ff"><div class="ttname"><a href="group__CPU__SCI.html#ga3ba46fbe0330d759a1434fd5c47ac3ff">cpu_sci_ihr</a></div><div class="ttdeci">void(* cpu_sci_ihr)(void *ihr)</div><div class="ttdoc">Callback type.</div><div class="ttdef"><b>Definition:</b> sci.h:114</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga4dbafc0a4786d01ce5188a9a7405b12b"><div class="ttname"><a href="group__CPU__SCI.html#ga4dbafc0a4786d01ce5188a9a7405b12b">cpu_sci_disable</a></div><div class="ttdeci">static void cpu_sci_disable(void)</div><div class="ttdoc">Disable CPU-SCI.</div><div class="ttdef"><b>Definition:</b> sci.h:186</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga5024c1d2dcb3c6cc58315e2e63899294"><div class="ttname"><a href="group__CPU__SCI.html#ga5024c1d2dcb3c6cc58315e2e63899294">cpu_sci_read_value_get</a></div><div class="ttdeci">static uint8_t cpu_sci_read_value_get(void)</div><div class="ttdoc">Returns the last value read during CPU-SCI transfer in normal mode.</div><div class="ttdef"><b>Definition:</b> sci.h:270</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga55a3c32b5bec26488b4cfedb7cbfa092"><div class="ttname"><a href="group__CPU__SCI.html#ga55a3c32b5bec26488b4cfedb7cbfa092">cpu_sci_mode_t</a></div><div class="ttdeci">enum cpu_sci_mode cpu_sci_mode_t</div><div class="ttdoc">CPU-SCI communication mode.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga680becbc0183d4de274df364668707bd"><div class="ttname"><a href="group__CPU__SCI.html#ga680becbc0183d4de274df364668707bd">cpu_sci_status_reset</a></div><div class="ttdeci">static void cpu_sci_status_reset(void)</div><div class="ttdoc">Reset CPU-SCI status.</div><div class="ttdef"><b>Definition:</b> sci.h:207</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga6d531d6200691ce729db741de10bd177"><div class="ttname"><a href="group__CPU__SCI.html#ga6d531d6200691ce729db741de10bd177">cpu_sci_write_value_set</a></div><div class="ttdeci">static void cpu_sci_write_value_set(uint8_t value)</div><div class="ttdoc">Execute a single byte CPU-SCI transfer in normal mode.</div><div class="ttdef"><b>Definition:</b> sci.h:253</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga86bed51e37e08a1390692881f628ac42"><div class="ttname"><a href="group__CPU__SCI.html#ga86bed51e37e08a1390692881f628ac42">cpu_sci_sck_cfg_t</a></div><div class="ttdeci">enum cpu_sci_sck_cfg cpu_sci_sck_cfg_t</div><div class="ttdoc">SCK pin configuration.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga87856736bde65745ba4be7cad736e24b"><div class="ttname"><a href="group__CPU__SCI.html#ga87856736bde65745ba4be7cad736e24b">cpu_sci_config_set</a></div><div class="ttdeci">void cpu_sci_config_set(const cpu_sci_cfg_t *cfg)</div><div class="ttdoc">Configure a CPU-SCI for transfer.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga9252aa9e661da253b26a7c35205475e4"><div class="ttname"><a href="group__CPU__SCI.html#ga9252aa9e661da253b26a7c35205475e4">cpu_sci_wait</a></div><div class="ttdeci">static void cpu_sci_wait(void)</div><div class="ttdoc">Waits for CPU-SCI transfer end.</div><div class="ttdef"><b>Definition:</b> sci.h:289</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga94da99297a2ed4d296e9b2e1c8d918e9"><div class="ttname"><a href="group__CPU__SCI.html#ga94da99297a2ed4d296e9b2e1c8d918e9">cpu_sci_enable</a></div><div class="ttdeci">static void cpu_sci_enable(void)</div><div class="ttdoc">Enable CPU-SCI.</div><div class="ttdef"><b>Definition:</b> sci.h:177</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga9724483fbfa58afa5a6a57c9752a7982"><div class="ttname"><a href="group__CPU__SCI.html#ga9724483fbfa58afa5a6a57c9752a7982">cpu_sci_sck_cfg</a></div><div class="ttdeci">cpu_sci_sck_cfg</div><div class="ttdoc">SCK pin configuration.</div><div class="ttdef"><b>Definition:</b> sci.h:99</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga98044eb86383501c425eb155e5360723"><div class="ttname"><a href="group__CPU__SCI.html#ga98044eb86383501c425eb155e5360723">cpu_sci_parity_t</a></div><div class="ttdeci">enum cpu_sci_parity cpu_sci_parity_t</div><div class="ttdoc">Parity.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ga9a425096fc20de2c513d954755124412"><div class="ttname"><a href="group__CPU__SCI.html#ga9a425096fc20de2c513d954755124412">cpu_sci_interrupt_priority_set</a></div><div class="ttdeci">static void cpu_sci_interrupt_priority_set(uint8_t priority)</div><div class="ttdoc">Set the interrupt priority level for CPU-SCI.</div><div class="ttdef"><b>Definition:</b> sci.h:197</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gaa68a5fe1572154ea20b19873ba4e36db"><div class="ttname"><a href="group__CPU__SCI.html#gaa68a5fe1572154ea20b19873ba4e36db">cpu_sci_with_dmac_enable</a></div><div class="ttdeci">void cpu_sci_with_dmac_enable(const cpu_sci_cfg_t *cfg)</div><div class="ttdoc">Execute a CPU-SCI transfer in CPI+DMAC mode.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gaad57395db27f69fc9b0d75f60cdd4d5d"><div class="ttname"><a href="group__CPU__SCI.html#gaad57395db27f69fc9b0d75f60cdd4d5d">cpu_sci_stop_bit_length</a></div><div class="ttdeci">cpu_sci_stop_bit_length</div><div class="ttdoc">Stop bit length.</div><div class="ttdef"><b>Definition:</b> sci.h:68</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gab332f56e3624de3309bce4e750969179"><div class="ttname"><a href="group__CPU__SCI.html#gab332f56e3624de3309bce4e750969179">cpu_sci_mp</a></div><div class="ttdeci">cpu_sci_mp</div><div class="ttdoc">Multiprocessor mode.</div><div class="ttdef"><b>Definition:</b> sci.h:77</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gab9e2405d46dd622dee2a68deb79a9c7a"><div class="ttname"><a href="group__CPU__SCI.html#gab9e2405d46dd622dee2a68deb79a9c7a">cpu_sci_parity_mode</a></div><div class="ttdeci">cpu_sci_parity_mode</div><div class="ttdoc">Parity mode.</div><div class="ttdef"><b>Definition:</b> sci.h:59</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gac653652e9232b68aeda9bfe184b1479b"><div class="ttname"><a href="group__CPU__SCI.html#gac653652e9232b68aeda9bfe184b1479b">cpu_sci_length_t</a></div><div class="ttdeci">enum cpu_sci_length cpu_sci_length_t</div><div class="ttdoc">Single transfer length in bits.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gacfbd2dbc40db2ede2ca55f0392f3a2c3"><div class="ttname"><a href="group__CPU__SCI.html#gacfbd2dbc40db2ede2ca55f0392f3a2c3">cpu_sci_parity_mode_t</a></div><div class="ttdeci">enum cpu_sci_parity_mode cpu_sci_parity_mode_t</div><div class="ttdoc">Parity mode.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gad49931835d79032cf40f62ac9f607655"><div class="ttname"><a href="group__CPU__SCI.html#gad49931835d79032cf40f62ac9f607655">cpu_sci_mode</a></div><div class="ttdeci">cpu_sci_mode</div><div class="ttdoc">CPU-SCI communication mode.</div><div class="ttdef"><b>Definition:</b> sci.h:27</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gafa2df2c70051f2cd5fef41ee31dad23d"><div class="ttname"><a href="group__CPU__SCI.html#gafa2df2c70051f2cd5fef41ee31dad23d">cpu_sci_mp_t</a></div><div class="ttdeci">enum cpu_sci_mp cpu_sci_mp_t</div><div class="ttdoc">Multiprocessor mode.</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga095680de5546b3eedf5bd8e7fa5bf4efa7b77bf35d6925264b47e8cf6a60ed08e"><div class="ttname"><a href="group__CPU__SCI.html#gga095680de5546b3eedf5bd8e7fa5bf4efa7b77bf35d6925264b47e8cf6a60ed08e">CPU_SCI_PARITY_ON</a></div><div class="ttdeci">@ CPU_SCI_PARITY_ON</div><div class="ttdoc">Parity bit added and checked.</div><div class="ttdef"><b>Definition:</b> sci.h:54</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga095680de5546b3eedf5bd8e7fa5bf4efaf3d794df2cd6c066ce6a89ec0d8b4595"><div class="ttname"><a href="group__CPU__SCI.html#gga095680de5546b3eedf5bd8e7fa5bf4efaf3d794df2cd6c066ce6a89ec0d8b4595">CPU_SCI_PARITY_OFF</a></div><div class="ttdeci">@ CPU_SCI_PARITY_OFF</div><div class="ttdoc">Parity bit not added or checked.</div><div class="ttdef"><b>Definition:</b> sci.h:49</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga17cfcfa981a089c68adb0741c2c530a9a53c4949d5a490fad38fde6841f515a5e"><div class="ttname"><a href="group__CPU__SCI.html#gga17cfcfa981a089c68adb0741c2c530a9a53c4949d5a490fad38fde6841f515a5e">CPU_SCI_LENGTH_8_BITS</a></div><div class="ttdeci">@ CPU_SCI_LENGTH_8_BITS</div><div class="ttdoc">8-bit data.</div><div class="ttdef"><b>Definition:</b> sci.h:38</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga17cfcfa981a089c68adb0741c2c530a9aacf1fadc9a7d2b2761fd4d40d8833850"><div class="ttname"><a href="group__CPU__SCI.html#gga17cfcfa981a089c68adb0741c2c530a9aacf1fadc9a7d2b2761fd4d40d8833850">CPU_SCI_LENGTH_7_BITS</a></div><div class="ttdeci">@ CPU_SCI_LENGTH_7_BITS</div><div class="ttdoc">7-bit data.</div><div class="ttdef"><b>Definition:</b> sci.h:42</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga2ffb10bcdf91143010690867c780d276a2de4956b29b8810ee1ded947ae93cd4a"><div class="ttname"><a href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a2de4956b29b8810ee1ded947ae93cd4a">CPU_SCI_CLOCK_DIV_256</a></div><div class="ttdeci">@ CPU_SCI_CLOCK_DIV_256</div><div class="ttdoc">1/256 clock division.</div><div class="ttdef"><b>Definition:</b> sci.h:94</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga2ffb10bcdf91143010690867c780d276a399b57f34459ab8e16a0f4c96bc176c1"><div class="ttname"><a href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a399b57f34459ab8e16a0f4c96bc176c1">CPU_SCI_CLOCK_DIV_4</a></div><div class="ttdeci">@ CPU_SCI_CLOCK_DIV_4</div><div class="ttdoc">1/4 clock division.</div><div class="ttdef"><b>Definition:</b> sci.h:88</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga2ffb10bcdf91143010690867c780d276a4a60bc7931d358501498932a49bc37db"><div class="ttname"><a href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a4a60bc7931d358501498932a49bc37db">CPU_SCI_CLOCK_DIV_16</a></div><div class="ttdeci">@ CPU_SCI_CLOCK_DIV_16</div><div class="ttdoc">1/16 clock division.</div><div class="ttdef"><b>Definition:</b> sci.h:90</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga2ffb10bcdf91143010690867c780d276a914e38161ad3afc59c3e5d8593fce3cb"><div class="ttname"><a href="group__CPU__SCI.html#gga2ffb10bcdf91143010690867c780d276a914e38161ad3afc59c3e5d8593fce3cb">CPU_SCI_CLOCK_DIV_64</a></div><div class="ttdeci">@ CPU_SCI_CLOCK_DIV_64</div><div class="ttdoc">1/64 clock division.</div><div class="ttdef"><b>Definition:</b> sci.h:92</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga9724483fbfa58afa5a6a57c9752a7982a01811207ece228ab6fbb95ba696678ce"><div class="ttname"><a href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982a01811207ece228ab6fbb95ba696678ce">CPU_SCI_SCK_DONTCARE</a></div><div class="ttdeci">@ CPU_SCI_SCK_DONTCARE</div><div class="ttdoc">SCK pin is unused.</div><div class="ttdef"><b>Definition:</b> sci.h:101</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga9724483fbfa58afa5a6a57c9752a7982a6c52822cb0485023bb976acaf04224e7"><div class="ttname"><a href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982a6c52822cb0485023bb976acaf04224e7">CPU_SCI_SCK_INPUT</a></div><div class="ttdeci">@ CPU_SCI_SCK_INPUT</div><div class="ttdoc">SCK pin is used as a clock input.</div><div class="ttdef"><b>Definition:</b> sci.h:105</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_gga9724483fbfa58afa5a6a57c9752a7982ac557f28ea3d8e73de8b46087b765c659"><div class="ttname"><a href="group__CPU__SCI.html#gga9724483fbfa58afa5a6a57c9752a7982ac557f28ea3d8e73de8b46087b765c659">CPU_SCI_SCK_OUTPUT</a></div><div class="ttdeci">@ CPU_SCI_SCK_OUTPUT</div><div class="ttdoc">SCK pin is used as a clock output.</div><div class="ttdef"><b>Definition:</b> sci.h:103</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggaad57395db27f69fc9b0d75f60cdd4d5da435298258bc203d7655ae773b569a89a"><div class="ttname"><a href="group__CPU__SCI.html#ggaad57395db27f69fc9b0d75f60cdd4d5da435298258bc203d7655ae773b569a89a">CPU_SCI_1_STOP_BIT</a></div><div class="ttdeci">@ CPU_SCI_1_STOP_BIT</div><div class="ttdoc">One stop bit.</div><div class="ttdef"><b>Definition:</b> sci.h:70</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggaad57395db27f69fc9b0d75f60cdd4d5dad78d24452e997dc08974fa5a9920d76d"><div class="ttname"><a href="group__CPU__SCI.html#ggaad57395db27f69fc9b0d75f60cdd4d5dad78d24452e997dc08974fa5a9920d76d">CPU_SCI_2_STOP_BITS</a></div><div class="ttdeci">@ CPU_SCI_2_STOP_BITS</div><div class="ttdoc">Two stop bits.</div><div class="ttdef"><b>Definition:</b> sci.h:72</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggab332f56e3624de3309bce4e750969179a5e3181e6fb8e118c2348976104bae0f5"><div class="ttname"><a href="group__CPU__SCI.html#ggab332f56e3624de3309bce4e750969179a5e3181e6fb8e118c2348976104bae0f5">CPU_SCI_MP_OFF</a></div><div class="ttdeci">@ CPU_SCI_MP_OFF</div><div class="ttdoc">Multiprocessor function disabled.</div><div class="ttdef"><b>Definition:</b> sci.h:79</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggab332f56e3624de3309bce4e750969179a751b050cbc7675b3ace047b78b215fca"><div class="ttname"><a href="group__CPU__SCI.html#ggab332f56e3624de3309bce4e750969179a751b050cbc7675b3ace047b78b215fca">CPU_SCI_MP_ON</a></div><div class="ttdeci">@ CPU_SCI_MP_ON</div><div class="ttdoc">Multiprocessor function enabled.</div><div class="ttdef"><b>Definition:</b> sci.h:81</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggab9e2405d46dd622dee2a68deb79a9c7aad22023ffbf9a3e1ee60c8c2e16ab7550"><div class="ttname"><a href="group__CPU__SCI.html#ggab9e2405d46dd622dee2a68deb79a9c7aad22023ffbf9a3e1ee60c8c2e16ab7550">CPU_SCI_PARITY_EVEN</a></div><div class="ttdeci">@ CPU_SCI_PARITY_EVEN</div><div class="ttdoc">Even parity.</div><div class="ttdef"><b>Definition:</b> sci.h:61</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggab9e2405d46dd622dee2a68deb79a9c7aaeb9416a703d8bba1d61f5d57c0278b6a"><div class="ttname"><a href="group__CPU__SCI.html#ggab9e2405d46dd622dee2a68deb79a9c7aaeb9416a703d8bba1d61f5d57c0278b6a">CPU_SCI_PARIT_ODD</a></div><div class="ttdeci">@ CPU_SCI_PARIT_ODD</div><div class="ttdoc">Odd parity.</div><div class="ttdef"><b>Definition:</b> sci.h:63</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggad49931835d79032cf40f62ac9f607655a090a6f90aa9dcd274c44000b1e5ba467"><div class="ttname"><a href="group__CPU__SCI.html#ggad49931835d79032cf40f62ac9f607655a090a6f90aa9dcd274c44000b1e5ba467">CPU_SCI_MODE_ASYNC</a></div><div class="ttdeci">@ CPU_SCI_MODE_ASYNC</div><div class="ttdoc">Asynchronous mode.</div><div class="ttdef"><b>Definition:</b> sci.h:29</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_ggad49931835d79032cf40f62ac9f607655a2a9689bee1e5234142f514d560fe88b5"><div class="ttname"><a href="group__CPU__SCI.html#ggad49931835d79032cf40f62ac9f607655a2a9689bee1e5234142f514d560fe88b5">CPU_SCI_MODE_SYNC</a></div><div class="ttdeci">@ CPU_SCI_MODE_SYNC</div><div class="ttdoc">Clocked synchronous mode.</div><div class="ttdef"><b>Definition:</b> sci.h:31</div></div>
<div class="ttc" id="agroup__CPU__SCI_html_structcpu__sci__cfg"><div class="ttname"><a href="group__CPU__SCI.html#structcpu__sci__cfg">cpu_sci_cfg</a></div><div class="ttdoc">CPU-SCI configuration.</div><div class="ttdef"><b>Definition:</b> sci.h:117</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__AREAS_html_ga01d1e3f3d77a0675f75fb889bbff33dd"><div class="ttname"><a href="group__MEMORY__MAP__AREAS.html#ga01d1e3f3d77a0675f75fb889bbff33dd">CPU_IOREG_BASE</a></div><div class="ttdeci">#define CPU_IOREG_BASE</div><div class="ttdoc">Base CPU address, for use with cpu_ioregs.</div><div class="ttdef"><b>Definition:</b> map.h:24</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_a06fbf4025715a4a1330df7b5f91102e9"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a06fbf4025715a4a1330df7b5f91102e9">cpu_ioregs::ssr</a></div><div class="ttdeci">uint8_t ssr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:58</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_a0f002fad983aa0a7c4585e08bda44509"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a0f002fad983aa0a7c4585e08bda44509">cpu_ioregs::scr</a></div><div class="ttdeci">uint8_t scr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:54</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_a92c9e1116cbd209753a1a89ba3170397"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#a92c9e1116cbd209753a1a89ba3170397">cpu_ioregs::rdr</a></div><div class="ttdeci">uint8_t rdr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:60</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_ae5ff13d260c29c86fcd177545555c8c2"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ae5ff13d260c29c86fcd177545555c8c2">cpu_ioregs::iprb</a></div><div class="ttdeci">uint16_t iprb</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:100</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_af489ed3bc57005cd30b79bcd45910267"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#af489ed3bc57005cd30b79bcd45910267">cpu_ioregs::tdr</a></div><div class="ttdeci">uint8_t tdr</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:56</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_structcpu__ioregs"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a></div><div class="ttdoc">CPU I/O register map.</div><div class="ttdef"><b>Definition:</b> map.h:48</div></div>
<div class="ttc" id="agroup__STD__LIBC_html_gae1affc9ca37cfb624959c866a73f83c2"><div class="ttname"><a href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> libc.dox:22</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_0b06da645fc2a0790bef2524b233a8db.html">libyaul-wip</a></li><li class="navelem"><a class="el" href="dir_13bdadb75430f29999b6ac47b9b5059e.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_9fa2f5cc017b101137f2537b5cc33d78.html">scu</a></li><li class="navelem"><a class="el" href="dir_76bc36d0c269b635b68fb1462e25ebcc.html">bus</a></li><li class="navelem"><a class="el" href="dir_82121fb08dbef338e707976488af940a.html">cpu</a></li><li class="navelem"><a class="el" href="dir_4560dec671e08939b4c88eea0d0ec535.html">cpu</a></li><li class="navelem"><b>sci.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
