{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744123317596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744123317597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 22:41:57 2025 " "Processing started: Tue Apr 08 22:41:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744123317597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744123317597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744123317597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1744123317859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/myuart/speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/myuart/speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "rtl/myuart/speed_select.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123317894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123317894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/myuart/myuart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/myuart/myuart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 myuart_tx " "Found entity 1: myuart_tx" {  } { { "rtl/myuart/myuart_tx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123317896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123317896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/myuart/myuart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/myuart/myuart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 myuart_rx " "Found entity 1: myuart_rx" {  } { { "rtl/myuart/myuart_rx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123317898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123317898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "rtl/top_fpga.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/top_fpga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123317899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123317899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mygithub/01_fpga_study/01_key/rtl/key_jitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mygithub/01_fpga_study/01_key/rtl/key_jitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_jitter " "Found entity 1: key_jitter" {  } { { "../01_KEY/rtl/key_jitter.v" "" { Text "D:/myGitHub/01_fpga_study/01_KEY/rtl/key_jitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123317901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123317901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/myuart/myuart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/myuart/myuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 myuart " "Found entity 1: myuart" {  } { { "rtl/myuart/myuart.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123317903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123317903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fpga " "Elaborating entity \"top_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744123317992 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_fpga.v(24) " "Output port \"led\" at top_fpga.v(24) has no driver" {  } { { "rtl/top_fpga.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/top_fpga.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1744123317993 "|top_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_jitter key_jitter:key_jitter_inst " "Elaborating entity \"key_jitter\" for hierarchy \"key_jitter:key_jitter_inst\"" {  } { { "rtl/top_fpga.v" "key_jitter_inst" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/top_fpga.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744123317994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myuart myuart:myuart_inst " "Elaborating entity \"myuart\" for hierarchy \"myuart:myuart_inst\"" {  } { { "rtl/top_fpga.v" "myuart_inst" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/top_fpga.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744123318005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select myuart:myuart_inst\|speed_select:inst_rx " "Elaborating entity \"speed_select\" for hierarchy \"myuart:myuart_inst\|speed_select:inst_rx\"" {  } { { "rtl/myuart/myuart.v" "inst_rx" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744123318006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myuart_rx myuart:myuart_inst\|myuart_rx:inst_myuart_rx " "Elaborating entity \"myuart_rx\" for hierarchy \"myuart:myuart_inst\|myuart_rx:inst_myuart_rx\"" {  } { { "rtl/myuart/myuart.v" "inst_myuart_rx" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744123318008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxd_pos myuart_rx.v(40) " "Verilog HDL or VHDL warning at myuart_rx.v(40): object \"rxd_pos\" assigned a value but never read" {  } { { "rtl/myuart/myuart_rx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_rx.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1744123318009 "|top_fpga|myuart:myuart_inst|myuart_rx:inst_myuart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myuart_tx myuart:myuart_inst\|myuart_tx:inst_myuart_tx " "Elaborating entity \"myuart_tx\" for hierarchy \"myuart:myuart_inst\|myuart_tx:inst_myuart_tx\"" {  } { { "rtl/myuart/myuart.v" "inst_myuart_tx" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744123318010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eu14 " "Found entity 1: altsyncram_eu14" {  } { { "db/altsyncram_eu14.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/altsyncram_eu14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123318827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123318827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123318946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123318946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123319021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123319021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/cntr_fgi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123319111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123319111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123319180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123319180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123319251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123319251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123319304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123319304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123319372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123319372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/myGitHub/01_fpga_study/05_UART/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744123319424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744123319424 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744123319479 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "myuart:myuart_inst\|myuart_tx:inst_myuart_tx\|bps_start " "Converted tri-state buffer \"myuart:myuart_inst\|myuart_tx:inst_myuart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "rtl/myuart/myuart_tx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_tx.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1744123319867 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "myuart:myuart_inst\|myuart_rx:inst_myuart_rx\|bps_start " "Converted tri-state buffer \"myuart:myuart_inst\|myuart_rx:inst_myuart_rx\|bps_start\" feeding internal logic into a wire" {  } { { "rtl/myuart/myuart_rx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_rx.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1744123319867 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1744123319867 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/myuart/myuart_tx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_tx.v" 52 -1 0 } } { "rtl/myuart/myuart_rx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_rx.v" 17 -1 0 } } { "rtl/myuart/myuart_rx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_rx.v" 18 -1 0 } } { "rtl/myuart/myuart_rx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_rx.v" 19 -1 0 } } { "rtl/myuart/myuart_rx.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/myuart/myuart_rx.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1744123320116 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1744123320116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "rtl/top_fpga.v" "" { Text "D:/myGitHub/01_fpga_study/05_UART/rtl/top_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744123320148 "|top_fpga|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1744123320148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744123320234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1744123320354 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 33 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1744123320608 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744123320622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744123320622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "918 " "Implemented 918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744123320768 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744123320768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "875 " "Implemented 875 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744123320768 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1744123320768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744123320768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744123320786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 22:42:00 2025 " "Processing ended: Tue Apr 08 22:42:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744123320786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744123320786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744123320786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744123320786 ""}
