Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 19:57:06 2022
| Host         : LAPTOP-T1EMALFP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.342     -187.071                    179                  839        0.217        0.000                      0                  839        4.500        0.000                       0                   311  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.342     -187.071                    179                  839        0.217        0.000                      0                  839        4.500        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          179  Failing Endpoints,  Worst Slack       -1.342ns,  Total Violation     -187.071ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.342ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_p1_score_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 4.980ns (44.540%)  route 6.201ns (55.460%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[13])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[13]
                         net (fo=1, routed)           1.009    15.657    start_cond/temp0_n_92_alias
    SLICE_X10Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.781 r  start_cond/M_sequence_count_q[13]_i_1_comp/O
                         net (fo=11, routed)          0.618    16.398    game_beta/register_file/D[13]
    SLICE_X10Y19         FDRE                                         r  game_beta/register_file/M_p1_score_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.440    14.845    game_beta/register_file/CLK
    SLICE_X10Y19         FDRE                                         r  game_beta/register_file/M_p1_score_q_reg[13]/C
                         clock pessimism              0.259    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X10Y19         FDRE (Setup_fdre_C_D)       -0.013    15.056    game_beta/register_file/M_p1_score_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -16.398    
  -------------------------------------------------------------------
                         slack                                 -1.342    

Slack (VIOLATED) :        -1.328ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_addvalue_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.149ns  (logic 5.104ns (45.779%)  route 6.045ns (54.221%))
  Logic Levels:           9  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[0]
                         net (fo=1, routed)           0.610    15.258    game_beta/game_alu/arith/temp0_n_105
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.124    15.382 r  game_beta/game_alu/arith/M_sequence_count_q[0]_i_5/O
                         net (fo=4, routed)           0.177    15.559    game_beta/control_unit/M_arith_arithOut[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124    15.683 r  game_beta/control_unit/M_sequence_count_q[0]_i_1/O
                         net (fo=11, routed)          0.684    16.367    game_beta/register_file/D[0]
    SLICE_X11Y8          FDRE                                         r  game_beta/register_file/M_addvalue_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.450    14.855    game_beta/register_file/CLK
    SLICE_X11Y8          FDRE                                         r  game_beta/register_file/M_addvalue_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y8          FDRE (Setup_fdre_C_D)       -0.040    15.039    game_beta/register_file/M_addvalue_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                 -1.328    

Slack (VIOLATED) :        -1.326ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_sequence_count_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.139ns  (logic 5.104ns (45.819%)  route 6.035ns (54.181%))
  Logic Levels:           9  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[0]
                         net (fo=1, routed)           0.610    15.258    game_beta/game_alu/arith/temp0_n_105
    SLICE_X10Y5          LUT5 (Prop_lut5_I2_O)        0.124    15.382 r  game_beta/game_alu/arith/M_sequence_count_q[0]_i_5/O
                         net (fo=4, routed)           0.177    15.559    game_beta/control_unit/M_arith_arithOut[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124    15.683 r  game_beta/control_unit/M_sequence_count_q[0]_i_1/O
                         net (fo=11, routed)          0.674    16.357    game_beta/register_file/D[0]
    SLICE_X11Y9          FDRE                                         r  game_beta/register_file/M_sequence_count_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.449    14.854    game_beta/register_file/CLK
    SLICE_X11Y9          FDRE                                         r  game_beta/register_file/M_sequence_count_q_reg[0]/C
                         clock pessimism              0.259    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)       -0.047    15.031    game_beta/register_file/M_sequence_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -16.357    
  -------------------------------------------------------------------
                         slack                                 -1.326    

Slack (VIOLATED) :        -1.323ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_temp_var2_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.154ns  (logic 4.980ns (44.649%)  route 6.174ns (55.351%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[3])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[3]
                         net (fo=1, routed)           0.898    15.545    start_cond/temp0_n_102_alias
    SLICE_X9Y2           LUT6 (Prop_lut6_I4_O)        0.124    15.669 r  start_cond/M_sequence_count_q[3]_i_1_comp/O
                         net (fo=11, routed)          0.701    16.371    game_beta/register_file/D[3]
    SLICE_X8Y5           FDRE                                         r  game_beta/register_file/M_temp_var2_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.450    14.855    game_beta/register_file/CLK
    SLICE_X8Y5           FDRE                                         r  game_beta/register_file/M_temp_var2_q_reg[3]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)       -0.031    15.048    game_beta/register_file/M_temp_var2_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -16.371    
  -------------------------------------------------------------------
                         slack                                 -1.323    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_addvalue_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.212ns  (logic 4.980ns (44.415%)  route 6.232ns (55.585%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[14]
                         net (fo=1, routed)           1.233    15.881    start_cond/temp0_n_91_alias
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.005 r  start_cond/M_sequence_count_q[14]_i_1_comp/O
                         net (fo=11, routed)          0.425    16.430    game_beta/register_file/D[14]
    SLICE_X4Y15          FDRE                                         r  game_beta/register_file/M_addvalue_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.511    14.916    game_beta/register_file/CLK
    SLICE_X4Y15          FDRE                                         r  game_beta/register_file/M_addvalue_q_reg[14]/C
                         clock pessimism              0.272    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X4Y15          FDRE (Setup_fdre_C_D)       -0.043    15.110    game_beta/register_file/M_addvalue_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -16.430    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_sequence_count_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.212ns  (logic 4.980ns (44.416%)  route 6.232ns (55.584%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[14]
                         net (fo=1, routed)           1.233    15.881    start_cond/temp0_n_91_alias
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.005 r  start_cond/M_sequence_count_q[14]_i_1_comp/O
                         net (fo=11, routed)          0.424    16.430    game_beta/register_file/D[14]
    SLICE_X7Y15          FDRE                                         r  game_beta/register_file/M_sequence_count_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.511    14.916    game_beta/register_file/CLK
    SLICE_X7Y15          FDRE                                         r  game_beta/register_file/M_sequence_count_q_reg[14]/C
                         clock pessimism              0.272    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X7Y15          FDRE (Setup_fdre_C_D)       -0.040    15.113    game_beta/register_file/M_sequence_count_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -16.430    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_temp_var1_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 4.980ns (44.444%)  route 6.225ns (55.556%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[14]
                         net (fo=1, routed)           1.233    15.881    start_cond/temp0_n_91_alias
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.005 r  start_cond/M_sequence_count_q[14]_i_1_comp/O
                         net (fo=11, routed)          0.417    16.423    game_beta/register_file/D[14]
    SLICE_X5Y15          FDRE                                         r  game_beta/register_file/M_temp_var1_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.511    14.916    game_beta/register_file/CLK
    SLICE_X5Y15          FDRE                                         r  game_beta/register_file/M_temp_var1_q_reg[14]/C
                         clock pessimism              0.272    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.047    15.106    game_beta/register_file/M_temp_var1_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.313ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_loop_var_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 4.980ns (44.427%)  route 6.229ns (55.573%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[14]
                         net (fo=1, routed)           1.233    15.881    start_cond/temp0_n_91_alias
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.005 r  start_cond/M_sequence_count_q[14]_i_1_comp/O
                         net (fo=11, routed)          0.422    16.427    game_beta/register_file/D[14]
    SLICE_X5Y13          FDRE                                         r  game_beta/register_file/M_loop_var_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.512    14.917    game_beta/register_file/CLK
    SLICE_X5Y13          FDRE                                         r  game_beta/register_file/M_loop_var_q_reg[14]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)       -0.040    15.114    game_beta/register_file/M_loop_var_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -16.427    
  -------------------------------------------------------------------
                         slack                                 -1.313    

Slack (VIOLATED) :        -1.308ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_round_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 4.980ns (44.444%)  route 6.225ns (55.556%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[14]
                         net (fo=1, routed)           1.233    15.881    start_cond/temp0_n_91_alias
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.005 r  start_cond/M_sequence_count_q[14]_i_1_comp/O
                         net (fo=11, routed)          0.417    16.423    game_beta/register_file/D[14]
    SLICE_X5Y14          FDRE                                         r  game_beta/register_file/M_round_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.512    14.917    game_beta/register_file/CLK
    SLICE_X5Y14          FDRE                                         r  game_beta/register_file/M_round_q_reg[14]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)       -0.040    15.114    game_beta/register_file/M_round_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                 -1.308    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 start_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/register_file/M_seventeen_subtract_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.203ns  (logic 4.980ns (44.451%)  route 6.223ns (55.549%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.633     5.217    start_cond/CLK
    SLICE_X4Y10          FDRE                                         r  start_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  start_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.510     6.184    start_cond/M_ctr_q_reg[13]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124     6.308 r  start_cond/FSM_sequential_M_game_fsm_q[5]_i_6/O
                         net (fo=3, routed)           0.830     7.138    start_cond/FSM_sequential_M_game_fsm_q[5]_i_6_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I3_O)        0.124     7.262 f  start_cond/FSM_sequential_M_game_fsm_q[5]_i_1/O
                         net (fo=126, routed)         0.471     7.732    game_beta/control_unit/M_edge_startbutton_out
    SLICE_X7Y8           LUT2 (Prop_lut2_I1_O)        0.124     7.856 r  game_beta/control_unit/temp0_i_160/O
                         net (fo=58, routed)          1.200     9.057    game_beta/register_file/temp0_5
    SLICE_X12Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.181 r  game_beta/register_file/temp0_i_140/O
                         net (fo=1, routed)           0.811     9.992    game_beta/control_unit/temp0_22
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.116 r  game_beta/control_unit/temp0_i_43/O
                         net (fo=1, routed)           0.312    10.428    game_beta/control_unit/M_register_file_out_b[8]
    SLICE_X12Y7          LUT4 (Prop_lut4_I2_O)        0.124    10.552 r  game_beta/control_unit/temp0_i_8/O
                         net (fo=5, routed)           0.440    10.992    game_beta/game_alu/arith/M_game_alu_y[8]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      3.656    14.648 r  game_beta/game_alu/arith/temp0/P[14]
                         net (fo=1, routed)           1.233    15.881    start_cond/temp0_n_91_alias
    SLICE_X6Y14          LUT6 (Prop_lut6_I5_O)        0.124    16.005 r  start_cond/M_sequence_count_q[14]_i_1_comp/O
                         net (fo=11, routed)          0.415    16.421    game_beta/register_file/D[14]
    SLICE_X7Y13          FDRE                                         r  game_beta/register_file/M_seventeen_subtract_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.512    14.917    game_beta/register_file/CLK
    SLICE_X7Y13          FDRE                                         r  game_beta/register_file/M_seventeen_subtract_q_reg[14]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y13          FDRE (Setup_fdre_C_D)       -0.040    15.114    game_beta/register_file/M_seventeen_subtract_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -16.421    
  -------------------------------------------------------------------
                         slack                                 -1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 game_beta/control_unit/seg1/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/control_unit/seg1/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.590     1.534    game_beta/control_unit/seg1/ctr/CLK
    SLICE_X1Y16          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.675 f  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.123     1.797    game_beta/control_unit/seg1/ctr/M_ctr_q[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  game_beta/control_unit/seg1/ctr/M_ctr_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.842    game_beta/control_unit/seg1/ctr/M_ctr_q[0]_i_1__2_n_0
    SLICE_X1Y16          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.859     2.049    game_beta/control_unit/seg1/ctr/CLK
    SLICE_X1Y16          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.092     1.626    game_beta/control_unit/seg1/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 game_beta/control_unit/seg1/ctr/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/control_unit/seg1/ctr/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.884%)  route 0.153ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.587     1.531    game_beta/control_unit/seg1/ctr/CLK
    SLICE_X3Y19          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[15]/Q
                         net (fo=18, routed)          0.153     1.825    game_beta/control_unit/seg1/ctr/M_ctr_q[15]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.870 r  game_beta/control_unit/seg1/ctr/M_ctr_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.870    game_beta/control_unit/seg1/ctr/M_ctr_d[11]
    SLICE_X3Y18          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.857     2.047    game_beta/control_unit/seg1/ctr/CLK
    SLICE_X3Y18          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[11]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.092     1.638    game_beta/control_unit/seg1/ctr/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 game_beta/control_unit/seg1/ctr/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/control_unit/seg1/ctr/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.722%)  route 0.154ns (45.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.587     1.531    game_beta/control_unit/seg1/ctr/CLK
    SLICE_X3Y19          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[15]/Q
                         net (fo=18, routed)          0.154     1.826    game_beta/control_unit/seg1/ctr/M_ctr_q[15]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  game_beta/control_unit/seg1/ctr/M_ctr_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.871    game_beta/control_unit/seg1/ctr/M_ctr_d[10]
    SLICE_X3Y18          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.857     2.047    game_beta/control_unit/seg1/ctr/CLK
    SLICE_X3Y18          FDRE                                         r  game_beta/control_unit/seg1/ctr/M_ctr_q_reg[10]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.091     1.637    game_beta/control_unit/seg1/ctr/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 greencond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greencond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.558     1.502    greencond/sync/CLK
    SLICE_X15Y19         FDRE                                         r  greencond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  greencond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.813    greencond/sync/M_pipe_d__0[1]
    SLICE_X15Y19         FDRE                                         r  greencond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.826     2.016    greencond/sync/CLK
    SLICE_X15Y19         FDRE                                         r  greencond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.066     1.568    greencond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 greencond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greencond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.506    greencond/CLK
    SLICE_X15Y14         FDRE                                         r  greencond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  greencond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.764    greencond/M_ctr_q_reg[3]
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  greencond/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.872    greencond/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X15Y14         FDRE                                         r  greencond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     2.021    greencond/CLK
    SLICE_X15Y14         FDRE                                         r  greencond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.105     1.611    greencond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 start_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.591     1.535    start_cond/CLK
    SLICE_X5Y11          FDRE                                         r  start_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  start_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.794    start_cond/M_ctr_q_reg[19]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  start_cond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    start_cond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X5Y11          FDRE                                         r  start_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.862     2.052    start_cond/CLK
    SLICE_X5Y11          FDRE                                         r  start_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.105     1.640    start_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_beta/control_unit/seg3/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/control_unit/seg3/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.596     1.540    game_beta/control_unit/seg3/ctr/CLK
    SLICE_X1Y0           FDRE                                         r  game_beta/control_unit/seg3/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.681 f  game_beta/control_unit/seg3/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.849    game_beta/control_unit/seg3/ctr/M_ctr_q__1[0]
    SLICE_X1Y0           LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  game_beta/control_unit/seg3/ctr/M_ctr_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.894    game_beta/control_unit/seg3/ctr/M_ctr_q[0]_i_1__4_n_0
    SLICE_X1Y0           FDRE                                         r  game_beta/control_unit/seg3/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.867     2.057    game_beta/control_unit/seg3/ctr/CLK
    SLICE_X1Y0           FDRE                                         r  game_beta/control_unit/seg3/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.091     1.631    game_beta/control_unit/seg3/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 greencond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            greencond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.561     1.505    greencond/CLK
    SLICE_X15Y16         FDRE                                         r  greencond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  greencond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.765    greencond/M_ctr_q_reg[11]
    SLICE_X15Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  greencond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.873    greencond/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X15Y16         FDRE                                         r  greencond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.829     2.019    greencond/CLK
    SLICE_X15Y16         FDRE                                         r  greencond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.105     1.610    greencond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 whitecond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            whitecond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.561     1.505    whitecond/CLK
    SLICE_X13Y16         FDRE                                         r  whitecond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  whitecond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.765    whitecond/M_ctr_q_reg[11]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  whitecond/M_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.873    whitecond/M_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X13Y16         FDRE                                         r  whitecond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.829     2.019    whitecond/CLK
    SLICE_X13Y16         FDRE                                         r  whitecond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.105     1.610    whitecond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 start_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_cond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.591     1.535    start_cond/CLK
    SLICE_X5Y10          FDRE                                         r  start_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  start_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.795    start_cond/M_ctr_q_reg[15]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  start_cond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    start_cond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X5Y10          FDRE                                         r  start_cond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.862     2.052    start_cond/CLK
    SLICE_X5Y10          FDRE                                         r  start_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.105     1.640    start_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y3    edge_greenbutton/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     edge_startbutton/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y15   edge_whitebutton/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y8    game_beta/register_file/M_addvalue_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y8    game_beta/register_file/M_addvalue_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y14    game_beta/register_file/M_addvalue_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y6     game_beta/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y7    game_beta/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y7    game_beta/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y3    edge_greenbutton/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     game_beta/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    game_beta/register_file/M_addvalue_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y3    game_beta/register_file/M_addvalue_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y6    game_beta/register_file/M_addvalue_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y3    game_beta/register_file/M_addvalue_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y6    game_beta/register_file/M_addvalue_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y3    game_beta/register_file/M_addvalue_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y3    game_beta/register_file/M_is_p1_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y5    game_beta/register_file/M_loop_var_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y3    edge_greenbutton/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    game_beta/register_file/M_addvalue_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y8    game_beta/register_file/M_addvalue_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    game_beta/register_file/M_addvalue_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     game_beta/control_unit/FSM_sequential_M_game_fsm_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y7    game_beta/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    game_beta/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y7    game_beta/control_unit/FSM_sequential_M_game_fsm_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y6    game_beta/register_file/M_addvalue_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y3    game_beta/register_file/M_addvalue_q_reg[3]/C



