
*** Running vivado
    with args -log design_1_lmb_bram_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 360.898 ; gain = 149.887
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [w:/Desktop/ethernet/ethernet.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_1' (11#1) [w:/Desktop/ethernet/ethernet.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/synth/design_1_lmb_bram_1.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:01:13 . Memory (MB): peak = 560.539 ; gain = 349.527
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:15 . Memory (MB): peak = 560.539 ; gain = 349.527
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 676.457 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:32 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:32 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:32 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:33 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 676.457 ; gain = 465.445
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 676.457 ; gain = 465.445

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:46 . Memory (MB): peak = 676.457 ; gain = 465.445
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:35 . Memory (MB): peak = 702.855 ; gain = 419.945
