INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/33381/CPU-Design-and-Practice/lab/lab2_1/lab2_1.srcs/sources_1/imports/regfile_task/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/33381/CPU-Design-and-Practice/lab/lab2_1/lab2_1.srcs/sim_1/imports/regfile_task/rf_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
