#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026597b5c450 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0000026597b53530_0 .net "acc_out", 7 0, L_0000026597b4a160;  1 drivers
v0000026597b53350_0 .var "clk", 0 0;
v0000026597b538f0_0 .var "reset", 0 0;
S_0000026597b5c5e0 .scope module, "DUT" "mini_cpu" 2 7, 3 1 0, S_0000026597b5c450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "acc_out";
P_0000026597b5e740 .param/l "ADD" 0 3 26, C4<0001>;
P_0000026597b5e778 .param/l "LOAD" 0 3 28, C4<0011>;
P_0000026597b5e7b0 .param/l "STORE" 0 3 29, C4<0100>;
P_0000026597b5e7e8 .param/l "SUB" 0 3 27, C4<0010>;
L_0000026597b4a160 .functor BUFZ 8, v0000026597b537b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026597b537b0_0 .var "ACC", 7 0;
v0000026597b53850_0 .var "IR", 7 0;
v0000026597b52db0_0 .var "PC", 3 0;
L_0000026597baf888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000026597b53210_0 .net/2u *"_ivl_4", 3 0, L_0000026597baf888;  1 drivers
v0000026597b530d0_0 .net "acc_out", 7 0, L_0000026597b4a160;  alias, 1 drivers
v0000026597b52e50_0 .net "alu_result", 7 0, v0000026597b5e9c0_0;  1 drivers
v0000026597b53a30_0 .var "alu_sel", 2 0;
v0000026597b53670_0 .net "clk", 0 0, v0000026597b53350_0;  1 drivers
v0000026597b53490_0 .net "opcode", 3 0, L_0000026597b532b0;  1 drivers
v0000026597b53030_0 .net "operand", 3 0, L_0000026597b53990;  1 drivers
v0000026597b53170 .array "program", 15 0, 7 0;
v0000026597b53710_0 .var "ram_data_in", 7 0;
v0000026597b535d0_0 .net "ram_data_out", 7 0, v0000026597c26680_0;  1 drivers
v0000026597b52ef0_0 .var "ram_we", 0 0;
v0000026597b52f90_0 .net "reset", 0 0, v0000026597b538f0_0;  1 drivers
E_0000026597b45510 .event posedge, v0000026597b52f90_0, v0000026597c26540_0;
L_0000026597b532b0 .part v0000026597b53850_0, 4, 4;
L_0000026597b53990 .part v0000026597b53850_0, 0, 4;
L_0000026597b533f0 .concat [ 4 4 0 0], L_0000026597b53990, L_0000026597baf888;
S_0000026597b5e830 .scope module, "ALU1" "alu" 3 41, 4 1 0, S_0000026597b5c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "sel";
    .port_info 3 /OUTPUT 8 "result";
v0000026597c26a30_0 .net "a", 7 0, v0000026597b537b0_0;  1 drivers
v0000026597c26c50_0 .net "b", 7 0, L_0000026597b533f0;  1 drivers
v0000026597b5e9c0_0 .var "result", 7 0;
v0000026597b5ea60_0 .net "sel", 2 0, v0000026597b53a30_0;  1 drivers
E_0000026597b45610 .event anyedge, v0000026597b5ea60_0, v0000026597c26a30_0, v0000026597c26c50_0;
S_0000026597c263b0 .scope module, "RAM1" "simple_ram" 3 49, 5 1 0, S_0000026597b5c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 4 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0000026597b5eb00_0 .net "addr", 3 0, L_0000026597b53990;  alias, 1 drivers
v0000026597c26540_0 .net "clk", 0 0, v0000026597b53350_0;  alias, 1 drivers
v0000026597c265e0_0 .net "data_in", 7 0, v0000026597b53710_0;  1 drivers
v0000026597c26680_0 .var "data_out", 7 0;
v0000026597c26720 .array "mem", 15 0, 7 0;
v0000026597c267c0_0 .net "we", 0 0, v0000026597b52ef0_0;  1 drivers
E_0000026597b44ad0 .event posedge, v0000026597c26540_0;
    .scope S_0000026597b5e830;
T_0 ;
    %wait E_0000026597b45610;
    %load/vec4 v0000026597b5ea60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026597b5e9c0_0, 0, 8;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000026597c26a30_0;
    %load/vec4 v0000026597c26c50_0;
    %add;
    %store/vec4 v0000026597b5e9c0_0, 0, 8;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000026597c26a30_0;
    %load/vec4 v0000026597c26c50_0;
    %sub;
    %store/vec4 v0000026597b5e9c0_0, 0, 8;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000026597c26a30_0;
    %load/vec4 v0000026597c26c50_0;
    %and;
    %store/vec4 v0000026597b5e9c0_0, 0, 8;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000026597c26a30_0;
    %load/vec4 v0000026597c26c50_0;
    %or;
    %store/vec4 v0000026597b5e9c0_0, 0, 8;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026597c263b0;
T_1 ;
    %wait E_0000026597b44ad0;
    %load/vec4 v0000026597c267c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000026597c265e0_0;
    %load/vec4 v0000026597b5eb00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026597c26720, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026597b5eb00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000026597c26720, 4;
    %assign/vec4 v0000026597c26680_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026597b5c5e0;
T_2 ;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026597b53170, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026597b53170, 4, 0;
    %pushi/vec4 67, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000026597b53170, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000026597b5c5e0;
T_3 ;
    %wait E_0000026597b45510;
    %load/vec4 v0000026597b52f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026597b52db0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026597b537b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026597b52ef0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026597b52db0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000026597b53170, 4;
    %assign/vec4 v0000026597b53850_0, 0;
    %load/vec4 v0000026597b52db0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000026597b52db0_0, 0;
    %load/vec4 v0000026597b53490_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026597b52ef0_0, 0;
    %load/vec4 v0000026597b535d0_0;
    %assign/vec4 v0000026597b537b0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026597b52ef0_0, 0;
    %load/vec4 v0000026597b537b0_0;
    %assign/vec4 v0000026597b53710_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000026597b53a30_0, 0;
    %load/vec4 v0000026597b52e50_0;
    %assign/vec4 v0000026597b537b0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000026597b53a30_0, 0;
    %load/vec4 v0000026597b52e50_0;
    %assign/vec4 v0000026597b537b0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026597b5c450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026597b53350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026597b538f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000026597b5c450;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0000026597b53350_0;
    %inv;
    %store/vec4 v0000026597b53350_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026597b5c450;
T_6 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026597b538f0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "ram.v";
    "alu.v";
    "ram1.v";
