module nand_gate_tb;
reg a,b;
wire y;
nand_gate dut(.a(a), .b(b), .y(y));
initial
begin
$display("a=%b,b=%b,y=%b",a,b,y);
end
initial
begin
#10;a=0;b=0;
#10;a=0;b=1;
#10;a=1;b=0;
#10;a=1;b=1;
#20; $finish;
end
endmodule
