<h1 align="center">
  Hi there, I'm Adarsh Venugopal <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="35">
</h1>

<p align="center">
  [cite_start]<strong>Final-Year B.Tech Electronics Engineering Student @ Amrita Vishwa Vidyapeetham [cite: 5, 10]</strong><br>
  [cite_start]<em>Specializing in RTL Design, FPGA-based ML Acceleration, and Hardware-Software Co-Design[cite: 5, 7, 37].</em><br>
  [cite_start]ğŸ“ Based in Coimbatore / Mumbai[cite: 10, 13].
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/venuadarsh" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn">
  </a>
  <a href="mailto:adarsh.venugopal.2@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Gmail">
  </a>
  <a href="https://www.instagram.com/sepling_wrogn" target="_blank">
    <img src="https://img.shields.io/badge/Photography-E4405F?style=for-the-badge&logo=instagram&logoColor=white" alt="Instagram">
  </a>
</p>

---

[cite_start]I am an engineering student passionate about building high-performance computing platforms at the intersection of hardware and AI[cite: 8]. [cite_start]My experience spans from low-level RTL design in Verilog/SystemVerilog to deploying accelerated AI models on FPGAs using Vitis AI and Python[cite: 6, 7]. I am actively seeking internship and collaboration opportunities where I can contribute to cutting-edge technology.

- [cite_start]ğŸ”­ **Iâ€™m currently designing:** A real-time gunshot localization system on an FPGA (Project SATARK) for the Smart India Hackathon[cite: 31, 32].
- [cite_start]ğŸŒ± **I'm focused on:** Deepening my expertise in High-Level Synthesis (HLS), IP core development, and embedded AI systems[cite: 36, 39].
- [cite_start]ğŸ‘¯ **Iâ€™m open to collaborating on:** Projects involving FPGA acceleration, hardware-software co-design, and novel applications of embedded machine learning[cite: 37, 38].

---

### ğŸš€ Key Projects & Experience

<details open>
<summary><h4>ğŸ† FPGA Deep Learning Accelerator</h4></summary>
<p>

- [cite_start]**Description:** Deployed an INT8 quantized ResNet-50 model on a Xilinx ZCU104 board using Vitis AI 3.0[cite: 29].
- [cite_start]**Key Achievement:** Achieved a **24x-70x speedup** over the ARM Cortex-A53 CPU, with real-time inference at **30 FPS**, ~90% Top-1 accuracy, and a latency of just 4.188 ms[cite: 30]. [cite_start]The DPU operated at 72.5% efficiency[cite: 30].
- **Tech Stack:** `Vitis AI`, `Python`, `Xilinx ZCU104`, `DPUCZDX8G`

</p>
</details>

<details>
<summary><h4>ğŸ’¼ LLM Inference Pipelines @ NTT Global Data Centers</h4></summary>
<p>

- [cite_start]**Description:** As an intern, I established and benchmarked Large Language Model (LLM) inference pipelines on AWS EC2 instances via SageMaker to enhance internal AI workflows[cite: 13, 15].
- [cite_start]**Impact:** Gained hands-on experience with enterprise-grade cloud infrastructure and MLOps, supporting compute validation for simulation tools on a Juniper-based cloud environment[cite: 16].
- **Tech Stack:** `AWS SageMaker`, `AWS EC2`, `Python`, `LLMs`

</p>
</details>

<details>
<summary><h4>ğŸ›¡ï¸ IT Systems & Compliance Auditing @ Ernst & Young</h4></summary>
<p>

- [cite_start]**Description:** As a Technology Risk Intern, I conducted assessments of critical IT systems and enterprise controls against industry-leading security and privacy frameworks[cite: 18, 19].
- [cite_start]**Impact:** Contributed to live compliance audits by evaluating systems against **ISO 27001/27701, NIST CSF 2.0, and GDPR** standards, gaining valuable experience in technology risk analysis[cite: 19, 20, 21].
- **Tech Stack:** `ISO 27001`, `NIST CSF`, `GDPR`, `Risk Analysis`

</p>
</details>

---

### ğŸ› ï¸ My Tech Stack

<table>
  <tr>
    <td valign="top"><strong>Hardware & HDL</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Verilog-1E2C5A?style=for-the-badge&logo=verilog&logoColor=white" alt="Verilog">
      <img src="https://img.shields.io/badge/SystemVerilog-4169E1?style=for-the-badge" alt="SystemVerilog">
      <img src="https://img.shields.io/badge/VHDL-8E8D9D?style=for-the-badge" alt="VHDL">
    </td>
  </tr>
  <tr>
    <td valign="top"><strong>Languages</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white" alt="Python">
      <img src="https://img.shields.io/badge/C-A8B9CC?style=for-the-badge&logo=c&logoColor=black" alt="C">
      <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white" alt="MATLAB">
    </td>
  </tr>
  <tr>
    <td valign="top"><strong>Tools & Platforms</strong></td>
    <td>
      <img src="https://img.shields.io/badge/Xilinx_Vivado-9D2235?style=for-the-badge" alt="Vivado">
      <img src="https://img.shields.io/badge/Xilinx_Vitis-9D2235?style=for-the-badge" alt="Vitis">
      <img src="https://img.shields.io/badge/ModelSim-002D5A?style=for-the-badge" alt="ModelSim">
      <img src="https://img.shields.io/badge/AWS_SageMaker-FF9900?style=for-the-badge&logo=aws&logoColor=black" alt="AWS SageMaker">
      <img src="https://img.shields.io/badge/Keil-002D5A?style=for-the-badge" alt="Keil">
    </td>
  </tr>
    <tr>
    <td valign="top"><strong>Domains</strong></td>
    <td>
      <img src="https://img.shields.io/badge/FPGA_Acceleration-0078D4?style=for-the-badge" alt="FPGA Acceleration">
      <img src="https://img.shields.io/badge/RTL_Design-5A29E4?style=for-the-badge" alt="RTL Design">
      <img src="https://img.shields.io/badge/SoC_Design-00A99D?style=for-the-badge" alt="SoC Design">
      <img src="https://img.shields.io/badge/AI_&_ML-F29F05?style=for-the-badge" alt="AI & ML">
    </td>
  </tr>
</table>

---

### ğŸ“Š My GitHub Stats

<p align="center">
  <img height="180em" src="https://github-readme-stats.vercel.app/api?username=AVM-27&show_icons=true&theme=tokyonight&include_all_commits=true&count_private=true"/>
  <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=AVM-27&layout=compact&langs_count=8&theme=tokyonight"/>
</p>

---

[cite_start]âš¡ **Fun Fact:** I'm a 4x National Champion in competitive word games (MaRRS Word Chase & Maze of Words)[cite: 49]. Besides that, I enjoy badminton and ornithology.
