// Seed: 2232287349
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wire id_6
);
  integer id_8 = id_4;
  assign id_2 = id_1;
  assign module_1.id_6 = 0;
  wire id_9;
  wire id_10;
  real id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6
);
  tri id_8, id_9;
  id_10(
      .id_0(1), .id_1(id_5), .id_2(1'h0), .id_3(id_4), .id_4(id_8 < 1), .id_5(1)
  );
  assign id_3 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_6,
      id_4,
      id_5,
      id_6
  );
endmodule
