#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Sep 16 17:08:08 2021
# Process ID: 6220
# Log file: C:/Users/ACER/Desktop/MUX/MUX_60/vivado.log
# Journal file: C:/Users/ACER/Desktop/MUX/MUX_60\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 625.863 ; gain = 94.211
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:1]
[Thu Sep 16 17:24:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.runs/synth_1/runme.log
set_property top MUX_D [current_fileset]
update_compile_order -fileset sources_1
set_property top MUX_D [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:1]
[Thu Sep 16 17:29:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MUX_D
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:24 ; elapsed = 00:22:59 . Memory (MB): peak = 669.332 ; gain = 510.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_D' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_D' (1#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:25 ; elapsed = 00:23:01 . Memory (MB): peak = 685.383 ; gain = 526.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:25 ; elapsed = 00:23:01 . Memory (MB): peak = 685.383 ; gain = 526.934
---------------------------------------------------------------------------------
Loading clock regions from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from E:/vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from E:/vivado/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:48 ; elapsed = 00:23:24 . Memory (MB): peak = 990.207 ; gain = 831.758
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 990.207 ; gain = 336.930
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:23]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:1]
CRITICAL WARNING: [filemgmt 20-742] The top module "MUX_D" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Thu Sep 16 17:31:07 2021] Launched synth_1...
Run output will be captured here: C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1
[Thu Sep 16 17:31:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.runs/impl_1/runme.log
close_design
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MUX_F' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
"xvlog -m64 -prj MUX_F_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 996.016 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto bdd0772c1a4d4bc4a3c4288e7ca2a7aa --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX_F_behav xil_defaultlib.MUX_F xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 3 into S is out of bounds [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:33]
Completed static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:07:45 . Memory (MB): peak = 996.016 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir {C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav} -int_os_type 64 -i..."
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:07:53 . Memory (MB): peak = 996.016 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MUX_F
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:16 ; elapsed = 00:36:37 . Memory (MB): peak = 996.016 ; gain = 837.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_F' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_A' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_A' (1#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:23]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:33]
INFO: [Synth 8-256] done synthesizing module 'MUX_F' (2#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:17 ; elapsed = 00:36:39 . Memory (MB): peak = 996.016 ; gain = 837.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:17 ; elapsed = 00:36:40 . Memory (MB): peak = 996.016 ; gain = 837.566
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:31 ; elapsed = 00:36:54 . Memory (MB): peak = 1067.246 ; gain = 908.797
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1067.246 ; gain = 71.230
set_property top MUX_D [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MUX_F
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:46 ; elapsed = 00:37:34 . Memory (MB): peak = 1133.055 ; gain = 974.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_F' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_A' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_A' (1#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:23]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:33]
INFO: [Synth 8-256] done synthesizing module 'MUX_F' (2#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:47 ; elapsed = 00:37:36 . Memory (MB): peak = 1133.055 ; gain = 974.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:47 ; elapsed = 00:37:36 . Memory (MB): peak = 1133.055 ; gain = 974.605
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:01 ; elapsed = 00:37:51 . Memory (MB): peak = 1141.680 ; gain = 983.230
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1141.680 ; gain = 8.625
set_property top MUX_D [current_fileset]
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MUX_D
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:13 ; elapsed = 00:38:28 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_D' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_D' (1#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:14 ; elapsed = 00:38:29 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:14 ; elapsed = 00:38:30 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:26 ; elapsed = 00:38:41 . Memory (MB): peak = 1141.680 ; gain = 983.230
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1141.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MUX_D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
"xvlog -m64 -prj MUX_D_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto bdd0772c1a4d4bc4a3c4288e7ca2a7aa --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX_D_behav xil_defaultlib.MUX_D xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_D
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MUX_D_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_D_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3671865245 -regid "210995377_0_0_247" -xml C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_D_behav/web..."
    (file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_D_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 16 17:47:06 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 1141.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_D_behav -key {Behavioral:sim_1:Functional:MUX_D} -tclbatch {MUX_D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source MUX_D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 1141.680 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/MUX_D/I0} -radix bin {1 0ns}
add_force {/MUX_D/I1} -radix bin {0 0ns}
add_force {/MUX_D/I2} -radix bin {1 0ns}
add_force {/MUX_D/I3} -radix bin {0 0ns}
add_force {/MUX_D/S} -radix bin {00 0ns}
run 10 ns
add_force {/MUX_D/S} -radix bin {01 0ns}
run 10 ns
add_force {/MUX_D/S} -radix bin {10 0ns}
run 10 ns
add_force {/MUX_D/S} -radix bin {11 0ns}
run 10 ns
set_property top MUX_E [current_fileset]
update_compile_order -fileset sources_1
set_property top MUX_E [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:1]
[Thu Sep 16 17:54:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/MUX_D_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MUX_E' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
"xvlog -m64 -prj MUX_E_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_E
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto bdd0772c1a4d4bc4a3c4288e7ca2a7aa --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX_E_behav xil_defaultlib.MUX_E xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_E
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MUX_E_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 315204588 -regid "210995377_0_0_247" -xml C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/webt..."
    (file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 16 17:56:50 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1141.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_E_behav -key {Behavioral:sim_1:Functional:MUX_E} -tclbatch {MUX_E.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source MUX_E.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_E_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.680 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MUX_E' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
"xvlog -m64 -prj MUX_E_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_E
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto bdd0772c1a4d4bc4a3c4288e7ca2a7aa --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX_E_behav xil_defaultlib.MUX_E xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_E
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MUX_E_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3493057531 -regid "210995377_0_0_247" -xml C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/web..."
    (file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 16 17:59:31 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_E_behav -key {Behavioral:sim_1:Functional:MUX_E} -tclbatch {MUX_E.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source MUX_E.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_E_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1141.680 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MUX_E
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:46 ; elapsed = 00:53:55 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_E' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_E' (1#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:47 ; elapsed = 00:53:57 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:48 ; elapsed = 00:53:57 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:58 ; elapsed = 00:54:08 . Memory (MB): peak = 1141.680 ; gain = 983.230
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1141.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.680 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MUX_E' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
"xvlog -m64 -prj MUX_E_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_E
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto bdd0772c1a4d4bc4a3c4288e7ca2a7aa --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX_E_behav xil_defaultlib.MUX_E xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_E
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MUX_E_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3544035905 -regid "210995377_0_0_247" -xml C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/web..."
    (file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_E_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 16 18:10:23 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.680 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_E_behav -key {Behavioral:sim_1:Functional:MUX_E} -tclbatch {MUX_E.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source MUX_E.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_E_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1141.680 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/MUX_E/I0} -radix bin {1 0ns}
add_force {/MUX_E/I1} -radix bin {0 0ns}
add_force {/MUX_E/I2} -radix bin {1 0ns}
add_force {/MUX_E/I3} -radix bin {1 0ns}
add_force {/MUX_E/I4} -radix bin {0 0ns}
add_force {/MUX_E/I5} -radix bin {1 0ns}
add_force {/MUX_E/I6} -radix bin {0 0ns}
add_force {/MUX_E/I7} -radix bin {1 0ns}
add_force {/MUX_E/S} -radix bin {000 0ns}
run 10 ns
add_force {/MUX_E/S} -radix bin {001 0ns}
run 10 ns
add_force {/MUX_E/S} -radix bin {010 0ns}
run 10 ns
add_force {/MUX_E/S} -radix bin {011 0ns}
run 10 ns
add_force {/MUX_E/S} -radix bin {100 0ns}
run 10 ns
add_force {/MUX_E/S} -radix bin {101 0ns}
run 10 ns
add_force {/MUX_E/S} -radix bin {110 0ns}
run 10 ns
add_force {/MUX_E/S} -radix bin {111 0ns}
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1141.680 ; gain = 0.000
set_property top MUX_F [current_fileset]
update_compile_order -fileset sources_1
set_property top MUX_F [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MUX_F
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:53 ; elapsed = 01:11:26 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_F' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_A' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_A' (1#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:23]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:33]
INFO: [Synth 8-256] done synthesizing module 'MUX_F' (2#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:54 ; elapsed = 01:11:28 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:54 ; elapsed = 01:11:28 . Memory (MB): peak = 1141.680 ; gain = 983.230
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:07:10 ; elapsed = 01:11:51 . Memory (MB): peak = 1162.703 ; gain = 1004.254
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1162.703 ; gain = 21.023
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_B.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_C.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_D.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_E.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v" into library work [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:1]
[Thu Sep 16 18:20:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.runs/synth_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MUX_F
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:27 ; elapsed = 01:14:55 . Memory (MB): peak = 1171.422 ; gain = 1012.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX_F' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_A' [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_A' (1#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_F' (2#1) [C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:28 ; elapsed = 01:14:57 . Memory (MB): peak = 1171.422 ; gain = 1012.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:28 ; elapsed = 01:14:57 . Memory (MB): peak = 1171.422 ; gain = 1012.973
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:07:39 ; elapsed = 01:15:09 . Memory (MB): peak = 1171.422 ; gain = 1012.973
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1171.422 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MUX_F' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
"xvlog -m64 -prj MUX_F_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_F
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto bdd0772c1a4d4bc4a3c4288e7ca2a7aa --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MUX_F_behav xil_defaultlib.MUX_F xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX_A
Compiling module xil_defaultlib.MUX_F
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MUX_F_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_F_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2648831721 -regid "210995377_0_0_247" -xml C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_F_behav/web..."
    (file "C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav/xsim.dir/MUX_F_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 16 18:22:53 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.422 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ACER/Desktop/MUX/MUX_60/MUX_60.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX_F_behav -key {Behavioral:sim_1:Functional:MUX_F} -tclbatch {MUX_F.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source MUX_F.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX_F_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.910 ; gain = 0.488
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/MUX_F/I} -radix bin {1001001001001001 0ns}
add_force {/MUX_F/S} -radix bin {0000 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {0001 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {0010 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {0011 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {0100 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {0101 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {0110 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {0111 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {1000 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {1001 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {1010 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {1011 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {1100 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {1101 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {1110 0ns}
run 10 ns
add_force {/MUX_F/S} -radix bin {1111 0ns}
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.676 ; gain = 0.000
close [ open C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F8.v w ]
add_files C:/Users/ACER/Desktop/MUX/MUX_60/MUX_F8.v
update_compile_order -fileset sources_1
set_property top MUX_F8 [current_fileset]
update_compile_order -fileset sources_1
set_property top MUX_F8 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 16 18:40:08 2021...
