Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 19 13:43:40 2020
| Host         : Donald running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   189 |
|    Minimum number of control sets                        |   189 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   444 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   189 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    58 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    60 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             646 |          221 |
| No           | No                    | Yes                    |              29 |           10 |
| No           | Yes                   | No                     |             897 |          345 |
| Yes          | No                    | No                     |             398 |          105 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1931 |          623 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                Enable Signal                                                                                               |                                                                                                       Set/Reset Signal                                                                                                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_1[0]                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg                                                                                                                        |                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                         |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                              |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.ex_dbg_pc_hit_i_reg                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                              |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                        |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/bus2ip_wrce_int[0]                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                      |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_27_out                                                                                                                        |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            |                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                       |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                   | design_1_i/Calcul_Moyenne/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                           |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M_1/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                3 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/Calcul_Moyenne/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                            |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/ex_potential_exception                                                                                        |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_6_out                                                                               |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0]                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                |                2 |              5 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                                                             |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/rst_clk_wiz_1_100M_1/U0/SEQ/seq_cnt_en                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                      |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                      |                                                                                                                                                                                                                             |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_1[0]                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                             |                                                                                                                                                                                                                             |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/EX_FPU_Op_reg[22]_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | design_1_i/Calcul_Moyenne/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                             |                7 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                             |                7 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                             |                7 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                                                                                             |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                             | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                                                                                             |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                 |                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                 |                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                 |                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                      | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_2[0]_i_1_n_0                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                       | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                      | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/E[0]                                                                                |                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                             | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                              | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                             | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                             | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                        | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                       | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                       | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                       | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/sr_5_Tx_Empty_i1                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/SPICR_data_int_reg0                                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                      | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                      | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                      | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                      | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                     | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                      | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[1]_i_1_n_0                                                                                                          |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |                3 |              9 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                                                                                             |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/SR[0]                                                                                   |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                         |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                               |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/Calcul_Moyenne/axi_intc_0/U0/INTC_CORE_I/p_0_in                                                                                                                                                                  |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/Calcul_Moyenne/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/WB_ESR[19]_i_1_n_0                                                                                                                                            |                5 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                              |                6 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            |                                                                                                                                                                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                |                8 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                6 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_1[0]                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                           |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                7 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | design_1_i/Calcul_Moyenne/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                              |                4 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                7 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                           |                7 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                         |               10 |             21 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                       |                7 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                         |                                                                                                                                                                                                                             |                5 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                            |                                                                                                                                                                                                                             |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                               |                7 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_1[0]                                                                                                         |               12 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                  |               10 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                               |                8 |             27 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                  |                7 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/E[0]                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                9 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_write_delayslot_next                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5[1]_i_1_n_0                                                                          |                8 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               15 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_0_in                                                                                                                                                        |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                               |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                    | design_1_i/Calcul_Moyenne/myip_0/U0/myip_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                           |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/store_axi_signal_cmb                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                       |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/clear                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                     | design_1_i/in_potentio_0/U0/in_potentio_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                               |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                    |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                             | design_1_i/out_SSD_0/U0/out_SSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                       |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_freeze_nohalt_reg[0]                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                  |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        |                                                                                                                                                                                                                             |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                  |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                                                                             |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                  |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Exp_40                                                                                       |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/mem_int_done_early                                                                                   |               12 |             35 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/reset2ip_reset_int                                                                                                  |                7 |             35 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                                                                                             |               15 |             51 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/E[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               17 |             54 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                                         |               18 |             58 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               22 |             60 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                                                                                             |               11 |             79 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                            |                                                                                                                                                                                                                             |               26 |             85 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/Calcul_Moyenne/DSP_0/Delai_1_Cycle_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                      |                                                                                                                                                                                                                             |                8 |             96 |
|  design_1_i/clk_wiz_1/inst/clk_out2                            |                                                                                                                                                                                                            |                                                                                                                                                                                                                             |               29 |            110 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[13]                                                                                                                               |                                                                                                                                                                                                                             |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |               97 |            263 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |              106 |            265 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                     |              145 |            346 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            |                                                                                                                                                                                                                             |              170 |            474 |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


