(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h5f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire3;
  input wire [(4'ha):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(4'hb):(1'h0)] wire16;
  wire [(2'h2):(1'h0)] wire9;
  wire signed [(4'h8):(1'h0)] wire5;
  wire signed [(2'h2):(1'h0)] wire4;
  reg [(4'h9):(1'h0)] reg15 = (1'h0);
  reg [(2'h3):(1'h0)] reg14 = (1'h0);
  reg [(3'h6):(1'h0)] reg13 = (1'h0);
  reg [(4'ha):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg10 = (1'h0);
  reg [(4'h8):(1'h0)] reg8 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg7 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg6 = (1'h0);
  assign y = {wire16,
                 wire9,
                 wire5,
                 wire4,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg8,
                 reg7,
                 reg6,
                 (1'h0)};
  assign wire4 = $signed($signed($unsigned((~wire2))));
  assign wire5 = ($signed({(|wire2)}) - ($signed((8'ha1)) ?
                     wire1 : (wire3 ? $signed(wire4) : $unsigned(wire1))));
  always
    @(posedge clk) begin
      reg6 <= (+$signed($unsigned($signed(wire4))));
      reg7 <= $unsigned($unsigned((+$signed(wire3))));
      reg8 <= $signed((-(!$signed(wire2))));
    end
  assign wire9 = reg7[(3'h6):(1'h1)];
  always
    @(posedge clk) begin
      if ($unsigned((8'ha0)))
        begin
          if ((-$signed($unsigned($unsigned(wire4)))))
            begin
              reg10 <= wire3[(1'h1):(1'h0)];
              reg11 <= wire1[(1'h0):(1'h0)];
              reg12 <= reg8[(1'h1):(1'h0)];
            end
          else
            begin
              reg10 <= ((($unsigned(wire1) ?
                      {(8'h9c)} : (wire4 - wire2)) ^ (&wire0[(1'h0):(1'h0)])) ?
                  ($signed($unsigned(reg11)) <<< reg10) : (~^(wire1 + (wire5 ?
                      reg10 : wire9))));
            end
          reg13 <= wire4[(2'h2):(1'h0)];
          reg14 <= (-$signed($signed(reg8[(2'h2):(1'h0)])));
        end
      else
        begin
          reg10 <= $unsigned($signed((((8'haf) >= (8'h9e)) - (^reg14))));
          reg11 <= $signed((~reg13[(3'h5):(3'h5)]));
          reg12 <= (^~{((8'h9c) * wire5[(4'h8):(1'h0)])});
        end
      reg15 <= (~|$signed(((~reg14) ? $signed(wire9) : wire0[(1'h0):(1'h0)])));
    end
  assign wire16 = reg6[(2'h3):(2'h3)];
endmodule