Nothing to build in platform 'HwProj'

10:41:29 **** Incremental Build of configuration Debug for project UserApp ****
make all 
D:/Vivado/Vitis/2020.1/gnuwin/bin/make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
D:/Vivado/Vitis/2020.1/gnuwin/bin/make --no-print-directory main-build
'Building file: ../src/helloworld.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/helloworld.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -ID:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/sw/HwProj/standalone_domain/bspinclude/include -MMD -MP -MF"src/helloworld.d" -MT"src/helloworld.o" -o "src/helloworld.o" "../src/helloworld.c"
'Finished building: ../src/helloworld.c'
' '
'Building target: UserApp.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LD:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/sw/HwProj/standalone_domain/bsplib/lib -o "UserApp.elf"  ./src/helloworld.o ./src/platform.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: UserApp.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size UserApp.elf  |tee "UserApp.elf.size"
   text	   data	    bss	    dec	    hex	filename
  33116	   2248	  24504	  59868	   e9dc	UserApp.elf
'Finished building: UserApp.elf.size'
' '
10:41:30 **** Incremental Build of configuration Debug for project UserApp_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 49992 D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/HwProj.xpfm standalone_domain D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp_system/Debug/system.bif
sdcard_gen --xpfm D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/HwProj/export/HwProj/HwProj.xpfm --sys_config HwProj --bif D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp_system/Debug/system.bif --bitstream D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit --elf D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/Debug/UserApp.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp/_ide/bitstream/design_1_wrapper.bit
Running D:/Vivado/Vitis/2020.1/bin/bootgen  -image D:/Vivado_Project/MS.CnnAccFPGA/Vitis_workspace/UserApp_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
