{
  "performanceSummary":
  {
    "name":"Kernel Summary"
    , "columns":
    ["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"]
    , "children":
    [
      {
        "name":"inner_update_mm0"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":848
            }
          ]
        ]
      }
      , {
        "name":"inner_update_mm1"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":950
            }
          ]
        ]
      }
      , {
        "name":"inner_update_mm2"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":1052
            }
          ]
        ]
      }
      , {
        "name":"inner_update_mm3"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":1154
            }
          ]
        ]
      }
      , {
        "name":"inner_update_mm4"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":1256
            }
          ]
        ]
      }
      , {
        "name":"left_update"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":727
            }
          ]
        ]
      }
      , {
        "name":"lu"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":389
            }
          ]
        ]
      }
      , {
        "name":"network_layer_bottomright"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction Channel Read Operation which does not support it."
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":74
            }
          ]
        ]
      }
      , {
        "name":"network_layer_left"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":175
            }
          ]
        ]
      }
      , {
        "name":"network_layer_top"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":131
            }
          ]
        ]
      }
      , {
        "name":"top_update"
        , "data":
        [
          "Single work-item"
          , "No"
          , [1, 1, 1]
          , 1
          , "Off"
        ]
        , "details":
        [
          {
            "type":"text"
            , "text":"Kernel type: Single work-item"
          }
          , {
            "type":"text"
            , "text":"Required workgroup size: (1, 1, 1)"
          }
          , {
            "type":"text"
            , "text":"Maximum workgroup size: 1"
          }
          , {
            "type":"text"
            , "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":587
            }
          ]
        ]
      }
    ]
  }
  , "estimatedResources":
  {
    "name":"Estimated Resource Usage"
    , "columns":
    ["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"]
    , "children":
    [
      {
        "name":"inner_update_mm0"
        , "data":
        [9792, 43960, 1607, 515, 343]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":848
            }
          ]
        ]
      }
      , {
        "name":"inner_update_mm1"
        , "data":
        [9792, 43960, 1607, 515, 343]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":950
            }
          ]
        ]
      }
      , {
        "name":"inner_update_mm2"
        , "data":
        [9792, 43960, 1607, 515, 343]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":1052
            }
          ]
        ]
      }
      , {
        "name":"inner_update_mm3"
        , "data":
        [9792, 43960, 1607, 515, 343]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":1154
            }
          ]
        ]
      }
      , {
        "name":"inner_update_mm4"
        , "data":
        [9792, 43960, 1607, 515, 343]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":1256
            }
          ]
        ]
      }
      , {
        "name":"left_update"
        , "data":
        [8099, 19872, 597, 67, 142]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":727
            }
          ]
        ]
      }
      , {
        "name":"lu"
        , "data":
        [25429, 37898, 473, 91.5, 695]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":389
            }
          ]
        ]
      }
      , {
        "name":"network_layer_bottomright"
        , "data":
        [2450, 2291, 0, 0, 34]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":74
            }
          ]
        ]
      }
      , {
        "name":"network_layer_left"
        , "data":
        [2755, 5964, 17, 0, 38]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":175
            }
          ]
        ]
      }
      , {
        "name":"network_layer_top"
        , "data":
        [2755, 5900, 17, 0, 38]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":131
            }
          ]
        ]
      }
      , {
        "name":"top_update"
        , "data":
        [8136, 19744, 597, 75, 136]
        , "debug":
        [
          [
            {
              "filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s10_ni/src/device/hpl_torus_IEC_replicated_intel.cl"
              , "line":587
            }
          ]
        ]
      }
      , {
        "name":"Kernel Subtotal"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [98584, 311469, 9736, 2808, 2798]
      }
      , {
        "name":"Global Interconnect"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [25148, 33496, 0, 0, 0]
      }
      , {
        "name":"Board Interface"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [469340, 938680, 2768, 1047, 0]
      }
      , {
        "name":"System description ROM"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [2, 71, 2, 0, 0]
      }
      , {
        "name":"Pipe and channel resources"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [194, 9832, 0, 0, 0]
      }
      , {
        "name":"Total"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [593268, 1293548, 12506, 3855, 2798]
        , "data_percent":
        [31.7895, 34.6565, 106.697, 66.9444]
      }
      , {
        "name":"Available"
        , "classes":
        ["summary-highlight", "nohover"]
        , "data":
        [1866240, 3732480, 11721, 5760, 0]
      }
    ]
  }
  , "compileWarnings":
  {
    "name":"Compile Warnings"
    , "children":
    [
    ]
  }
}
