Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"3383 /opt/microchip/xc8/v1.30/include/pic18f24j10.h
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"3473
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"3313
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"1013
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"1166
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"1387
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"44
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"230
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"415
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"113 led_organ.h
[v _setupSPI `(v ~T0 @X0 0 ef ]
"7544 /opt/microchip/xc8/v1.30/include/pic18f24j10.h
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"5955
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"5949
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"5874
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"115 led_organ.h
[v _setGainLevel `(v ~T0 @X0 0 ef1`uc ]
"116
[v _readMyADC `(i ~T0 @X0 0 ef1`uc ]
[s S20 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[s S21 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S21 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
[s S22 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S22 . AN12 AN10 AN8 AN9 AN11 T0CKI PGC PGD ]
[s S23 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S23 . FLT0 . C1OUT ]
[s S24 :3 `uc 1 :1 `uc 1 ]
[n S24 . . CCP2_PA2 ]
[u S19 `S20 1 `S21 1 `S22 1 `S23 1 `S24 1 ]
[n S19 . . . . . . ]
"276 /opt/microchip/xc8/v1.30/include/pic18f24j10.h
[v _PORTBbits `VS19 ~T0 @X0 0 e@3969 ]
"6970
[v _GODONE `Vb ~T0 @X0 0 e@32273 ]
"3608
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"3614
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
[; ;stdio.h: 8: typedef int ptrdiff_t;
[; ;stdio.h: 9: typedef unsigned size_t;
[; ;stdio.h: 10: typedef unsigned short wchar_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 23: extern int errno;
[; ;stdio.h: 54: struct __prbuf
[; ;stdio.h: 55: {
[; ;stdio.h: 56: char * ptr;
[; ;stdio.h: 57: void (* func)(char);
[; ;stdio.h: 58: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern __bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 99: extern int cprintf(char *, ...);
[; ;stdio.h: 104: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 194: extern char * gets(char *);
[; ;stdio.h: 195: extern int puts(const char *);
[; ;stdio.h: 196: extern int scanf(const char *, ...);
[; ;stdio.h: 197: extern int sscanf(const char *, const char *, ...);
[; ;stdio.h: 198: extern int vprintf(const char *, va_list);
[; ;stdio.h: 199: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 200: extern int vscanf(const char *, va_list ap);
[; ;stdio.h: 201: extern int vsscanf(const char *, const char *, va_list);
[; ;stdio.h: 205: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 206: extern int printf(const char *, ...);
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: int rem;
[; ;stdlib.h: 29: int quot;
[; ;stdlib.h: 30: } div_t;
[; ;stdlib.h: 31: typedef struct {
[; ;stdlib.h: 32: unsigned rem;
[; ;stdlib.h: 33: unsigned quot;
[; ;stdlib.h: 34: } udiv_t;
[; ;stdlib.h: 35: typedef struct {
[; ;stdlib.h: 36: long quot;
[; ;stdlib.h: 37: long rem;
[; ;stdlib.h: 38: } ldiv_t;
[; ;stdlib.h: 39: typedef struct {
[; ;stdlib.h: 40: unsigned long quot;
[; ;stdlib.h: 41: unsigned long rem;
[; ;stdlib.h: 42: } uldiv_t;
[; ;stdlib.h: 65: extern double atof(const char *);
[; ;stdlib.h: 66: extern double strtod(const char *, const char **);
[; ;stdlib.h: 67: extern int atoi(const char *);
[; ;stdlib.h: 68: extern unsigned xtoi(const char *);
[; ;stdlib.h: 69: extern long atol(const char *);
[; ;stdlib.h: 70: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 72: extern int rand(void);
[; ;stdlib.h: 73: extern void srand(unsigned int);
[; ;stdlib.h: 74: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 75: extern div_t div(int numer, int denom);
[; ;stdlib.h: 76: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 77: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 78: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 79: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 80: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 81: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 82: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 87: extern void * malloc(size_t);
[; ;stdlib.h: 88: extern void free(void *);
[; ;stdlib.h: 89: extern void * realloc(void *, size_t);
[; ;stdlib.h: 91: extern void abort(void);
[; ;stdlib.h: 92: extern void exit(int);
[; ;stdlib.h: 93: extern int atexit(void (*)(void));
[; ;stdlib.h: 94: extern char * getenv(const char *);
[; ;stdlib.h: 95: extern char ** environ;
[; ;stdlib.h: 96: extern int system(char *);
[; ;stdlib.h: 97: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 98: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 99: extern int abs(int);
[; ;stdlib.h: 100: extern long labs(long);
[; ;stdlib.h: 103: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 104: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 109: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 110: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 112: extern char * ftoa(float f, int * status);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;htc.h: 22: extern void __builtin_software_breakpoint(void);
[; ;pic18f24j10.h: 44: extern volatile unsigned char PORTA @ 0xF80;
"46 /opt/microchip/xc8/v1.30/include/pic18f24j10.h
[; ;pic18f24j10.h: 46: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f24j10.h: 49: typedef union {
[; ;pic18f24j10.h: 50: struct {
[; ;pic18f24j10.h: 51: unsigned RA0 :1;
[; ;pic18f24j10.h: 52: unsigned RA1 :1;
[; ;pic18f24j10.h: 53: unsigned RA2 :1;
[; ;pic18f24j10.h: 54: unsigned RA3 :1;
[; ;pic18f24j10.h: 55: unsigned :1;
[; ;pic18f24j10.h: 56: unsigned RA5 :1;
[; ;pic18f24j10.h: 57: };
[; ;pic18f24j10.h: 58: struct {
[; ;pic18f24j10.h: 59: unsigned AN0 :1;
[; ;pic18f24j10.h: 60: unsigned AN1 :1;
[; ;pic18f24j10.h: 61: unsigned AN2 :1;
[; ;pic18f24j10.h: 62: unsigned AN3 :1;
[; ;pic18f24j10.h: 63: unsigned :1;
[; ;pic18f24j10.h: 64: unsigned AN4 :1;
[; ;pic18f24j10.h: 65: };
[; ;pic18f24j10.h: 66: struct {
[; ;pic18f24j10.h: 67: unsigned :2;
[; ;pic18f24j10.h: 68: unsigned VREFM :1;
[; ;pic18f24j10.h: 69: unsigned VREFP :1;
[; ;pic18f24j10.h: 70: unsigned :1;
[; ;pic18f24j10.h: 71: unsigned SS1 :1;
[; ;pic18f24j10.h: 72: };
[; ;pic18f24j10.h: 73: struct {
[; ;pic18f24j10.h: 74: unsigned :2;
[; ;pic18f24j10.h: 75: unsigned CVREF :1;
[; ;pic18f24j10.h: 76: unsigned :2;
[; ;pic18f24j10.h: 77: unsigned C2OUT :1;
[; ;pic18f24j10.h: 78: };
[; ;pic18f24j10.h: 79: struct {
[; ;pic18f24j10.h: 80: unsigned :5;
[; ;pic18f24j10.h: 81: unsigned NOT_SS1 :1;
[; ;pic18f24j10.h: 82: };
[; ;pic18f24j10.h: 83: struct {
[; ;pic18f24j10.h: 84: unsigned :5;
[; ;pic18f24j10.h: 85: unsigned nSS1 :1;
[; ;pic18f24j10.h: 86: };
[; ;pic18f24j10.h: 87: struct {
[; ;pic18f24j10.h: 88: unsigned :5;
[; ;pic18f24j10.h: 89: unsigned LVDIN :1;
[; ;pic18f24j10.h: 90: };
[; ;pic18f24j10.h: 91: struct {
[; ;pic18f24j10.h: 92: unsigned :4;
[; ;pic18f24j10.h: 93: unsigned RA4 :1;
[; ;pic18f24j10.h: 94: };
[; ;pic18f24j10.h: 95: struct {
[; ;pic18f24j10.h: 96: unsigned :6;
[; ;pic18f24j10.h: 97: unsigned RA6 :1;
[; ;pic18f24j10.h: 98: };
[; ;pic18f24j10.h: 99: struct {
[; ;pic18f24j10.h: 100: unsigned :7;
[; ;pic18f24j10.h: 101: unsigned RA7 :1;
[; ;pic18f24j10.h: 102: };
[; ;pic18f24j10.h: 103: struct {
[; ;pic18f24j10.h: 104: unsigned :7;
[; ;pic18f24j10.h: 105: unsigned RJPU :1;
[; ;pic18f24j10.h: 106: };
[; ;pic18f24j10.h: 107: struct {
[; ;pic18f24j10.h: 108: unsigned ULPWUIN :1;
[; ;pic18f24j10.h: 109: };
[; ;pic18f24j10.h: 110: } PORTAbits_t;
[; ;pic18f24j10.h: 111: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f24j10.h: 230: extern volatile unsigned char PORTB @ 0xF81;
"232
[; ;pic18f24j10.h: 232: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f24j10.h: 235: typedef union {
[; ;pic18f24j10.h: 236: struct {
[; ;pic18f24j10.h: 237: unsigned RB0 :1;
[; ;pic18f24j10.h: 238: unsigned RB1 :1;
[; ;pic18f24j10.h: 239: unsigned RB2 :1;
[; ;pic18f24j10.h: 240: unsigned RB3 :1;
[; ;pic18f24j10.h: 241: unsigned RB4 :1;
[; ;pic18f24j10.h: 242: unsigned RB5 :1;
[; ;pic18f24j10.h: 243: unsigned RB6 :1;
[; ;pic18f24j10.h: 244: unsigned RB7 :1;
[; ;pic18f24j10.h: 245: };
[; ;pic18f24j10.h: 246: struct {
[; ;pic18f24j10.h: 247: unsigned INT0 :1;
[; ;pic18f24j10.h: 248: unsigned INT1 :1;
[; ;pic18f24j10.h: 249: unsigned INT2 :1;
[; ;pic18f24j10.h: 250: unsigned CCP2 :1;
[; ;pic18f24j10.h: 251: unsigned KBI0 :1;
[; ;pic18f24j10.h: 252: unsigned KBI1 :1;
[; ;pic18f24j10.h: 253: unsigned KBI2 :1;
[; ;pic18f24j10.h: 254: unsigned KBI3 :1;
[; ;pic18f24j10.h: 255: };
[; ;pic18f24j10.h: 256: struct {
[; ;pic18f24j10.h: 257: unsigned AN12 :1;
[; ;pic18f24j10.h: 258: unsigned AN10 :1;
[; ;pic18f24j10.h: 259: unsigned AN8 :1;
[; ;pic18f24j10.h: 260: unsigned AN9 :1;
[; ;pic18f24j10.h: 261: unsigned AN11 :1;
[; ;pic18f24j10.h: 262: unsigned T0CKI :1;
[; ;pic18f24j10.h: 263: unsigned PGC :1;
[; ;pic18f24j10.h: 264: unsigned PGD :1;
[; ;pic18f24j10.h: 265: };
[; ;pic18f24j10.h: 266: struct {
[; ;pic18f24j10.h: 267: unsigned FLT0 :1;
[; ;pic18f24j10.h: 268: unsigned :4;
[; ;pic18f24j10.h: 269: unsigned C1OUT :1;
[; ;pic18f24j10.h: 270: };
[; ;pic18f24j10.h: 271: struct {
[; ;pic18f24j10.h: 272: unsigned :3;
[; ;pic18f24j10.h: 273: unsigned CCP2_PA2 :1;
[; ;pic18f24j10.h: 274: };
[; ;pic18f24j10.h: 275: } PORTBbits_t;
[; ;pic18f24j10.h: 276: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f24j10.h: 415: extern volatile unsigned char PORTC @ 0xF82;
"417
[; ;pic18f24j10.h: 417: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f24j10.h: 420: typedef union {
[; ;pic18f24j10.h: 421: struct {
[; ;pic18f24j10.h: 422: unsigned RC0 :1;
[; ;pic18f24j10.h: 423: unsigned RC1 :1;
[; ;pic18f24j10.h: 424: unsigned RC2 :1;
[; ;pic18f24j10.h: 425: unsigned RC3 :1;
[; ;pic18f24j10.h: 426: unsigned RC4 :1;
[; ;pic18f24j10.h: 427: unsigned RC5 :1;
[; ;pic18f24j10.h: 428: unsigned RC6 :1;
[; ;pic18f24j10.h: 429: unsigned RC7 :1;
[; ;pic18f24j10.h: 430: };
[; ;pic18f24j10.h: 431: struct {
[; ;pic18f24j10.h: 432: unsigned T1OSO :1;
[; ;pic18f24j10.h: 433: unsigned T1OSI :1;
[; ;pic18f24j10.h: 434: unsigned CCP1 :1;
[; ;pic18f24j10.h: 435: unsigned SCK1 :1;
[; ;pic18f24j10.h: 436: unsigned SDI1 :1;
[; ;pic18f24j10.h: 437: unsigned SDO1 :1;
[; ;pic18f24j10.h: 438: unsigned TX :1;
[; ;pic18f24j10.h: 439: unsigned RX :1;
[; ;pic18f24j10.h: 440: };
[; ;pic18f24j10.h: 441: struct {
[; ;pic18f24j10.h: 442: unsigned T1CKI :1;
[; ;pic18f24j10.h: 443: unsigned CCP2 :1;
[; ;pic18f24j10.h: 444: unsigned P1A :1;
[; ;pic18f24j10.h: 445: unsigned SCL1 :1;
[; ;pic18f24j10.h: 446: unsigned SDA1 :1;
[; ;pic18f24j10.h: 447: unsigned :1;
[; ;pic18f24j10.h: 448: unsigned CK :1;
[; ;pic18f24j10.h: 449: unsigned DT :1;
[; ;pic18f24j10.h: 450: };
[; ;pic18f24j10.h: 451: struct {
[; ;pic18f24j10.h: 452: unsigned :3;
[; ;pic18f24j10.h: 453: unsigned SCK :1;
[; ;pic18f24j10.h: 454: unsigned SDI :1;
[; ;pic18f24j10.h: 455: unsigned SDO :1;
[; ;pic18f24j10.h: 456: };
[; ;pic18f24j10.h: 457: struct {
[; ;pic18f24j10.h: 458: unsigned :3;
[; ;pic18f24j10.h: 459: unsigned SCL :1;
[; ;pic18f24j10.h: 460: unsigned SDA :1;
[; ;pic18f24j10.h: 461: };
[; ;pic18f24j10.h: 462: struct {
[; ;pic18f24j10.h: 463: unsigned :2;
[; ;pic18f24j10.h: 464: unsigned PA1 :1;
[; ;pic18f24j10.h: 465: };
[; ;pic18f24j10.h: 466: struct {
[; ;pic18f24j10.h: 467: unsigned :1;
[; ;pic18f24j10.h: 468: unsigned PA2 :1;
[; ;pic18f24j10.h: 469: };
[; ;pic18f24j10.h: 470: } PORTCbits_t;
[; ;pic18f24j10.h: 471: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f24j10.h: 625: extern volatile unsigned char LATA @ 0xF89;
"627
[; ;pic18f24j10.h: 627: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f24j10.h: 630: typedef union {
[; ;pic18f24j10.h: 631: struct {
[; ;pic18f24j10.h: 632: unsigned LATA0 :1;
[; ;pic18f24j10.h: 633: unsigned LATA1 :1;
[; ;pic18f24j10.h: 634: unsigned LATA2 :1;
[; ;pic18f24j10.h: 635: unsigned LATA3 :1;
[; ;pic18f24j10.h: 636: unsigned :1;
[; ;pic18f24j10.h: 637: unsigned LATA5 :1;
[; ;pic18f24j10.h: 638: };
[; ;pic18f24j10.h: 639: struct {
[; ;pic18f24j10.h: 640: unsigned LA0 :1;
[; ;pic18f24j10.h: 641: };
[; ;pic18f24j10.h: 642: struct {
[; ;pic18f24j10.h: 643: unsigned :1;
[; ;pic18f24j10.h: 644: unsigned LA1 :1;
[; ;pic18f24j10.h: 645: };
[; ;pic18f24j10.h: 646: struct {
[; ;pic18f24j10.h: 647: unsigned :2;
[; ;pic18f24j10.h: 648: unsigned LA2 :1;
[; ;pic18f24j10.h: 649: };
[; ;pic18f24j10.h: 650: struct {
[; ;pic18f24j10.h: 651: unsigned :3;
[; ;pic18f24j10.h: 652: unsigned LA3 :1;
[; ;pic18f24j10.h: 653: };
[; ;pic18f24j10.h: 654: struct {
[; ;pic18f24j10.h: 655: unsigned :4;
[; ;pic18f24j10.h: 656: unsigned LA4 :1;
[; ;pic18f24j10.h: 657: };
[; ;pic18f24j10.h: 658: struct {
[; ;pic18f24j10.h: 659: unsigned :5;
[; ;pic18f24j10.h: 660: unsigned LA5 :1;
[; ;pic18f24j10.h: 661: };
[; ;pic18f24j10.h: 662: struct {
[; ;pic18f24j10.h: 663: unsigned :6;
[; ;pic18f24j10.h: 664: unsigned LA6 :1;
[; ;pic18f24j10.h: 665: };
[; ;pic18f24j10.h: 666: struct {
[; ;pic18f24j10.h: 667: unsigned :7;
[; ;pic18f24j10.h: 668: unsigned LA7 :1;
[; ;pic18f24j10.h: 669: };
[; ;pic18f24j10.h: 670: struct {
[; ;pic18f24j10.h: 671: unsigned :7;
[; ;pic18f24j10.h: 672: unsigned LATA7 :1;
[; ;pic18f24j10.h: 673: };
[; ;pic18f24j10.h: 674: } LATAbits_t;
[; ;pic18f24j10.h: 675: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f24j10.h: 749: extern volatile unsigned char LATB @ 0xF8A;
"751
[; ;pic18f24j10.h: 751: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f24j10.h: 754: typedef union {
[; ;pic18f24j10.h: 755: struct {
[; ;pic18f24j10.h: 756: unsigned LATB0 :1;
[; ;pic18f24j10.h: 757: unsigned LATB1 :1;
[; ;pic18f24j10.h: 758: unsigned LATB2 :1;
[; ;pic18f24j10.h: 759: unsigned LATB3 :1;
[; ;pic18f24j10.h: 760: unsigned LATB4 :1;
[; ;pic18f24j10.h: 761: unsigned LATB5 :1;
[; ;pic18f24j10.h: 762: unsigned LATB6 :1;
[; ;pic18f24j10.h: 763: unsigned LATB7 :1;
[; ;pic18f24j10.h: 764: };
[; ;pic18f24j10.h: 765: struct {
[; ;pic18f24j10.h: 766: unsigned LB0 :1;
[; ;pic18f24j10.h: 767: };
[; ;pic18f24j10.h: 768: struct {
[; ;pic18f24j10.h: 769: unsigned :1;
[; ;pic18f24j10.h: 770: unsigned LB1 :1;
[; ;pic18f24j10.h: 771: };
[; ;pic18f24j10.h: 772: struct {
[; ;pic18f24j10.h: 773: unsigned :2;
[; ;pic18f24j10.h: 774: unsigned LB2 :1;
[; ;pic18f24j10.h: 775: };
[; ;pic18f24j10.h: 776: struct {
[; ;pic18f24j10.h: 777: unsigned :3;
[; ;pic18f24j10.h: 778: unsigned LB3 :1;
[; ;pic18f24j10.h: 779: };
[; ;pic18f24j10.h: 780: struct {
[; ;pic18f24j10.h: 781: unsigned :4;
[; ;pic18f24j10.h: 782: unsigned LB4 :1;
[; ;pic18f24j10.h: 783: };
[; ;pic18f24j10.h: 784: struct {
[; ;pic18f24j10.h: 785: unsigned :5;
[; ;pic18f24j10.h: 786: unsigned LB5 :1;
[; ;pic18f24j10.h: 787: };
[; ;pic18f24j10.h: 788: struct {
[; ;pic18f24j10.h: 789: unsigned :6;
[; ;pic18f24j10.h: 790: unsigned LB6 :1;
[; ;pic18f24j10.h: 791: };
[; ;pic18f24j10.h: 792: struct {
[; ;pic18f24j10.h: 793: unsigned :7;
[; ;pic18f24j10.h: 794: unsigned LB7 :1;
[; ;pic18f24j10.h: 795: };
[; ;pic18f24j10.h: 796: } LATBbits_t;
[; ;pic18f24j10.h: 797: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f24j10.h: 881: extern volatile unsigned char LATC @ 0xF8B;
"883
[; ;pic18f24j10.h: 883: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f24j10.h: 886: typedef union {
[; ;pic18f24j10.h: 887: struct {
[; ;pic18f24j10.h: 888: unsigned LATC0 :1;
[; ;pic18f24j10.h: 889: unsigned LATC1 :1;
[; ;pic18f24j10.h: 890: unsigned LATC2 :1;
[; ;pic18f24j10.h: 891: unsigned LATC3 :1;
[; ;pic18f24j10.h: 892: unsigned LATC4 :1;
[; ;pic18f24j10.h: 893: unsigned LATC5 :1;
[; ;pic18f24j10.h: 894: unsigned LATC6 :1;
[; ;pic18f24j10.h: 895: unsigned LATC7 :1;
[; ;pic18f24j10.h: 896: };
[; ;pic18f24j10.h: 897: struct {
[; ;pic18f24j10.h: 898: unsigned LC0 :1;
[; ;pic18f24j10.h: 899: };
[; ;pic18f24j10.h: 900: struct {
[; ;pic18f24j10.h: 901: unsigned :1;
[; ;pic18f24j10.h: 902: unsigned LC1 :1;
[; ;pic18f24j10.h: 903: };
[; ;pic18f24j10.h: 904: struct {
[; ;pic18f24j10.h: 905: unsigned :2;
[; ;pic18f24j10.h: 906: unsigned LC2 :1;
[; ;pic18f24j10.h: 907: };
[; ;pic18f24j10.h: 908: struct {
[; ;pic18f24j10.h: 909: unsigned :3;
[; ;pic18f24j10.h: 910: unsigned LC3 :1;
[; ;pic18f24j10.h: 911: };
[; ;pic18f24j10.h: 912: struct {
[; ;pic18f24j10.h: 913: unsigned :4;
[; ;pic18f24j10.h: 914: unsigned LC4 :1;
[; ;pic18f24j10.h: 915: };
[; ;pic18f24j10.h: 916: struct {
[; ;pic18f24j10.h: 917: unsigned :5;
[; ;pic18f24j10.h: 918: unsigned LC5 :1;
[; ;pic18f24j10.h: 919: };
[; ;pic18f24j10.h: 920: struct {
[; ;pic18f24j10.h: 921: unsigned :6;
[; ;pic18f24j10.h: 922: unsigned LC6 :1;
[; ;pic18f24j10.h: 923: };
[; ;pic18f24j10.h: 924: struct {
[; ;pic18f24j10.h: 925: unsigned :7;
[; ;pic18f24j10.h: 926: unsigned LC7 :1;
[; ;pic18f24j10.h: 927: };
[; ;pic18f24j10.h: 928: } LATCbits_t;
[; ;pic18f24j10.h: 929: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f24j10.h: 1013: extern volatile unsigned char TRISA @ 0xF92;
"1015
[; ;pic18f24j10.h: 1015: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f24j10.h: 1018: extern volatile unsigned char DDRA @ 0xF92;
"1020
[; ;pic18f24j10.h: 1020: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f24j10.h: 1023: typedef union {
[; ;pic18f24j10.h: 1024: struct {
[; ;pic18f24j10.h: 1025: unsigned TRISA0 :1;
[; ;pic18f24j10.h: 1026: unsigned TRISA1 :1;
[; ;pic18f24j10.h: 1027: unsigned TRISA2 :1;
[; ;pic18f24j10.h: 1028: unsigned TRISA3 :1;
[; ;pic18f24j10.h: 1029: unsigned :1;
[; ;pic18f24j10.h: 1030: unsigned TRISA5 :1;
[; ;pic18f24j10.h: 1031: };
[; ;pic18f24j10.h: 1032: struct {
[; ;pic18f24j10.h: 1033: unsigned RA0 :1;
[; ;pic18f24j10.h: 1034: unsigned RA1 :1;
[; ;pic18f24j10.h: 1035: unsigned RA2 :1;
[; ;pic18f24j10.h: 1036: unsigned RA3 :1;
[; ;pic18f24j10.h: 1037: unsigned :1;
[; ;pic18f24j10.h: 1038: unsigned RA5 :1;
[; ;pic18f24j10.h: 1039: };
[; ;pic18f24j10.h: 1040: } TRISAbits_t;
[; ;pic18f24j10.h: 1041: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f24j10.h: 1094: typedef union {
[; ;pic18f24j10.h: 1095: struct {
[; ;pic18f24j10.h: 1096: unsigned TRISA0 :1;
[; ;pic18f24j10.h: 1097: unsigned TRISA1 :1;
[; ;pic18f24j10.h: 1098: unsigned TRISA2 :1;
[; ;pic18f24j10.h: 1099: unsigned TRISA3 :1;
[; ;pic18f24j10.h: 1100: unsigned :1;
[; ;pic18f24j10.h: 1101: unsigned TRISA5 :1;
[; ;pic18f24j10.h: 1102: };
[; ;pic18f24j10.h: 1103: struct {
[; ;pic18f24j10.h: 1104: unsigned RA0 :1;
[; ;pic18f24j10.h: 1105: unsigned RA1 :1;
[; ;pic18f24j10.h: 1106: unsigned RA2 :1;
[; ;pic18f24j10.h: 1107: unsigned RA3 :1;
[; ;pic18f24j10.h: 1108: unsigned :1;
[; ;pic18f24j10.h: 1109: unsigned RA5 :1;
[; ;pic18f24j10.h: 1110: };
[; ;pic18f24j10.h: 1111: } DDRAbits_t;
[; ;pic18f24j10.h: 1112: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f24j10.h: 1166: extern volatile unsigned char TRISB @ 0xF93;
"1168
[; ;pic18f24j10.h: 1168: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f24j10.h: 1171: extern volatile unsigned char DDRB @ 0xF93;
"1173
[; ;pic18f24j10.h: 1173: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f24j10.h: 1176: typedef union {
[; ;pic18f24j10.h: 1177: struct {
[; ;pic18f24j10.h: 1178: unsigned TRISB0 :1;
[; ;pic18f24j10.h: 1179: unsigned TRISB1 :1;
[; ;pic18f24j10.h: 1180: unsigned TRISB2 :1;
[; ;pic18f24j10.h: 1181: unsigned TRISB3 :1;
[; ;pic18f24j10.h: 1182: unsigned TRISB4 :1;
[; ;pic18f24j10.h: 1183: unsigned TRISB5 :1;
[; ;pic18f24j10.h: 1184: unsigned TRISB6 :1;
[; ;pic18f24j10.h: 1185: unsigned TRISB7 :1;
[; ;pic18f24j10.h: 1186: };
[; ;pic18f24j10.h: 1187: struct {
[; ;pic18f24j10.h: 1188: unsigned RB0 :1;
[; ;pic18f24j10.h: 1189: unsigned RB1 :1;
[; ;pic18f24j10.h: 1190: unsigned RB2 :1;
[; ;pic18f24j10.h: 1191: unsigned RB3 :1;
[; ;pic18f24j10.h: 1192: unsigned RB4 :1;
[; ;pic18f24j10.h: 1193: unsigned RB5 :1;
[; ;pic18f24j10.h: 1194: unsigned RB6 :1;
[; ;pic18f24j10.h: 1195: unsigned RB7 :1;
[; ;pic18f24j10.h: 1196: };
[; ;pic18f24j10.h: 1197: } TRISBbits_t;
[; ;pic18f24j10.h: 1198: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f24j10.h: 1281: typedef union {
[; ;pic18f24j10.h: 1282: struct {
[; ;pic18f24j10.h: 1283: unsigned TRISB0 :1;
[; ;pic18f24j10.h: 1284: unsigned TRISB1 :1;
[; ;pic18f24j10.h: 1285: unsigned TRISB2 :1;
[; ;pic18f24j10.h: 1286: unsigned TRISB3 :1;
[; ;pic18f24j10.h: 1287: unsigned TRISB4 :1;
[; ;pic18f24j10.h: 1288: unsigned TRISB5 :1;
[; ;pic18f24j10.h: 1289: unsigned TRISB6 :1;
[; ;pic18f24j10.h: 1290: unsigned TRISB7 :1;
[; ;pic18f24j10.h: 1291: };
[; ;pic18f24j10.h: 1292: struct {
[; ;pic18f24j10.h: 1293: unsigned RB0 :1;
[; ;pic18f24j10.h: 1294: unsigned RB1 :1;
[; ;pic18f24j10.h: 1295: unsigned RB2 :1;
[; ;pic18f24j10.h: 1296: unsigned RB3 :1;
[; ;pic18f24j10.h: 1297: unsigned RB4 :1;
[; ;pic18f24j10.h: 1298: unsigned RB5 :1;
[; ;pic18f24j10.h: 1299: unsigned RB6 :1;
[; ;pic18f24j10.h: 1300: unsigned RB7 :1;
[; ;pic18f24j10.h: 1301: };
[; ;pic18f24j10.h: 1302: } DDRBbits_t;
[; ;pic18f24j10.h: 1303: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f24j10.h: 1387: extern volatile unsigned char TRISC @ 0xF94;
"1389
[; ;pic18f24j10.h: 1389: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f24j10.h: 1392: extern volatile unsigned char DDRC @ 0xF94;
"1394
[; ;pic18f24j10.h: 1394: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f24j10.h: 1397: typedef union {
[; ;pic18f24j10.h: 1398: struct {
[; ;pic18f24j10.h: 1399: unsigned TRISC0 :1;
[; ;pic18f24j10.h: 1400: unsigned TRISC1 :1;
[; ;pic18f24j10.h: 1401: unsigned TRISC2 :1;
[; ;pic18f24j10.h: 1402: unsigned TRISC3 :1;
[; ;pic18f24j10.h: 1403: unsigned TRISC4 :1;
[; ;pic18f24j10.h: 1404: unsigned TRISC5 :1;
[; ;pic18f24j10.h: 1405: unsigned TRISC6 :1;
[; ;pic18f24j10.h: 1406: unsigned TRISC7 :1;
[; ;pic18f24j10.h: 1407: };
[; ;pic18f24j10.h: 1408: struct {
[; ;pic18f24j10.h: 1409: unsigned RC0 :1;
[; ;pic18f24j10.h: 1410: unsigned RC1 :1;
[; ;pic18f24j10.h: 1411: unsigned RC2 :1;
[; ;pic18f24j10.h: 1412: unsigned RC3 :1;
[; ;pic18f24j10.h: 1413: unsigned RC4 :1;
[; ;pic18f24j10.h: 1414: unsigned RC5 :1;
[; ;pic18f24j10.h: 1415: unsigned RC6 :1;
[; ;pic18f24j10.h: 1416: unsigned RC7 :1;
[; ;pic18f24j10.h: 1417: };
[; ;pic18f24j10.h: 1418: } TRISCbits_t;
[; ;pic18f24j10.h: 1419: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f24j10.h: 1502: typedef union {
[; ;pic18f24j10.h: 1503: struct {
[; ;pic18f24j10.h: 1504: unsigned TRISC0 :1;
[; ;pic18f24j10.h: 1505: unsigned TRISC1 :1;
[; ;pic18f24j10.h: 1506: unsigned TRISC2 :1;
[; ;pic18f24j10.h: 1507: unsigned TRISC3 :1;
[; ;pic18f24j10.h: 1508: unsigned TRISC4 :1;
[; ;pic18f24j10.h: 1509: unsigned TRISC5 :1;
[; ;pic18f24j10.h: 1510: unsigned TRISC6 :1;
[; ;pic18f24j10.h: 1511: unsigned TRISC7 :1;
[; ;pic18f24j10.h: 1512: };
[; ;pic18f24j10.h: 1513: struct {
[; ;pic18f24j10.h: 1514: unsigned RC0 :1;
[; ;pic18f24j10.h: 1515: unsigned RC1 :1;
[; ;pic18f24j10.h: 1516: unsigned RC2 :1;
[; ;pic18f24j10.h: 1517: unsigned RC3 :1;
[; ;pic18f24j10.h: 1518: unsigned RC4 :1;
[; ;pic18f24j10.h: 1519: unsigned RC5 :1;
[; ;pic18f24j10.h: 1520: unsigned RC6 :1;
[; ;pic18f24j10.h: 1521: unsigned RC7 :1;
[; ;pic18f24j10.h: 1522: };
[; ;pic18f24j10.h: 1523: } DDRCbits_t;
[; ;pic18f24j10.h: 1524: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f24j10.h: 1608: extern volatile unsigned char OSCTUNE @ 0xF9B;
"1610
[; ;pic18f24j10.h: 1610: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f24j10.h: 1613: typedef union {
[; ;pic18f24j10.h: 1614: struct {
[; ;pic18f24j10.h: 1615: unsigned :6;
[; ;pic18f24j10.h: 1616: unsigned PLLEN :1;
[; ;pic18f24j10.h: 1617: };
[; ;pic18f24j10.h: 1618: } OSCTUNEbits_t;
[; ;pic18f24j10.h: 1619: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f24j10.h: 1628: extern volatile unsigned char PIE1 @ 0xF9D;
"1630
[; ;pic18f24j10.h: 1630: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f24j10.h: 1633: typedef union {
[; ;pic18f24j10.h: 1634: struct {
[; ;pic18f24j10.h: 1635: unsigned TMR1IE :1;
[; ;pic18f24j10.h: 1636: unsigned TMR2IE :1;
[; ;pic18f24j10.h: 1637: unsigned CCP1IE :1;
[; ;pic18f24j10.h: 1638: unsigned SSP1IE :1;
[; ;pic18f24j10.h: 1639: unsigned TXIE :1;
[; ;pic18f24j10.h: 1640: unsigned RCIE :1;
[; ;pic18f24j10.h: 1641: unsigned ADIE :1;
[; ;pic18f24j10.h: 1642: };
[; ;pic18f24j10.h: 1643: struct {
[; ;pic18f24j10.h: 1644: unsigned :3;
[; ;pic18f24j10.h: 1645: unsigned SSPIE :1;
[; ;pic18f24j10.h: 1646: unsigned TX1IE :1;
[; ;pic18f24j10.h: 1647: unsigned RC1IE :1;
[; ;pic18f24j10.h: 1648: };
[; ;pic18f24j10.h: 1649: } PIE1bits_t;
[; ;pic18f24j10.h: 1650: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f24j10.h: 1704: extern volatile unsigned char PIR1 @ 0xF9E;
"1706
[; ;pic18f24j10.h: 1706: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f24j10.h: 1709: typedef union {
[; ;pic18f24j10.h: 1710: struct {
[; ;pic18f24j10.h: 1711: unsigned TMR1IF :1;
[; ;pic18f24j10.h: 1712: unsigned TMR2IF :1;
[; ;pic18f24j10.h: 1713: unsigned CCP1IF :1;
[; ;pic18f24j10.h: 1714: unsigned SSP1IF :1;
[; ;pic18f24j10.h: 1715: unsigned TXIF :1;
[; ;pic18f24j10.h: 1716: unsigned RCIF :1;
[; ;pic18f24j10.h: 1717: unsigned ADIF :1;
[; ;pic18f24j10.h: 1718: };
[; ;pic18f24j10.h: 1719: struct {
[; ;pic18f24j10.h: 1720: unsigned :3;
[; ;pic18f24j10.h: 1721: unsigned SSPIF :1;
[; ;pic18f24j10.h: 1722: unsigned TX1IF :1;
[; ;pic18f24j10.h: 1723: unsigned RC1IF :1;
[; ;pic18f24j10.h: 1724: };
[; ;pic18f24j10.h: 1725: } PIR1bits_t;
[; ;pic18f24j10.h: 1726: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f24j10.h: 1780: extern volatile unsigned char IPR1 @ 0xF9F;
"1782
[; ;pic18f24j10.h: 1782: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f24j10.h: 1785: typedef union {
[; ;pic18f24j10.h: 1786: struct {
[; ;pic18f24j10.h: 1787: unsigned TMR1IP :1;
[; ;pic18f24j10.h: 1788: unsigned TMR2IP :1;
[; ;pic18f24j10.h: 1789: unsigned CCP1IP :1;
[; ;pic18f24j10.h: 1790: unsigned SSP1IP :1;
[; ;pic18f24j10.h: 1791: unsigned TXIP :1;
[; ;pic18f24j10.h: 1792: unsigned RCIP :1;
[; ;pic18f24j10.h: 1793: unsigned ADIP :1;
[; ;pic18f24j10.h: 1794: };
[; ;pic18f24j10.h: 1795: struct {
[; ;pic18f24j10.h: 1796: unsigned :3;
[; ;pic18f24j10.h: 1797: unsigned SSPIP :1;
[; ;pic18f24j10.h: 1798: unsigned TX1IP :1;
[; ;pic18f24j10.h: 1799: unsigned RC1IP :1;
[; ;pic18f24j10.h: 1800: };
[; ;pic18f24j10.h: 1801: } IPR1bits_t;
[; ;pic18f24j10.h: 1802: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f24j10.h: 1856: extern volatile unsigned char PIE2 @ 0xFA0;
"1858
[; ;pic18f24j10.h: 1858: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f24j10.h: 1861: typedef union {
[; ;pic18f24j10.h: 1862: struct {
[; ;pic18f24j10.h: 1863: unsigned CCP2IE :1;
[; ;pic18f24j10.h: 1864: unsigned :2;
[; ;pic18f24j10.h: 1865: unsigned BCL1IE :1;
[; ;pic18f24j10.h: 1866: unsigned :2;
[; ;pic18f24j10.h: 1867: unsigned CMIE :1;
[; ;pic18f24j10.h: 1868: unsigned OSCFIE :1;
[; ;pic18f24j10.h: 1869: };
[; ;pic18f24j10.h: 1870: struct {
[; ;pic18f24j10.h: 1871: unsigned :3;
[; ;pic18f24j10.h: 1872: unsigned BCLIE :1;
[; ;pic18f24j10.h: 1873: };
[; ;pic18f24j10.h: 1874: } PIE2bits_t;
[; ;pic18f24j10.h: 1875: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f24j10.h: 1904: extern volatile unsigned char PIR2 @ 0xFA1;
"1906
[; ;pic18f24j10.h: 1906: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f24j10.h: 1909: typedef union {
[; ;pic18f24j10.h: 1910: struct {
[; ;pic18f24j10.h: 1911: unsigned CCP2IF :1;
[; ;pic18f24j10.h: 1912: unsigned :2;
[; ;pic18f24j10.h: 1913: unsigned BCL1IF :1;
[; ;pic18f24j10.h: 1914: unsigned :2;
[; ;pic18f24j10.h: 1915: unsigned CMIF :1;
[; ;pic18f24j10.h: 1916: unsigned OSCFIF :1;
[; ;pic18f24j10.h: 1917: };
[; ;pic18f24j10.h: 1918: struct {
[; ;pic18f24j10.h: 1919: unsigned :3;
[; ;pic18f24j10.h: 1920: unsigned BCLIF :1;
[; ;pic18f24j10.h: 1921: };
[; ;pic18f24j10.h: 1922: } PIR2bits_t;
[; ;pic18f24j10.h: 1923: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f24j10.h: 1952: extern volatile unsigned char IPR2 @ 0xFA2;
"1954
[; ;pic18f24j10.h: 1954: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f24j10.h: 1957: typedef union {
[; ;pic18f24j10.h: 1958: struct {
[; ;pic18f24j10.h: 1959: unsigned CCP2IP :1;
[; ;pic18f24j10.h: 1960: unsigned :2;
[; ;pic18f24j10.h: 1961: unsigned BCL1IP :1;
[; ;pic18f24j10.h: 1962: unsigned :2;
[; ;pic18f24j10.h: 1963: unsigned CMIP :1;
[; ;pic18f24j10.h: 1964: unsigned OSCFIP :1;
[; ;pic18f24j10.h: 1965: };
[; ;pic18f24j10.h: 1966: struct {
[; ;pic18f24j10.h: 1967: unsigned :3;
[; ;pic18f24j10.h: 1968: unsigned BCLIP :1;
[; ;pic18f24j10.h: 1969: };
[; ;pic18f24j10.h: 1970: } IPR2bits_t;
[; ;pic18f24j10.h: 1971: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f24j10.h: 2000: extern volatile unsigned char EECON1 @ 0xFA6;
"2002
[; ;pic18f24j10.h: 2002: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f24j10.h: 2005: typedef union {
[; ;pic18f24j10.h: 2006: struct {
[; ;pic18f24j10.h: 2007: unsigned :1;
[; ;pic18f24j10.h: 2008: unsigned WR :1;
[; ;pic18f24j10.h: 2009: unsigned WREN :1;
[; ;pic18f24j10.h: 2010: unsigned WRERR :1;
[; ;pic18f24j10.h: 2011: unsigned FREE :1;
[; ;pic18f24j10.h: 2012: };
[; ;pic18f24j10.h: 2013: } EECON1bits_t;
[; ;pic18f24j10.h: 2014: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f24j10.h: 2038: extern volatile unsigned char EECON2 @ 0xFA7;
"2040
[; ;pic18f24j10.h: 2040: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f24j10.h: 2044: extern volatile unsigned char RCSTA @ 0xFAB;
"2046
[; ;pic18f24j10.h: 2046: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f24j10.h: 2049: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2051
[; ;pic18f24j10.h: 2051: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f24j10.h: 2054: typedef union {
[; ;pic18f24j10.h: 2055: struct {
[; ;pic18f24j10.h: 2056: unsigned RX9D :1;
[; ;pic18f24j10.h: 2057: unsigned OERR :1;
[; ;pic18f24j10.h: 2058: unsigned FERR :1;
[; ;pic18f24j10.h: 2059: unsigned ADDEN :1;
[; ;pic18f24j10.h: 2060: unsigned CREN :1;
[; ;pic18f24j10.h: 2061: unsigned SREN :1;
[; ;pic18f24j10.h: 2062: unsigned RX9 :1;
[; ;pic18f24j10.h: 2063: unsigned SPEN :1;
[; ;pic18f24j10.h: 2064: };
[; ;pic18f24j10.h: 2065: struct {
[; ;pic18f24j10.h: 2066: unsigned RCD8 :1;
[; ;pic18f24j10.h: 2067: unsigned :2;
[; ;pic18f24j10.h: 2068: unsigned ADEN :1;
[; ;pic18f24j10.h: 2069: unsigned :2;
[; ;pic18f24j10.h: 2070: unsigned RC9 :1;
[; ;pic18f24j10.h: 2071: };
[; ;pic18f24j10.h: 2072: struct {
[; ;pic18f24j10.h: 2073: unsigned :6;
[; ;pic18f24j10.h: 2074: unsigned NOT_RC8 :1;
[; ;pic18f24j10.h: 2075: };
[; ;pic18f24j10.h: 2076: struct {
[; ;pic18f24j10.h: 2077: unsigned :6;
[; ;pic18f24j10.h: 2078: unsigned nRC8 :1;
[; ;pic18f24j10.h: 2079: };
[; ;pic18f24j10.h: 2080: struct {
[; ;pic18f24j10.h: 2081: unsigned :6;
[; ;pic18f24j10.h: 2082: unsigned RC8_9 :1;
[; ;pic18f24j10.h: 2083: };
[; ;pic18f24j10.h: 2084: struct {
[; ;pic18f24j10.h: 2085: unsigned RX9D1 :1;
[; ;pic18f24j10.h: 2086: unsigned OERR1 :1;
[; ;pic18f24j10.h: 2087: unsigned FERR1 :1;
[; ;pic18f24j10.h: 2088: unsigned ADDEN1 :1;
[; ;pic18f24j10.h: 2089: unsigned CREN1 :1;
[; ;pic18f24j10.h: 2090: unsigned SREN1 :1;
[; ;pic18f24j10.h: 2091: unsigned RX91 :1;
[; ;pic18f24j10.h: 2092: unsigned SPEN1 :1;
[; ;pic18f24j10.h: 2093: };
[; ;pic18f24j10.h: 2094: struct {
[; ;pic18f24j10.h: 2095: unsigned :5;
[; ;pic18f24j10.h: 2096: unsigned SRENA :1;
[; ;pic18f24j10.h: 2097: };
[; ;pic18f24j10.h: 2098: } RCSTAbits_t;
[; ;pic18f24j10.h: 2099: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f24j10.h: 2217: typedef union {
[; ;pic18f24j10.h: 2218: struct {
[; ;pic18f24j10.h: 2219: unsigned RX9D :1;
[; ;pic18f24j10.h: 2220: unsigned OERR :1;
[; ;pic18f24j10.h: 2221: unsigned FERR :1;
[; ;pic18f24j10.h: 2222: unsigned ADDEN :1;
[; ;pic18f24j10.h: 2223: unsigned CREN :1;
[; ;pic18f24j10.h: 2224: unsigned SREN :1;
[; ;pic18f24j10.h: 2225: unsigned RX9 :1;
[; ;pic18f24j10.h: 2226: unsigned SPEN :1;
[; ;pic18f24j10.h: 2227: };
[; ;pic18f24j10.h: 2228: struct {
[; ;pic18f24j10.h: 2229: unsigned RCD8 :1;
[; ;pic18f24j10.h: 2230: unsigned :2;
[; ;pic18f24j10.h: 2231: unsigned ADEN :1;
[; ;pic18f24j10.h: 2232: unsigned :2;
[; ;pic18f24j10.h: 2233: unsigned RC9 :1;
[; ;pic18f24j10.h: 2234: };
[; ;pic18f24j10.h: 2235: struct {
[; ;pic18f24j10.h: 2236: unsigned :6;
[; ;pic18f24j10.h: 2237: unsigned NOT_RC8 :1;
[; ;pic18f24j10.h: 2238: };
[; ;pic18f24j10.h: 2239: struct {
[; ;pic18f24j10.h: 2240: unsigned :6;
[; ;pic18f24j10.h: 2241: unsigned nRC8 :1;
[; ;pic18f24j10.h: 2242: };
[; ;pic18f24j10.h: 2243: struct {
[; ;pic18f24j10.h: 2244: unsigned :6;
[; ;pic18f24j10.h: 2245: unsigned RC8_9 :1;
[; ;pic18f24j10.h: 2246: };
[; ;pic18f24j10.h: 2247: struct {
[; ;pic18f24j10.h: 2248: unsigned RX9D1 :1;
[; ;pic18f24j10.h: 2249: unsigned OERR1 :1;
[; ;pic18f24j10.h: 2250: unsigned FERR1 :1;
[; ;pic18f24j10.h: 2251: unsigned ADDEN1 :1;
[; ;pic18f24j10.h: 2252: unsigned CREN1 :1;
[; ;pic18f24j10.h: 2253: unsigned SREN1 :1;
[; ;pic18f24j10.h: 2254: unsigned RX91 :1;
[; ;pic18f24j10.h: 2255: unsigned SPEN1 :1;
[; ;pic18f24j10.h: 2256: };
[; ;pic18f24j10.h: 2257: struct {
[; ;pic18f24j10.h: 2258: unsigned :5;
[; ;pic18f24j10.h: 2259: unsigned SRENA :1;
[; ;pic18f24j10.h: 2260: };
[; ;pic18f24j10.h: 2261: } RCSTA1bits_t;
[; ;pic18f24j10.h: 2262: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f24j10.h: 2381: extern volatile unsigned char TXSTA @ 0xFAC;
"2383
[; ;pic18f24j10.h: 2383: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f24j10.h: 2386: extern volatile unsigned char TXSTA1 @ 0xFAC;
"2388
[; ;pic18f24j10.h: 2388: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f24j10.h: 2391: typedef union {
[; ;pic18f24j10.h: 2392: struct {
[; ;pic18f24j10.h: 2393: unsigned TX9D :1;
[; ;pic18f24j10.h: 2394: unsigned TRMT :1;
[; ;pic18f24j10.h: 2395: unsigned BRGH :1;
[; ;pic18f24j10.h: 2396: unsigned SENDB :1;
[; ;pic18f24j10.h: 2397: unsigned SYNC :1;
[; ;pic18f24j10.h: 2398: unsigned TXEN :1;
[; ;pic18f24j10.h: 2399: unsigned TX9 :1;
[; ;pic18f24j10.h: 2400: unsigned CSRC :1;
[; ;pic18f24j10.h: 2401: };
[; ;pic18f24j10.h: 2402: struct {
[; ;pic18f24j10.h: 2403: unsigned TXD8 :1;
[; ;pic18f24j10.h: 2404: unsigned :5;
[; ;pic18f24j10.h: 2405: unsigned TX8_9 :1;
[; ;pic18f24j10.h: 2406: };
[; ;pic18f24j10.h: 2407: struct {
[; ;pic18f24j10.h: 2408: unsigned :6;
[; ;pic18f24j10.h: 2409: unsigned NOT_TX8 :1;
[; ;pic18f24j10.h: 2410: };
[; ;pic18f24j10.h: 2411: struct {
[; ;pic18f24j10.h: 2412: unsigned :6;
[; ;pic18f24j10.h: 2413: unsigned nTX8 :1;
[; ;pic18f24j10.h: 2414: };
[; ;pic18f24j10.h: 2415: struct {
[; ;pic18f24j10.h: 2416: unsigned TX9D1 :1;
[; ;pic18f24j10.h: 2417: unsigned TRMT1 :1;
[; ;pic18f24j10.h: 2418: unsigned BRGH1 :1;
[; ;pic18f24j10.h: 2419: unsigned SENDB1 :1;
[; ;pic18f24j10.h: 2420: unsigned SYNC1 :1;
[; ;pic18f24j10.h: 2421: unsigned TXEN1 :1;
[; ;pic18f24j10.h: 2422: unsigned TX91 :1;
[; ;pic18f24j10.h: 2423: unsigned CSRC1 :1;
[; ;pic18f24j10.h: 2424: };
[; ;pic18f24j10.h: 2425: } TXSTAbits_t;
[; ;pic18f24j10.h: 2426: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f24j10.h: 2529: typedef union {
[; ;pic18f24j10.h: 2530: struct {
[; ;pic18f24j10.h: 2531: unsigned TX9D :1;
[; ;pic18f24j10.h: 2532: unsigned TRMT :1;
[; ;pic18f24j10.h: 2533: unsigned BRGH :1;
[; ;pic18f24j10.h: 2534: unsigned SENDB :1;
[; ;pic18f24j10.h: 2535: unsigned SYNC :1;
[; ;pic18f24j10.h: 2536: unsigned TXEN :1;
[; ;pic18f24j10.h: 2537: unsigned TX9 :1;
[; ;pic18f24j10.h: 2538: unsigned CSRC :1;
[; ;pic18f24j10.h: 2539: };
[; ;pic18f24j10.h: 2540: struct {
[; ;pic18f24j10.h: 2541: unsigned TXD8 :1;
[; ;pic18f24j10.h: 2542: unsigned :5;
[; ;pic18f24j10.h: 2543: unsigned TX8_9 :1;
[; ;pic18f24j10.h: 2544: };
[; ;pic18f24j10.h: 2545: struct {
[; ;pic18f24j10.h: 2546: unsigned :6;
[; ;pic18f24j10.h: 2547: unsigned NOT_TX8 :1;
[; ;pic18f24j10.h: 2548: };
[; ;pic18f24j10.h: 2549: struct {
[; ;pic18f24j10.h: 2550: unsigned :6;
[; ;pic18f24j10.h: 2551: unsigned nTX8 :1;
[; ;pic18f24j10.h: 2552: };
[; ;pic18f24j10.h: 2553: struct {
[; ;pic18f24j10.h: 2554: unsigned TX9D1 :1;
[; ;pic18f24j10.h: 2555: unsigned TRMT1 :1;
[; ;pic18f24j10.h: 2556: unsigned BRGH1 :1;
[; ;pic18f24j10.h: 2557: unsigned SENDB1 :1;
[; ;pic18f24j10.h: 2558: unsigned SYNC1 :1;
[; ;pic18f24j10.h: 2559: unsigned TXEN1 :1;
[; ;pic18f24j10.h: 2560: unsigned TX91 :1;
[; ;pic18f24j10.h: 2561: unsigned CSRC1 :1;
[; ;pic18f24j10.h: 2562: };
[; ;pic18f24j10.h: 2563: } TXSTA1bits_t;
[; ;pic18f24j10.h: 2564: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f24j10.h: 2668: extern volatile unsigned char TXREG @ 0xFAD;
"2670
[; ;pic18f24j10.h: 2670: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f24j10.h: 2673: extern volatile unsigned char TXREG1 @ 0xFAD;
"2675
[; ;pic18f24j10.h: 2675: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f24j10.h: 2679: extern volatile unsigned char RCREG @ 0xFAE;
"2681
[; ;pic18f24j10.h: 2681: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f24j10.h: 2684: extern volatile unsigned char RCREG1 @ 0xFAE;
"2686
[; ;pic18f24j10.h: 2686: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f24j10.h: 2690: extern volatile unsigned char SPBRG @ 0xFAF;
"2692
[; ;pic18f24j10.h: 2692: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f24j10.h: 2695: extern volatile unsigned char SPBRG1 @ 0xFAF;
"2697
[; ;pic18f24j10.h: 2697: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f24j10.h: 2701: extern volatile unsigned char SPBRGH @ 0xFB0;
"2703
[; ;pic18f24j10.h: 2703: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f24j10.h: 2707: extern volatile unsigned char CMCON @ 0xFB4;
"2709
[; ;pic18f24j10.h: 2709: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f24j10.h: 2712: typedef union {
[; ;pic18f24j10.h: 2713: struct {
[; ;pic18f24j10.h: 2714: unsigned CM :3;
[; ;pic18f24j10.h: 2715: unsigned CIS :1;
[; ;pic18f24j10.h: 2716: unsigned C1INV :1;
[; ;pic18f24j10.h: 2717: unsigned C2INV :1;
[; ;pic18f24j10.h: 2718: unsigned C1OUT :1;
[; ;pic18f24j10.h: 2719: unsigned C2OUT :1;
[; ;pic18f24j10.h: 2720: };
[; ;pic18f24j10.h: 2721: struct {
[; ;pic18f24j10.h: 2722: unsigned CM0 :1;
[; ;pic18f24j10.h: 2723: unsigned CM1 :1;
[; ;pic18f24j10.h: 2724: unsigned CM2 :1;
[; ;pic18f24j10.h: 2725: };
[; ;pic18f24j10.h: 2726: struct {
[; ;pic18f24j10.h: 2727: unsigned CMEN0 :1;
[; ;pic18f24j10.h: 2728: };
[; ;pic18f24j10.h: 2729: struct {
[; ;pic18f24j10.h: 2730: unsigned :1;
[; ;pic18f24j10.h: 2731: unsigned CMEN1 :1;
[; ;pic18f24j10.h: 2732: };
[; ;pic18f24j10.h: 2733: struct {
[; ;pic18f24j10.h: 2734: unsigned :2;
[; ;pic18f24j10.h: 2735: unsigned CMEN2 :1;
[; ;pic18f24j10.h: 2736: };
[; ;pic18f24j10.h: 2737: } CMCONbits_t;
[; ;pic18f24j10.h: 2738: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f24j10.h: 2802: extern volatile unsigned char CVRCON @ 0xFB5;
"2804
[; ;pic18f24j10.h: 2804: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f24j10.h: 2807: typedef union {
[; ;pic18f24j10.h: 2808: struct {
[; ;pic18f24j10.h: 2809: unsigned CVR :4;
[; ;pic18f24j10.h: 2810: unsigned CVRSS :1;
[; ;pic18f24j10.h: 2811: unsigned CVRR :1;
[; ;pic18f24j10.h: 2812: unsigned CVROE :1;
[; ;pic18f24j10.h: 2813: unsigned CVREN :1;
[; ;pic18f24j10.h: 2814: };
[; ;pic18f24j10.h: 2815: struct {
[; ;pic18f24j10.h: 2816: unsigned CVR0 :1;
[; ;pic18f24j10.h: 2817: unsigned CVR1 :1;
[; ;pic18f24j10.h: 2818: unsigned CVR2 :1;
[; ;pic18f24j10.h: 2819: unsigned CVR3 :1;
[; ;pic18f24j10.h: 2820: };
[; ;pic18f24j10.h: 2821: struct {
[; ;pic18f24j10.h: 2822: unsigned :6;
[; ;pic18f24j10.h: 2823: unsigned CVROEN :1;
[; ;pic18f24j10.h: 2824: };
[; ;pic18f24j10.h: 2825: } CVRCONbits_t;
[; ;pic18f24j10.h: 2826: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f24j10.h: 2880: extern volatile unsigned char ECCP1AS @ 0xFB6;
"2882
[; ;pic18f24j10.h: 2882: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f24j10.h: 2885: typedef union {
[; ;pic18f24j10.h: 2886: struct {
[; ;pic18f24j10.h: 2887: unsigned :2;
[; ;pic18f24j10.h: 2888: unsigned PSSAC :2;
[; ;pic18f24j10.h: 2889: unsigned ECCPAS :3;
[; ;pic18f24j10.h: 2890: unsigned ECCPASE :1;
[; ;pic18f24j10.h: 2891: };
[; ;pic18f24j10.h: 2892: struct {
[; ;pic18f24j10.h: 2893: unsigned :2;
[; ;pic18f24j10.h: 2894: unsigned PSSAC0 :1;
[; ;pic18f24j10.h: 2895: unsigned PSSAC1 :1;
[; ;pic18f24j10.h: 2896: unsigned ECCPAS0 :1;
[; ;pic18f24j10.h: 2897: unsigned ECCPAS1 :1;
[; ;pic18f24j10.h: 2898: unsigned ECCPAS2 :1;
[; ;pic18f24j10.h: 2899: };
[; ;pic18f24j10.h: 2900: } ECCP1ASbits_t;
[; ;pic18f24j10.h: 2901: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f24j10.h: 2945: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"2947
[; ;pic18f24j10.h: 2947: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f24j10.h: 2950: extern volatile unsigned char PWM1CON @ 0xFB7;
"2952
[; ;pic18f24j10.h: 2952: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f24j10.h: 2955: typedef union {
[; ;pic18f24j10.h: 2956: struct {
[; ;pic18f24j10.h: 2957: unsigned :7;
[; ;pic18f24j10.h: 2958: unsigned PRSEN :1;
[; ;pic18f24j10.h: 2959: };
[; ;pic18f24j10.h: 2960: } ECCP1DELbits_t;
[; ;pic18f24j10.h: 2961: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f24j10.h: 2969: typedef union {
[; ;pic18f24j10.h: 2970: struct {
[; ;pic18f24j10.h: 2971: unsigned :7;
[; ;pic18f24j10.h: 2972: unsigned PRSEN :1;
[; ;pic18f24j10.h: 2973: };
[; ;pic18f24j10.h: 2974: } PWM1CONbits_t;
[; ;pic18f24j10.h: 2975: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f24j10.h: 2984: extern volatile unsigned char BAUDCON @ 0xFB8;
"2986
[; ;pic18f24j10.h: 2986: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f24j10.h: 2989: extern volatile unsigned char BAUDCTL @ 0xFB8;
"2991
[; ;pic18f24j10.h: 2991: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f24j10.h: 2994: typedef union {
[; ;pic18f24j10.h: 2995: struct {
[; ;pic18f24j10.h: 2996: unsigned ABDEN :1;
[; ;pic18f24j10.h: 2997: unsigned WUE :1;
[; ;pic18f24j10.h: 2998: unsigned :1;
[; ;pic18f24j10.h: 2999: unsigned BRG16 :1;
[; ;pic18f24j10.h: 3000: unsigned SCKP :1;
[; ;pic18f24j10.h: 3001: unsigned :1;
[; ;pic18f24j10.h: 3002: unsigned RCMT :1;
[; ;pic18f24j10.h: 3003: unsigned ABDOVF :1;
[; ;pic18f24j10.h: 3004: };
[; ;pic18f24j10.h: 3005: struct {
[; ;pic18f24j10.h: 3006: unsigned :6;
[; ;pic18f24j10.h: 3007: unsigned RCIDL :1;
[; ;pic18f24j10.h: 3008: };
[; ;pic18f24j10.h: 3009: struct {
[; ;pic18f24j10.h: 3010: unsigned :1;
[; ;pic18f24j10.h: 3011: unsigned W4E :1;
[; ;pic18f24j10.h: 3012: };
[; ;pic18f24j10.h: 3013: } BAUDCONbits_t;
[; ;pic18f24j10.h: 3014: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f24j10.h: 3057: typedef union {
[; ;pic18f24j10.h: 3058: struct {
[; ;pic18f24j10.h: 3059: unsigned ABDEN :1;
[; ;pic18f24j10.h: 3060: unsigned WUE :1;
[; ;pic18f24j10.h: 3061: unsigned :1;
[; ;pic18f24j10.h: 3062: unsigned BRG16 :1;
[; ;pic18f24j10.h: 3063: unsigned SCKP :1;
[; ;pic18f24j10.h: 3064: unsigned :1;
[; ;pic18f24j10.h: 3065: unsigned RCMT :1;
[; ;pic18f24j10.h: 3066: unsigned ABDOVF :1;
[; ;pic18f24j10.h: 3067: };
[; ;pic18f24j10.h: 3068: struct {
[; ;pic18f24j10.h: 3069: unsigned :6;
[; ;pic18f24j10.h: 3070: unsigned RCIDL :1;
[; ;pic18f24j10.h: 3071: };
[; ;pic18f24j10.h: 3072: struct {
[; ;pic18f24j10.h: 3073: unsigned :1;
[; ;pic18f24j10.h: 3074: unsigned W4E :1;
[; ;pic18f24j10.h: 3075: };
[; ;pic18f24j10.h: 3076: } BAUDCTLbits_t;
[; ;pic18f24j10.h: 3077: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f24j10.h: 3121: extern volatile unsigned char CCP2CON @ 0xFBA;
"3123
[; ;pic18f24j10.h: 3123: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f24j10.h: 3126: typedef union {
[; ;pic18f24j10.h: 3127: struct {
[; ;pic18f24j10.h: 3128: unsigned CCP2M :4;
[; ;pic18f24j10.h: 3129: unsigned DC2B :2;
[; ;pic18f24j10.h: 3130: };
[; ;pic18f24j10.h: 3131: struct {
[; ;pic18f24j10.h: 3132: unsigned CCP2M0 :1;
[; ;pic18f24j10.h: 3133: unsigned CCP2M1 :1;
[; ;pic18f24j10.h: 3134: unsigned CCP2M2 :1;
[; ;pic18f24j10.h: 3135: unsigned CCP2M3 :1;
[; ;pic18f24j10.h: 3136: unsigned DC2B0 :1;
[; ;pic18f24j10.h: 3137: unsigned DC2B1 :1;
[; ;pic18f24j10.h: 3138: };
[; ;pic18f24j10.h: 3139: struct {
[; ;pic18f24j10.h: 3140: unsigned :4;
[; ;pic18f24j10.h: 3141: unsigned CCP2Y :1;
[; ;pic18f24j10.h: 3142: unsigned CCP2X :1;
[; ;pic18f24j10.h: 3143: };
[; ;pic18f24j10.h: 3144: } CCP2CONbits_t;
[; ;pic18f24j10.h: 3145: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f24j10.h: 3199: extern volatile unsigned short CCPR2 @ 0xFBB;
"3201
[; ;pic18f24j10.h: 3201: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f24j10.h: 3205: extern volatile unsigned char CCPR2L @ 0xFBB;
"3207
[; ;pic18f24j10.h: 3207: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f24j10.h: 3211: extern volatile unsigned char CCPR2H @ 0xFBC;
"3213
[; ;pic18f24j10.h: 3213: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f24j10.h: 3217: extern volatile unsigned char CCP1CON @ 0xFBD;
"3219
[; ;pic18f24j10.h: 3219: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f24j10.h: 3222: typedef union {
[; ;pic18f24j10.h: 3223: struct {
[; ;pic18f24j10.h: 3224: unsigned CCP1M :4;
[; ;pic18f24j10.h: 3225: unsigned DC1B :2;
[; ;pic18f24j10.h: 3226: };
[; ;pic18f24j10.h: 3227: struct {
[; ;pic18f24j10.h: 3228: unsigned CCP1M0 :1;
[; ;pic18f24j10.h: 3229: unsigned CCP1M1 :1;
[; ;pic18f24j10.h: 3230: unsigned CCP1M2 :1;
[; ;pic18f24j10.h: 3231: unsigned CCP1M3 :1;
[; ;pic18f24j10.h: 3232: unsigned DC1B0 :1;
[; ;pic18f24j10.h: 3233: unsigned DC1B1 :1;
[; ;pic18f24j10.h: 3234: };
[; ;pic18f24j10.h: 3235: struct {
[; ;pic18f24j10.h: 3236: unsigned :4;
[; ;pic18f24j10.h: 3237: unsigned CCP1Y :1;
[; ;pic18f24j10.h: 3238: unsigned CCP1X :1;
[; ;pic18f24j10.h: 3239: };
[; ;pic18f24j10.h: 3240: } CCP1CONbits_t;
[; ;pic18f24j10.h: 3241: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f24j10.h: 3295: extern volatile unsigned short CCPR1 @ 0xFBE;
"3297
[; ;pic18f24j10.h: 3297: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f24j10.h: 3301: extern volatile unsigned char CCPR1L @ 0xFBE;
"3303
[; ;pic18f24j10.h: 3303: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f24j10.h: 3307: extern volatile unsigned char CCPR1H @ 0xFBF;
"3309
[; ;pic18f24j10.h: 3309: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f24j10.h: 3313: extern volatile unsigned char ADCON2 @ 0xFC0;
"3315
[; ;pic18f24j10.h: 3315: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f24j10.h: 3318: typedef union {
[; ;pic18f24j10.h: 3319: struct {
[; ;pic18f24j10.h: 3320: unsigned ADCS :3;
[; ;pic18f24j10.h: 3321: unsigned ACQT :3;
[; ;pic18f24j10.h: 3322: unsigned :1;
[; ;pic18f24j10.h: 3323: unsigned ADFM :1;
[; ;pic18f24j10.h: 3324: };
[; ;pic18f24j10.h: 3325: struct {
[; ;pic18f24j10.h: 3326: unsigned ADCS0 :1;
[; ;pic18f24j10.h: 3327: unsigned ADCS1 :1;
[; ;pic18f24j10.h: 3328: unsigned ADCS2 :1;
[; ;pic18f24j10.h: 3329: unsigned ACQT0 :1;
[; ;pic18f24j10.h: 3330: unsigned ACQT1 :1;
[; ;pic18f24j10.h: 3331: unsigned ACQT2 :1;
[; ;pic18f24j10.h: 3332: };
[; ;pic18f24j10.h: 3333: } ADCON2bits_t;
[; ;pic18f24j10.h: 3334: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f24j10.h: 3383: extern volatile unsigned char ADCON1 @ 0xFC1;
"3385
[; ;pic18f24j10.h: 3385: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f24j10.h: 3388: typedef union {
[; ;pic18f24j10.h: 3389: struct {
[; ;pic18f24j10.h: 3390: unsigned PCFG :4;
[; ;pic18f24j10.h: 3391: unsigned VCFG :2;
[; ;pic18f24j10.h: 3392: };
[; ;pic18f24j10.h: 3393: struct {
[; ;pic18f24j10.h: 3394: unsigned PCFG0 :1;
[; ;pic18f24j10.h: 3395: unsigned PCFG1 :1;
[; ;pic18f24j10.h: 3396: unsigned PCFG2 :1;
[; ;pic18f24j10.h: 3397: unsigned PCFG3 :1;
[; ;pic18f24j10.h: 3398: unsigned VCFG0 :1;
[; ;pic18f24j10.h: 3399: unsigned VCFG1 :1;
[; ;pic18f24j10.h: 3400: };
[; ;pic18f24j10.h: 3401: struct {
[; ;pic18f24j10.h: 3402: unsigned :3;
[; ;pic18f24j10.h: 3403: unsigned CHSN3 :1;
[; ;pic18f24j10.h: 3404: };
[; ;pic18f24j10.h: 3405: struct {
[; ;pic18f24j10.h: 3406: unsigned :4;
[; ;pic18f24j10.h: 3407: unsigned VCFG01 :1;
[; ;pic18f24j10.h: 3408: };
[; ;pic18f24j10.h: 3409: struct {
[; ;pic18f24j10.h: 3410: unsigned :5;
[; ;pic18f24j10.h: 3411: unsigned VCFG11 :1;
[; ;pic18f24j10.h: 3412: };
[; ;pic18f24j10.h: 3413: } ADCON1bits_t;
[; ;pic18f24j10.h: 3414: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f24j10.h: 3473: extern volatile unsigned char ADCON0 @ 0xFC2;
"3475
[; ;pic18f24j10.h: 3475: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f24j10.h: 3478: typedef union {
[; ;pic18f24j10.h: 3479: struct {
[; ;pic18f24j10.h: 3480: unsigned :1;
[; ;pic18f24j10.h: 3481: unsigned GO_NOT_DONE :1;
[; ;pic18f24j10.h: 3482: };
[; ;pic18f24j10.h: 3483: struct {
[; ;pic18f24j10.h: 3484: unsigned ADON :1;
[; ;pic18f24j10.h: 3485: unsigned GO_nDONE :1;
[; ;pic18f24j10.h: 3486: unsigned CHS :4;
[; ;pic18f24j10.h: 3487: };
[; ;pic18f24j10.h: 3488: struct {
[; ;pic18f24j10.h: 3489: unsigned :1;
[; ;pic18f24j10.h: 3490: unsigned GO_NOT_DONE :1;
[; ;pic18f24j10.h: 3491: };
[; ;pic18f24j10.h: 3492: struct {
[; ;pic18f24j10.h: 3493: unsigned :1;
[; ;pic18f24j10.h: 3494: unsigned DONE :1;
[; ;pic18f24j10.h: 3495: unsigned CHS0 :1;
[; ;pic18f24j10.h: 3496: unsigned CHS1 :1;
[; ;pic18f24j10.h: 3497: unsigned CHS2 :1;
[; ;pic18f24j10.h: 3498: unsigned CHS3 :1;
[; ;pic18f24j10.h: 3499: unsigned :1;
[; ;pic18f24j10.h: 3500: unsigned ADCAL :1;
[; ;pic18f24j10.h: 3501: };
[; ;pic18f24j10.h: 3502: struct {
[; ;pic18f24j10.h: 3503: unsigned :1;
[; ;pic18f24j10.h: 3504: unsigned GO_DONE :1;
[; ;pic18f24j10.h: 3505: };
[; ;pic18f24j10.h: 3506: struct {
[; ;pic18f24j10.h: 3507: unsigned :1;
[; ;pic18f24j10.h: 3508: unsigned GO :1;
[; ;pic18f24j10.h: 3509: };
[; ;pic18f24j10.h: 3510: struct {
[; ;pic18f24j10.h: 3511: unsigned :1;
[; ;pic18f24j10.h: 3512: unsigned NOT_DONE :1;
[; ;pic18f24j10.h: 3513: };
[; ;pic18f24j10.h: 3514: struct {
[; ;pic18f24j10.h: 3515: unsigned :1;
[; ;pic18f24j10.h: 3516: unsigned nDONE :1;
[; ;pic18f24j10.h: 3517: };
[; ;pic18f24j10.h: 3518: struct {
[; ;pic18f24j10.h: 3519: unsigned :1;
[; ;pic18f24j10.h: 3520: unsigned GODONE :1;
[; ;pic18f24j10.h: 3521: };
[; ;pic18f24j10.h: 3522: } ADCON0bits_t;
[; ;pic18f24j10.h: 3523: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f24j10.h: 3602: extern volatile unsigned short ADRES @ 0xFC3;
"3604
[; ;pic18f24j10.h: 3604: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f24j10.h: 3608: extern volatile unsigned char ADRESL @ 0xFC3;
"3610
[; ;pic18f24j10.h: 3610: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f24j10.h: 3614: extern volatile unsigned char ADRESH @ 0xFC4;
"3616
[; ;pic18f24j10.h: 3616: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f24j10.h: 3620: extern volatile unsigned char SSPCON2 @ 0xFC5;
"3622
[; ;pic18f24j10.h: 3622: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f24j10.h: 3625: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"3627
[; ;pic18f24j10.h: 3627: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f24j10.h: 3630: typedef union {
[; ;pic18f24j10.h: 3631: struct {
[; ;pic18f24j10.h: 3632: unsigned SEN :1;
[; ;pic18f24j10.h: 3633: unsigned RSEN :1;
[; ;pic18f24j10.h: 3634: unsigned PEN :1;
[; ;pic18f24j10.h: 3635: unsigned RCEN :1;
[; ;pic18f24j10.h: 3636: unsigned ACKEN :1;
[; ;pic18f24j10.h: 3637: unsigned ACKDT :1;
[; ;pic18f24j10.h: 3638: unsigned ACKSTAT :1;
[; ;pic18f24j10.h: 3639: unsigned GCEN :1;
[; ;pic18f24j10.h: 3640: };
[; ;pic18f24j10.h: 3641: struct {
[; ;pic18f24j10.h: 3642: unsigned :5;
[; ;pic18f24j10.h: 3643: unsigned ACKDT1 :1;
[; ;pic18f24j10.h: 3644: };
[; ;pic18f24j10.h: 3645: struct {
[; ;pic18f24j10.h: 3646: unsigned :4;
[; ;pic18f24j10.h: 3647: unsigned ACKEN1 :1;
[; ;pic18f24j10.h: 3648: };
[; ;pic18f24j10.h: 3649: struct {
[; ;pic18f24j10.h: 3650: unsigned :6;
[; ;pic18f24j10.h: 3651: unsigned ACKSTAT1 :1;
[; ;pic18f24j10.h: 3652: };
[; ;pic18f24j10.h: 3653: struct {
[; ;pic18f24j10.h: 3654: unsigned :1;
[; ;pic18f24j10.h: 3655: unsigned ADMSK1 :1;
[; ;pic18f24j10.h: 3656: };
[; ;pic18f24j10.h: 3657: struct {
[; ;pic18f24j10.h: 3658: unsigned :1;
[; ;pic18f24j10.h: 3659: unsigned ADMSK11 :1;
[; ;pic18f24j10.h: 3660: };
[; ;pic18f24j10.h: 3661: struct {
[; ;pic18f24j10.h: 3662: unsigned :2;
[; ;pic18f24j10.h: 3663: unsigned ADMSK2 :1;
[; ;pic18f24j10.h: 3664: };
[; ;pic18f24j10.h: 3665: struct {
[; ;pic18f24j10.h: 3666: unsigned :2;
[; ;pic18f24j10.h: 3667: unsigned ADMSK21 :1;
[; ;pic18f24j10.h: 3668: };
[; ;pic18f24j10.h: 3669: struct {
[; ;pic18f24j10.h: 3670: unsigned :3;
[; ;pic18f24j10.h: 3671: unsigned ADMSK3 :1;
[; ;pic18f24j10.h: 3672: };
[; ;pic18f24j10.h: 3673: struct {
[; ;pic18f24j10.h: 3674: unsigned :3;
[; ;pic18f24j10.h: 3675: unsigned ADMSK31 :1;
[; ;pic18f24j10.h: 3676: };
[; ;pic18f24j10.h: 3677: struct {
[; ;pic18f24j10.h: 3678: unsigned :4;
[; ;pic18f24j10.h: 3679: unsigned ADMSK4 :1;
[; ;pic18f24j10.h: 3680: };
[; ;pic18f24j10.h: 3681: struct {
[; ;pic18f24j10.h: 3682: unsigned :4;
[; ;pic18f24j10.h: 3683: unsigned ADMSK41 :1;
[; ;pic18f24j10.h: 3684: };
[; ;pic18f24j10.h: 3685: struct {
[; ;pic18f24j10.h: 3686: unsigned :5;
[; ;pic18f24j10.h: 3687: unsigned ADMSK5 :1;
[; ;pic18f24j10.h: 3688: };
[; ;pic18f24j10.h: 3689: struct {
[; ;pic18f24j10.h: 3690: unsigned :5;
[; ;pic18f24j10.h: 3691: unsigned ADMSK51 :1;
[; ;pic18f24j10.h: 3692: };
[; ;pic18f24j10.h: 3693: struct {
[; ;pic18f24j10.h: 3694: unsigned :7;
[; ;pic18f24j10.h: 3695: unsigned GCEN1 :1;
[; ;pic18f24j10.h: 3696: };
[; ;pic18f24j10.h: 3697: struct {
[; ;pic18f24j10.h: 3698: unsigned :2;
[; ;pic18f24j10.h: 3699: unsigned PEN1 :1;
[; ;pic18f24j10.h: 3700: };
[; ;pic18f24j10.h: 3701: struct {
[; ;pic18f24j10.h: 3702: unsigned :3;
[; ;pic18f24j10.h: 3703: unsigned RCEN1 :1;
[; ;pic18f24j10.h: 3704: };
[; ;pic18f24j10.h: 3705: struct {
[; ;pic18f24j10.h: 3706: unsigned :1;
[; ;pic18f24j10.h: 3707: unsigned RSEN1 :1;
[; ;pic18f24j10.h: 3708: };
[; ;pic18f24j10.h: 3709: struct {
[; ;pic18f24j10.h: 3710: unsigned SEN1 :1;
[; ;pic18f24j10.h: 3711: };
[; ;pic18f24j10.h: 3712: } SSPCON2bits_t;
[; ;pic18f24j10.h: 3713: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f24j10.h: 3846: typedef union {
[; ;pic18f24j10.h: 3847: struct {
[; ;pic18f24j10.h: 3848: unsigned SEN :1;
[; ;pic18f24j10.h: 3849: unsigned RSEN :1;
[; ;pic18f24j10.h: 3850: unsigned PEN :1;
[; ;pic18f24j10.h: 3851: unsigned RCEN :1;
[; ;pic18f24j10.h: 3852: unsigned ACKEN :1;
[; ;pic18f24j10.h: 3853: unsigned ACKDT :1;
[; ;pic18f24j10.h: 3854: unsigned ACKSTAT :1;
[; ;pic18f24j10.h: 3855: unsigned GCEN :1;
[; ;pic18f24j10.h: 3856: };
[; ;pic18f24j10.h: 3857: struct {
[; ;pic18f24j10.h: 3858: unsigned :5;
[; ;pic18f24j10.h: 3859: unsigned ACKDT1 :1;
[; ;pic18f24j10.h: 3860: };
[; ;pic18f24j10.h: 3861: struct {
[; ;pic18f24j10.h: 3862: unsigned :4;
[; ;pic18f24j10.h: 3863: unsigned ACKEN1 :1;
[; ;pic18f24j10.h: 3864: };
[; ;pic18f24j10.h: 3865: struct {
[; ;pic18f24j10.h: 3866: unsigned :6;
[; ;pic18f24j10.h: 3867: unsigned ACKSTAT1 :1;
[; ;pic18f24j10.h: 3868: };
[; ;pic18f24j10.h: 3869: struct {
[; ;pic18f24j10.h: 3870: unsigned :1;
[; ;pic18f24j10.h: 3871: unsigned ADMSK1 :1;
[; ;pic18f24j10.h: 3872: };
[; ;pic18f24j10.h: 3873: struct {
[; ;pic18f24j10.h: 3874: unsigned :1;
[; ;pic18f24j10.h: 3875: unsigned ADMSK11 :1;
[; ;pic18f24j10.h: 3876: };
[; ;pic18f24j10.h: 3877: struct {
[; ;pic18f24j10.h: 3878: unsigned :2;
[; ;pic18f24j10.h: 3879: unsigned ADMSK2 :1;
[; ;pic18f24j10.h: 3880: };
[; ;pic18f24j10.h: 3881: struct {
[; ;pic18f24j10.h: 3882: unsigned :2;
[; ;pic18f24j10.h: 3883: unsigned ADMSK21 :1;
[; ;pic18f24j10.h: 3884: };
[; ;pic18f24j10.h: 3885: struct {
[; ;pic18f24j10.h: 3886: unsigned :3;
[; ;pic18f24j10.h: 3887: unsigned ADMSK3 :1;
[; ;pic18f24j10.h: 3888: };
[; ;pic18f24j10.h: 3889: struct {
[; ;pic18f24j10.h: 3890: unsigned :3;
[; ;pic18f24j10.h: 3891: unsigned ADMSK31 :1;
[; ;pic18f24j10.h: 3892: };
[; ;pic18f24j10.h: 3893: struct {
[; ;pic18f24j10.h: 3894: unsigned :4;
[; ;pic18f24j10.h: 3895: unsigned ADMSK4 :1;
[; ;pic18f24j10.h: 3896: };
[; ;pic18f24j10.h: 3897: struct {
[; ;pic18f24j10.h: 3898: unsigned :4;
[; ;pic18f24j10.h: 3899: unsigned ADMSK41 :1;
[; ;pic18f24j10.h: 3900: };
[; ;pic18f24j10.h: 3901: struct {
[; ;pic18f24j10.h: 3902: unsigned :5;
[; ;pic18f24j10.h: 3903: unsigned ADMSK5 :1;
[; ;pic18f24j10.h: 3904: };
[; ;pic18f24j10.h: 3905: struct {
[; ;pic18f24j10.h: 3906: unsigned :5;
[; ;pic18f24j10.h: 3907: unsigned ADMSK51 :1;
[; ;pic18f24j10.h: 3908: };
[; ;pic18f24j10.h: 3909: struct {
[; ;pic18f24j10.h: 3910: unsigned :7;
[; ;pic18f24j10.h: 3911: unsigned GCEN1 :1;
[; ;pic18f24j10.h: 3912: };
[; ;pic18f24j10.h: 3913: struct {
[; ;pic18f24j10.h: 3914: unsigned :2;
[; ;pic18f24j10.h: 3915: unsigned PEN1 :1;
[; ;pic18f24j10.h: 3916: };
[; ;pic18f24j10.h: 3917: struct {
[; ;pic18f24j10.h: 3918: unsigned :3;
[; ;pic18f24j10.h: 3919: unsigned RCEN1 :1;
[; ;pic18f24j10.h: 3920: };
[; ;pic18f24j10.h: 3921: struct {
[; ;pic18f24j10.h: 3922: unsigned :1;
[; ;pic18f24j10.h: 3923: unsigned RSEN1 :1;
[; ;pic18f24j10.h: 3924: };
[; ;pic18f24j10.h: 3925: struct {
[; ;pic18f24j10.h: 3926: unsigned SEN1 :1;
[; ;pic18f24j10.h: 3927: };
[; ;pic18f24j10.h: 3928: } SSP1CON2bits_t;
[; ;pic18f24j10.h: 3929: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f24j10.h: 4063: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4065
[; ;pic18f24j10.h: 4065: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f24j10.h: 4068: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"4070
[; ;pic18f24j10.h: 4070: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f24j10.h: 4073: typedef union {
[; ;pic18f24j10.h: 4074: struct {
[; ;pic18f24j10.h: 4075: unsigned SSPM :4;
[; ;pic18f24j10.h: 4076: unsigned CKP :1;
[; ;pic18f24j10.h: 4077: unsigned SSPEN :1;
[; ;pic18f24j10.h: 4078: unsigned SSPOV :1;
[; ;pic18f24j10.h: 4079: unsigned WCOL :1;
[; ;pic18f24j10.h: 4080: };
[; ;pic18f24j10.h: 4081: struct {
[; ;pic18f24j10.h: 4082: unsigned SSPM0 :1;
[; ;pic18f24j10.h: 4083: unsigned SSPM1 :1;
[; ;pic18f24j10.h: 4084: unsigned SSPM2 :1;
[; ;pic18f24j10.h: 4085: unsigned SSPM3 :1;
[; ;pic18f24j10.h: 4086: };
[; ;pic18f24j10.h: 4087: struct {
[; ;pic18f24j10.h: 4088: unsigned :4;
[; ;pic18f24j10.h: 4089: unsigned CKP1 :1;
[; ;pic18f24j10.h: 4090: };
[; ;pic18f24j10.h: 4091: struct {
[; ;pic18f24j10.h: 4092: unsigned :5;
[; ;pic18f24j10.h: 4093: unsigned SSPEN1 :1;
[; ;pic18f24j10.h: 4094: };
[; ;pic18f24j10.h: 4095: struct {
[; ;pic18f24j10.h: 4096: unsigned SSPM01 :1;
[; ;pic18f24j10.h: 4097: };
[; ;pic18f24j10.h: 4098: struct {
[; ;pic18f24j10.h: 4099: unsigned :1;
[; ;pic18f24j10.h: 4100: unsigned SSPM11 :1;
[; ;pic18f24j10.h: 4101: };
[; ;pic18f24j10.h: 4102: struct {
[; ;pic18f24j10.h: 4103: unsigned :2;
[; ;pic18f24j10.h: 4104: unsigned SSPM21 :1;
[; ;pic18f24j10.h: 4105: };
[; ;pic18f24j10.h: 4106: struct {
[; ;pic18f24j10.h: 4107: unsigned :3;
[; ;pic18f24j10.h: 4108: unsigned SSPM31 :1;
[; ;pic18f24j10.h: 4109: };
[; ;pic18f24j10.h: 4110: struct {
[; ;pic18f24j10.h: 4111: unsigned :6;
[; ;pic18f24j10.h: 4112: unsigned SSPOV1 :1;
[; ;pic18f24j10.h: 4113: };
[; ;pic18f24j10.h: 4114: struct {
[; ;pic18f24j10.h: 4115: unsigned :7;
[; ;pic18f24j10.h: 4116: unsigned WCOL1 :1;
[; ;pic18f24j10.h: 4117: };
[; ;pic18f24j10.h: 4118: } SSPCON1bits_t;
[; ;pic18f24j10.h: 4119: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f24j10.h: 4207: typedef union {
[; ;pic18f24j10.h: 4208: struct {
[; ;pic18f24j10.h: 4209: unsigned SSPM :4;
[; ;pic18f24j10.h: 4210: unsigned CKP :1;
[; ;pic18f24j10.h: 4211: unsigned SSPEN :1;
[; ;pic18f24j10.h: 4212: unsigned SSPOV :1;
[; ;pic18f24j10.h: 4213: unsigned WCOL :1;
[; ;pic18f24j10.h: 4214: };
[; ;pic18f24j10.h: 4215: struct {
[; ;pic18f24j10.h: 4216: unsigned SSPM0 :1;
[; ;pic18f24j10.h: 4217: unsigned SSPM1 :1;
[; ;pic18f24j10.h: 4218: unsigned SSPM2 :1;
[; ;pic18f24j10.h: 4219: unsigned SSPM3 :1;
[; ;pic18f24j10.h: 4220: };
[; ;pic18f24j10.h: 4221: struct {
[; ;pic18f24j10.h: 4222: unsigned :4;
[; ;pic18f24j10.h: 4223: unsigned CKP1 :1;
[; ;pic18f24j10.h: 4224: };
[; ;pic18f24j10.h: 4225: struct {
[; ;pic18f24j10.h: 4226: unsigned :5;
[; ;pic18f24j10.h: 4227: unsigned SSPEN1 :1;
[; ;pic18f24j10.h: 4228: };
[; ;pic18f24j10.h: 4229: struct {
[; ;pic18f24j10.h: 4230: unsigned SSPM01 :1;
[; ;pic18f24j10.h: 4231: };
[; ;pic18f24j10.h: 4232: struct {
[; ;pic18f24j10.h: 4233: unsigned :1;
[; ;pic18f24j10.h: 4234: unsigned SSPM11 :1;
[; ;pic18f24j10.h: 4235: };
[; ;pic18f24j10.h: 4236: struct {
[; ;pic18f24j10.h: 4237: unsigned :2;
[; ;pic18f24j10.h: 4238: unsigned SSPM21 :1;
[; ;pic18f24j10.h: 4239: };
[; ;pic18f24j10.h: 4240: struct {
[; ;pic18f24j10.h: 4241: unsigned :3;
[; ;pic18f24j10.h: 4242: unsigned SSPM31 :1;
[; ;pic18f24j10.h: 4243: };
[; ;pic18f24j10.h: 4244: struct {
[; ;pic18f24j10.h: 4245: unsigned :6;
[; ;pic18f24j10.h: 4246: unsigned SSPOV1 :1;
[; ;pic18f24j10.h: 4247: };
[; ;pic18f24j10.h: 4248: struct {
[; ;pic18f24j10.h: 4249: unsigned :7;
[; ;pic18f24j10.h: 4250: unsigned WCOL1 :1;
[; ;pic18f24j10.h: 4251: };
[; ;pic18f24j10.h: 4252: } SSP1CON1bits_t;
[; ;pic18f24j10.h: 4253: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f24j10.h: 4342: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4344
[; ;pic18f24j10.h: 4344: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f24j10.h: 4347: extern volatile unsigned char SSP1STAT @ 0xFC7;
"4349
[; ;pic18f24j10.h: 4349: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f24j10.h: 4352: typedef union {
[; ;pic18f24j10.h: 4353: struct {
[; ;pic18f24j10.h: 4354: unsigned :2;
[; ;pic18f24j10.h: 4355: unsigned R_NOT_W :1;
[; ;pic18f24j10.h: 4356: };
[; ;pic18f24j10.h: 4357: struct {
[; ;pic18f24j10.h: 4358: unsigned :5;
[; ;pic18f24j10.h: 4359: unsigned D_NOT_A :1;
[; ;pic18f24j10.h: 4360: };
[; ;pic18f24j10.h: 4361: struct {
[; ;pic18f24j10.h: 4362: unsigned BF :1;
[; ;pic18f24j10.h: 4363: unsigned UA :1;
[; ;pic18f24j10.h: 4364: unsigned R_nW :1;
[; ;pic18f24j10.h: 4365: unsigned S :1;
[; ;pic18f24j10.h: 4366: unsigned P :1;
[; ;pic18f24j10.h: 4367: unsigned D_nA :1;
[; ;pic18f24j10.h: 4368: unsigned CKE :1;
[; ;pic18f24j10.h: 4369: unsigned SMP :1;
[; ;pic18f24j10.h: 4370: };
[; ;pic18f24j10.h: 4371: struct {
[; ;pic18f24j10.h: 4372: unsigned :2;
[; ;pic18f24j10.h: 4373: unsigned R_NOT_W :1;
[; ;pic18f24j10.h: 4374: };
[; ;pic18f24j10.h: 4375: struct {
[; ;pic18f24j10.h: 4376: unsigned :5;
[; ;pic18f24j10.h: 4377: unsigned D_NOT_A :1;
[; ;pic18f24j10.h: 4378: };
[; ;pic18f24j10.h: 4379: struct {
[; ;pic18f24j10.h: 4380: unsigned :2;
[; ;pic18f24j10.h: 4381: unsigned R_W :1;
[; ;pic18f24j10.h: 4382: unsigned :2;
[; ;pic18f24j10.h: 4383: unsigned D_A :1;
[; ;pic18f24j10.h: 4384: };
[; ;pic18f24j10.h: 4385: struct {
[; ;pic18f24j10.h: 4386: unsigned :2;
[; ;pic18f24j10.h: 4387: unsigned I2C_READ :1;
[; ;pic18f24j10.h: 4388: unsigned I2C_START :1;
[; ;pic18f24j10.h: 4389: unsigned I2C_STOP :1;
[; ;pic18f24j10.h: 4390: unsigned I2C_DAT :1;
[; ;pic18f24j10.h: 4391: };
[; ;pic18f24j10.h: 4392: struct {
[; ;pic18f24j10.h: 4393: unsigned :2;
[; ;pic18f24j10.h: 4394: unsigned nW :1;
[; ;pic18f24j10.h: 4395: unsigned :2;
[; ;pic18f24j10.h: 4396: unsigned nA :1;
[; ;pic18f24j10.h: 4397: };
[; ;pic18f24j10.h: 4398: struct {
[; ;pic18f24j10.h: 4399: unsigned :2;
[; ;pic18f24j10.h: 4400: unsigned NOT_WRITE :1;
[; ;pic18f24j10.h: 4401: };
[; ;pic18f24j10.h: 4402: struct {
[; ;pic18f24j10.h: 4403: unsigned :5;
[; ;pic18f24j10.h: 4404: unsigned NOT_ADDRESS :1;
[; ;pic18f24j10.h: 4405: };
[; ;pic18f24j10.h: 4406: struct {
[; ;pic18f24j10.h: 4407: unsigned :2;
[; ;pic18f24j10.h: 4408: unsigned nWRITE :1;
[; ;pic18f24j10.h: 4409: unsigned :2;
[; ;pic18f24j10.h: 4410: unsigned nADDRESS :1;
[; ;pic18f24j10.h: 4411: };
[; ;pic18f24j10.h: 4412: struct {
[; ;pic18f24j10.h: 4413: unsigned :2;
[; ;pic18f24j10.h: 4414: unsigned READ_WRITE :1;
[; ;pic18f24j10.h: 4415: unsigned :2;
[; ;pic18f24j10.h: 4416: unsigned DATA_ADDRESS :1;
[; ;pic18f24j10.h: 4417: };
[; ;pic18f24j10.h: 4418: struct {
[; ;pic18f24j10.h: 4419: unsigned :2;
[; ;pic18f24j10.h: 4420: unsigned R :1;
[; ;pic18f24j10.h: 4421: unsigned :2;
[; ;pic18f24j10.h: 4422: unsigned D :1;
[; ;pic18f24j10.h: 4423: };
[; ;pic18f24j10.h: 4424: struct {
[; ;pic18f24j10.h: 4425: unsigned :5;
[; ;pic18f24j10.h: 4426: unsigned DA :1;
[; ;pic18f24j10.h: 4427: };
[; ;pic18f24j10.h: 4428: struct {
[; ;pic18f24j10.h: 4429: unsigned :2;
[; ;pic18f24j10.h: 4430: unsigned RW :1;
[; ;pic18f24j10.h: 4431: };
[; ;pic18f24j10.h: 4432: struct {
[; ;pic18f24j10.h: 4433: unsigned :3;
[; ;pic18f24j10.h: 4434: unsigned START :1;
[; ;pic18f24j10.h: 4435: };
[; ;pic18f24j10.h: 4436: struct {
[; ;pic18f24j10.h: 4437: unsigned :4;
[; ;pic18f24j10.h: 4438: unsigned STOP :1;
[; ;pic18f24j10.h: 4439: };
[; ;pic18f24j10.h: 4440: struct {
[; ;pic18f24j10.h: 4441: unsigned :2;
[; ;pic18f24j10.h: 4442: unsigned NOT_W :1;
[; ;pic18f24j10.h: 4443: };
[; ;pic18f24j10.h: 4444: struct {
[; ;pic18f24j10.h: 4445: unsigned :5;
[; ;pic18f24j10.h: 4446: unsigned NOT_A :1;
[; ;pic18f24j10.h: 4447: };
[; ;pic18f24j10.h: 4448: struct {
[; ;pic18f24j10.h: 4449: unsigned BF1 :1;
[; ;pic18f24j10.h: 4450: };
[; ;pic18f24j10.h: 4451: struct {
[; ;pic18f24j10.h: 4452: unsigned :6;
[; ;pic18f24j10.h: 4453: unsigned CKE1 :1;
[; ;pic18f24j10.h: 4454: };
[; ;pic18f24j10.h: 4455: struct {
[; ;pic18f24j10.h: 4456: unsigned :5;
[; ;pic18f24j10.h: 4457: unsigned DA1 :1;
[; ;pic18f24j10.h: 4458: };
[; ;pic18f24j10.h: 4459: struct {
[; ;pic18f24j10.h: 4460: unsigned :2;
[; ;pic18f24j10.h: 4461: unsigned RW1 :1;
[; ;pic18f24j10.h: 4462: };
[; ;pic18f24j10.h: 4463: struct {
[; ;pic18f24j10.h: 4464: unsigned :7;
[; ;pic18f24j10.h: 4465: unsigned SMP1 :1;
[; ;pic18f24j10.h: 4466: };
[; ;pic18f24j10.h: 4467: struct {
[; ;pic18f24j10.h: 4468: unsigned :3;
[; ;pic18f24j10.h: 4469: unsigned START1 :1;
[; ;pic18f24j10.h: 4470: };
[; ;pic18f24j10.h: 4471: struct {
[; ;pic18f24j10.h: 4472: unsigned :4;
[; ;pic18f24j10.h: 4473: unsigned STOP1 :1;
[; ;pic18f24j10.h: 4474: };
[; ;pic18f24j10.h: 4475: struct {
[; ;pic18f24j10.h: 4476: unsigned :1;
[; ;pic18f24j10.h: 4477: unsigned UA1 :1;
[; ;pic18f24j10.h: 4478: };
[; ;pic18f24j10.h: 4479: } SSPSTATbits_t;
[; ;pic18f24j10.h: 4480: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f24j10.h: 4683: typedef union {
[; ;pic18f24j10.h: 4684: struct {
[; ;pic18f24j10.h: 4685: unsigned :2;
[; ;pic18f24j10.h: 4686: unsigned R_NOT_W :1;
[; ;pic18f24j10.h: 4687: };
[; ;pic18f24j10.h: 4688: struct {
[; ;pic18f24j10.h: 4689: unsigned :5;
[; ;pic18f24j10.h: 4690: unsigned D_NOT_A :1;
[; ;pic18f24j10.h: 4691: };
[; ;pic18f24j10.h: 4692: struct {
[; ;pic18f24j10.h: 4693: unsigned BF :1;
[; ;pic18f24j10.h: 4694: unsigned UA :1;
[; ;pic18f24j10.h: 4695: unsigned R_nW :1;
[; ;pic18f24j10.h: 4696: unsigned S :1;
[; ;pic18f24j10.h: 4697: unsigned P :1;
[; ;pic18f24j10.h: 4698: unsigned D_nA :1;
[; ;pic18f24j10.h: 4699: unsigned CKE :1;
[; ;pic18f24j10.h: 4700: unsigned SMP :1;
[; ;pic18f24j10.h: 4701: };
[; ;pic18f24j10.h: 4702: struct {
[; ;pic18f24j10.h: 4703: unsigned :2;
[; ;pic18f24j10.h: 4704: unsigned R_NOT_W :1;
[; ;pic18f24j10.h: 4705: };
[; ;pic18f24j10.h: 4706: struct {
[; ;pic18f24j10.h: 4707: unsigned :5;
[; ;pic18f24j10.h: 4708: unsigned D_NOT_A :1;
[; ;pic18f24j10.h: 4709: };
[; ;pic18f24j10.h: 4710: struct {
[; ;pic18f24j10.h: 4711: unsigned :2;
[; ;pic18f24j10.h: 4712: unsigned R_W :1;
[; ;pic18f24j10.h: 4713: unsigned :2;
[; ;pic18f24j10.h: 4714: unsigned D_A :1;
[; ;pic18f24j10.h: 4715: };
[; ;pic18f24j10.h: 4716: struct {
[; ;pic18f24j10.h: 4717: unsigned :2;
[; ;pic18f24j10.h: 4718: unsigned I2C_READ :1;
[; ;pic18f24j10.h: 4719: unsigned I2C_START :1;
[; ;pic18f24j10.h: 4720: unsigned I2C_STOP :1;
[; ;pic18f24j10.h: 4721: unsigned I2C_DAT :1;
[; ;pic18f24j10.h: 4722: };
[; ;pic18f24j10.h: 4723: struct {
[; ;pic18f24j10.h: 4724: unsigned :2;
[; ;pic18f24j10.h: 4725: unsigned nW :1;
[; ;pic18f24j10.h: 4726: unsigned :2;
[; ;pic18f24j10.h: 4727: unsigned nA :1;
[; ;pic18f24j10.h: 4728: };
[; ;pic18f24j10.h: 4729: struct {
[; ;pic18f24j10.h: 4730: unsigned :2;
[; ;pic18f24j10.h: 4731: unsigned NOT_WRITE :1;
[; ;pic18f24j10.h: 4732: };
[; ;pic18f24j10.h: 4733: struct {
[; ;pic18f24j10.h: 4734: unsigned :5;
[; ;pic18f24j10.h: 4735: unsigned NOT_ADDRESS :1;
[; ;pic18f24j10.h: 4736: };
[; ;pic18f24j10.h: 4737: struct {
[; ;pic18f24j10.h: 4738: unsigned :2;
[; ;pic18f24j10.h: 4739: unsigned nWRITE :1;
[; ;pic18f24j10.h: 4740: unsigned :2;
[; ;pic18f24j10.h: 4741: unsigned nADDRESS :1;
[; ;pic18f24j10.h: 4742: };
[; ;pic18f24j10.h: 4743: struct {
[; ;pic18f24j10.h: 4744: unsigned :2;
[; ;pic18f24j10.h: 4745: unsigned READ_WRITE :1;
[; ;pic18f24j10.h: 4746: unsigned :2;
[; ;pic18f24j10.h: 4747: unsigned DATA_ADDRESS :1;
[; ;pic18f24j10.h: 4748: };
[; ;pic18f24j10.h: 4749: struct {
[; ;pic18f24j10.h: 4750: unsigned :2;
[; ;pic18f24j10.h: 4751: unsigned R :1;
[; ;pic18f24j10.h: 4752: unsigned :2;
[; ;pic18f24j10.h: 4753: unsigned D :1;
[; ;pic18f24j10.h: 4754: };
[; ;pic18f24j10.h: 4755: struct {
[; ;pic18f24j10.h: 4756: unsigned :5;
[; ;pic18f24j10.h: 4757: unsigned DA :1;
[; ;pic18f24j10.h: 4758: };
[; ;pic18f24j10.h: 4759: struct {
[; ;pic18f24j10.h: 4760: unsigned :2;
[; ;pic18f24j10.h: 4761: unsigned RW :1;
[; ;pic18f24j10.h: 4762: };
[; ;pic18f24j10.h: 4763: struct {
[; ;pic18f24j10.h: 4764: unsigned :3;
[; ;pic18f24j10.h: 4765: unsigned START :1;
[; ;pic18f24j10.h: 4766: };
[; ;pic18f24j10.h: 4767: struct {
[; ;pic18f24j10.h: 4768: unsigned :4;
[; ;pic18f24j10.h: 4769: unsigned STOP :1;
[; ;pic18f24j10.h: 4770: };
[; ;pic18f24j10.h: 4771: struct {
[; ;pic18f24j10.h: 4772: unsigned :2;
[; ;pic18f24j10.h: 4773: unsigned NOT_W :1;
[; ;pic18f24j10.h: 4774: };
[; ;pic18f24j10.h: 4775: struct {
[; ;pic18f24j10.h: 4776: unsigned :5;
[; ;pic18f24j10.h: 4777: unsigned NOT_A :1;
[; ;pic18f24j10.h: 4778: };
[; ;pic18f24j10.h: 4779: struct {
[; ;pic18f24j10.h: 4780: unsigned BF1 :1;
[; ;pic18f24j10.h: 4781: };
[; ;pic18f24j10.h: 4782: struct {
[; ;pic18f24j10.h: 4783: unsigned :6;
[; ;pic18f24j10.h: 4784: unsigned CKE1 :1;
[; ;pic18f24j10.h: 4785: };
[; ;pic18f24j10.h: 4786: struct {
[; ;pic18f24j10.h: 4787: unsigned :5;
[; ;pic18f24j10.h: 4788: unsigned DA1 :1;
[; ;pic18f24j10.h: 4789: };
[; ;pic18f24j10.h: 4790: struct {
[; ;pic18f24j10.h: 4791: unsigned :2;
[; ;pic18f24j10.h: 4792: unsigned RW1 :1;
[; ;pic18f24j10.h: 4793: };
[; ;pic18f24j10.h: 4794: struct {
[; ;pic18f24j10.h: 4795: unsigned :7;
[; ;pic18f24j10.h: 4796: unsigned SMP1 :1;
[; ;pic18f24j10.h: 4797: };
[; ;pic18f24j10.h: 4798: struct {
[; ;pic18f24j10.h: 4799: unsigned :3;
[; ;pic18f24j10.h: 4800: unsigned START1 :1;
[; ;pic18f24j10.h: 4801: };
[; ;pic18f24j10.h: 4802: struct {
[; ;pic18f24j10.h: 4803: unsigned :4;
[; ;pic18f24j10.h: 4804: unsigned STOP1 :1;
[; ;pic18f24j10.h: 4805: };
[; ;pic18f24j10.h: 4806: struct {
[; ;pic18f24j10.h: 4807: unsigned :1;
[; ;pic18f24j10.h: 4808: unsigned UA1 :1;
[; ;pic18f24j10.h: 4809: };
[; ;pic18f24j10.h: 4810: } SSP1STATbits_t;
[; ;pic18f24j10.h: 4811: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f24j10.h: 5015: extern volatile unsigned char SSPADD @ 0xFC8;
"5017
[; ;pic18f24j10.h: 5017: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f24j10.h: 5020: extern volatile unsigned char SSP1ADD @ 0xFC8;
"5022
[; ;pic18f24j10.h: 5022: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f24j10.h: 5025: typedef union {
[; ;pic18f24j10.h: 5026: struct {
[; ;pic18f24j10.h: 5027: unsigned MSK0 :1;
[; ;pic18f24j10.h: 5028: };
[; ;pic18f24j10.h: 5029: struct {
[; ;pic18f24j10.h: 5030: unsigned MSK01 :1;
[; ;pic18f24j10.h: 5031: };
[; ;pic18f24j10.h: 5032: struct {
[; ;pic18f24j10.h: 5033: unsigned :1;
[; ;pic18f24j10.h: 5034: unsigned MSK1 :1;
[; ;pic18f24j10.h: 5035: };
[; ;pic18f24j10.h: 5036: struct {
[; ;pic18f24j10.h: 5037: unsigned :1;
[; ;pic18f24j10.h: 5038: unsigned MSK11 :1;
[; ;pic18f24j10.h: 5039: };
[; ;pic18f24j10.h: 5040: struct {
[; ;pic18f24j10.h: 5041: unsigned :2;
[; ;pic18f24j10.h: 5042: unsigned MSK2 :1;
[; ;pic18f24j10.h: 5043: };
[; ;pic18f24j10.h: 5044: struct {
[; ;pic18f24j10.h: 5045: unsigned :2;
[; ;pic18f24j10.h: 5046: unsigned MSK21 :1;
[; ;pic18f24j10.h: 5047: };
[; ;pic18f24j10.h: 5048: struct {
[; ;pic18f24j10.h: 5049: unsigned :3;
[; ;pic18f24j10.h: 5050: unsigned MSK3 :1;
[; ;pic18f24j10.h: 5051: };
[; ;pic18f24j10.h: 5052: struct {
[; ;pic18f24j10.h: 5053: unsigned :3;
[; ;pic18f24j10.h: 5054: unsigned MSK31 :1;
[; ;pic18f24j10.h: 5055: };
[; ;pic18f24j10.h: 5056: struct {
[; ;pic18f24j10.h: 5057: unsigned :4;
[; ;pic18f24j10.h: 5058: unsigned MSK4 :1;
[; ;pic18f24j10.h: 5059: };
[; ;pic18f24j10.h: 5060: struct {
[; ;pic18f24j10.h: 5061: unsigned :4;
[; ;pic18f24j10.h: 5062: unsigned MSK41 :1;
[; ;pic18f24j10.h: 5063: };
[; ;pic18f24j10.h: 5064: struct {
[; ;pic18f24j10.h: 5065: unsigned :5;
[; ;pic18f24j10.h: 5066: unsigned MSK5 :1;
[; ;pic18f24j10.h: 5067: };
[; ;pic18f24j10.h: 5068: struct {
[; ;pic18f24j10.h: 5069: unsigned :5;
[; ;pic18f24j10.h: 5070: unsigned MSK51 :1;
[; ;pic18f24j10.h: 5071: };
[; ;pic18f24j10.h: 5072: struct {
[; ;pic18f24j10.h: 5073: unsigned :6;
[; ;pic18f24j10.h: 5074: unsigned MSK6 :1;
[; ;pic18f24j10.h: 5075: };
[; ;pic18f24j10.h: 5076: struct {
[; ;pic18f24j10.h: 5077: unsigned :6;
[; ;pic18f24j10.h: 5078: unsigned MSK61 :1;
[; ;pic18f24j10.h: 5079: };
[; ;pic18f24j10.h: 5080: struct {
[; ;pic18f24j10.h: 5081: unsigned :7;
[; ;pic18f24j10.h: 5082: unsigned MSK7 :1;
[; ;pic18f24j10.h: 5083: };
[; ;pic18f24j10.h: 5084: struct {
[; ;pic18f24j10.h: 5085: unsigned :7;
[; ;pic18f24j10.h: 5086: unsigned MSK71 :1;
[; ;pic18f24j10.h: 5087: };
[; ;pic18f24j10.h: 5088: } SSPADDbits_t;
[; ;pic18f24j10.h: 5089: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f24j10.h: 5172: typedef union {
[; ;pic18f24j10.h: 5173: struct {
[; ;pic18f24j10.h: 5174: unsigned MSK0 :1;
[; ;pic18f24j10.h: 5175: };
[; ;pic18f24j10.h: 5176: struct {
[; ;pic18f24j10.h: 5177: unsigned MSK01 :1;
[; ;pic18f24j10.h: 5178: };
[; ;pic18f24j10.h: 5179: struct {
[; ;pic18f24j10.h: 5180: unsigned :1;
[; ;pic18f24j10.h: 5181: unsigned MSK1 :1;
[; ;pic18f24j10.h: 5182: };
[; ;pic18f24j10.h: 5183: struct {
[; ;pic18f24j10.h: 5184: unsigned :1;
[; ;pic18f24j10.h: 5185: unsigned MSK11 :1;
[; ;pic18f24j10.h: 5186: };
[; ;pic18f24j10.h: 5187: struct {
[; ;pic18f24j10.h: 5188: unsigned :2;
[; ;pic18f24j10.h: 5189: unsigned MSK2 :1;
[; ;pic18f24j10.h: 5190: };
[; ;pic18f24j10.h: 5191: struct {
[; ;pic18f24j10.h: 5192: unsigned :2;
[; ;pic18f24j10.h: 5193: unsigned MSK21 :1;
[; ;pic18f24j10.h: 5194: };
[; ;pic18f24j10.h: 5195: struct {
[; ;pic18f24j10.h: 5196: unsigned :3;
[; ;pic18f24j10.h: 5197: unsigned MSK3 :1;
[; ;pic18f24j10.h: 5198: };
[; ;pic18f24j10.h: 5199: struct {
[; ;pic18f24j10.h: 5200: unsigned :3;
[; ;pic18f24j10.h: 5201: unsigned MSK31 :1;
[; ;pic18f24j10.h: 5202: };
[; ;pic18f24j10.h: 5203: struct {
[; ;pic18f24j10.h: 5204: unsigned :4;
[; ;pic18f24j10.h: 5205: unsigned MSK4 :1;
[; ;pic18f24j10.h: 5206: };
[; ;pic18f24j10.h: 5207: struct {
[; ;pic18f24j10.h: 5208: unsigned :4;
[; ;pic18f24j10.h: 5209: unsigned MSK41 :1;
[; ;pic18f24j10.h: 5210: };
[; ;pic18f24j10.h: 5211: struct {
[; ;pic18f24j10.h: 5212: unsigned :5;
[; ;pic18f24j10.h: 5213: unsigned MSK5 :1;
[; ;pic18f24j10.h: 5214: };
[; ;pic18f24j10.h: 5215: struct {
[; ;pic18f24j10.h: 5216: unsigned :5;
[; ;pic18f24j10.h: 5217: unsigned MSK51 :1;
[; ;pic18f24j10.h: 5218: };
[; ;pic18f24j10.h: 5219: struct {
[; ;pic18f24j10.h: 5220: unsigned :6;
[; ;pic18f24j10.h: 5221: unsigned MSK6 :1;
[; ;pic18f24j10.h: 5222: };
[; ;pic18f24j10.h: 5223: struct {
[; ;pic18f24j10.h: 5224: unsigned :6;
[; ;pic18f24j10.h: 5225: unsigned MSK61 :1;
[; ;pic18f24j10.h: 5226: };
[; ;pic18f24j10.h: 5227: struct {
[; ;pic18f24j10.h: 5228: unsigned :7;
[; ;pic18f24j10.h: 5229: unsigned MSK7 :1;
[; ;pic18f24j10.h: 5230: };
[; ;pic18f24j10.h: 5231: struct {
[; ;pic18f24j10.h: 5232: unsigned :7;
[; ;pic18f24j10.h: 5233: unsigned MSK71 :1;
[; ;pic18f24j10.h: 5234: };
[; ;pic18f24j10.h: 5235: } SSP1ADDbits_t;
[; ;pic18f24j10.h: 5236: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f24j10.h: 5320: extern volatile unsigned char SSPBUF @ 0xFC9;
"5322
[; ;pic18f24j10.h: 5322: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f24j10.h: 5325: extern volatile unsigned char SSP1BUF @ 0xFC9;
"5327
[; ;pic18f24j10.h: 5327: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f24j10.h: 5331: extern volatile unsigned char T2CON @ 0xFCA;
"5333
[; ;pic18f24j10.h: 5333: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f24j10.h: 5336: typedef union {
[; ;pic18f24j10.h: 5337: struct {
[; ;pic18f24j10.h: 5338: unsigned T2CKPS :2;
[; ;pic18f24j10.h: 5339: unsigned TMR2ON :1;
[; ;pic18f24j10.h: 5340: unsigned TOUTPS :4;
[; ;pic18f24j10.h: 5341: };
[; ;pic18f24j10.h: 5342: struct {
[; ;pic18f24j10.h: 5343: unsigned T2CKPS0 :1;
[; ;pic18f24j10.h: 5344: unsigned T2CKPS1 :1;
[; ;pic18f24j10.h: 5345: unsigned :1;
[; ;pic18f24j10.h: 5346: unsigned T2OUTPS0 :1;
[; ;pic18f24j10.h: 5347: unsigned T2OUTPS1 :1;
[; ;pic18f24j10.h: 5348: unsigned T2OUTPS2 :1;
[; ;pic18f24j10.h: 5349: unsigned T2OUTPS3 :1;
[; ;pic18f24j10.h: 5350: };
[; ;pic18f24j10.h: 5351: struct {
[; ;pic18f24j10.h: 5352: unsigned :3;
[; ;pic18f24j10.h: 5353: unsigned TOUTPS0 :1;
[; ;pic18f24j10.h: 5354: unsigned TOUTPS1 :1;
[; ;pic18f24j10.h: 5355: unsigned TOUTPS2 :1;
[; ;pic18f24j10.h: 5356: unsigned TOUTPS3 :1;
[; ;pic18f24j10.h: 5357: };
[; ;pic18f24j10.h: 5358: } T2CONbits_t;
[; ;pic18f24j10.h: 5359: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f24j10.h: 5428: extern volatile unsigned char PR2 @ 0xFCB;
"5430
[; ;pic18f24j10.h: 5430: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f24j10.h: 5433: extern volatile unsigned char MEMCON @ 0xFCB;
"5435
[; ;pic18f24j10.h: 5435: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f24j10.h: 5438: typedef union {
[; ;pic18f24j10.h: 5439: struct {
[; ;pic18f24j10.h: 5440: unsigned :7;
[; ;pic18f24j10.h: 5441: unsigned EBDIS :1;
[; ;pic18f24j10.h: 5442: };
[; ;pic18f24j10.h: 5443: struct {
[; ;pic18f24j10.h: 5444: unsigned :4;
[; ;pic18f24j10.h: 5445: unsigned WAIT0 :1;
[; ;pic18f24j10.h: 5446: };
[; ;pic18f24j10.h: 5447: struct {
[; ;pic18f24j10.h: 5448: unsigned :5;
[; ;pic18f24j10.h: 5449: unsigned WAIT1 :1;
[; ;pic18f24j10.h: 5450: };
[; ;pic18f24j10.h: 5451: struct {
[; ;pic18f24j10.h: 5452: unsigned WM0 :1;
[; ;pic18f24j10.h: 5453: };
[; ;pic18f24j10.h: 5454: struct {
[; ;pic18f24j10.h: 5455: unsigned :1;
[; ;pic18f24j10.h: 5456: unsigned WM1 :1;
[; ;pic18f24j10.h: 5457: };
[; ;pic18f24j10.h: 5458: } PR2bits_t;
[; ;pic18f24j10.h: 5459: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f24j10.h: 5487: typedef union {
[; ;pic18f24j10.h: 5488: struct {
[; ;pic18f24j10.h: 5489: unsigned :7;
[; ;pic18f24j10.h: 5490: unsigned EBDIS :1;
[; ;pic18f24j10.h: 5491: };
[; ;pic18f24j10.h: 5492: struct {
[; ;pic18f24j10.h: 5493: unsigned :4;
[; ;pic18f24j10.h: 5494: unsigned WAIT0 :1;
[; ;pic18f24j10.h: 5495: };
[; ;pic18f24j10.h: 5496: struct {
[; ;pic18f24j10.h: 5497: unsigned :5;
[; ;pic18f24j10.h: 5498: unsigned WAIT1 :1;
[; ;pic18f24j10.h: 5499: };
[; ;pic18f24j10.h: 5500: struct {
[; ;pic18f24j10.h: 5501: unsigned WM0 :1;
[; ;pic18f24j10.h: 5502: };
[; ;pic18f24j10.h: 5503: struct {
[; ;pic18f24j10.h: 5504: unsigned :1;
[; ;pic18f24j10.h: 5505: unsigned WM1 :1;
[; ;pic18f24j10.h: 5506: };
[; ;pic18f24j10.h: 5507: } MEMCONbits_t;
[; ;pic18f24j10.h: 5508: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f24j10.h: 5537: extern volatile unsigned char TMR2 @ 0xFCC;
"5539
[; ;pic18f24j10.h: 5539: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f24j10.h: 5543: extern volatile unsigned char T1CON @ 0xFCD;
"5545
[; ;pic18f24j10.h: 5545: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f24j10.h: 5548: typedef union {
[; ;pic18f24j10.h: 5549: struct {
[; ;pic18f24j10.h: 5550: unsigned :2;
[; ;pic18f24j10.h: 5551: unsigned NOT_T1SYNC :1;
[; ;pic18f24j10.h: 5552: };
[; ;pic18f24j10.h: 5553: struct {
[; ;pic18f24j10.h: 5554: unsigned TMR1ON :1;
[; ;pic18f24j10.h: 5555: unsigned TMR1CS :1;
[; ;pic18f24j10.h: 5556: unsigned nT1SYNC :1;
[; ;pic18f24j10.h: 5557: unsigned T1OSCEN :1;
[; ;pic18f24j10.h: 5558: unsigned T1CKPS :2;
[; ;pic18f24j10.h: 5559: unsigned T1RUN :1;
[; ;pic18f24j10.h: 5560: unsigned RD16 :1;
[; ;pic18f24j10.h: 5561: };
[; ;pic18f24j10.h: 5562: struct {
[; ;pic18f24j10.h: 5563: unsigned :2;
[; ;pic18f24j10.h: 5564: unsigned T1SYNC :1;
[; ;pic18f24j10.h: 5565: unsigned :1;
[; ;pic18f24j10.h: 5566: unsigned T1CKPS0 :1;
[; ;pic18f24j10.h: 5567: unsigned T1CKPS1 :1;
[; ;pic18f24j10.h: 5568: };
[; ;pic18f24j10.h: 5569: struct {
[; ;pic18f24j10.h: 5570: unsigned :2;
[; ;pic18f24j10.h: 5571: unsigned T1INSYNC :1;
[; ;pic18f24j10.h: 5572: };
[; ;pic18f24j10.h: 5573: struct {
[; ;pic18f24j10.h: 5574: unsigned :3;
[; ;pic18f24j10.h: 5575: unsigned SOSCEN :1;
[; ;pic18f24j10.h: 5576: };
[; ;pic18f24j10.h: 5577: struct {
[; ;pic18f24j10.h: 5578: unsigned :7;
[; ;pic18f24j10.h: 5579: unsigned T1RD16 :1;
[; ;pic18f24j10.h: 5580: };
[; ;pic18f24j10.h: 5581: } T1CONbits_t;
[; ;pic18f24j10.h: 5582: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f24j10.h: 5656: extern volatile unsigned short TMR1 @ 0xFCE;
"5658
[; ;pic18f24j10.h: 5658: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f24j10.h: 5662: extern volatile unsigned char TMR1L @ 0xFCE;
"5664
[; ;pic18f24j10.h: 5664: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f24j10.h: 5668: extern volatile unsigned char TMR1H @ 0xFCF;
"5670
[; ;pic18f24j10.h: 5670: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f24j10.h: 5674: extern volatile unsigned char RCON @ 0xFD0;
"5676
[; ;pic18f24j10.h: 5676: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f24j10.h: 5679: typedef union {
[; ;pic18f24j10.h: 5680: struct {
[; ;pic18f24j10.h: 5681: unsigned NOT_BOR :1;
[; ;pic18f24j10.h: 5682: };
[; ;pic18f24j10.h: 5683: struct {
[; ;pic18f24j10.h: 5684: unsigned :1;
[; ;pic18f24j10.h: 5685: unsigned NOT_POR :1;
[; ;pic18f24j10.h: 5686: };
[; ;pic18f24j10.h: 5687: struct {
[; ;pic18f24j10.h: 5688: unsigned :2;
[; ;pic18f24j10.h: 5689: unsigned NOT_PD :1;
[; ;pic18f24j10.h: 5690: };
[; ;pic18f24j10.h: 5691: struct {
[; ;pic18f24j10.h: 5692: unsigned :3;
[; ;pic18f24j10.h: 5693: unsigned NOT_TO :1;
[; ;pic18f24j10.h: 5694: };
[; ;pic18f24j10.h: 5695: struct {
[; ;pic18f24j10.h: 5696: unsigned :4;
[; ;pic18f24j10.h: 5697: unsigned NOT_RI :1;
[; ;pic18f24j10.h: 5698: };
[; ;pic18f24j10.h: 5699: struct {
[; ;pic18f24j10.h: 5700: unsigned nBOR :1;
[; ;pic18f24j10.h: 5701: unsigned nPOR :1;
[; ;pic18f24j10.h: 5702: unsigned nPD :1;
[; ;pic18f24j10.h: 5703: unsigned nTO :1;
[; ;pic18f24j10.h: 5704: unsigned nRI :1;
[; ;pic18f24j10.h: 5705: unsigned :2;
[; ;pic18f24j10.h: 5706: unsigned IPEN :1;
[; ;pic18f24j10.h: 5707: };
[; ;pic18f24j10.h: 5708: struct {
[; ;pic18f24j10.h: 5709: unsigned BOR :1;
[; ;pic18f24j10.h: 5710: unsigned POR :1;
[; ;pic18f24j10.h: 5711: unsigned PD :1;
[; ;pic18f24j10.h: 5712: unsigned TO :1;
[; ;pic18f24j10.h: 5713: unsigned RI :1;
[; ;pic18f24j10.h: 5714: };
[; ;pic18f24j10.h: 5715: } RCONbits_t;
[; ;pic18f24j10.h: 5716: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f24j10.h: 5800: extern volatile unsigned char WDTCON @ 0xFD1;
"5802
[; ;pic18f24j10.h: 5802: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f24j10.h: 5805: typedef union {
[; ;pic18f24j10.h: 5806: struct {
[; ;pic18f24j10.h: 5807: unsigned SWDTEN :1;
[; ;pic18f24j10.h: 5808: };
[; ;pic18f24j10.h: 5809: struct {
[; ;pic18f24j10.h: 5810: unsigned SWDTE :1;
[; ;pic18f24j10.h: 5811: };
[; ;pic18f24j10.h: 5812: } WDTCONbits_t;
[; ;pic18f24j10.h: 5813: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f24j10.h: 5827: extern volatile unsigned char OSCCON @ 0xFD3;
"5829
[; ;pic18f24j10.h: 5829: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f24j10.h: 5832: typedef union {
[; ;pic18f24j10.h: 5833: struct {
[; ;pic18f24j10.h: 5834: unsigned SCS :2;
[; ;pic18f24j10.h: 5835: unsigned :1;
[; ;pic18f24j10.h: 5836: unsigned OSTS :1;
[; ;pic18f24j10.h: 5837: unsigned :3;
[; ;pic18f24j10.h: 5838: unsigned IDLEN :1;
[; ;pic18f24j10.h: 5839: };
[; ;pic18f24j10.h: 5840: struct {
[; ;pic18f24j10.h: 5841: unsigned SCS0 :1;
[; ;pic18f24j10.h: 5842: unsigned SCS1 :1;
[; ;pic18f24j10.h: 5843: };
[; ;pic18f24j10.h: 5844: } OSCCONbits_t;
[; ;pic18f24j10.h: 5845: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f24j10.h: 5874: extern volatile unsigned char T0CON @ 0xFD5;
"5876
[; ;pic18f24j10.h: 5876: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f24j10.h: 5879: typedef union {
[; ;pic18f24j10.h: 5880: struct {
[; ;pic18f24j10.h: 5881: unsigned T0PS :3;
[; ;pic18f24j10.h: 5882: unsigned PSA :1;
[; ;pic18f24j10.h: 5883: unsigned T0SE :1;
[; ;pic18f24j10.h: 5884: unsigned T0CS :1;
[; ;pic18f24j10.h: 5885: unsigned T08BIT :1;
[; ;pic18f24j10.h: 5886: unsigned TMR0ON :1;
[; ;pic18f24j10.h: 5887: };
[; ;pic18f24j10.h: 5888: struct {
[; ;pic18f24j10.h: 5889: unsigned T0PS0 :1;
[; ;pic18f24j10.h: 5890: unsigned T0PS1 :1;
[; ;pic18f24j10.h: 5891: unsigned T0PS2 :1;
[; ;pic18f24j10.h: 5892: };
[; ;pic18f24j10.h: 5893: } T0CONbits_t;
[; ;pic18f24j10.h: 5894: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f24j10.h: 5943: extern volatile unsigned short TMR0 @ 0xFD6;
"5945
[; ;pic18f24j10.h: 5945: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f24j10.h: 5949: extern volatile unsigned char TMR0L @ 0xFD6;
"5951
[; ;pic18f24j10.h: 5951: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f24j10.h: 5955: extern volatile unsigned char TMR0H @ 0xFD7;
"5957
[; ;pic18f24j10.h: 5957: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f24j10.h: 5961: extern volatile unsigned char STATUS @ 0xFD8;
"5963
[; ;pic18f24j10.h: 5963: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f24j10.h: 5966: typedef union {
[; ;pic18f24j10.h: 5967: struct {
[; ;pic18f24j10.h: 5968: unsigned C :1;
[; ;pic18f24j10.h: 5969: unsigned DC :1;
[; ;pic18f24j10.h: 5970: unsigned Z :1;
[; ;pic18f24j10.h: 5971: unsigned OV :1;
[; ;pic18f24j10.h: 5972: unsigned N :1;
[; ;pic18f24j10.h: 5973: };
[; ;pic18f24j10.h: 5974: struct {
[; ;pic18f24j10.h: 5975: unsigned CARRY :1;
[; ;pic18f24j10.h: 5976: };
[; ;pic18f24j10.h: 5977: struct {
[; ;pic18f24j10.h: 5978: unsigned :4;
[; ;pic18f24j10.h: 5979: unsigned NEGATIVE :1;
[; ;pic18f24j10.h: 5980: };
[; ;pic18f24j10.h: 5981: struct {
[; ;pic18f24j10.h: 5982: unsigned :3;
[; ;pic18f24j10.h: 5983: unsigned OVERFLOW :1;
[; ;pic18f24j10.h: 5984: };
[; ;pic18f24j10.h: 5985: struct {
[; ;pic18f24j10.h: 5986: unsigned :2;
[; ;pic18f24j10.h: 5987: unsigned ZERO :1;
[; ;pic18f24j10.h: 5988: };
[; ;pic18f24j10.h: 5989: } STATUSbits_t;
[; ;pic18f24j10.h: 5990: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f24j10.h: 6039: extern volatile unsigned short FSR2 @ 0xFD9;
"6041
[; ;pic18f24j10.h: 6041: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f24j10.h: 6045: extern volatile unsigned char FSR2L @ 0xFD9;
"6047
[; ;pic18f24j10.h: 6047: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f24j10.h: 6051: extern volatile unsigned char FSR2H @ 0xFDA;
"6053
[; ;pic18f24j10.h: 6053: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f24j10.h: 6057: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6059
[; ;pic18f24j10.h: 6059: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f24j10.h: 6063: extern volatile unsigned char PREINC2 @ 0xFDC;
"6065
[; ;pic18f24j10.h: 6065: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f24j10.h: 6069: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6071
[; ;pic18f24j10.h: 6071: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f24j10.h: 6075: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6077
[; ;pic18f24j10.h: 6077: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f24j10.h: 6081: extern volatile unsigned char INDF2 @ 0xFDF;
"6083
[; ;pic18f24j10.h: 6083: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f24j10.h: 6087: extern volatile unsigned char BSR @ 0xFE0;
"6089
[; ;pic18f24j10.h: 6089: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f24j10.h: 6093: extern volatile unsigned short FSR1 @ 0xFE1;
"6095
[; ;pic18f24j10.h: 6095: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f24j10.h: 6099: extern volatile unsigned char FSR1L @ 0xFE1;
"6101
[; ;pic18f24j10.h: 6101: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f24j10.h: 6105: extern volatile unsigned char FSR1H @ 0xFE2;
"6107
[; ;pic18f24j10.h: 6107: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f24j10.h: 6111: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6113
[; ;pic18f24j10.h: 6113: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f24j10.h: 6117: extern volatile unsigned char PREINC1 @ 0xFE4;
"6119
[; ;pic18f24j10.h: 6119: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f24j10.h: 6123: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6125
[; ;pic18f24j10.h: 6125: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f24j10.h: 6129: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6131
[; ;pic18f24j10.h: 6131: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f24j10.h: 6135: extern volatile unsigned char INDF1 @ 0xFE7;
"6137
[; ;pic18f24j10.h: 6137: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f24j10.h: 6141: extern volatile unsigned char WREG @ 0xFE8;
"6143
[; ;pic18f24j10.h: 6143: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f24j10.h: 6147: extern volatile unsigned short FSR0 @ 0xFE9;
"6149
[; ;pic18f24j10.h: 6149: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f24j10.h: 6153: extern volatile unsigned char FSR0L @ 0xFE9;
"6155
[; ;pic18f24j10.h: 6155: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f24j10.h: 6159: extern volatile unsigned char FSR0H @ 0xFEA;
"6161
[; ;pic18f24j10.h: 6161: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f24j10.h: 6165: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6167
[; ;pic18f24j10.h: 6167: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f24j10.h: 6171: extern volatile unsigned char PREINC0 @ 0xFEC;
"6173
[; ;pic18f24j10.h: 6173: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f24j10.h: 6177: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6179
[; ;pic18f24j10.h: 6179: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f24j10.h: 6183: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6185
[; ;pic18f24j10.h: 6185: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f24j10.h: 6189: extern volatile unsigned char INDF0 @ 0xFEF;
"6191
[; ;pic18f24j10.h: 6191: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f24j10.h: 6195: extern volatile unsigned char INTCON3 @ 0xFF0;
"6197
[; ;pic18f24j10.h: 6197: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f24j10.h: 6200: typedef union {
[; ;pic18f24j10.h: 6201: struct {
[; ;pic18f24j10.h: 6202: unsigned INT1IF :1;
[; ;pic18f24j10.h: 6203: unsigned INT2IF :1;
[; ;pic18f24j10.h: 6204: unsigned :1;
[; ;pic18f24j10.h: 6205: unsigned INT1IE :1;
[; ;pic18f24j10.h: 6206: unsigned INT2IE :1;
[; ;pic18f24j10.h: 6207: unsigned :1;
[; ;pic18f24j10.h: 6208: unsigned INT1IP :1;
[; ;pic18f24j10.h: 6209: unsigned INT2IP :1;
[; ;pic18f24j10.h: 6210: };
[; ;pic18f24j10.h: 6211: struct {
[; ;pic18f24j10.h: 6212: unsigned INT1F :1;
[; ;pic18f24j10.h: 6213: unsigned INT2F :1;
[; ;pic18f24j10.h: 6214: unsigned :1;
[; ;pic18f24j10.h: 6215: unsigned INT1E :1;
[; ;pic18f24j10.h: 6216: unsigned INT2E :1;
[; ;pic18f24j10.h: 6217: unsigned :1;
[; ;pic18f24j10.h: 6218: unsigned INT1P :1;
[; ;pic18f24j10.h: 6219: unsigned INT2P :1;
[; ;pic18f24j10.h: 6220: };
[; ;pic18f24j10.h: 6221: } INTCON3bits_t;
[; ;pic18f24j10.h: 6222: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f24j10.h: 6286: extern volatile unsigned char INTCON2 @ 0xFF1;
"6288
[; ;pic18f24j10.h: 6288: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f24j10.h: 6291: typedef union {
[; ;pic18f24j10.h: 6292: struct {
[; ;pic18f24j10.h: 6293: unsigned :7;
[; ;pic18f24j10.h: 6294: unsigned NOT_RBPU :1;
[; ;pic18f24j10.h: 6295: };
[; ;pic18f24j10.h: 6296: struct {
[; ;pic18f24j10.h: 6297: unsigned RBIP :1;
[; ;pic18f24j10.h: 6298: unsigned :1;
[; ;pic18f24j10.h: 6299: unsigned TMR0IP :1;
[; ;pic18f24j10.h: 6300: unsigned :1;
[; ;pic18f24j10.h: 6301: unsigned INTEDG2 :1;
[; ;pic18f24j10.h: 6302: unsigned INTEDG1 :1;
[; ;pic18f24j10.h: 6303: unsigned INTEDG0 :1;
[; ;pic18f24j10.h: 6304: unsigned nRBPU :1;
[; ;pic18f24j10.h: 6305: };
[; ;pic18f24j10.h: 6306: struct {
[; ;pic18f24j10.h: 6307: unsigned :2;
[; ;pic18f24j10.h: 6308: unsigned T0IP :1;
[; ;pic18f24j10.h: 6309: unsigned :4;
[; ;pic18f24j10.h: 6310: unsigned RBPU :1;
[; ;pic18f24j10.h: 6311: };
[; ;pic18f24j10.h: 6312: } INTCON2bits_t;
[; ;pic18f24j10.h: 6313: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f24j10.h: 6362: extern volatile unsigned char INTCON @ 0xFF2;
"6364
[; ;pic18f24j10.h: 6364: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f24j10.h: 6367: typedef union {
[; ;pic18f24j10.h: 6368: struct {
[; ;pic18f24j10.h: 6369: unsigned RBIF :1;
[; ;pic18f24j10.h: 6370: unsigned INT0IF :1;
[; ;pic18f24j10.h: 6371: unsigned TMR0IF :1;
[; ;pic18f24j10.h: 6372: unsigned RBIE :1;
[; ;pic18f24j10.h: 6373: unsigned INT0IE :1;
[; ;pic18f24j10.h: 6374: unsigned TMR0IE :1;
[; ;pic18f24j10.h: 6375: unsigned PEIE_GIEL :1;
[; ;pic18f24j10.h: 6376: unsigned GIE_GIEH :1;
[; ;pic18f24j10.h: 6377: };
[; ;pic18f24j10.h: 6378: struct {
[; ;pic18f24j10.h: 6379: unsigned RBIF :1;
[; ;pic18f24j10.h: 6380: unsigned INT0IF :1;
[; ;pic18f24j10.h: 6381: unsigned TMR0IF :1;
[; ;pic18f24j10.h: 6382: unsigned RBIE :1;
[; ;pic18f24j10.h: 6383: unsigned INT0IE :1;
[; ;pic18f24j10.h: 6384: unsigned TMR0IE :1;
[; ;pic18f24j10.h: 6385: unsigned PEIE :1;
[; ;pic18f24j10.h: 6386: unsigned GIE :1;
[; ;pic18f24j10.h: 6387: };
[; ;pic18f24j10.h: 6388: struct {
[; ;pic18f24j10.h: 6389: unsigned RBIF :1;
[; ;pic18f24j10.h: 6390: unsigned INT0IF :1;
[; ;pic18f24j10.h: 6391: unsigned TMR0IF :1;
[; ;pic18f24j10.h: 6392: unsigned RBIE :1;
[; ;pic18f24j10.h: 6393: unsigned INT0IE :1;
[; ;pic18f24j10.h: 6394: unsigned TMR0IE :1;
[; ;pic18f24j10.h: 6395: unsigned GIEL :1;
[; ;pic18f24j10.h: 6396: unsigned GIEH :1;
[; ;pic18f24j10.h: 6397: };
[; ;pic18f24j10.h: 6398: struct {
[; ;pic18f24j10.h: 6399: unsigned :1;
[; ;pic18f24j10.h: 6400: unsigned INT0F :1;
[; ;pic18f24j10.h: 6401: unsigned T0IF :1;
[; ;pic18f24j10.h: 6402: unsigned :1;
[; ;pic18f24j10.h: 6403: unsigned INT0E :1;
[; ;pic18f24j10.h: 6404: unsigned T0IE :1;
[; ;pic18f24j10.h: 6405: unsigned PEIE :1;
[; ;pic18f24j10.h: 6406: unsigned GIE :1;
[; ;pic18f24j10.h: 6407: };
[; ;pic18f24j10.h: 6408: struct {
[; ;pic18f24j10.h: 6409: unsigned :6;
[; ;pic18f24j10.h: 6410: unsigned GIEL :1;
[; ;pic18f24j10.h: 6411: unsigned GIEH :1;
[; ;pic18f24j10.h: 6412: };
[; ;pic18f24j10.h: 6413: } INTCONbits_t;
[; ;pic18f24j10.h: 6414: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f24j10.h: 6498: extern volatile unsigned short PROD @ 0xFF3;
"6500
[; ;pic18f24j10.h: 6500: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f24j10.h: 6504: extern volatile unsigned char PRODL @ 0xFF3;
"6506
[; ;pic18f24j10.h: 6506: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f24j10.h: 6510: extern volatile unsigned char PRODH @ 0xFF4;
"6512
[; ;pic18f24j10.h: 6512: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f24j10.h: 6516: extern volatile unsigned char TABLAT @ 0xFF5;
"6518
[; ;pic18f24j10.h: 6518: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f24j10.h: 6523: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6526
[; ;pic18f24j10.h: 6526: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f24j10.h: 6530: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6532
[; ;pic18f24j10.h: 6532: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f24j10.h: 6536: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6538
[; ;pic18f24j10.h: 6538: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f24j10.h: 6542: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6544
[; ;pic18f24j10.h: 6544: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f24j10.h: 6549: extern volatile unsigned short long PCLAT @ 0xFF9;
"6552
[; ;pic18f24j10.h: 6552: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f24j10.h: 6556: extern volatile unsigned short long PC @ 0xFF9;
"6559
[; ;pic18f24j10.h: 6559: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f24j10.h: 6563: extern volatile unsigned char PCL @ 0xFF9;
"6565
[; ;pic18f24j10.h: 6565: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f24j10.h: 6569: extern volatile unsigned char PCLATH @ 0xFFA;
"6571
[; ;pic18f24j10.h: 6571: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f24j10.h: 6575: extern volatile unsigned char PCLATU @ 0xFFB;
"6577
[; ;pic18f24j10.h: 6577: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f24j10.h: 6581: extern volatile unsigned char STKPTR @ 0xFFC;
"6583
[; ;pic18f24j10.h: 6583: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f24j10.h: 6586: typedef union {
[; ;pic18f24j10.h: 6587: struct {
[; ;pic18f24j10.h: 6588: unsigned STKPTR :5;
[; ;pic18f24j10.h: 6589: unsigned :1;
[; ;pic18f24j10.h: 6590: unsigned STKUNF :1;
[; ;pic18f24j10.h: 6591: unsigned STKFUL :1;
[; ;pic18f24j10.h: 6592: };
[; ;pic18f24j10.h: 6593: struct {
[; ;pic18f24j10.h: 6594: unsigned STKPTR0 :1;
[; ;pic18f24j10.h: 6595: unsigned STKPTR1 :1;
[; ;pic18f24j10.h: 6596: unsigned STKPTR2 :1;
[; ;pic18f24j10.h: 6597: unsigned STKPTR3 :1;
[; ;pic18f24j10.h: 6598: unsigned STKPTR4 :1;
[; ;pic18f24j10.h: 6599: unsigned :2;
[; ;pic18f24j10.h: 6600: unsigned STKOVF :1;
[; ;pic18f24j10.h: 6601: };
[; ;pic18f24j10.h: 6602: } STKPTRbits_t;
[; ;pic18f24j10.h: 6603: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f24j10.h: 6653: extern volatile unsigned short long TOS @ 0xFFD;
"6656
[; ;pic18f24j10.h: 6656: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f24j10.h: 6660: extern volatile unsigned char TOSL @ 0xFFD;
"6662
[; ;pic18f24j10.h: 6662: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f24j10.h: 6666: extern volatile unsigned char TOSH @ 0xFFE;
"6668
[; ;pic18f24j10.h: 6668: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f24j10.h: 6672: extern volatile unsigned char TOSU @ 0xFFF;
"6674
[; ;pic18f24j10.h: 6674: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f24j10.h: 6684: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f24j10.h: 6686: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f24j10.h: 6688: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24j10.h: 6690: extern volatile __bit ACKDT1 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24j10.h: 6692: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24j10.h: 6694: extern volatile __bit ACKEN1 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24j10.h: 6696: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f24j10.h: 6698: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f24j10.h: 6700: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f24j10.h: 6702: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f24j10.h: 6704: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f24j10.h: 6706: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f24j10.h: 6708: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f24j10.h: 6710: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f24j10.h: 6712: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f24j10.h: 6714: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f24j10.h: 6716: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f24j10.h: 6718: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f24j10.h: 6720: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f24j10.h: 6722: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f24j10.h: 6724: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f24j10.h: 6726: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f24j10.h: 6728: extern volatile __bit ADMSK1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24j10.h: 6730: extern volatile __bit ADMSK11 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24j10.h: 6732: extern volatile __bit ADMSK2 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24j10.h: 6734: extern volatile __bit ADMSK21 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24j10.h: 6736: extern volatile __bit ADMSK3 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24j10.h: 6738: extern volatile __bit ADMSK31 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24j10.h: 6740: extern volatile __bit ADMSK4 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24j10.h: 6742: extern volatile __bit ADMSK41 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24j10.h: 6744: extern volatile __bit ADMSK5 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24j10.h: 6746: extern volatile __bit ADMSK51 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24j10.h: 6748: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f24j10.h: 6750: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24j10.h: 6752: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f24j10.h: 6754: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24j10.h: 6756: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24j10.h: 6758: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24j10.h: 6760: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24j10.h: 6762: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24j10.h: 6764: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 6766: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24j10.h: 6768: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24j10.h: 6770: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f24j10.h: 6772: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f24j10.h: 6774: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f24j10.h: 6776: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f24j10.h: 6778: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f24j10.h: 6780: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f24j10.h: 6782: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f24j10.h: 6784: extern volatile __bit BF1 @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f24j10.h: 6786: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24j10.h: 6788: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f24j10.h: 6790: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f24j10.h: 6792: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f24j10.h: 6794: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f24j10.h: 6796: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f24j10.h: 6798: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f24j10.h: 6800: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f24j10.h: 6802: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f24j10.h: 6804: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24j10.h: 6806: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f24j10.h: 6808: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f24j10.h: 6810: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f24j10.h: 6812: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f24j10.h: 6814: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f24j10.h: 6816: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f24j10.h: 6818: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f24j10.h: 6820: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f24j10.h: 6822: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f24j10.h: 6824: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f24j10.h: 6826: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f24j10.h: 6828: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f24j10.h: 6830: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f24j10.h: 6832: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f24j10.h: 6834: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f24j10.h: 6836: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f24j10.h: 6838: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f24j10.h: 6840: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f24j10.h: 6842: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24j10.h: 6844: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f24j10.h: 6846: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f24j10.h: 6848: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f24j10.h: 6850: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f24j10.h: 6852: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f24j10.h: 6854: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f24j10.h: 6856: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24j10.h: 6858: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f24j10.h: 6860: extern volatile __bit CKE1 @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f24j10.h: 6862: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f24j10.h: 6864: extern volatile __bit CKP1 @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f24j10.h: 6866: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f24j10.h: 6868: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f24j10.h: 6870: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f24j10.h: 6872: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f24j10.h: 6874: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f24j10.h: 6876: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f24j10.h: 6878: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f24j10.h: 6880: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f24j10.h: 6882: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f24j10.h: 6884: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f24j10.h: 6886: extern volatile __bit CREN1 @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f24j10.h: 6888: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f24j10.h: 6890: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f24j10.h: 6892: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f24j10.h: 6894: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f24j10.h: 6896: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f24j10.h: 6898: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f24j10.h: 6900: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24j10.h: 6902: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f24j10.h: 6904: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f24j10.h: 6906: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f24j10.h: 6908: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f24j10.h: 6910: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f24j10.h: 6912: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6914: extern volatile __bit DA1 @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6916: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6918: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f24j10.h: 6920: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f24j10.h: 6922: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f24j10.h: 6924: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f24j10.h: 6926: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f24j10.h: 6928: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6930: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24j10.h: 6932: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6934: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6936: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6938: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f24j10.h: 6940: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f24j10.h: 6942: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f24j10.h: 6944: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f24j10.h: 6946: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f24j10.h: 6948: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f24j10.h: 6950: extern volatile __bit FERR1 @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f24j10.h: 6952: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24j10.h: 6954: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f24j10.h: 6956: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f24j10.h: 6958: extern volatile __bit GCEN1 @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f24j10.h: 6960: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24j10.h: 6962: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24j10.h: 6964: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24j10.h: 6966: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24j10.h: 6968: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6970: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6972: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6974: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6976: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6978: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6980: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 6982: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f24j10.h: 6984: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f24j10.h: 6986: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f24j10.h: 6988: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24j10.h: 6990: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f24j10.h: 6992: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f24j10.h: 6994: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f24j10.h: 6996: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f24j10.h: 6998: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24j10.h: 7000: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f24j10.h: 7002: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f24j10.h: 7004: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f24j10.h: 7006: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f24j10.h: 7008: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f24j10.h: 7010: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f24j10.h: 7012: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24j10.h: 7014: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f24j10.h: 7016: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f24j10.h: 7018: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f24j10.h: 7020: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f24j10.h: 7022: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f24j10.h: 7024: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f24j10.h: 7026: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f24j10.h: 7028: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f24j10.h: 7030: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f24j10.h: 7032: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f24j10.h: 7034: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24j10.h: 7036: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24j10.h: 7038: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24j10.h: 7040: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24j10.h: 7042: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f24j10.h: 7044: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f24j10.h: 7046: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f24j10.h: 7048: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f24j10.h: 7050: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f24j10.h: 7052: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f24j10.h: 7054: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f24j10.h: 7056: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f24j10.h: 7058: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f24j10.h: 7060: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f24j10.h: 7062: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f24j10.h: 7064: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f24j10.h: 7066: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f24j10.h: 7068: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f24j10.h: 7070: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f24j10.h: 7072: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f24j10.h: 7074: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f24j10.h: 7076: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f24j10.h: 7078: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f24j10.h: 7080: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f24j10.h: 7082: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f24j10.h: 7084: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f24j10.h: 7086: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f24j10.h: 7088: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f24j10.h: 7090: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f24j10.h: 7092: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f24j10.h: 7094: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f24j10.h: 7096: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f24j10.h: 7098: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f24j10.h: 7100: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f24j10.h: 7102: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f24j10.h: 7104: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f24j10.h: 7106: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f24j10.h: 7108: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f24j10.h: 7110: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f24j10.h: 7112: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f24j10.h: 7114: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f24j10.h: 7116: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f24j10.h: 7118: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f24j10.h: 7120: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f24j10.h: 7122: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f24j10.h: 7124: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f24j10.h: 7126: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f24j10.h: 7128: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f24j10.h: 7130: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f24j10.h: 7132: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f24j10.h: 7134: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7136: extern volatile __bit MSK0 @ (((unsigned) &SSPADD)*8) + 0;
[; ;pic18f24j10.h: 7138: extern volatile __bit MSK01 @ (((unsigned) &SSPADD)*8) + 0;
[; ;pic18f24j10.h: 7140: extern volatile __bit MSK1 @ (((unsigned) &SSPADD)*8) + 1;
[; ;pic18f24j10.h: 7142: extern volatile __bit MSK11 @ (((unsigned) &SSPADD)*8) + 1;
[; ;pic18f24j10.h: 7144: extern volatile __bit MSK2 @ (((unsigned) &SSPADD)*8) + 2;
[; ;pic18f24j10.h: 7146: extern volatile __bit MSK21 @ (((unsigned) &SSPADD)*8) + 2;
[; ;pic18f24j10.h: 7148: extern volatile __bit MSK3 @ (((unsigned) &SSPADD)*8) + 3;
[; ;pic18f24j10.h: 7150: extern volatile __bit MSK31 @ (((unsigned) &SSPADD)*8) + 3;
[; ;pic18f24j10.h: 7152: extern volatile __bit MSK4 @ (((unsigned) &SSPADD)*8) + 4;
[; ;pic18f24j10.h: 7154: extern volatile __bit MSK41 @ (((unsigned) &SSPADD)*8) + 4;
[; ;pic18f24j10.h: 7156: extern volatile __bit MSK5 @ (((unsigned) &SSPADD)*8) + 5;
[; ;pic18f24j10.h: 7158: extern volatile __bit MSK51 @ (((unsigned) &SSPADD)*8) + 5;
[; ;pic18f24j10.h: 7160: extern volatile __bit MSK6 @ (((unsigned) &SSPADD)*8) + 6;
[; ;pic18f24j10.h: 7162: extern volatile __bit MSK61 @ (((unsigned) &SSPADD)*8) + 6;
[; ;pic18f24j10.h: 7164: extern volatile __bit MSK7 @ (((unsigned) &SSPADD)*8) + 7;
[; ;pic18f24j10.h: 7166: extern volatile __bit MSK71 @ (((unsigned) &SSPADD)*8) + 7;
[; ;pic18f24j10.h: 7168: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f24j10.h: 7170: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 7172: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 7174: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24j10.h: 7176: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 7178: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24j10.h: 7180: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24j10.h: 7182: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24j10.h: 7184: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7186: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24j10.h: 7188: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7190: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24j10.h: 7192: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24j10.h: 7194: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7196: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7198: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7200: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f24j10.h: 7202: extern volatile __bit OERR1 @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f24j10.h: 7204: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f24j10.h: 7206: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f24j10.h: 7208: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f24j10.h: 7210: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f24j10.h: 7212: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f24j10.h: 7214: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f24j10.h: 7216: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24j10.h: 7218: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24j10.h: 7220: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24j10.h: 7222: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f24j10.h: 7224: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f24j10.h: 7226: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f24j10.h: 7228: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f24j10.h: 7230: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24j10.h: 7232: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24j10.h: 7234: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24j10.h: 7236: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24j10.h: 7238: extern volatile __bit PEN1 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24j10.h: 7240: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24j10.h: 7242: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24j10.h: 7244: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f24j10.h: 7246: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24j10.h: 7248: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f24j10.h: 7250: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f24j10.h: 7252: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f24j10.h: 7254: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f24j10.h: 7256: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24j10.h: 7258: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f24j10.h: 7260: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24j10.h: 7262: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24j10.h: 7264: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f24j10.h: 7266: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7268: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f24j10.h: 7270: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f24j10.h: 7272: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24j10.h: 7274: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24j10.h: 7276: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24j10.h: 7278: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24j10.h: 7280: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24j10.h: 7282: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24j10.h: 7284: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24j10.h: 7286: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24j10.h: 7288: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f24j10.h: 7290: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f24j10.h: 7292: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f24j10.h: 7294: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24j10.h: 7296: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24j10.h: 7298: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24j10.h: 7300: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f24j10.h: 7302: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f24j10.h: 7304: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f24j10.h: 7306: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24j10.h: 7308: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7310: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7312: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f24j10.h: 7314: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24j10.h: 7316: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24j10.h: 7318: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7320: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7322: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f24j10.h: 7324: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24j10.h: 7326: extern volatile __bit RCEN1 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24j10.h: 7328: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f24j10.h: 7330: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f24j10.h: 7332: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f24j10.h: 7334: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f24j10.h: 7336: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f24j10.h: 7338: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f24j10.h: 7340: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7342: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24j10.h: 7344: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f24j10.h: 7346: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24j10.h: 7348: extern volatile __bit RSEN1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24j10.h: 7350: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7352: extern volatile __bit RW1 @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7354: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24j10.h: 7356: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7358: extern volatile __bit RX91 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7360: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f24j10.h: 7362: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f24j10.h: 7364: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7366: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7368: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7370: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7372: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7374: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f24j10.h: 7376: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7378: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7380: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f24j10.h: 7382: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f24j10.h: 7384: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7386: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7388: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7390: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7392: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f24j10.h: 7394: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f24j10.h: 7396: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f24j10.h: 7398: extern volatile __bit SEN1 @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f24j10.h: 7400: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f24j10.h: 7402: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f24j10.h: 7404: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f24j10.h: 7406: extern volatile __bit SMP1 @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f24j10.h: 7408: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f24j10.h: 7410: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f24j10.h: 7412: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f24j10.h: 7414: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f24j10.h: 7416: extern volatile __bit SREN1 @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f24j10.h: 7418: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f24j10.h: 7420: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7422: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f24j10.h: 7424: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f24j10.h: 7426: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f24j10.h: 7428: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f24j10.h: 7430: extern volatile __bit SSPEN1 @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f24j10.h: 7432: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f24j10.h: 7434: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f24j10.h: 7436: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f24j10.h: 7438: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f24j10.h: 7440: extern volatile __bit SSPM01 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f24j10.h: 7442: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f24j10.h: 7444: extern volatile __bit SSPM11 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f24j10.h: 7446: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f24j10.h: 7448: extern volatile __bit SSPM21 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f24j10.h: 7450: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f24j10.h: 7452: extern volatile __bit SSPM31 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f24j10.h: 7454: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f24j10.h: 7456: extern volatile __bit SSPOV1 @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f24j10.h: 7458: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f24j10.h: 7460: extern volatile __bit START1 @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f24j10.h: 7462: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f24j10.h: 7464: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f24j10.h: 7466: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f24j10.h: 7468: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f24j10.h: 7470: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f24j10.h: 7472: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f24j10.h: 7474: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f24j10.h: 7476: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f24j10.h: 7478: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f24j10.h: 7480: extern volatile __bit STOP1 @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f24j10.h: 7482: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f24j10.h: 7484: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f24j10.h: 7486: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f24j10.h: 7488: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f24j10.h: 7490: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f24j10.h: 7492: extern volatile __bit T0CKI @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24j10.h: 7494: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f24j10.h: 7496: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f24j10.h: 7498: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f24j10.h: 7500: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f24j10.h: 7502: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f24j10.h: 7504: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f24j10.h: 7506: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f24j10.h: 7508: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f24j10.h: 7510: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24j10.h: 7512: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f24j10.h: 7514: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f24j10.h: 7516: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24j10.h: 7518: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f24j10.h: 7520: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24j10.h: 7522: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24j10.h: 7524: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f24j10.h: 7526: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f24j10.h: 7528: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24j10.h: 7530: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f24j10.h: 7532: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f24j10.h: 7534: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f24j10.h: 7536: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f24j10.h: 7538: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f24j10.h: 7540: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f24j10.h: 7542: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f24j10.h: 7544: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f24j10.h: 7546: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f24j10.h: 7548: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f24j10.h: 7550: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f24j10.h: 7552: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f24j10.h: 7554: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f24j10.h: 7556: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f24j10.h: 7558: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f24j10.h: 7560: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f24j10.h: 7562: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f24j10.h: 7564: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f24j10.h: 7566: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f24j10.h: 7568: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24j10.h: 7570: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f24j10.h: 7572: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f24j10.h: 7574: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f24j10.h: 7576: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f24j10.h: 7578: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f24j10.h: 7580: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f24j10.h: 7582: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f24j10.h: 7584: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f24j10.h: 7586: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f24j10.h: 7588: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f24j10.h: 7590: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f24j10.h: 7592: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f24j10.h: 7594: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f24j10.h: 7596: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f24j10.h: 7598: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f24j10.h: 7600: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f24j10.h: 7602: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f24j10.h: 7604: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f24j10.h: 7606: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f24j10.h: 7608: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f24j10.h: 7610: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f24j10.h: 7612: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f24j10.h: 7614: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f24j10.h: 7616: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f24j10.h: 7618: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f24j10.h: 7620: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f24j10.h: 7622: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f24j10.h: 7624: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24j10.h: 7626: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f24j10.h: 7628: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f24j10.h: 7630: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f24j10.h: 7632: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7634: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7636: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7638: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24j10.h: 7640: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24j10.h: 7642: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24j10.h: 7644: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f24j10.h: 7646: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f24j10.h: 7648: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f24j10.h: 7650: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f24j10.h: 7652: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f24j10.h: 7654: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f24j10.h: 7656: extern volatile __bit UA1 @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f24j10.h: 7658: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24j10.h: 7660: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f24j10.h: 7662: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f24j10.h: 7664: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f24j10.h: 7666: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f24j10.h: 7668: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24j10.h: 7670: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24j10.h: 7672: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f24j10.h: 7674: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f24j10.h: 7676: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f24j10.h: 7678: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f24j10.h: 7680: extern volatile __bit WCOL1 @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f24j10.h: 7682: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f24j10.h: 7684: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f24j10.h: 7686: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f24j10.h: 7688: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f24j10.h: 7690: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f24j10.h: 7692: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f24j10.h: 7694: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f24j10.h: 7696: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 7698: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 7700: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24j10.h: 7702: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 7704: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24j10.h: 7706: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24j10.h: 7708: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24j10.h: 7710: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7712: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24j10.h: 7714: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7716: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24j10.h: 7718: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24j10.h: 7720: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7722: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7724: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;adc.h: 2008: union ADCResult
[; ;adc.h: 2009: {
[; ;adc.h: 2010: int lr;
[; ;adc.h: 2011: char br[2];
[; ;adc.h: 2012: };
[; ;adc.h: 2014: char BusyADC (void);
[; ;adc.h: 2016: void ConvertADC (void);
[; ;adc.h: 2018: void CloseADC(void);
[; ;adc.h: 2026: int ReadADC(void);
[; ;adc.h: 2040: void OpenADC ( unsigned char ,
[; ;adc.h: 2041: unsigned char ,
[; ;adc.h: 2042: unsigned char );
[; ;adc.h: 2084: void SetChanADC(unsigned char );
[; ;adc.h: 2100: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 38: void Close_ancomp( void );
[; ;ancomp.h: 39: void Open_ancomp(unsigned char config);
[; ;spi.h: 236: void OpenSPI1( unsigned char sync_mode,
[; ;spi.h: 237: unsigned char bus_mode,
[; ;spi.h: 238: unsigned char smp_phase );
[; ;spi.h: 240: signed char WriteSPI1( unsigned char data_out );
[; ;spi.h: 242: void getsSPI1( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 244: void putsSPI1( unsigned char *wrptr );
[; ;spi.h: 246: unsigned char ReadSPI1( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: signed char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: signed char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: signed char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: signed char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: signed char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: signed char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 77: unsigned Cap1OVF:1;
[; ;capture.h: 82: unsigned Cap2OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 474: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 475: unsigned int ReadCapture1 (void);
[; ;capture.h: 476: void CloseCapture1 (void);
[; ;capture.h: 484: void OpenCapture2 ( unsigned char config);
[; ;capture.h: 485: unsigned int ReadCapture2 (void);
[; ;capture.h: 486: void CloseCapture2 (void);
[; ;compare.h: 385: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 386: void CloseCompare1(void);
[; ;compare.h: 392: void OpenCompare2(unsigned char config, unsigned int period);
[; ;compare.h: 393: void CloseCompare2(void);
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 244: void OpenI2C1( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 264: unsigned char ReadI2C1( void );
[; ;i2c.h: 279: signed char WriteI2C1( unsigned char data_out );
[; ;i2c.h: 294: signed char getsI2C1( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 297: signed char putsI2C1( unsigned char *wrptr );
[; ;i2c.h: 305: signed char EEAckPolling1( unsigned char control );
[; ;i2c.h: 308: signed char EEByteWrite1( unsigned char control,
[; ;i2c.h: 309: unsigned char address,
[; ;i2c.h: 310: unsigned char data );
[; ;i2c.h: 313: signed int EECurrentAddRead1( unsigned char control );
[; ;i2c.h: 316: signed char EEPageWrite1( unsigned char control,
[; ;i2c.h: 317: unsigned char address,
[; ;i2c.h: 318: unsigned char *wrptr );
[; ;i2c.h: 321: signed int EERandomRead1( unsigned char control, unsigned char address );
[; ;i2c.h: 324: signed char EESequentialRead1( unsigned char control,
[; ;i2c.h: 325: unsigned char address,
[; ;i2c.h: 326: unsigned char *rdptr,
[; ;i2c.h: 327: unsigned char length );
[; ;mwire.h: 325: void OpenMwire( unsigned char sync_mode );
[; ;mwire.h: 327: unsigned char ReadMwire( unsigned char high_byte,
[; ;mwire.h: 328: unsigned char low_byte );
[; ;mwire.h: 341: signed char WriteMwire( unsigned char data_out );
[; ;mwire.h: 354: void getsMwire( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 467: void OpenPWM1 ( char period);
[; ;pwm.h: 468: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 477: void ClosePWM1 (void);
[; ;pwm.h: 485: void OpenPWM2 ( char period);
[; ;pwm.h: 486: void SetDCPWM2( unsigned int duty_cycle);
[; ;pwm.h: 492: void ClosePWM2 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: signed int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 236: void OpenTimer1 ( unsigned char config);
[; ;timers.h: 237: void CloseTimer1 (void);
[; ;timers.h: 238: unsigned int ReadTimer1 (void);
[; ;timers.h: 239: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;usart.h: 568: union USART
[; ;usart.h: 569: {
[; ;usart.h: 570: unsigned char val;
[; ;usart.h: 571: struct
[; ;usart.h: 572: {
[; ;usart.h: 573: unsigned RX_NINE:1;
[; ;usart.h: 574: unsigned TX_NINE:1;
[; ;usart.h: 575: unsigned FRAME_ERROR:1;
[; ;usart.h: 576: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 577: unsigned fill:4;
[; ;usart.h: 578: };
[; ;usart.h: 579: };
[; ;usart.h: 580: extern union USART USART_Status;
[; ;usart.h: 581: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 596: char ReadUSART (void);
[; ;usart.h: 597: void WriteUSART ( char data);
[; ;usart.h: 598: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 599: void putsUSART ( char *data);
[; ;usart.h: 600: void putrsUSART ( const  char *data);
[; ;usart.h: 654: void baudUSART ( unsigned char baudconfig);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;delays.h: 13: void Delay1TCYx(unsigned char);
[; ;delays.h: 19: void Delay10TCYx(unsigned char);
[; ;delays.h: 25: void Delay100TCYx(unsigned char);
[; ;delays.h: 31: void Delay1KTCYx(unsigned char);
[; ;delays.h: 37: void Delay10KTCYx(unsigned char);
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 42: extern void __nop(void);
[; ;pic18.h: 147: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 149: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 151: extern __nonreentrant void _delay3(unsigned char);
"26 led_organ.h
[p x WDTEN=OFF ]
"27
[p x STVREN=ON ]
"28
[p x XINST=OFF ]
"31
[p x CP0=OFF ]
"34
[p x FOSC=EC ]
"35
[p x FOSC2=ON ]
"36
[p x FCMEN=ON ]
"37
[p x IESO=ON ]
"40
[p x WDTPS=32768 ]
"43
[p x CCP2MX=DEFAULT ]
[; ;led_organ.h: 112: extern void demoLEDs();
[; ;led_organ.h: 113: extern void setupSPI();
[; ;led_organ.h: 114: extern void writeLEDSPI(uint8_t);
[; ;led_organ.h: 115: extern void setGainLevel(unsigned char);
[; ;led_organ.h: 116: extern int readMyADC(unsigned char);
"45 main.c
[v _main `(v ~T0 @X0 1 ef ]
"46
{
[; ;main.c: 45: void main(void)
[; ;main.c: 46: {
[e :U _main ]
[f ]
[; ;main.c: 50: ADCON1 = 0x0B;
"50
[e = _ADCON1 -> -> 11 `i `uc ]
[; ;main.c: 54: ADCON0 = 0x01;
"54
[e = _ADCON0 -> -> 1 `i `uc ]
[; ;main.c: 57: ADCON2 = 0xB5;
"57
[e = _ADCON2 -> -> 181 `i `uc ]
[; ;main.c: 60: TRISA = 0x0F;
"60
[e = _TRISA -> -> 15 `i `uc ]
[; ;main.c: 61: TRISB = 0x00;
"61
[e = _TRISB -> -> 0 `i `uc ]
[; ;main.c: 62: TRISC = 0x00;
"62
[e = _TRISC -> -> 0 `i `uc ]
[; ;main.c: 69: PORTA = 0x00;
"69
[e = _PORTA -> -> 0 `i `uc ]
[; ;main.c: 70: PORTB = 0x00;
"70
[e = _PORTB -> -> 0 `i `uc ]
[; ;main.c: 71: PORTC = 0x00;
"71
[e = _PORTC -> -> 0 `i `uc ]
[; ;main.c: 78: setupSPI();
"78
[e ( _setupSPI ..  ]
"81
[v _highLevel `i ~T0 @X0 1 a ]
[; ;main.c: 81: int highLevel = 0;
[e = _highLevel -> 0 `i ]
"82
[v _midLevel `i ~T0 @X0 1 a ]
[; ;main.c: 82: int midLevel = 0;
[e = _midLevel -> 0 `i ]
"83
[v _lowLevel `i ~T0 @X0 1 a ]
[; ;main.c: 83: int lowLevel = 0;
[e = _lowLevel -> 0 `i ]
"84
[v _mainLevel `i ~T0 @X0 1 a ]
[; ;main.c: 84: int mainLevel = 0;
[e = _mainLevel -> 0 `i ]
[; ;main.c: 97: TMR0IF = 0;
"97
[e = _TMR0IF -> -> 0 `i `b ]
[; ;main.c: 98: TMR0H = 0xF9;
"98
[e = _TMR0H -> -> 249 `i `uc ]
[; ;main.c: 99: TMR0L = 0xE4;
"99
[e = _TMR0L -> -> 228 `i `uc ]
[; ;main.c: 101: T0CON = 0x84;
"101
[e = _T0CON -> -> 132 `i `uc ]
"104
[v _currentGainLevel `i ~T0 @X0 1 a ]
[; ;main.c: 104: int currentGainLevel = 80;
[e = _currentGainLevel -> 80 `i ]
[; ;main.c: 106: setGainLevel(currentGainLevel);
"106
[e ( _setGainLevel (1 -> _currentGainLevel `uc ]
"109
[v _sampleCount `i ~T0 @X0 1 a ]
[; ;main.c: 109: int sampleCount = 0;
[e = _sampleCount -> 0 `i ]
"110
[v _total `l ~T0 @X0 1 a ]
[; ;main.c: 110: long total = 0;
[e = _total -> -> 0 `i `l ]
"111
[v _average `i ~T0 @X0 1 a ]
[; ;main.c: 111: int average = 0;
[e = _average -> 0 `i ]
"114
[v _PWMcount `i ~T0 @X0 1 a ]
[; ;main.c: 114: int PWMcount = 0;
[e = _PWMcount -> 0 `i ]
"115
[v _lowPWM `i ~T0 @X0 1 a ]
[; ;main.c: 115: int lowPWM = 0;
[e = _lowPWM -> 0 `i ]
"116
[v _midPWM `i ~T0 @X0 1 a ]
[; ;main.c: 116: int midPWM = 0;
[e = _midPWM -> 0 `i ]
"117
[v _highPWM `i ~T0 @X0 1 a ]
[; ;main.c: 117: int highPWM = 0;
[e = _highPWM -> 0 `i ]
"118
[v _fadeCounter `i ~T0 @X0 1 a ]
[; ;main.c: 118: int fadeCounter = 0;
[e = _fadeCounter -> 0 `i ]
"121
[v _mode `uc ~T0 @X0 1 a ]
[; ;main.c: 121: unsigned char mode = 0;
[e = _mode -> -> 0 `i `uc ]
"124
[v _tickCounter `i ~T0 @X0 1 a ]
[; ;main.c: 124: int tickCounter = 0;
[e = _tickCounter -> 0 `i ]
"127
[v _patternNumber `uc ~T0 @X0 1 a ]
[; ;main.c: 127: unsigned char patternNumber = 0;
[e = _patternNumber -> -> 0 `i `uc ]
"128
[v _sequenceNumber `uc ~T0 @X0 1 a ]
[; ;main.c: 128: unsigned char sequenceNumber = 0;
[e = _sequenceNumber -> -> 0 `i `uc ]
"129
[v _stepNumber `i ~T0 @X0 1 a ]
[; ;main.c: 129: int stepNumber = 0;
[e = _stepNumber -> 0 `i ]
"130
[v _currentStep `i ~T0 @X0 1 a ]
[; ;main.c: 130: int currentStep = 0;
[e = _currentStep -> 0 `i ]
"131
[v _brightness `uc ~T0 @X0 1 a ]
[; ;main.c: 131: unsigned char brightness = 0;
[e = _brightness -> -> 0 `i `uc ]
"132
[v _sequenceRepeats `i ~T0 @X0 1 a ]
[; ;main.c: 132: int sequenceRepeats = 0;
[e = _sequenceRepeats -> 0 `i ]
"135
[v _soundDetectedCount `i ~T0 @X0 1 a ]
[; ;main.c: 135: int soundDetectedCount = 0;
[e = _soundDetectedCount -> 0 `i ]
"136
[v _soundFlag `uc ~T0 @X0 1 a ]
[; ;main.c: 136: unsigned char soundFlag = 0;
[e = _soundFlag -> -> 0 `i `uc ]
"137
[v _clapCounter `i ~T0 @X0 1 a ]
[; ;main.c: 137: int clapCounter = 0;
[e = _clapCounter -> 0 `i ]
[; ;main.c: 139: while(1)
"139
[e :U 436 ]
[; ;main.c: 140: {
"140
{
[; ;main.c: 147: if (TMR0IF == 1)
"147
[e $ ! == -> _TMR0IF `i -> 1 `i 438  ]
[; ;main.c: 148: {
"148
{
[; ;main.c: 149: tickCounter++;
"149
[e ++ _tickCounter -> 1 `i ]
[; ;main.c: 150: if (tickCounter > 1000) tickCounter = 0;
"150
[e $ ! > _tickCounter -> 1000 `i 439  ]
[e = _tickCounter -> 0 `i ]
[e :U 439 ]
[; ;main.c: 153: TMR0H = 0xF9;
"153
[e = _TMR0H -> -> 249 `i `uc ]
[; ;main.c: 154: TMR0L = 0xE4;
"154
[e = _TMR0L -> -> 228 `i `uc ]
[; ;main.c: 155: TMR0IF = 0;
"155
[e = _TMR0IF -> -> 0 `i `b ]
"156
}
[e :U 438 ]
[; ;main.c: 156: }
[; ;main.c: 159: highLevel = readMyADC(0);
"159
[e = _highLevel ( _readMyADC (1 -> -> 0 `i `uc ]
[; ;main.c: 160: midLevel = readMyADC(1);
"160
[e = _midLevel ( _readMyADC (1 -> -> 1 `i `uc ]
[; ;main.c: 161: lowLevel = readMyADC(2);
"161
[e = _lowLevel ( _readMyADC (1 -> -> 2 `i `uc ]
[; ;main.c: 162: mainLevel = readMyADC(3);
"162
[e = _mainLevel ( _readMyADC (1 -> -> 3 `i `uc ]
[; ;main.c: 165: if (1 == 1 && 0 == 0)
"165
[e $ ! && == -> 1 `i -> 1 `i == -> 0 `i -> 0 `i 440  ]
[; ;main.c: 166: {
"166
{
[; ;main.c: 167: if (mode != 0)
"167
[e $ ! != -> _mode `i -> 0 `i 441  ]
[; ;main.c: 168: {
"168
{
[; ;main.c: 169: mode = 0;
"169
[e = _mode -> -> 0 `i `uc ]
[; ;main.c: 172: PORTBbits.RB3 = 0;
"172
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 173: PORTBbits.RB4 = 0;
"173
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 174: PORTBbits.RB5 = 0;
"174
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 175: PORTBbits.RB0 = 0;
"175
[e = . . _PORTBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 176: PORTBbits.RB1 = 0;
"176
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 177: PORTBbits.RB2 = 0;
"177
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 180: patternNumber = 0;
"180
[e = _patternNumber -> -> 0 `i `uc ]
[; ;main.c: 181: sequenceNumber = 0;
"181
[e = _sequenceNumber -> -> 0 `i `uc ]
[; ;main.c: 182: stepNumber = 0;
"182
[e = _stepNumber -> 0 `i ]
[; ;main.c: 183: currentStep = 0;
"183
[e = _currentStep -> 0 `i ]
[; ;main.c: 184: brightness = 0;
"184
[e = _brightness -> -> 0 `i `uc ]
[; ;main.c: 185: sequenceRepeats = 0;
"185
[e = _sequenceRepeats -> 0 `i ]
"186
}
[e :U 441 ]
"187
}
[e :U 440 ]
[; ;main.c: 186: }
[; ;main.c: 187: }
[; ;main.c: 189: if (1 == 0 && 0 == 0)
"189
[e $ ! && == -> 1 `i -> 0 `i == -> 0 `i -> 0 `i 442  ]
[; ;main.c: 190: {
"190
{
[; ;main.c: 191: if (mode != 1)
"191
[e $ ! != -> _mode `i -> 1 `i 443  ]
[; ;main.c: 192: {
"192
{
[; ;main.c: 193: mode = 1;
"193
[e = _mode -> -> 1 `i `uc ]
[; ;main.c: 196: PORTBbits.RB3 = 0;
"196
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 197: PORTBbits.RB4 = 0;
"197
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 198: PORTBbits.RB5 = 0;
"198
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 199: PORTBbits.RB0 = 0;
"199
[e = . . _PORTBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 200: PORTBbits.RB1 = 0;
"200
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 201: PORTBbits.RB2 = 0;
"201
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
"202
}
[e :U 443 ]
"203
}
[e :U 442 ]
[; ;main.c: 202: }
[; ;main.c: 203: }
[; ;main.c: 205: if (1 == 0 && 0 == 1)
"205
[e $ ! && == -> 1 `i -> 0 `i == -> 0 `i -> 1 `i 444  ]
[; ;main.c: 206: {
"206
{
[; ;main.c: 207: if (mode != 2)
"207
[e $ ! != -> _mode `i -> 2 `i 445  ]
[; ;main.c: 208: {
"208
{
[; ;main.c: 209: mode = 2;
"209
[e = _mode -> -> 2 `i `uc ]
[; ;main.c: 212: PORTBbits.RB3 = 0;
"212
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 213: PORTBbits.RB4 = 0;
"213
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 214: PORTBbits.RB5 = 0;
"214
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 215: PORTBbits.RB0 = 0;
"215
[e = . . _PORTBbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 216: PORTBbits.RB1 = 0;
"216
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 217: PORTBbits.RB2 = 0;
"217
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
"218
}
[e :U 445 ]
"219
}
[e :U 444 ]
[; ;main.c: 218: }
[; ;main.c: 219: }
[; ;main.c: 222: total += mainLevel;
"222
[e =+ _total -> _mainLevel `l ]
[; ;main.c: 223: sampleCount++;
"223
[e ++ _sampleCount -> 1 `i ]
[; ;main.c: 225: if (sampleCount == 200)
"225
[e $ ! == _sampleCount -> 200 `i 446  ]
[; ;main.c: 226: {
"226
{
[; ;main.c: 227: average = total / sampleCount;
"227
[e = _average -> / _total -> _sampleCount `l `i ]
[; ;main.c: 230: if (currentGainLevel <= 250 && currentGainLevel >= 10)
"230
[e $ ! && <= _currentGainLevel -> 250 `i >= _currentGainLevel -> 10 `i 447  ]
[; ;main.c: 231: {
"231
{
[; ;main.c: 232: if (average < 100) currentGainLevel += 4;
"232
[e $ ! < _average -> 100 `i 448  ]
[e =+ _currentGainLevel -> 4 `i ]
[e :U 448 ]
[; ;main.c: 233: if (average > 100) currentGainLevel -= 4;
"233
[e $ ! > _average -> 100 `i 449  ]
[e =- _currentGainLevel -> 4 `i ]
[e :U 449 ]
"234
}
[; ;main.c: 234: }
[e $U 450  ]
"235
[e :U 447 ]
[; ;main.c: 235: else
[; ;main.c: 236: {
"236
{
[; ;main.c: 237: if (currentGainLevel < 10) currentGainLevel = 10 + 1;
"237
[e $ ! < _currentGainLevel -> 10 `i 451  ]
[e = _currentGainLevel + -> 10 `i -> 1 `i ]
[e :U 451 ]
[; ;main.c: 238: if (currentGainLevel > 250) currentGainLevel = 250 - 1;
"238
[e $ ! > _currentGainLevel -> 250 `i 452  ]
[e = _currentGainLevel - -> 250 `i -> 1 `i ]
[e :U 452 ]
"239
}
[e :U 450 ]
[; ;main.c: 239: }
[; ;main.c: 241: setGainLevel(currentGainLevel);
"241
[e ( _setGainLevel (1 -> _currentGainLevel `uc ]
[; ;main.c: 243: sampleCount = 0;
"243
[e = _sampleCount -> 0 `i ]
[; ;main.c: 244: total = 0;
"244
[e = _total -> -> 0 `i `l ]
"245
}
[e :U 446 ]
[; ;main.c: 245: }
[; ;main.c: 249: if (mode == 1)
"249
[e $ ! == -> _mode `i -> 1 `i 453  ]
[; ;main.c: 250: {
"250
{
[; ;main.c: 251: if (soundFlag == 0)
"251
[e $ ! == -> _soundFlag `i -> 0 `i 454  ]
[; ;main.c: 252: {
"252
{
[; ;main.c: 253: if (average >= 80) soundDetectedCount++; else soundDetectedCount = 0;
"253
[e $ ! >= _average -> 80 `i 455  ]
[e ++ _soundDetectedCount -> 1 `i ]
[e $U 456  ]
[e :U 455 ]
[e = _soundDetectedCount -> 0 `i ]
[e :U 456 ]
[; ;main.c: 254: if (soundDetectedCount > 1500)
"254
[e $ ! > _soundDetectedCount -> 1500 `i 457  ]
[; ;main.c: 255: {
"255
{
[; ;main.c: 256: soundFlag = 1;
"256
[e = _soundFlag -> -> 1 `i `uc ]
[; ;main.c: 257: soundDetectedCount = 0;
"257
[e = _soundDetectedCount -> 0 `i ]
"258
}
[e :U 457 ]
"259
}
[; ;main.c: 258: }
[; ;main.c: 259: }
[e $U 458  ]
"260
[e :U 454 ]
[; ;main.c: 260: else
[; ;main.c: 261: {
"261
{
[; ;main.c: 262: if (average < 50) soundDetectedCount++; else soundDetectedCount = 0;
"262
[e $ ! < _average -> 50 `i 459  ]
[e ++ _soundDetectedCount -> 1 `i ]
[e $U 460  ]
[e :U 459 ]
[e = _soundDetectedCount -> 0 `i ]
[e :U 460 ]
[; ;main.c: 263: if (soundDetectedCount > 10000)
"263
[e $ ! > _soundDetectedCount -> 10000 `i 461  ]
[; ;main.c: 264: {
"264
{
[; ;main.c: 265: soundFlag = 0;
"265
[e = _soundFlag -> -> 0 `i `uc ]
[; ;main.c: 266: soundDetectedCount = 0;
"266
[e = _soundDetectedCount -> 0 `i ]
"267
}
[e :U 461 ]
"268
}
[e :U 458 ]
[; ;main.c: 267: }
[; ;main.c: 268: }
[; ;main.c: 270: if (soundFlag == 0) PORTBbits.RB3 = 1; else PORTBbits.RB3 = 0;
"270
[e $ ! == -> _soundFlag `i -> 0 `i 462  ]
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
[e $U 463  ]
[e :U 462 ]
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[e :U 463 ]
[; ;main.c: 273: if (soundFlag == 1) mode = 2; else mode = 0;
"273
[e $ ! == -> _soundFlag `i -> 1 `i 464  ]
[e = _mode -> -> 2 `i `uc ]
[e $U 465  ]
[e :U 464 ]
[e = _mode -> -> 0 `i `uc ]
[e :U 465 ]
"274
}
[e :U 453 ]
[; ;main.c: 274: }
[; ;main.c: 277: if (mode == 0)
"277
[e $ ! == -> _mode `i -> 0 `i 466  ]
[; ;main.c: 278: {
"278
{
[; ;main.c: 280: if ((highLevel > 600) && (clapCounter == 0))
"280
[e $ ! && > _highLevel -> 600 `i == _clapCounter -> 0 `i 467  ]
[; ;main.c: 281: {
"281
{
[; ;main.c: 282: clapCounter = 1;
"282
[e = _clapCounter -> 1 `i ]
"283
}
[e :U 467 ]
[; ;main.c: 283: }
[; ;main.c: 285: if (clapCounter > 0) clapCounter++;
"285
[e $ ! > _clapCounter -> 0 `i 468  ]
[e ++ _clapCounter -> 1 `i ]
[e :U 468 ]
[; ;main.c: 286: if (clapCounter > 1000)
"286
[e $ ! > _clapCounter -> 1000 `i 469  ]
[; ;main.c: 287: {
"287
{
[; ;main.c: 288: if (highLevel < 600)
"288
[e $ ! < _highLevel -> 600 `i 470  ]
[; ;main.c: 289: {
"289
{
[; ;main.c: 291: clapCounter = 0;
"291
[e = _clapCounter -> 0 `i ]
[; ;main.c: 292: patternNumber++;
"292
[e ++ _patternNumber -> -> 1 `i `uc ]
[; ;main.c: 293: sequenceNumber = 0;
"293
[e = _sequenceNumber -> -> 0 `i `uc ]
[; ;main.c: 294: stepNumber = 0;
"294
[e = _stepNumber -> 0 `i ]
[; ;main.c: 295: currentStep = 0;
"295
[e = _currentStep -> 0 `i ]
[; ;main.c: 296: brightness = 0;
"296
[e = _brightness -> -> 0 `i `uc ]
[; ;main.c: 297: sequenceRepeats = 0;
"297
[e = _sequenceRepeats -> 0 `i ]
[; ;main.c: 298: if (patternNumber > 4) patternNumber = 0;
"298
[e $ ! > -> _patternNumber `i -> 4 `i 471  ]
[e = _patternNumber -> -> 0 `i `uc ]
[e :U 471 ]
"299
}
[; ;main.c: 299: }
[e $U 472  ]
"300
[e :U 470 ]
[; ;main.c: 300: else clapCounter = 1;
[e = _clapCounter -> 1 `i ]
[e :U 472 ]
"301
}
[e :U 469 ]
[; ;main.c: 301: }
[; ;main.c: 303: if (clapCounter > 0) PORTBbits.RB5 = 1; else PORTBbits.RB5 = 0;
"303
[e $ ! > _clapCounter -> 0 `i 473  ]
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[e $U 474  ]
[e :U 473 ]
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[e :U 474 ]
[; ;main.c: 306: if (patternNumber == 0)
"306
[e $ ! == -> _patternNumber `i -> 0 `i 475  ]
[; ;main.c: 307: {
"307
{
[; ;main.c: 308: if (sequenceNumber == 0)
"308
[e $ ! == -> _sequenceNumber `i -> 0 `i 476  ]
[; ;main.c: 309: {
"309
{
[; ;main.c: 310: if (currentStep != stepNumber)
"310
[e $ ! != _currentStep _stepNumber 477  ]
[; ;main.c: 311: {
"311
{
[; ;main.c: 312: currentStep = stepNumber;
"312
[e = _currentStep _stepNumber ]
[; ;main.c: 313: if (currentStep < 16) brightness += 2; else brightness -= 2;
"313
[e $ ! < _currentStep -> 16 `i 478  ]
[e =+ _brightness -> -> 2 `i `uc ]
[e $U 479  ]
[e :U 478 ]
[e =- _brightness -> -> 2 `i `uc ]
[e :U 479 ]
"314
}
[e :U 477 ]
[; ;main.c: 314: }
[; ;main.c: 315: highPWM = brightness;
"315
[e = _highPWM -> _brightness `i ]
"316
}
[; ;main.c: 316: } else highPWM = 0;
[e $U 480  ]
[e :U 476 ]
[e = _highPWM -> 0 `i ]
[e :U 480 ]
[; ;main.c: 318: if (sequenceNumber == 1)
"318
[e $ ! == -> _sequenceNumber `i -> 1 `i 481  ]
[; ;main.c: 319: {
"319
{
[; ;main.c: 320: if (currentStep != stepNumber)
"320
[e $ ! != _currentStep _stepNumber 482  ]
[; ;main.c: 321: {
"321
{
[; ;main.c: 322: currentStep = stepNumber;
"322
[e = _currentStep _stepNumber ]
[; ;main.c: 324: if (currentStep < 16) brightness += 2; else brightness -= 2;
"324
[e $ ! < _currentStep -> 16 `i 483  ]
[e =+ _brightness -> -> 2 `i `uc ]
[e $U 484  ]
[e :U 483 ]
[e =- _brightness -> -> 2 `i `uc ]
[e :U 484 ]
"325
}
[e :U 482 ]
[; ;main.c: 325: }
[; ;main.c: 326: midPWM = brightness;
"326
[e = _midPWM -> _brightness `i ]
"327
}
[; ;main.c: 327: } else if (sequenceNumber != 3) midPWM = 0;
[e $U 485  ]
[e :U 481 ]
[e $ ! != -> _sequenceNumber `i -> 3 `i 486  ]
[e = _midPWM -> 0 `i ]
[e :U 486 ]
"329
[e :U 485 ]
[; ;main.c: 329: if (sequenceNumber == 2)
[e $ ! == -> _sequenceNumber `i -> 2 `i 487  ]
[; ;main.c: 330: {
"330
{
[; ;main.c: 331: if (currentStep != stepNumber)
"331
[e $ ! != _currentStep _stepNumber 488  ]
[; ;main.c: 332: {
"332
{
[; ;main.c: 333: currentStep = stepNumber;
"333
[e = _currentStep _stepNumber ]
[; ;main.c: 334: if (currentStep < 16) brightness += 2; else brightness -= 2;
"334
[e $ ! < _currentStep -> 16 `i 489  ]
[e =+ _brightness -> -> 2 `i `uc ]
[e $U 490  ]
[e :U 489 ]
[e =- _brightness -> -> 2 `i `uc ]
[e :U 490 ]
"335
}
[e :U 488 ]
[; ;main.c: 335: }
[; ;main.c: 336: lowPWM = brightness;
"336
[e = _lowPWM -> _brightness `i ]
"337
}
[; ;main.c: 337: } else lowPWM = 0;
[e $U 491  ]
[e :U 487 ]
[e = _lowPWM -> 0 `i ]
[e :U 491 ]
[; ;main.c: 339: if (sequenceNumber == 3)
"339
[e $ ! == -> _sequenceNumber `i -> 3 `i 492  ]
[; ;main.c: 340: {
"340
{
[; ;main.c: 341: if (currentStep != stepNumber)
"341
[e $ ! != _currentStep _stepNumber 493  ]
[; ;main.c: 342: {
"342
{
[; ;main.c: 343: currentStep = stepNumber;
"343
[e = _currentStep _stepNumber ]
[; ;main.c: 345: if (currentStep < 16) brightness += 2; else brightness -= 2;
"345
[e $ ! < _currentStep -> 16 `i 494  ]
[e =+ _brightness -> -> 2 `i `uc ]
[e $U 495  ]
[e :U 494 ]
[e =- _brightness -> -> 2 `i `uc ]
[e :U 495 ]
"346
}
[e :U 493 ]
[; ;main.c: 346: }
[; ;main.c: 347: midPWM = brightness;
"347
[e = _midPWM -> _brightness `i ]
"348
}
[; ;main.c: 348: } else if (sequenceNumber != 1) midPWM = 0;
[e $U 496  ]
[e :U 492 ]
[e $ ! != -> _sequenceNumber `i -> 1 `i 497  ]
[e = _midPWM -> 0 `i ]
[e :U 497 ]
"350
[e :U 496 ]
[; ;main.c: 350: if (tickCounter > 6)
[e $ ! > _tickCounter -> 6 `i 498  ]
[; ;main.c: 351: {
"351
{
[; ;main.c: 352: stepNumber++;
"352
[e ++ _stepNumber -> 1 `i ]
[; ;main.c: 353: tickCounter = 0;
"353
[e = _tickCounter -> 0 `i ]
[; ;main.c: 355: if (stepNumber == 31)
"355
[e $ ! == _stepNumber -> 31 `i 499  ]
[; ;main.c: 356: {
"356
{
[; ;main.c: 357: stepNumber = 0;
"357
[e = _stepNumber -> 0 `i ]
[; ;main.c: 358: sequenceNumber++;
"358
[e ++ _sequenceNumber -> -> 1 `i `uc ]
[; ;main.c: 359: brightness = 0;
"359
[e = _brightness -> -> 0 `i `uc ]
[; ;main.c: 361: if (sequenceNumber == 4)
"361
[e $ ! == -> _sequenceNumber `i -> 4 `i 500  ]
[; ;main.c: 362: {
"362
{
[; ;main.c: 363: sequenceNumber = 0;
"363
[e = _sequenceNumber -> -> 0 `i `uc ]
[; ;main.c: 364: sequenceRepeats++;
"364
[e ++ _sequenceRepeats -> 1 `i ]
[; ;main.c: 365: if (sequenceRepeats > 10)
"365
[e $ ! > _sequenceRepeats -> 10 `i 501  ]
[; ;main.c: 366: {
"366
{
[; ;main.c: 367: sequenceRepeats = 0;
"367
[e = _sequenceRepeats -> 0 `i ]
[; ;main.c: 368: patternNumber++;
"368
[e ++ _patternNumber -> -> 1 `i `uc ]
"369
}
[e :U 501 ]
"370
}
[e :U 500 ]
"371
}
[e :U 499 ]
"372
}
[e :U 498 ]
"373
}
[e :U 475 ]
[; ;main.c: 369: }
[; ;main.c: 370: }
[; ;main.c: 371: }
[; ;main.c: 372: }
[; ;main.c: 373: }
[; ;main.c: 376: if (patternNumber == 1)
"376
[e $ ! == -> _patternNumber `i -> 1 `i 502  ]
[; ;main.c: 377: {
"377
{
[; ;main.c: 378: highPWM = 31;
"378
[e = _highPWM -> 31 `i ]
[; ;main.c: 379: midPWM = 31;
"379
[e = _midPWM -> 31 `i ]
[; ;main.c: 380: lowPWM = 31;
"380
[e = _lowPWM -> 31 `i ]
[; ;main.c: 382: if (tickCounter > 8)
"382
[e $ ! > _tickCounter -> 8 `i 503  ]
[; ;main.c: 383: {
"383
{
[; ;main.c: 384: stepNumber++;
"384
[e ++ _stepNumber -> 1 `i ]
[; ;main.c: 385: tickCounter = 0;
"385
[e = _tickCounter -> 0 `i ]
[; ;main.c: 387: if (stepNumber == 3)
"387
[e $ ! == _stepNumber -> 3 `i 504  ]
[; ;main.c: 388: {
"388
{
[; ;main.c: 389: stepNumber = 0;
"389
[e = _stepNumber -> 0 `i ]
[; ;main.c: 390: sequenceNumber++;
"390
[e ++ _sequenceNumber -> -> 1 `i `uc ]
[; ;main.c: 391: brightness = 0;
"391
[e = _brightness -> -> 0 `i `uc ]
[; ;main.c: 393: if (sequenceNumber == 5)
"393
[e $ ! == -> _sequenceNumber `i -> 5 `i 505  ]
[; ;main.c: 394: {
"394
{
[; ;main.c: 395: sequenceNumber = 0;
"395
[e = _sequenceNumber -> -> 0 `i `uc ]
[; ;main.c: 396: sequenceRepeats++;
"396
[e ++ _sequenceRepeats -> 1 `i ]
[; ;main.c: 397: if (sequenceRepeats > 40)
"397
[e $ ! > _sequenceRepeats -> 40 `i 506  ]
[; ;main.c: 398: {
"398
{
[; ;main.c: 399: sequenceRepeats = 0;
"399
[e = _sequenceRepeats -> 0 `i ]
[; ;main.c: 400: patternNumber++;
"400
[e ++ _patternNumber -> -> 1 `i `uc ]
"401
}
[e :U 506 ]
"402
}
[e :U 505 ]
"403
}
[e :U 504 ]
"404
}
[e :U 503 ]
"405
}
[e :U 502 ]
[; ;main.c: 401: }
[; ;main.c: 402: }
[; ;main.c: 403: }
[; ;main.c: 404: }
[; ;main.c: 405: }
[; ;main.c: 408: if (patternNumber == 2)
"408
[e $ ! == -> _patternNumber `i -> 2 `i 507  ]
[; ;main.c: 409: {
"409
{
[; ;main.c: 410: if (sequenceNumber == 0)
"410
[e $ ! == -> _sequenceNumber `i -> 0 `i 508  ]
[; ;main.c: 411: {
"411
{
[; ;main.c: 412: if (stepNumber == 0) highPWM = 31; else highPWM = 0;
"412
[e $ ! == _stepNumber -> 0 `i 509  ]
[e = _highPWM -> 31 `i ]
[e $U 510  ]
[e :U 509 ]
[e = _highPWM -> 0 `i ]
[e :U 510 ]
[; ;main.c: 413: if (stepNumber == 1) midPWM = 31; else midPWM = 0;
"413
[e $ ! == _stepNumber -> 1 `i 511  ]
[e = _midPWM -> 31 `i ]
[e $U 512  ]
[e :U 511 ]
[e = _midPWM -> 0 `i ]
[e :U 512 ]
[; ;main.c: 414: if (stepNumber == 2) lowPWM = 31; else lowPWM = 0;
"414
[e $ ! == _stepNumber -> 2 `i 513  ]
[e = _lowPWM -> 31 `i ]
[e $U 514  ]
[e :U 513 ]
[e = _lowPWM -> 0 `i ]
[e :U 514 ]
"415
}
[e :U 508 ]
[; ;main.c: 415: }
[; ;main.c: 417: if (sequenceNumber == 1)
"417
[e $ ! == -> _sequenceNumber `i -> 1 `i 515  ]
[; ;main.c: 418: {
"418
{
[; ;main.c: 419: if (stepNumber == 0) highPWM = 31; else highPWM = 0;
"419
[e $ ! == _stepNumber -> 0 `i 516  ]
[e = _highPWM -> 31 `i ]
[e $U 517  ]
[e :U 516 ]
[e = _highPWM -> 0 `i ]
[e :U 517 ]
[; ;main.c: 420: if (stepNumber == 1) lowPWM = 31; else lowPWM = 0;
"420
[e $ ! == _stepNumber -> 1 `i 518  ]
[e = _lowPWM -> 31 `i ]
[e $U 519  ]
[e :U 518 ]
[e = _lowPWM -> 0 `i ]
[e :U 519 ]
[; ;main.c: 421: if (stepNumber == 2) midPWM = 31; else midPWM = 0;
"421
[e $ ! == _stepNumber -> 2 `i 520  ]
[e = _midPWM -> 31 `i ]
[e $U 521  ]
[e :U 520 ]
[e = _midPWM -> 0 `i ]
[e :U 521 ]
"422
}
[e :U 515 ]
[; ;main.c: 422: }
[; ;main.c: 424: if (sequenceNumber == 2)
"424
[e $ ! == -> _sequenceNumber `i -> 2 `i 522  ]
[; ;main.c: 425: {
"425
{
[; ;main.c: 426: if (stepNumber == 0) lowPWM = 31; else lowPWM = 0;
"426
[e $ ! == _stepNumber -> 0 `i 523  ]
[e = _lowPWM -> 31 `i ]
[e $U 524  ]
[e :U 523 ]
[e = _lowPWM -> 0 `i ]
[e :U 524 ]
[; ;main.c: 427: if (stepNumber == 1) highPWM = 31; else highPWM = 0;
"427
[e $ ! == _stepNumber -> 1 `i 525  ]
[e = _highPWM -> 31 `i ]
[e $U 526  ]
[e :U 525 ]
[e = _highPWM -> 0 `i ]
[e :U 526 ]
[; ;main.c: 428: if (stepNumber == 2) midPWM = 31; else midPWM = 0;
"428
[e $ ! == _stepNumber -> 2 `i 527  ]
[e = _midPWM -> 31 `i ]
[e $U 528  ]
[e :U 527 ]
[e = _midPWM -> 0 `i ]
[e :U 528 ]
"429
}
[e :U 522 ]
[; ;main.c: 429: }
[; ;main.c: 431: if (sequenceNumber == 3)
"431
[e $ ! == -> _sequenceNumber `i -> 3 `i 529  ]
[; ;main.c: 432: {
"432
{
[; ;main.c: 433: if (stepNumber == 0) lowPWM = 31; else highPWM = 0;
"433
[e $ ! == _stepNumber -> 0 `i 530  ]
[e = _lowPWM -> 31 `i ]
[e $U 531  ]
[e :U 530 ]
[e = _highPWM -> 0 `i ]
[e :U 531 ]
[; ;main.c: 434: if (stepNumber == 1) midPWM = 31; else lowPWM = 0;
"434
[e $ ! == _stepNumber -> 1 `i 532  ]
[e = _midPWM -> 31 `i ]
[e $U 533  ]
[e :U 532 ]
[e = _lowPWM -> 0 `i ]
[e :U 533 ]
[; ;main.c: 435: if (stepNumber == 2) highPWM = 31; else midPWM = 0;
"435
[e $ ! == _stepNumber -> 2 `i 534  ]
[e = _highPWM -> 31 `i ]
[e $U 535  ]
[e :U 534 ]
[e = _midPWM -> 0 `i ]
[e :U 535 ]
"436
}
[e :U 529 ]
[; ;main.c: 436: }
[; ;main.c: 438: if (sequenceNumber == 4)
"438
[e $ ! == -> _sequenceNumber `i -> 4 `i 536  ]
[; ;main.c: 439: {
"439
{
[; ;main.c: 440: if (stepNumber == 0) midPWM = 31; else midPWM = 0;
"440
[e $ ! == _stepNumber -> 0 `i 537  ]
[e = _midPWM -> 31 `i ]
[e $U 538  ]
[e :U 537 ]
[e = _midPWM -> 0 `i ]
[e :U 538 ]
[; ;main.c: 441: if (stepNumber == 1) highPWM = 31; else highPWM = 0;
"441
[e $ ! == _stepNumber -> 1 `i 539  ]
[e = _highPWM -> 31 `i ]
[e $U 540  ]
[e :U 539 ]
[e = _highPWM -> 0 `i ]
[e :U 540 ]
[; ;main.c: 442: if (stepNumber == 2) lowPWM = 31; else lowPWM = 0;
"442
[e $ ! == _stepNumber -> 2 `i 541  ]
[e = _lowPWM -> 31 `i ]
[e $U 542  ]
[e :U 541 ]
[e = _lowPWM -> 0 `i ]
[e :U 542 ]
"443
}
[e :U 536 ]
[; ;main.c: 443: }
[; ;main.c: 445: if (tickCounter > 8)
"445
[e $ ! > _tickCounter -> 8 `i 543  ]
[; ;main.c: 446: {
"446
{
[; ;main.c: 447: stepNumber++;
"447
[e ++ _stepNumber -> 1 `i ]
[; ;main.c: 448: tickCounter = 0;
"448
[e = _tickCounter -> 0 `i ]
[; ;main.c: 450: if (stepNumber == 3)
"450
[e $ ! == _stepNumber -> 3 `i 544  ]
[; ;main.c: 451: {
"451
{
[; ;main.c: 452: stepNumber = 0;
"452
[e = _stepNumber -> 0 `i ]
[; ;main.c: 453: sequenceNumber++;
"453
[e ++ _sequenceNumber -> -> 1 `i `uc ]
[; ;main.c: 454: brightness = 0;
"454
[e = _brightness -> -> 0 `i `uc ]
[; ;main.c: 456: if (sequenceNumber == 5)
"456
[e $ ! == -> _sequenceNumber `i -> 5 `i 545  ]
[; ;main.c: 457: {
"457
{
[; ;main.c: 458: sequenceNumber = 0;
"458
[e = _sequenceNumber -> -> 0 `i `uc ]
[; ;main.c: 459: sequenceRepeats++;
"459
[e ++ _sequenceRepeats -> 1 `i ]
[; ;main.c: 460: if (sequenceRepeats > 30)
"460
[e $ ! > _sequenceRepeats -> 30 `i 546  ]
[; ;main.c: 461: {
"461
{
[; ;main.c: 462: sequenceRepeats = 0;
"462
[e = _sequenceRepeats -> 0 `i ]
[; ;main.c: 463: patternNumber++;
"463
[e ++ _patternNumber -> -> 1 `i `uc ]
"464
}
[e :U 546 ]
"465
}
[e :U 545 ]
"466
}
[e :U 544 ]
"467
}
[e :U 543 ]
"468
}
[e :U 507 ]
[; ;main.c: 464: }
[; ;main.c: 465: }
[; ;main.c: 466: }
[; ;main.c: 467: }
[; ;main.c: 468: }
[; ;main.c: 471: if (patternNumber == 3)
"471
[e $ ! == -> _patternNumber `i -> 3 `i 547  ]
[; ;main.c: 472: {
"472
{
[; ;main.c: 473: if (sequenceNumber == 0)
"473
[e $ ! == -> _sequenceNumber `i -> 0 `i 548  ]
[; ;main.c: 474: {
"474
{
[; ;main.c: 475: if (currentStep != stepNumber)
"475
[e $ ! != _currentStep _stepNumber 549  ]
[; ;main.c: 476: {
"476
{
[; ;main.c: 477: currentStep = stepNumber;
"477
[e = _currentStep _stepNumber ]
[; ;main.c: 478: if (currentStep < 16) brightness += 2; else brightness -= 2;
"478
[e $ ! < _currentStep -> 16 `i 550  ]
[e =+ _brightness -> -> 2 `i `uc ]
[e $U 551  ]
[e :U 550 ]
[e =- _brightness -> -> 2 `i `uc ]
[e :U 551 ]
"479
}
[e :U 549 ]
[; ;main.c: 479: }
[; ;main.c: 480: highPWM = brightness;
"480
[e = _highPWM -> _brightness `i ]
[; ;main.c: 481: midPWM = brightness;
"481
[e = _midPWM -> _brightness `i ]
[; ;main.c: 482: lowPWM = brightness;
"482
[e = _lowPWM -> _brightness `i ]
"483
}
[e :U 548 ]
[; ;main.c: 483: }
[; ;main.c: 485: if (tickCounter > 3)
"485
[e $ ! > _tickCounter -> 3 `i 552  ]
[; ;main.c: 486: {
"486
{
[; ;main.c: 487: stepNumber++;
"487
[e ++ _stepNumber -> 1 `i ]
[; ;main.c: 488: tickCounter = 0;
"488
[e = _tickCounter -> 0 `i ]
[; ;main.c: 490: if (stepNumber == 31)
"490
[e $ ! == _stepNumber -> 31 `i 553  ]
[; ;main.c: 491: {
"491
{
[; ;main.c: 492: stepNumber = 0;
"492
[e = _stepNumber -> 0 `i ]
[; ;main.c: 493: sequenceNumber++;
"493
[e ++ _sequenceNumber -> -> 1 `i `uc ]
[; ;main.c: 494: brightness = 0;
"494
[e = _brightness -> -> 0 `i `uc ]
[; ;main.c: 496: if (sequenceNumber == 1)
"496
[e $ ! == -> _sequenceNumber `i -> 1 `i 554  ]
[; ;main.c: 497: {
"497
{
[; ;main.c: 498: sequenceNumber = 0;
"498
[e = _sequenceNumber -> -> 0 `i `uc ]
[; ;main.c: 499: sequenceRepeats++;
"499
[e ++ _sequenceRepeats -> 1 `i ]
[; ;main.c: 500: if (sequenceRepeats > 60)
"500
[e $ ! > _sequenceRepeats -> 60 `i 555  ]
[; ;main.c: 501: {
"501
{
[; ;main.c: 502: sequenceRepeats = 0;
"502
[e = _sequenceRepeats -> 0 `i ]
[; ;main.c: 503: patternNumber++;
"503
[e ++ _patternNumber -> -> 1 `i `uc ]
"504
}
[e :U 555 ]
"505
}
[e :U 554 ]
"506
}
[e :U 553 ]
"507
}
[e :U 552 ]
"508
}
[e :U 547 ]
[; ;main.c: 504: }
[; ;main.c: 505: }
[; ;main.c: 506: }
[; ;main.c: 507: }
[; ;main.c: 508: }
[; ;main.c: 511: if (patternNumber == 4)
"511
[e $ ! == -> _patternNumber `i -> 4 `i 556  ]
[; ;main.c: 512: {
"512
{
[; ;main.c: 513: if (sequenceNumber == 0)
"513
[e $ ! == -> _sequenceNumber `i -> 0 `i 557  ]
[; ;main.c: 514: {
"514
{
[; ;main.c: 515: if (stepNumber == 0) highPWM = 31; else highPWM = 0;
"515
[e $ ! == _stepNumber -> 0 `i 558  ]
[e = _highPWM -> 31 `i ]
[e $U 559  ]
[e :U 558 ]
[e = _highPWM -> 0 `i ]
[e :U 559 ]
[; ;main.c: 516: if (stepNumber == 1) midPWM = 31; else if (stepNumber != 3) midPWM = 0;
"516
[e $ ! == _stepNumber -> 1 `i 560  ]
[e = _midPWM -> 31 `i ]
[e $U 561  ]
[e :U 560 ]
[e $ ! != _stepNumber -> 3 `i 562  ]
[e = _midPWM -> 0 `i ]
[e :U 562 ]
"517
[e :U 561 ]
[; ;main.c: 517: if (stepNumber == 2) lowPWM = 31; else lowPWM = 0;
[e $ ! == _stepNumber -> 2 `i 563  ]
[e = _lowPWM -> 31 `i ]
[e $U 564  ]
[e :U 563 ]
[e = _lowPWM -> 0 `i ]
[e :U 564 ]
[; ;main.c: 518: if (stepNumber == 3) midPWM = 31; else if (stepNumber != 1) midPWM = 0;
"518
[e $ ! == _stepNumber -> 3 `i 565  ]
[e = _midPWM -> 31 `i ]
[e $U 566  ]
[e :U 565 ]
[e $ ! != _stepNumber -> 1 `i 567  ]
[e = _midPWM -> 0 `i ]
[e :U 567 ]
"519
[e :U 566 ]
}
[e :U 557 ]
[; ;main.c: 519: }
[; ;main.c: 521: if (tickCounter > 8)
"521
[e $ ! > _tickCounter -> 8 `i 568  ]
[; ;main.c: 522: {
"522
{
[; ;main.c: 523: stepNumber++;
"523
[e ++ _stepNumber -> 1 `i ]
[; ;main.c: 524: tickCounter = 0;
"524
[e = _tickCounter -> 0 `i ]
[; ;main.c: 526: if (stepNumber == 4)
"526
[e $ ! == _stepNumber -> 4 `i 569  ]
[; ;main.c: 527: {
"527
{
[; ;main.c: 528: stepNumber = 0;
"528
[e = _stepNumber -> 0 `i ]
[; ;main.c: 529: sequenceNumber++;
"529
[e ++ _sequenceNumber -> -> 1 `i `uc ]
[; ;main.c: 530: brightness = 0;
"530
[e = _brightness -> -> 0 `i `uc ]
[; ;main.c: 532: if (sequenceNumber == 1)
"532
[e $ ! == -> _sequenceNumber `i -> 1 `i 570  ]
[; ;main.c: 533: {
"533
{
[; ;main.c: 534: sequenceNumber = 0;
"534
[e = _sequenceNumber -> -> 0 `i `uc ]
[; ;main.c: 535: sequenceRepeats++;
"535
[e ++ _sequenceRepeats -> 1 `i ]
[; ;main.c: 536: if (sequenceRepeats > 100)
"536
[e $ ! > _sequenceRepeats -> 100 `i 571  ]
[; ;main.c: 537: {
"537
{
[; ;main.c: 538: sequenceRepeats = 0;
"538
[e = _sequenceRepeats -> 0 `i ]
[; ;main.c: 539: patternNumber++;
"539
[e ++ _patternNumber -> -> 1 `i `uc ]
"540
}
[e :U 571 ]
"541
}
[e :U 570 ]
"542
}
[e :U 569 ]
"543
}
[e :U 568 ]
"544
}
[e :U 556 ]
[; ;main.c: 540: }
[; ;main.c: 541: }
[; ;main.c: 542: }
[; ;main.c: 543: }
[; ;main.c: 544: }
[; ;main.c: 547: if (patternNumber > 4) patternNumber = 0;
"547
[e $ ! > -> _patternNumber `i -> 4 `i 572  ]
[e = _patternNumber -> -> 0 `i `uc ]
[e :U 572 ]
[; ;main.c: 550: if (highPWM > PWMcount) PORTBbits.RB2 = 1; else PORTBbits.RB2 = 0;
"550
[e $ ! > _highPWM _PWMcount 573  ]
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[e $U 574  ]
[e :U 573 ]
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[e :U 574 ]
[; ;main.c: 551: if (midPWM > PWMcount) PORTBbits.RB1 = 1; else PORTBbits.RB1 = 0;
"551
[e $ ! > _midPWM _PWMcount 575  ]
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[e $U 576  ]
[e :U 575 ]
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[e :U 576 ]
[; ;main.c: 552: if (lowPWM > PWMcount) PORTBbits.RB0 = 1; else PORTBbits.RB0 = 0;
"552
[e $ ! > _lowPWM _PWMcount 577  ]
[e = . . _PORTBbits 0 0 -> -> 1 `i `uc ]
[e $U 578  ]
[e :U 577 ]
[e = . . _PORTBbits 0 0 -> -> 0 `i `uc ]
[e :U 578 ]
[; ;main.c: 555: PWMcount++;
"555
[e ++ _PWMcount -> 1 `i ]
[; ;main.c: 556: if (PWMcount > 31) PWMcount = 0;
"556
[e $ ! > _PWMcount -> 31 `i 579  ]
[e = _PWMcount -> 0 `i ]
[e :U 579 ]
"557
}
[e :U 466 ]
[; ;main.c: 557: }
[; ;main.c: 560: if (mode == 2)
"560
[e $ ! == -> _mode `i -> 2 `i 580  ]
[; ;main.c: 561: {
"561
{
[; ;main.c: 563: if (fadeCounter == 0)
"563
[e $ ! == _fadeCounter -> 0 `i 581  ]
[; ;main.c: 564: {
"564
{
[; ;main.c: 565: if (highPWM > 0) highPWM--;
"565
[e $ ! > _highPWM -> 0 `i 582  ]
[e -- _highPWM -> 1 `i ]
[e :U 582 ]
[; ;main.c: 566: if (midPWM > 0) midPWM--;
"566
[e $ ! > _midPWM -> 0 `i 583  ]
[e -- _midPWM -> 1 `i ]
[e :U 583 ]
[; ;main.c: 567: if (lowPWM > 0) lowPWM--;
"567
[e $ ! > _lowPWM -> 0 `i 584  ]
[e -- _lowPWM -> 1 `i ]
[e :U 584 ]
"568
}
[e :U 581 ]
[; ;main.c: 568: }
[; ;main.c: 571: if (highLevel > 150) highPWM = 31;
"571
[e $ ! > _highLevel -> 150 `i 585  ]
[e = _highPWM -> 31 `i ]
[e :U 585 ]
[; ;main.c: 572: if (midLevel > 520) midPWM = 31;
"572
[e $ ! > _midLevel -> 520 `i 586  ]
[e = _midPWM -> 31 `i ]
[e :U 586 ]
[; ;main.c: 573: if (lowLevel > 470) lowPWM = 31;
"573
[e $ ! > _lowLevel -> 470 `i 587  ]
[e = _lowPWM -> 31 `i ]
[e :U 587 ]
[; ;main.c: 576: if (highPWM > PWMcount) PORTBbits.RB2 = 1; else PORTBbits.RB2 = 0;
"576
[e $ ! > _highPWM _PWMcount 588  ]
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[e $U 589  ]
[e :U 588 ]
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[e :U 589 ]
[; ;main.c: 577: if (midPWM > PWMcount) PORTBbits.RB1 = 1; else PORTBbits.RB1 = 0;
"577
[e $ ! > _midPWM _PWMcount 590  ]
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[e $U 591  ]
[e :U 590 ]
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[e :U 591 ]
[; ;main.c: 578: if (lowPWM > PWMcount) PORTBbits.RB0 = 1; else PORTBbits.RB0 = 0;
"578
[e $ ! > _lowPWM _PWMcount 592  ]
[e = . . _PORTBbits 0 0 -> -> 1 `i `uc ]
[e $U 593  ]
[e :U 592 ]
[e = . . _PORTBbits 0 0 -> -> 0 `i `uc ]
[e :U 593 ]
[; ;main.c: 581: if (highPWM > PWMcount) PORTBbits.RB5 = 1; else PORTBbits.RB5 = 0;
"581
[e $ ! > _highPWM _PWMcount 594  ]
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[e $U 595  ]
[e :U 594 ]
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[e :U 595 ]
[; ;main.c: 582: if (midPWM > PWMcount) PORTBbits.RB4 = 1; else PORTBbits.RB4 = 0;
"582
[e $ ! > _midPWM _PWMcount 596  ]
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[e $U 597  ]
[e :U 596 ]
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[e :U 597 ]
[; ;main.c: 583: if (lowPWM > PWMcount) PORTBbits.RB3 = 1; else PORTBbits.RB3 = 0;
"583
[e $ ! > _lowPWM _PWMcount 598  ]
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
[e $U 599  ]
[e :U 598 ]
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[e :U 599 ]
[; ;main.c: 586: PWMcount++;
"586
[e ++ _PWMcount -> 1 `i ]
[; ;main.c: 587: if (PWMcount > 31) PWMcount = 0;
"587
[e $ ! > _PWMcount -> 31 `i 600  ]
[e = _PWMcount -> 0 `i ]
[e :U 600 ]
[; ;main.c: 590: fadeCounter++;
"590
[e ++ _fadeCounter -> 1 `i ]
[; ;main.c: 591: if (fadeCounter > 30) fadeCounter = 0;
"591
[e $ ! > _fadeCounter -> 30 `i 601  ]
[e = _fadeCounter -> 0 `i ]
[e :U 601 ]
"592
}
[e :U 580 ]
"593
}
[e :U 435 ]
"139
[e $U 436  ]
[e :U 437 ]
[; ;main.c: 592: }
[; ;main.c: 593: }
[; ;main.c: 594: }
"594
[e :UE 434 ]
}
"597
[v _readMyADC `(i ~T0 @X0 1 ef1`uc ]
"598
{
[; ;main.c: 597: int readMyADC(unsigned char ADCnumber)
[; ;main.c: 598: {
[e :U _readMyADC ]
"597
[v _ADCnumber `uc ~T0 @X0 1 r1 ]
"598
[f ]
"599
[v _result `i ~T0 @X0 1 a ]
[; ;main.c: 599: int result;
[; ;main.c: 602: switch(ADCnumber)
"602
[e $U 604  ]
[; ;main.c: 603: {
"603
{
[; ;main.c: 604: case 0: ADCON0 = 0b00000001;
"604
[e :U 605 ]
[e = _ADCON0 -> -> 1 `i `uc ]
[; ;main.c: 605: break;
"605
[e $U 603  ]
[; ;main.c: 606: case 1: ADCON0 = 0b00000101;
"606
[e :U 606 ]
[e = _ADCON0 -> -> 5 `i `uc ]
[; ;main.c: 607: break;
"607
[e $U 603  ]
[; ;main.c: 608: case 2: ADCON0 = 0b00001001;
"608
[e :U 607 ]
[e = _ADCON0 -> -> 9 `i `uc ]
[; ;main.c: 609: break;
"609
[e $U 603  ]
[; ;main.c: 610: case 3: ADCON0 = 0b00001101;
"610
[e :U 608 ]
[e = _ADCON0 -> -> 13 `i `uc ]
[; ;main.c: 611: break;
"611
[e $U 603  ]
"612
}
[; ;main.c: 612: }
[e $U 603  ]
"602
[e :U 604 ]
[e [\ _ADCnumber , $ -> -> 0 `i `uc 605
 , $ -> -> 1 `i `uc 606
 , $ -> -> 2 `i `uc 607
 , $ -> -> 3 `i `uc 608
 603 ]
"612
[e :U 603 ]
[; ;main.c: 615: ADCON0 |= 0x02;
"615
[e =| _ADCON0 -> -> 2 `i `uc ]
[; ;main.c: 618: while(GODONE);
"618
[e $U 609  ]
[e :U 610 ]
[e :U 609 ]
[e $ _GODONE 610  ]
[e :U 611 ]
[; ;main.c: 621: result = ADRESL;
"621
[e = _result -> _ADRESL `i ]
[; ;main.c: 622: result += (ADRESH << 8);
"622
[e =+ _result << -> _ADRESH `i -> 8 `i ]
[; ;main.c: 624: return result;
"624
[e ) _result ]
[e $UE 602  ]
[; ;main.c: 625: }
"625
[e :UE 602 ]
}
