{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 11:15:25 2018 " "Info: Processing started: Thu Dec 06 11:15:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_LIGHT -c MY_LIGHT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_LIGHT -c MY_LIGHT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "A_NUM\[3\] " "Warning: Node \"A_NUM\[3\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "A_NUM\[1\] " "Warning: Node \"A_NUM\[1\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "A_NUM\[4\] " "Warning: Node \"A_NUM\[4\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "A_NUM\[2\] " "Warning: Node \"A_NUM\[2\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "B_NUM\[3\] " "Warning: Node \"B_NUM\[3\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "B_NUM\[4\] " "Warning: Node \"B_NUM\[4\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "B_NUM\[2\] " "Warning: Node \"B_NUM\[2\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "B_NUM\[1\] " "Warning: Node \"B_NUM\[1\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "A_NUM\[0\] " "Warning: Node \"A_NUM\[0\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "A_LIGHT\[0\]\$latch " "Warning: Node \"A_LIGHT\[0\]\$latch\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "A_LIGHT\[1\]\$latch " "Warning: Node \"A_LIGHT\[1\]\$latch\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "A_LIGHT\[2\]\$latch " "Warning: Node \"A_LIGHT\[2\]\$latch\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "B_NUM\[0\] " "Warning: Node \"B_NUM\[0\]\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "B_LIGHT\[0\]\$latch " "Warning: Node \"B_LIGHT\[0\]\$latch\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "B_LIGHT\[1\]\$latch " "Warning: Node \"B_LIGHT\[1\]\$latch\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "B_LIGHT\[2\]\$latch " "Warning: Node \"B_LIGHT\[2\]\$latch\" is a latch" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "COUNT\[1\] " "Info: Detected ripple clock \"COUNT\[1\]\" as buffer" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNT\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNT\[2\] " "Info: Detected ripple clock \"COUNT\[2\]\" as buffer" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNT\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "B_NUM\[3\]~1897 " "Info: Detected gated clock \"B_NUM\[3\]~1897\" as buffer" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "B_NUM\[3\]~1897" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNT\[5\] " "Info: Detected ripple clock \"COUNT\[5\]\" as buffer" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNT\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNT\[3\] " "Info: Detected ripple clock \"COUNT\[3\]\" as buffer" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNT\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "A_NUM\[0\]~844 " "Info: Detected gated clock \"A_NUM\[0\]~844\" as buffer" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_NUM\[0\]~844" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNT\[4\] " "Info: Detected ripple clock \"COUNT\[4\]\" as buffer" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNT\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COUNT\[2\] register COUNT\[4\] 299.49 MHz 3.339 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 299.49 MHz between source register \"COUNT\[2\]\" and destination register \"COUNT\[4\]\" (period= 3.339 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.125 ns + Longest register register " "Info: + Longest register to register delay is 3.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT\[2\] 1 REG LCFF_X43_Y25_N21 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT[2] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.275 ns) 0.627 ns B_NUM\[3\]~1897 2 COMB LCCOMB_X43_Y25_N0 6 " "Info: 2: + IC(0.352 ns) + CELL(0.275 ns) = 0.627 ns; Loc. = LCCOMB_X43_Y25_N0; Fanout = 6; COMB Node = 'B_NUM\[3\]~1897'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { COUNT[2] B_NUM[3]~1897 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.275 ns) 1.388 ns A_NUM\[0\]~844 3 COMB LCCOMB_X44_Y25_N16 9 " "Info: 3: + IC(0.486 ns) + CELL(0.275 ns) = 1.388 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 9; COMB Node = 'A_NUM\[0\]~844'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { B_NUM[3]~1897 A_NUM[0]~844 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 1.983 ns COUNT\[0\]~353 4 COMB LCCOMB_X45_Y25_N0 6 " "Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 1.983 ns; Loc. = LCCOMB_X45_Y25_N0; Fanout = 6; COMB Node = 'COUNT\[0\]~353'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { A_NUM[0]~844 COUNT[0]~353 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.510 ns) 3.125 ns COUNT\[4\] 5 REG LCFF_X43_Y25_N25 12 " "Info: 5: + IC(0.632 ns) + CELL(0.510 ns) = 3.125 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { COUNT[0]~353 COUNT[4] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 38.72 % ) " "Info: Total cell delay = 1.210 ns ( 38.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.915 ns ( 61.28 % ) " "Info: Total interconnect delay = 1.915 ns ( 61.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { COUNT[2] B_NUM[3]~1897 A_NUM[0]~844 COUNT[0]~353 COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.125 ns" { COUNT[2] {} B_NUM[3]~1897 {} A_NUM[0]~844 {} COUNT[0]~353 {} COUNT[4] {} } { 0.000ns 0.352ns 0.486ns 0.445ns 0.632ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.999 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.537 ns) 2.999 ns COUNT\[4\] 2 REG LCFF_X43_Y25_N25 12 " "Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { CLK COUNT[4] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 50.55 % ) " "Info: Total cell delay = 1.516 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 49.45 % ) " "Info: Total interconnect delay = 1.483 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[4] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.999 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.537 ns) 2.999 ns COUNT\[2\] 2 REG LCFF_X43_Y25_N21 13 " "Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { CLK COUNT[2] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 50.55 % ) " "Info: Total cell delay = 1.516 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 49.45 % ) " "Info: Total interconnect delay = 1.483 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[2] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[4] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[2] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.125 ns" { COUNT[2] B_NUM[3]~1897 A_NUM[0]~844 COUNT[0]~353 COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.125 ns" { COUNT[2] {} B_NUM[3]~1897 {} A_NUM[0]~844 {} COUNT[0]~353 {} COUNT[4] {} } { 0.000ns 0.352ns 0.486ns 0.445ns 0.632ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.510ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[4] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[2] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 60 " "Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "COUNT\[2\] B_NUM\[2\] CLK 3.042 ns " "Info: Found hold time violation between source  pin or register \"COUNT\[2\]\" and destination pin or register \"B_NUM\[2\]\" for clock \"CLK\" (Hold time is 3.042 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.748 ns + Largest " "Info: + Largest clock skew is 4.748 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.747 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.787 ns) 3.249 ns COUNT\[2\] 2 REG LCFF_X43_Y25_N21 13 " "Info: 2: + IC(1.483 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { CLK COUNT[2] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.275 ns) 3.876 ns B_NUM\[3\]~1897 3 COMB LCCOMB_X43_Y25_N0 6 " "Info: 3: + IC(0.352 ns) + CELL(0.275 ns) = 3.876 ns; Loc. = LCCOMB_X43_Y25_N0; Fanout = 6; COMB Node = 'B_NUM\[3\]~1897'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { COUNT[2] B_NUM[3]~1897 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.275 ns) 4.637 ns A_NUM\[0\]~844 4 COMB LCCOMB_X44_Y25_N16 9 " "Info: 4: + IC(0.486 ns) + CELL(0.275 ns) = 4.637 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 9; COMB Node = 'A_NUM\[0\]~844'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { B_NUM[3]~1897 A_NUM[0]~844 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.000 ns) 6.278 ns A_NUM\[0\]~844clkctrl 5 COMB CLKCTRL_G6 10 " "Info: 5: + IC(1.641 ns) + CELL(0.000 ns) = 6.278 ns; Loc. = CLKCTRL_G6; Fanout = 10; COMB Node = 'A_NUM\[0\]~844clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { A_NUM[0]~844 A_NUM[0]~844clkctrl } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.150 ns) 7.747 ns B_NUM\[2\] 6 REG LCCOMB_X43_Y25_N6 5 " "Info: 6: + IC(1.319 ns) + CELL(0.150 ns) = 7.747 ns; Loc. = LCCOMB_X43_Y25_N6; Fanout = 5; REG Node = 'B_NUM\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { A_NUM[0]~844clkctrl B_NUM[2] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.466 ns ( 31.83 % ) " "Info: Total cell delay = 2.466 ns ( 31.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.281 ns ( 68.17 % ) " "Info: Total interconnect delay = 5.281 ns ( 68.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.747 ns" { CLK COUNT[2] B_NUM[3]~1897 A_NUM[0]~844 A_NUM[0]~844clkctrl B_NUM[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.747 ns" { CLK {} CLK~combout {} COUNT[2] {} B_NUM[3]~1897 {} A_NUM[0]~844 {} A_NUM[0]~844clkctrl {} B_NUM[2] {} } { 0.000ns 0.000ns 1.483ns 0.352ns 0.486ns 1.641ns 1.319ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.999 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.537 ns) 2.999 ns COUNT\[2\] 2 REG LCFF_X43_Y25_N21 13 " "Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { CLK COUNT[2] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 50.55 % ) " "Info: Total cell delay = 1.516 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 49.45 % ) " "Info: Total interconnect delay = 1.483 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[2] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.747 ns" { CLK COUNT[2] B_NUM[3]~1897 A_NUM[0]~844 A_NUM[0]~844clkctrl B_NUM[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.747 ns" { CLK {} CLK~combout {} COUNT[2] {} B_NUM[3]~1897 {} A_NUM[0]~844 {} A_NUM[0]~844clkctrl {} B_NUM[2] {} } { 0.000ns 0.000ns 1.483ns 0.352ns 0.486ns 1.641ns 1.319ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[2] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.456 ns - Shortest register register " "Info: - Shortest register to register delay is 1.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT\[2\] 1 REG LCFF_X43_Y25_N21 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNT[2] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.420 ns) 0.931 ns B_NUM\[2\]~1901 2 COMB LCCOMB_X43_Y25_N4 1 " "Info: 2: + IC(0.511 ns) + CELL(0.420 ns) = 0.931 ns; Loc. = LCCOMB_X43_Y25_N4; Fanout = 1; COMB Node = 'B_NUM\[2\]~1901'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { COUNT[2] B_NUM[2]~1901 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 1.456 ns B_NUM\[2\] 3 REG LCCOMB_X43_Y25_N6 5 " "Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 1.456 ns; Loc. = LCCOMB_X43_Y25_N6; Fanout = 5; REG Node = 'B_NUM\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { B_NUM[2]~1901 B_NUM[2] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.691 ns ( 47.46 % ) " "Info: Total cell delay = 0.691 ns ( 47.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.765 ns ( 52.54 % ) " "Info: Total interconnect delay = 0.765 ns ( 52.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { COUNT[2] B_NUM[2]~1901 B_NUM[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.456 ns" { COUNT[2] {} B_NUM[2]~1901 {} B_NUM[2] {} } { 0.000ns 0.511ns 0.254ns } { 0.000ns 0.420ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.747 ns" { CLK COUNT[2] B_NUM[3]~1897 A_NUM[0]~844 A_NUM[0]~844clkctrl B_NUM[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.747 ns" { CLK {} CLK~combout {} COUNT[2] {} B_NUM[3]~1897 {} A_NUM[0]~844 {} A_NUM[0]~844clkctrl {} B_NUM[2] {} } { 0.000ns 0.000ns 1.483ns 0.352ns 0.486ns 1.641ns 1.319ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[2] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { COUNT[2] B_NUM[2]~1901 B_NUM[2] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.456 ns" { COUNT[2] {} B_NUM[2]~1901 {} B_NUM[2] {} } { 0.000ns 0.511ns 0.254ns } { 0.000ns 0.420ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "COUNT\[4\] EN CLK 4.682 ns register " "Info: tsu for register \"COUNT\[4\]\" (data pin = \"EN\", clock pin = \"CLK\") is 4.682 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.717 ns + Longest pin register " "Info: + Longest pin to register delay is 7.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns EN 1 PIN PIN_B18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 1; PIN Node = 'EN'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.149 ns) 5.813 ns COUNT\[0\]~354 2 COMB LCCOMB_X45_Y33_N0 6 " "Info: 2: + IC(4.814 ns) + CELL(0.149 ns) = 5.813 ns; Loc. = LCCOMB_X45_Y33_N0; Fanout = 6; COMB Node = 'COUNT\[0\]~354'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { EN COUNT[0]~354 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.660 ns) 7.717 ns COUNT\[4\] 3 REG LCFF_X43_Y25_N25 12 " "Info: 3: + IC(1.244 ns) + CELL(0.660 ns) = 7.717 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { COUNT[0]~354 COUNT[4] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 21.50 % ) " "Info: Total cell delay = 1.659 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.058 ns ( 78.50 % ) " "Info: Total interconnect delay = 6.058 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.717 ns" { EN COUNT[0]~354 COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.717 ns" { EN {} EN~combout {} COUNT[0]~354 {} COUNT[4] {} } { 0.000ns 0.000ns 4.814ns 1.244ns } { 0.000ns 0.850ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.999 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.537 ns) 2.999 ns COUNT\[4\] 2 REG LCFF_X43_Y25_N25 12 " "Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { CLK COUNT[4] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 50.55 % ) " "Info: Total cell delay = 1.516 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 49.45 % ) " "Info: Total interconnect delay = 1.483 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[4] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.717 ns" { EN COUNT[0]~354 COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.717 ns" { EN {} EN~combout {} COUNT[0]~354 {} COUNT[4] {} } { 0.000ns 0.000ns 4.814ns 1.244ns } { 0.000ns 0.850ns 0.149ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[4] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK A_NUM10\[0\] A_NUM\[3\] 14.682 ns register " "Info: tco from clock \"CLK\" to destination pin \"A_NUM10\[0\]\" through register \"A_NUM\[3\]\" is 14.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.741 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.787 ns) 3.249 ns COUNT\[2\] 2 REG LCFF_X43_Y25_N21 13 " "Info: 2: + IC(1.483 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { CLK COUNT[2] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.275 ns) 3.876 ns B_NUM\[3\]~1897 3 COMB LCCOMB_X43_Y25_N0 6 " "Info: 3: + IC(0.352 ns) + CELL(0.275 ns) = 3.876 ns; Loc. = LCCOMB_X43_Y25_N0; Fanout = 6; COMB Node = 'B_NUM\[3\]~1897'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { COUNT[2] B_NUM[3]~1897 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.275 ns) 4.637 ns A_NUM\[0\]~844 4 COMB LCCOMB_X44_Y25_N16 9 " "Info: 4: + IC(0.486 ns) + CELL(0.275 ns) = 4.637 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 9; COMB Node = 'A_NUM\[0\]~844'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { B_NUM[3]~1897 A_NUM[0]~844 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.000 ns) 6.278 ns A_NUM\[0\]~844clkctrl 5 COMB CLKCTRL_G6 10 " "Info: 5: + IC(1.641 ns) + CELL(0.000 ns) = 6.278 ns; Loc. = CLKCTRL_G6; Fanout = 10; COMB Node = 'A_NUM\[0\]~844clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { A_NUM[0]~844 A_NUM[0]~844clkctrl } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.150 ns) 7.741 ns A_NUM\[3\] 6 REG LCCOMB_X41_Y25_N12 5 " "Info: 6: + IC(1.313 ns) + CELL(0.150 ns) = 7.741 ns; Loc. = LCCOMB_X41_Y25_N12; Fanout = 5; REG Node = 'A_NUM\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { A_NUM[0]~844clkctrl A_NUM[3] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.466 ns ( 31.86 % ) " "Info: Total cell delay = 2.466 ns ( 31.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.275 ns ( 68.14 % ) " "Info: Total interconnect delay = 5.275 ns ( 68.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.741 ns" { CLK COUNT[2] B_NUM[3]~1897 A_NUM[0]~844 A_NUM[0]~844clkctrl A_NUM[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.741 ns" { CLK {} CLK~combout {} COUNT[2] {} B_NUM[3]~1897 {} A_NUM[0]~844 {} A_NUM[0]~844clkctrl {} A_NUM[3] {} } { 0.000ns 0.000ns 1.483ns 0.352ns 0.486ns 1.641ns 1.313ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.941 ns + Longest register pin " "Info: + Longest register to pin delay is 6.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A_NUM\[3\] 1 REG LCCOMB_X41_Y25_N12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X41_Y25_N12; Fanout = 5; REG Node = 'A_NUM\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_NUM[3] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 1.198 ns A_NUM10~51 2 COMB LCCOMB_X41_Y28_N8 1 " "Info: 2: + IC(0.760 ns) + CELL(0.438 ns) = 1.198 ns; Loc. = LCCOMB_X41_Y28_N8; Fanout = 1; COMB Node = 'A_NUM10~51'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { A_NUM[3] A_NUM10~51 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.081 ns) + CELL(2.662 ns) 6.941 ns A_NUM10\[0\] 3 PIN PIN_F1 0 " "Info: 3: + IC(3.081 ns) + CELL(2.662 ns) = 6.941 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'A_NUM10\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.743 ns" { A_NUM10~51 A_NUM10[0] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns ( 44.66 % ) " "Info: Total cell delay = 3.100 ns ( 44.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.841 ns ( 55.34 % ) " "Info: Total interconnect delay = 3.841 ns ( 55.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.941 ns" { A_NUM[3] A_NUM10~51 A_NUM10[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.941 ns" { A_NUM[3] {} A_NUM10~51 {} A_NUM10[0] {} } { 0.000ns 0.760ns 3.081ns } { 0.000ns 0.438ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.741 ns" { CLK COUNT[2] B_NUM[3]~1897 A_NUM[0]~844 A_NUM[0]~844clkctrl A_NUM[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.741 ns" { CLK {} CLK~combout {} COUNT[2] {} B_NUM[3]~1897 {} A_NUM[0]~844 {} A_NUM[0]~844clkctrl {} A_NUM[3] {} } { 0.000ns 0.000ns 1.483ns 0.352ns 0.486ns 1.641ns 1.313ns } { 0.000ns 0.979ns 0.787ns 0.275ns 0.275ns 0.000ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.941 ns" { A_NUM[3] A_NUM10~51 A_NUM10[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.941 ns" { A_NUM[3] {} A_NUM10~51 {} A_NUM10[0] {} } { 0.000ns 0.760ns 3.081ns } { 0.000ns 0.438ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "COUNT\[4\] RES CLK -1.384 ns register " "Info: th for register \"COUNT\[4\]\" (data pin = \"RES\", clock pin = \"CLK\") is -1.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.999 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLK 1 CLK PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.537 ns) 2.999 ns COUNT\[4\] 2 REG LCFF_X43_Y25_N25 12 " "Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { CLK COUNT[4] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 50.55 % ) " "Info: Total cell delay = 1.516 ns ( 50.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.483 ns ( 49.45 % ) " "Info: Total interconnect delay = 1.483 ns ( 49.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[4] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.649 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns RES 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'RES'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { RES } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(0.420 ns) 3.507 ns COUNT\[0\]~353 2 COMB LCCOMB_X45_Y25_N0 6 " "Info: 2: + IC(2.108 ns) + CELL(0.420 ns) = 3.507 ns; Loc. = LCCOMB_X45_Y25_N0; Fanout = 6; COMB Node = 'COUNT\[0\]~353'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { RES COUNT[0]~353 } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.510 ns) 4.649 ns COUNT\[4\] 3 REG LCFF_X43_Y25_N25 12 " "Info: 3: + IC(0.632 ns) + CELL(0.510 ns) = 4.649 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { COUNT[0]~353 COUNT[4] } "NODE_NAME" } } { "MY_LIGHT.vhd" "" { Text "D:/LKW_108/MY_LIGHT/MY_LIGHT.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 41.06 % ) " "Info: Total cell delay = 1.909 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.740 ns ( 58.94 % ) " "Info: Total interconnect delay = 2.740 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { RES COUNT[0]~353 COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { RES {} RES~combout {} COUNT[0]~353 {} COUNT[4] {} } { 0.000ns 0.000ns 2.108ns 0.632ns } { 0.000ns 0.979ns 0.420ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { CLK COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.999 ns" { CLK {} CLK~combout {} COUNT[4] {} } { 0.000ns 0.000ns 1.483ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { RES COUNT[0]~353 COUNT[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { RES {} RES~combout {} COUNT[0]~353 {} COUNT[4] {} } { 0.000ns 0.000ns 2.108ns 0.632ns } { 0.000ns 0.979ns 0.420ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 11:15:27 2018 " "Info: Processing ended: Thu Dec 06 11:15:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
