--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31764 paths analyzed, 583 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.427ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X22Y23.G2), 1478 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.418ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.034 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.555   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.COUT     Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.Y        Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X22Y24.G2      net (fanout=2)        0.395   graph_on
    SLICE_X22Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>4
    SLICE_X22Y23.G2      net (fanout=3)        0.383   N7
    SLICE_X22Y23.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.418ns (6.429ns logic, 4.989ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.320ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.034 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.555   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.COUT     Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.Y        Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.773   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X22Y24.G2      net (fanout=2)        0.395   graph_on
    SLICE_X22Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>4
    SLICE_X22Y23.G2      net (fanout=3)        0.383   N7
    SLICE_X22Y23.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.320ns (6.331ns logic, 4.989ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.275ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.034 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y4.F2       net (fanout=3)        0.612   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_lut<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X22Y24.G2      net (fanout=2)        0.395   graph_on
    SLICE_X22Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>4
    SLICE_X22Y23.G2      net (fanout=3)        0.383   N7
    SLICE_X22Y23.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.275ns (6.229ns logic, 5.046ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X22Y23.G1), 1471 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.329ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.034 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.555   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.COUT     Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.Y        Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X24Y25.F3      net (fanout=2)        0.039   graph_on
    SLICE_X24Y25.X       Tilo                  0.660   N4
                                                       rgb_next<0>3
    SLICE_X22Y23.G1      net (fanout=3)        0.650   N4
    SLICE_X22Y23.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.329ns (6.429ns logic, 4.900ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.231ns (Levels of Logic = 8)
  Clock Path Skew:      -0.009ns (0.034 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.555   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.COUT     Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.Y        Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.773   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X24Y25.F3      net (fanout=2)        0.039   graph_on
    SLICE_X24Y25.X       Tilo                  0.660   N4
                                                       rgb_next<0>3
    SLICE_X22Y23.G1      net (fanout=3)        0.650   N4
    SLICE_X22Y23.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.231ns (6.331ns logic, 4.900ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.186ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.034 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y4.F2       net (fanout=3)        0.612   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_lut<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X24Y25.F3      net (fanout=2)        0.039   graph_on
    SLICE_X24Y25.X       Tilo                  0.660   N4
                                                       rgb_next<0>3
    SLICE_X22Y23.G1      net (fanout=3)        0.650   N4
    SLICE_X22Y23.CLK     Tgck                  0.776   rgb_reg<0>
                                                       rgb_next<0>
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.186ns (6.229ns logic, 4.957ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X23Y24.F1), 1478 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.163ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.033 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.555   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.COUT     Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.Y        Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X22Y24.G2      net (fanout=2)        0.395   graph_on
    SLICE_X22Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>4
    SLICE_X23Y24.F1      net (fanout=3)        0.176   N7
    SLICE_X23Y24.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>28
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.163ns (6.381ns logic, 4.782ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.065ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.033 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y3.G4       net (fanout=3)        0.555   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y3.COUT     Topcyg                0.871   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.CIN      net (fanout=1)        0.000   graph_unit/Msub_heart_y_b_cy<7>
    SLICE_X13Y4.Y        Tciny                 0.756   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.773   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X22Y24.G2      net (fanout=2)        0.395   graph_on
    SLICE_X22Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>4
    SLICE_X23Y24.F1      net (fanout=3)        0.176   N7
    SLICE_X23Y24.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>28
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.065ns (6.283ns logic, 4.782ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.020ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.033 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X14Y9.F2       net (fanout=8)        1.257   graph_unit/heart_y_reg<3>
    SLICE_X14Y9.X        Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X13Y4.F2       net (fanout=3)        0.612   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X13Y4.Y        Topy                  1.427   graph_unit/heart_y_b<8>
                                                       graph_unit/Msub_heart_y_b_lut<8>
                                                       graph_unit/Msub_heart_y_b_cy<8>
                                                       graph_unit/Msub_heart_y_b_xor<9>
    SLICE_X25Y6.G1       net (fanout=4)        0.776   graph_unit/heart_y_b<9>
    SLICE_X25Y6.COUT     Topcyg                0.871   graph_unit/sq_heart_on_cmp_le0003
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_sq_heart_on_cmp_le0003_cy<9>
    SLICE_X22Y19.G4      net (fanout=1)        1.035   graph_unit/sq_heart_on_cmp_le0003
    SLICE_X22Y19.Y       Tilo                  0.660   N51
                                                       graph_unit/rd_heart_on_and0000
    SLICE_X24Y25.G3      net (fanout=3)        0.588   graph_unit/rd_heart_on
    SLICE_X24Y25.Y       Tilo                  0.660   N4
                                                       graph_unit/graph_on27
    SLICE_X22Y24.G2      net (fanout=2)        0.395   graph_on
    SLICE_X22Y24.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>4
    SLICE_X23Y24.F1      net (fanout=3)        0.176   N7
    SLICE_X23Y24.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>28
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.020ns (6.181ns logic, 4.839ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_5 (SLICE_X9Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_5 (FF)
  Destination:          keyboard_unit/ps2_code_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.017 - 0.012)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_5 to keyboard_unit/ps2_code_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y3.XQ        Tcko                  0.411   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_5
    SLICE_X9Y3.BX        net (fanout=1)        0.317   keyboard_unit/ps2_code_next<5>
    SLICE_X9Y3.CLK       Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/rand_reg_8 (SLICE_X31Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/rand_reg_9 (FF)
  Destination:          graph_unit/rand_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/rand_reg_9 to graph_unit/rand_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y1.YQ       Tcko                  0.409   graph_unit/rand_reg<8>
                                                       graph_unit/rand_reg_9
    SLICE_X31Y1.BX       net (fanout=1)        0.317   graph_unit/rand_reg<9>
    SLICE_X31Y1.CLK      Tckdi       (-Th)    -0.080   graph_unit/rand_reg<8>
                                                       graph_unit/rand_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X7Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.012 - 0.017)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y2.XQ        Tcko                  0.411   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X7Y2.BX        net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X7Y2.CLK       Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_0/SR
  Location pin: SLICE_X31Y9.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_0/SR
  Location pin: SLICE_X31Y9.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X31Y9.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.427|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31764 paths, 0 nets, and 2031 connections

Design statistics:
   Minimum period:  11.427ns{1}   (Maximum frequency:  87.512MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 22 00:12:11 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



