Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov  7 22:03:04 2021
| Host         : DESKTOP-18HQURM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file scoreboard_control_sets_placed.rpt
| Design       : scoreboard
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------+--------------------------------------+------------------+----------------+
|           Clock Signal          |       Enable Signal      |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------------------+--------------------------+--------------------------------------+------------------+----------------+
|  nolabel_line46/out_reg[1]_1    |                          |                                      |                1 |              1 |
|  nolabel_line46/out_reg[3]_1    |                          |                                      |                1 |              1 |
|  segController/Counter1/CLK     |                          |                                      |                1 |              2 |
|  nolabel_line46/E[0]            |                          |                                      |                1 |              3 |
|  nolabel_line46/out_reg[1]_0[0] |                          |                                      |                1 |              3 |
| ~game_state/out_reg[1][2]       |                          |                                      |                2 |              4 |
| ~game_state/Q[2]                |                          |                                      |                1 |              4 |
|  clk_IBUF_BUFG                  | nolabel_line45/clk_count | nolabel_line45/clk_count[15]_i_1_n_0 |                6 |             16 |
|  clk_IBUF_BUFG                  |                          |                                      |                8 |             17 |
|  clk_IBUF_BUFG                  |                          | segController/Counter1/Q             |                5 |             17 |
|  nolabel_line45/CLK             |                          |                                      |                5 |             18 |
+---------------------------------+--------------------------+--------------------------------------+------------------+----------------+


