\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers}{\section{Simulator\+:\+:drisc\+:\+:Perf\+Counters\+:\+:Helpers Class Reference}
\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers}\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aea174562c420543a2ec4f796b9de8cc2}{master\+\_\+cycles} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ae4e15124c88d399f400bf34b3daff767}{exec\+\_\+ops} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a2ea667afd4d4098b8890bce2a206c8d3}{issued\+\_\+flops} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3949956311f39bfaf73e240f2fa620d0}{completed\+\_\+loads} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3dfbf25b61d2d19268f97a929feb12ad}{completed\+\_\+stores} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a31c2f3a794abe5997130e60d7d8743d0}{loaded\+\_\+bytes} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a5d35b550dc1efff996c9c4d774facd5a}{stored\+\_\+bytes} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_afdfa47ebac15ef11e6ab925ab29ad5cc}{lines\+\_\+loaded} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_abbbe5f9640e4073692dff04e3535b31d}{lines\+\_\+stored} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aa74ebd44c36094febde02b0d8a86e44c}{place\+\_\+size} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a287923de198fd87615ad8ad2b837f055}{allocated\+\_\+threads} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a528adcfe59ceedb18f02ae079b37af2d}{allocated\+\_\+families} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a02682e6e848060b83d62a324ede8beb3}{allocated\+\_\+xfamilies} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ab944bf30d394a123f1192740f92c4f4b}{unix\+\_\+time} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_afc40e74541d38234111c6dc78fdd5ace}{packed\+\_\+date} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a176414ca2c506a834945f5117348907d}{packed\+\_\+time} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ac56f62a048b80b5cb6d45248af2cc7f3}{extlines\+\_\+loaded} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aad448899b246b8eead2bf1d9521152ad}{extlines\+\_\+stored} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3380f15c55a00f9480a069609d4ba1f7}{created\+\_\+threads} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a315d376d8f3fd7363963abf669fca1f9}{created\+\_\+families} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D} fid)
\item 
static Integer \hyperlink{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ab421fc9b00c3f92931000cb071ff83a1}{core\+\_\+cycles} (\hyperlink{class_simulator_1_1_d_r_i_s_c}{D\+R\+I\+S\+C} \&cpu, \hyperlink{namespace_simulator_aaccbc706b2d6c99085f52f6dfc2333e4}{L\+F\+I\+D})
\end{DoxyCompactItemize}


\subsection{Member Function Documentation}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a528adcfe59ceedb18f02ae079b37af2d}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!allocated\+\_\+families@{allocated\+\_\+families}}
\index{allocated\+\_\+families@{allocated\+\_\+families}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{allocated\+\_\+families}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::allocated\+\_\+families (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a528adcfe59ceedb18f02ae079b37af2d}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a287923de198fd87615ad8ad2b837f055}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!allocated\+\_\+threads@{allocated\+\_\+threads}}
\index{allocated\+\_\+threads@{allocated\+\_\+threads}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{allocated\+\_\+threads}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::allocated\+\_\+threads (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a287923de198fd87615ad8ad2b837f055}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a02682e6e848060b83d62a324ede8beb3}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!allocated\+\_\+xfamilies@{allocated\+\_\+xfamilies}}
\index{allocated\+\_\+xfamilies@{allocated\+\_\+xfamilies}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{allocated\+\_\+xfamilies}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::allocated\+\_\+xfamilies (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a02682e6e848060b83d62a324ede8beb3}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3949956311f39bfaf73e240f2fa620d0}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!completed\+\_\+loads@{completed\+\_\+loads}}
\index{completed\+\_\+loads@{completed\+\_\+loads}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{completed\+\_\+loads}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::completed\+\_\+loads (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3949956311f39bfaf73e240f2fa620d0}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3dfbf25b61d2d19268f97a929feb12ad}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!completed\+\_\+stores@{completed\+\_\+stores}}
\index{completed\+\_\+stores@{completed\+\_\+stores}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{completed\+\_\+stores}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::completed\+\_\+stores (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3dfbf25b61d2d19268f97a929feb12ad}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ab421fc9b00c3f92931000cb071ff83a1}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!core\+\_\+cycles@{core\+\_\+cycles}}
\index{core\+\_\+cycles@{core\+\_\+cycles}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{core\+\_\+cycles}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::core\+\_\+cycles (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ab421fc9b00c3f92931000cb071ff83a1}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a315d376d8f3fd7363963abf669fca1f9}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!created\+\_\+families@{created\+\_\+families}}
\index{created\+\_\+families@{created\+\_\+families}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{created\+\_\+families}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::created\+\_\+families (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a315d376d8f3fd7363963abf669fca1f9}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3380f15c55a00f9480a069609d4ba1f7}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!created\+\_\+threads@{created\+\_\+threads}}
\index{created\+\_\+threads@{created\+\_\+threads}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{created\+\_\+threads}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::created\+\_\+threads (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a3380f15c55a00f9480a069609d4ba1f7}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ae4e15124c88d399f400bf34b3daff767}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!exec\+\_\+ops@{exec\+\_\+ops}}
\index{exec\+\_\+ops@{exec\+\_\+ops}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{exec\+\_\+ops}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::exec\+\_\+ops (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ae4e15124c88d399f400bf34b3daff767}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ac56f62a048b80b5cb6d45248af2cc7f3}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!extlines\+\_\+loaded@{extlines\+\_\+loaded}}
\index{extlines\+\_\+loaded@{extlines\+\_\+loaded}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{extlines\+\_\+loaded}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::extlines\+\_\+loaded (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ac56f62a048b80b5cb6d45248af2cc7f3}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aad448899b246b8eead2bf1d9521152ad}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!extlines\+\_\+stored@{extlines\+\_\+stored}}
\index{extlines\+\_\+stored@{extlines\+\_\+stored}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{extlines\+\_\+stored}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::extlines\+\_\+stored (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aad448899b246b8eead2bf1d9521152ad}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a2ea667afd4d4098b8890bce2a206c8d3}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!issued\+\_\+flops@{issued\+\_\+flops}}
\index{issued\+\_\+flops@{issued\+\_\+flops}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{issued\+\_\+flops}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::issued\+\_\+flops (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a2ea667afd4d4098b8890bce2a206c8d3}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_afdfa47ebac15ef11e6ab925ab29ad5cc}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!lines\+\_\+loaded@{lines\+\_\+loaded}}
\index{lines\+\_\+loaded@{lines\+\_\+loaded}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{lines\+\_\+loaded}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::lines\+\_\+loaded (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_afdfa47ebac15ef11e6ab925ab29ad5cc}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_abbbe5f9640e4073692dff04e3535b31d}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!lines\+\_\+stored@{lines\+\_\+stored}}
\index{lines\+\_\+stored@{lines\+\_\+stored}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{lines\+\_\+stored}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::lines\+\_\+stored (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_abbbe5f9640e4073692dff04e3535b31d}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a31c2f3a794abe5997130e60d7d8743d0}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!loaded\+\_\+bytes@{loaded\+\_\+bytes}}
\index{loaded\+\_\+bytes@{loaded\+\_\+bytes}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{loaded\+\_\+bytes}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::loaded\+\_\+bytes (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a31c2f3a794abe5997130e60d7d8743d0}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aea174562c420543a2ec4f796b9de8cc2}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!master\+\_\+cycles@{master\+\_\+cycles}}
\index{master\+\_\+cycles@{master\+\_\+cycles}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{master\+\_\+cycles}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::master\+\_\+cycles (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aea174562c420543a2ec4f796b9de8cc2}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_afc40e74541d38234111c6dc78fdd5ace}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!packed\+\_\+date@{packed\+\_\+date}}
\index{packed\+\_\+date@{packed\+\_\+date}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{packed\+\_\+date}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::packed\+\_\+date (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_afc40e74541d38234111c6dc78fdd5ace}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a176414ca2c506a834945f5117348907d}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!packed\+\_\+time@{packed\+\_\+time}}
\index{packed\+\_\+time@{packed\+\_\+time}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{packed\+\_\+time}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::packed\+\_\+time (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a176414ca2c506a834945f5117348907d}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aa74ebd44c36094febde02b0d8a86e44c}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!place\+\_\+size@{place\+\_\+size}}
\index{place\+\_\+size@{place\+\_\+size}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{place\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::place\+\_\+size (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_aa74ebd44c36094febde02b0d8a86e44c}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a5d35b550dc1efff996c9c4d774facd5a}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!stored\+\_\+bytes@{stored\+\_\+bytes}}
\index{stored\+\_\+bytes@{stored\+\_\+bytes}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{stored\+\_\+bytes}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::stored\+\_\+bytes (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{cpu, }
\item[{{\bf L\+F\+I\+D}}]{fid}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_a5d35b550dc1efff996c9c4d774facd5a}
\hypertarget{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ab944bf30d394a123f1192740f92c4f4b}{\index{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}!unix\+\_\+time@{unix\+\_\+time}}
\index{unix\+\_\+time@{unix\+\_\+time}!Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers@{Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers}}
\subsubsection[{unix\+\_\+time}]{\setlength{\rightskip}{0pt plus 5cm}static Integer Simulator\+::drisc\+::\+Perf\+Counters\+::\+Helpers\+::unix\+\_\+time (
\begin{DoxyParamCaption}
\item[{{\bf D\+R\+I\+S\+C} \&}]{, }
\item[{{\bf L\+F\+I\+D}}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}}\label{class_simulator_1_1drisc_1_1_perf_counters_1_1_helpers_ab944bf30d394a123f1192740f92c4f4b}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
arch/drisc/mmu/\hyperlink{_perf_counters_8cpp}{Perf\+Counters.\+cpp}\end{DoxyCompactItemize}
