
---------- Begin Simulation Statistics ----------
final_tick                               16271857805715                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92557                       # Simulator instruction rate (inst/s)
host_mem_usage                               17610668                       # Number of bytes of host memory used
host_op_rate                                   129490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10803.92                       # Real time elapsed on the host
host_tick_rate                               38175489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999981280                       # Number of instructions simulated
sim_ops                                    1399000897                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.412445                       # Number of seconds simulated
sim_ticks                                412444986489                       # Number of ticks simulated
system.cpu0.committedInsts                         24                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     25086351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        97733                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     50158884                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        97734                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu0.num_int_insts                          10                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         24                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     25080004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        99104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     50145077                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        99104                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu1.num_fp_insts                           24                       # number of float instructions
system.cpu1.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu1.num_int_insts                          10                       # number of integer instructions
system.cpu1.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          8                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         24                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     25088120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        98891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     50161353                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        98891                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          8                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         24                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     25085665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        97822                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     50157534                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        97822                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  44                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 22                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu3.num_int_insts                          10                       # number of integer instructions
system.cpu3.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          8                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 8     33.33%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  8     33.33%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     45077499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       90449620                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16347186                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32765620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         71042930                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        51301495                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            349757009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.954294                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.954294                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        296813605                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       151658054                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 414043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts        21800                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        19587096                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.284480                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           130687896                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36758179                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      213629713                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     91698103                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     36802938                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    350255764                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     93929717                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        43002                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    352349865                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        598706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    382426856                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles         22760                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    384106890                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2268                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         9235                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        12565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        353616403                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            349991144                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.645313                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        228193308                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.282576                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             349998253                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       384758402                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      139901255                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.201845                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.201845                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         5808      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    136239223     38.66%     38.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       250651      0.07%     38.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv           14      0.00%     38.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      6295902      1.79%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd          168      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     40.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      1147397      0.33%     40.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     40.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         1696      0.00%     40.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2863951      0.81%     41.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     41.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     41.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     41.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     27045230      7.67%     49.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       592709      0.17%     49.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      2310030      0.66%     50.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     44923041     12.75%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     62.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     41091602     11.66%     74.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      6819321      1.94%     76.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52866164     15.00%     91.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     29939947      8.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     352392867                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      193587461                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    381277770                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    186769529                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    187016447                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            9104097                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025835                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         211021      2.32%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           179      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             8      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          147      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       594241      6.53%      8.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      8.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp        31857      0.35%      9.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        13882      0.15%      9.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1529088     16.80%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     26.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2902281     31.88%     58.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       107031      1.18%     59.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3707468     40.72%     99.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         6894      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     167903695                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1570781401                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    163221615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    163740325                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         350255734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        352392867                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           30                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined       498755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         9881                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined       811952                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1238159459                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.284610                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.084507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1125440076     90.90%     90.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     32569068      2.63%     93.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     20790444      1.68%     95.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     15929498      1.29%     96.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     16046556      1.30%     97.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     10970903      0.89%     98.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      7183473      0.58%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5522688      0.45%     99.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3706753      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1238159459                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.284515                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      6674424                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1326443                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     91698103                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     36802938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      179774306                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1238573502                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         71041637                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        51300442                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249995808                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            349750945                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      4.954377                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                4.954377                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        296809251                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       151655753                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 405795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts        21790                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        19586803                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.284324                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           130498451                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36757345                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      214123521                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     91696772                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          325                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     36801976                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    350249493                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     93741106                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        43148                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    352156696                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        590723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    378887183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles         22758                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    380583017                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         2265                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         9232                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect        12558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        353530118                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            349985247                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.645440                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        228182335                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.282571                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             349992272                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       384376724                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      139898759                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.201842                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.201842                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         5804      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136236766     38.68%     38.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       250655      0.07%     38.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           14      0.00%     38.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      6295726      1.79%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            2      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd          168      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      1147365      0.33%     40.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     40.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt         1696      0.00%     40.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2863874      0.81%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27044873      7.68%     49.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       592711      0.17%     49.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2309984      0.66%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     44922436     12.75%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     40946598     11.63%     74.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6819035      1.94%     76.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52822727     15.00%     91.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     29939397      8.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     352199844                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      193538557                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    381183335                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    186766614                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    187014251                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            9099340                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025836                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         210761      2.32%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu           178      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             8      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc          147      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       594270      6.53%      8.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp        31648      0.35%      9.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        13798      0.15%      9.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      1523934     16.75%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     26.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2895950     31.83%     57.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112058      1.23%     59.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3706778     40.74%     99.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         9810      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     167754823                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1570493333                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    163218633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    163736024                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         350249466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        352199844                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       498548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         9933                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       810776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1238167707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.284452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.084277                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1125489050     90.90%     90.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     32590519      2.63%     93.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     20786052      1.68%     95.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     15925843      1.29%     96.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15967045      1.29%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     10989910      0.89%     98.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7203777      0.58%     99.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5504788      0.44%     99.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      3710723      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1238167707                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.284359                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      6675710                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1326000                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     91696772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     36801976                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      179584065                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1238573502                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         71040216                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        51299360                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249991611                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            349744876                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      4.954460                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                4.954460                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        296804729                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       151653267                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 385778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        21811                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        19586511                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.284186                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           130330941                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36756668                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      212899422                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     91694848                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     36801301                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    350243538                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     93574273                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        43091                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    351985522                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        586546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    377698702                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         22774                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    379390832                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         2261                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         9252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        12559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        353485409                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            349979160                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.645506                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        228177107                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.282566                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             349986206                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       384039415                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      139896167                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.201838                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.201838                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         5833      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136234489     38.70%     38.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       250659      0.07%     38.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           14      0.00%     38.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      6295550      1.79%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            1      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd          168      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     40.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      1147353      0.33%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt         1698      0.00%     40.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2863794      0.81%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     41.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27044502      7.68%     49.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       592706      0.17%     49.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      2309932      0.66%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     44921804     12.76%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     62.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40851521     11.60%     74.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6818955      1.94%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52750826     14.98%     91.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     29938795      8.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     352028613                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      193469454                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    381039967                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    186763366                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    187010893                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            9095315                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.025837                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         210117      2.31%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu           182      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             8      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          147      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      2.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       594249      6.53%      8.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp        31745      0.35%      9.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        13480      0.15%      9.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1531410     16.84%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     26.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2888856     31.76%     57.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       110543      1.22%     59.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3707681     40.76%     99.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         6897      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     167648641                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1570310176                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    163215794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    163733540                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         350243502                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        352028613                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           36                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       498662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         9878                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       810716                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1238187724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.284310                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.084056                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1125556639     90.90%     90.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     32591338      2.63%     93.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     20784910      1.68%     95.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     15888470      1.28%     96.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15963449      1.29%     97.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     11000789      0.89%     98.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7183445      0.58%     99.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      5505838      0.44%     99.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3712846      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1238187724                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.284221                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6671606                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1326133                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     91694848                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     36801301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      179415809                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1238573502                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         71040847                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        51300028                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249993765                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            349747971                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      4.954418                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                4.954418                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        296806951                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       151654445                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 406343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        21788                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19586594                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.284340                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           130520214                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36757217                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      212523755                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     91695248                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          355                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     36801972                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    350246060                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     93762997                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        42902                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    352176472                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        568487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    381213863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         22750                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    382867481                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         2272                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         9223                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        12565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        353587304                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            349982165                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.645453                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        228224007                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.282569                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             349989207                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       384419846                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      139897371                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.201840                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.201840                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         5786      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    136235448     38.68%     38.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       250651      0.07%     38.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv           14      0.00%     38.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      6295638      1.79%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            2      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd          168      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     40.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      1147339      0.33%     40.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     40.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt         1694      0.00%     40.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2863830      0.81%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     41.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27044684      7.68%     49.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       592712      0.17%     49.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      2309961      0.66%     50.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv           13      0.00%     50.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     44922121     12.75%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     62.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     40971734     11.63%     74.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6819183      1.94%     76.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52819282     15.00%     91.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     29939114      8.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     352219374                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      193516602                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    381156740                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    186764889                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    187011227                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            9081810                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.025785                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         210455      2.32%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           174      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             9      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          146      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       594281      6.54%      8.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      8.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp        31722      0.35%      9.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        13456      0.15%      9.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      1516817     16.70%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     26.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2901145     31.94%     58.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       107004      1.18%     59.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3699752     40.74%     99.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         6849      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     167778796                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1570540862                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    163217276                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    163735115                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         350246033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        352219374                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           27                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       498025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         9885                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       809964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1238167159                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.284468                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.084336                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1125525417     90.90%     90.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     32516554      2.63%     93.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     20807003      1.68%     95.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     15948812      1.29%     96.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     15952212      1.29%     97.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10987992      0.89%     98.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7211735      0.58%     99.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5516312      0.45%     99.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3701122      0.30%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1238167159                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.284375                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      6672518                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1325695                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     91695248                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     36801972                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      179605319                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1238573502                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     81454313                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        81454320                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     81454372                       # number of overall hits
system.cpu0.dcache.overall_hits::total       81454379                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     29892725                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29892728                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     30495425                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30495428                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1844774349967                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1844774349967                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1844774349967                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1844774349967                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111347038                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111347048                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    111949797                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    111949807                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.268464                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.268464                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.272403                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.272403                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 61713.154286                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61713.148093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 60493.478939                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60493.472988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     53388106                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1151                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           902437                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.159926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   230.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25070302                       # number of writebacks
system.cpu0.dcache.writebacks::total         25070302                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      5409823                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5409823                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      5409823                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5409823                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     24482902                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     24482902                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     25085588                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25085588                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1359372430441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1359372430441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1484775361981                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1484775361981                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.219879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.219879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.224079                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.224079                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 55523.337488                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55523.337488                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 59188.381870                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59188.381870                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25070302                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            5                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     55913713                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       55913718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     18684811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18684814                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1552812425541                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1552812425541                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     74598524                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     74598532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.375000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.250472                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.250472                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 83105.599813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83105.586469                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      4934893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4934893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data     13749918                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13749918                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1072876731651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1072876731651                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.184319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184319                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 78027.863995                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78027.863995                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25540600                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25540602                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data     11207914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11207914                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 291961924426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 291961924426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     36748514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36748516                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.304990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.304990                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 26049.622118                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26049.622118                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       474930                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       474930                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data     10732984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10732984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 286495698790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 286495698790                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.292066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.292066                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 26693.014616                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26693.014616                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           59                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           59                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       602700                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       602700                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.999902                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.999902                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       602686                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 125402931540                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 125402931540                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 208073.410599                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 208073.410599                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.988130                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          106539969                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25070814                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.249562                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000204                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987926                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        920669270                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       920669270                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     30998993                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30999020                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     30998993                       # number of overall hits
system.cpu0.icache.overall_hits::total       30999020                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2630                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2633                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2630                       # number of overall misses
system.cpu0.icache.overall_misses::total         2633                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    321969042                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    321969042                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    321969042                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    321969042                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           30                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31001623                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31001653                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           30                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31001623                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31001653                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 122421.688973                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 122282.203570                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 122421.688973                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 122282.203570                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1153                       # number of writebacks
system.cpu0.icache.writebacks::total             1153                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          968                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          968                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          968                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          968                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         1662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         1662                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1662                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    206092035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    206092035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    206092035                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    206092035                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 124002.427798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 124002.427798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 124002.427798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 124002.427798                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1153                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     30998993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30999020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2630                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2633                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    321969042                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    321969042                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31001623                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31001653                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 122421.688973                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 122282.203570                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          968                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          968                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         1662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    206092035                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    206092035                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 124002.427798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 124002.427798                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          478.335895                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31000685                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1665                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         18619.030030                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.665350                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   477.670545                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001300                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.932950                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.934250                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        248014889                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       248014889                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       14309836                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty     20197977                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16140503                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq      10762644                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp     10762643                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     14309836                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         4483                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     75241483                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           75245966                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       180352                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   3209031424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          3209211776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     11267025                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              721089600                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      36354334                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.002689                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.051786                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            36256578     99.73%     99.73% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               97755      0.27%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        36354334                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     33400531745                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        1660338                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    25050660597                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          197                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data     13897097                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       13897294                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          197                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data     13897097                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      13897294                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1465                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11173715                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11175186                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1465                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11173715                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11175186                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    204181281                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1370135270790                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1370339452071                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    204181281                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1370135270790                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1370339452071                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         1662                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     25070812                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     25072480                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         1662                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     25070812                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     25072480                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.881468                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.445686                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.445715                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.881468                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.445686                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.445715                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 139372.888055                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 122621.283144                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 122623.413344                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 139372.888055                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 122621.283144                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 122623.413344                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     11267025                       # number of writebacks
system.cpu0.l2cache.writebacks::total        11267025                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1465                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11173715                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11175180                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1465                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11173715                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11175180                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    203693436                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1366414424028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1366618117464                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    203693436                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1366414424028                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1366618117464                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.881468                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.445686                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.445715                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.881468                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.445686                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.445715                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 139039.888055                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 122288.283174                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 122290.479211                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 139039.888055                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 122288.283174                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 122290.479211                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             11267025                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks     12196302                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total     12196302                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks     12196302                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total     12196302                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     12872403                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     12872403                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     12872403                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     12872403                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data      3541661                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total      3541661                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      7220983                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      7220983                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 255200484586                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 255200484586                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data     10762644                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total     10762644                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.670930                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.670930                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 35341.515772                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 35341.515772                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      7220983                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      7220983                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 252795897580                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 252795897580                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.670930                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.670930                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 35008.515818                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 35008.515818                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          197                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data     10355436                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     10355633                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1465                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3952732                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3954203                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    204181281                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1114934786204                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1115138967485                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         1662                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data     14308168                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     14309836                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.881468                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.276257                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.276328                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 139372.888055                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 282066.880882                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 282013.585920                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1465                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3952732                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3954197                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    203693436                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1113618526448                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1113822219884                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.881468                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.276257                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276327                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 139039.888055                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 281733.880882                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 281681.013840                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2672.325883                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          50155960                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        11269827                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.450464                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    18.924025                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000543                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   520.144657                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2130.256658                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.004620                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.126988                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.520082                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.652423                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2802                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          673                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1294                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.684082                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       813808851                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      813808851                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 412444976489                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29972.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29972.numOps                      0                       # Number of Ops committed
system.cpu0.thread29972.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            7                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     81431645                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81431652                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            7                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     81431701                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81431708                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     29913381                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      29913384                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     30516083                       # number of overall misses
system.cpu1.dcache.overall_misses::total     30516086                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 1825013338803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1825013338803                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 1825013338803                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1825013338803                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111345026                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111345036                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    111947784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    111947794                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.300000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.268655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.268655                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.300000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.272592                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.272592                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 61009.931937                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61009.925818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 59804.967066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59804.961187                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     49186869                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1041                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           853270                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.645140                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   208.200000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     25062868                       # number of writebacks
system.cpu1.dcache.writebacks::total         25062868                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      5436793                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5436793                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      5436793                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5436793                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     24476588                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     24476588                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     25079273                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     25079273                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1339695525753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1339695525753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1465046090046                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1465046090046                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.219827                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.219826                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.224027                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.224027                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 54733.753158                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54733.753158                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 58416.609207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 58416.609207                       # average overall mshr miss latency
system.cpu1.dcache.replacements              25062868                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            5                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     55890381                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       55890386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     18706819                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18706822                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 1532985240240                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1532985240240                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     74597200                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     74597208                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.375000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.250771                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.250771                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 81947.937821                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81947.924679                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4961479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4961479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data     13745340                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13745340                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1053136960848                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1053136960848                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.184261                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184261                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 76617.745421                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76617.745421                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25541264                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25541266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data     11206562                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     11206562                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 292028098563                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 292028098563                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     36747826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36747828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.304959                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.304958                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 26058.669783                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26058.669783                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       475314                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       475314                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data     10731248                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10731248                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 286558564905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 286558564905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.292024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.292024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 26703.190990                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26703.190990                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data           56                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       602702                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       602702                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       602758                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.999907                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.999907                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       602685                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       602685                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 125350564293                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 125350564293                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 207986.865930                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 207986.865930                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.988231                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          106510987                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         25063380                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.249666                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000203                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.988028                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        920645732                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       920645732                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     30998740                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30998767                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     30998740                       # number of overall hits
system.cpu1.icache.overall_hits::total       30998767                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         2608                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2611                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         2608                       # number of overall misses
system.cpu1.icache.overall_misses::total         2611                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    315396954                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    315396954                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    315396954                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    315396954                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           30                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31001348                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31001378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           30                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31001348                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31001378                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 120934.414877                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 120795.463041                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 120934.414877                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 120795.463041                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1143                       # number of writebacks
system.cpu1.icache.writebacks::total             1143                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          956                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          956                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          956                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          956                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1652                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1652                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1652                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1652                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    203362434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    203362434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    203362434                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    203362434                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 123100.746973                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 123100.746973                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 123100.746973                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 123100.746973                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1143                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     30998740                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30998767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         2608                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2611                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    315396954                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    315396954                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31001348                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31001378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 120934.414877                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 120795.463041                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          956                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          956                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1652                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1652                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    203362434                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    203362434                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 123100.746973                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 123100.746973                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          478.301595                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31000422                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1655                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         18731.372810                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.665343                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   477.636252                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001299                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.932883                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.934183                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        248012679                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       248012679                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp       14305003                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty     20218116                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     16207211                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        15895                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq      10760033                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp     10760032                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq     14305003                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         4453                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     75221419                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           75225872                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       179072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   3208079872                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          3208258944                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     11361316                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              727124224                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      36442284                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.002720                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.052082                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            36343163     99.73%     99.73% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               99121      0.27%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        36442284                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     33390968394                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        1650680                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    25043606658                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.1                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          194                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data     13796850                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total       13797044                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          194                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data     13796850                       # number of overall hits
system.cpu1.l2cache.overall_hits::total      13797044                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1458                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     11266528                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     11267992                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1458                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     11266528                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     11267992                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    201471660                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1351477747373                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1351679219033                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    201471660                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1351477747373                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1351679219033                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         1652                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     25063378                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     25065036                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         1652                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     25063378                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     25065036                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.882567                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.449522                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.449550                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.882567                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.449522                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.449550                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 138183.580247                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 119955.122587                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 119957.417349                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 138183.580247                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 119955.122587                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 119957.417349                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     11361314                       # number of writebacks
system.cpu1.l2cache.writebacks::total        11361314                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1457                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     11266528                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     11267985                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1457                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     11266528                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     11267985                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    200901897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1347725993882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1347926895779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    200901897                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1347725993882                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1347926895779                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.881961                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.449522                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.449550                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.881961                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.449522                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.449550                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 137887.369252                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 119622.122617                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 119624.484394                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 137887.369252                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 119622.122617                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 119624.484394                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             11361314                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks     12187041                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total     12187041                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks     12187041                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total     12187041                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks     12874235                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total     12874235                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks     12874235                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total     12874235                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        15893                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        15895                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data      3516349                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total      3516349                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      7243684                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      7243684                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 255417237707                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 255417237707                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data     10760033                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total     10760033                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.673203                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.673203                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 35260.681955                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 35260.681955                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      7243684                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      7243684                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 253005091268                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 253005091268                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.673203                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.673203                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 34927.682001                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 34927.682001                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          194                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data     10280501                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total     10280695                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1458                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      4022844                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      4024308                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    201471660                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1096060509666                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1096261981326                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         1652                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data     14303345                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total     14305003                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.882567                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.281252                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.281322                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 138183.580247                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 272459.113420                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 272410.059401                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1457                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      4022844                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      4024301                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    200901897                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1094720902614                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1094921804511                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.881961                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.281252                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.281321                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 137887.369252                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 272126.113420                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 272077.512222                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2616.819291                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          50142203                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        11364038                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.412358                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    20.541218                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000405                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000543                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   509.158806                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2087.118318                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.005015                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.124306                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.509550                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.638872                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2724                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          672                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1293                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          678                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       813682838                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      813682838                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 412444976489                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29972.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29972.numOps                      0                       # Number of Ops committed
system.cpu1.thread29972.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            7                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     81438735                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        81438742                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            7                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     81438791                       # number of overall hits
system.cpu2.dcache.overall_hits::total       81438798                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     29904427                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      29904430                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     30507130                       # number of overall misses
system.cpu2.dcache.overall_misses::total     30507133                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 1808635847109                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1808635847109                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 1808635847109                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1808635847109                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111343162                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111343172                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    111945921                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    111945931                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.300000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.268579                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.268579                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.300000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.272517                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.272517                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 60480.538454                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60480.532386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 59285.676729                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59285.670899                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     47115929                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          546                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           799185                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.954972                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          182                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     25071031                       # number of writebacks
system.cpu2.dcache.writebacks::total         25071031                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      5419676                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5419676                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      5419676                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5419676                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     24484751                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     24484751                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     25087437                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     25087437                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1322718435591                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1322718435591                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1448145537603                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1448145537603                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.219903                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.219903                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.224103                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.224103                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 54022.131391                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 54022.131391                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 57723.933202                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 57723.933202                       # average overall mshr miss latency
system.cpu2.dcache.replacements              25071031                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            5                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     55902455                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       55902460                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     18693570                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     18693573                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 1515569647599                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1515569647599                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     74596025                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     74596033                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.375000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.250597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.250597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 81074.382667                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 81074.369656                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      4944918                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4944918                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data     13748652                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     13748652                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1035120010500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1035120010500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.184308                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.184308                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 75288.836353                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 75288.836353                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25536280                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25536282                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data     11210857                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     11210857                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 293066199510                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 293066199510                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     36747137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     36747139                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.305081                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.305081                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 26141.284249                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 26141.284249                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       474758                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       474758                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data     10736099                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total     10736099                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 287598425091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 287598425091                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.292162                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.292161                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 26787.981844                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26787.981844                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       602703                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       602703                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.999907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.999907                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       602686                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 125427102012                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 125427102012                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 208113.515184                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 208113.515184                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.988324                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          106526241                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         25071543                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             4.248891                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000202                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.988122                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        920638991                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       920638991                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30998316                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30998343                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30998316                       # number of overall hits
system.cpu2.icache.overall_hits::total       30998343                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst         2613                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2616                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst         2613                       # number of overall misses
system.cpu2.icache.overall_misses::total         2616                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    311930091                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    311930091                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    311930091                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    311930091                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           30                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31000929                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31000959                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           30                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31000929                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31000959                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 119376.230769                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 119239.331422                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 119376.230769                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 119239.331422                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1141                       # number of writebacks
system.cpu2.icache.writebacks::total             1141                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          963                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          963                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          963                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          963                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst         1650                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1650                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst         1650                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1650                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    199501632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    199501632                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    199501632                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    199501632                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 120910.080000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 120910.080000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 120910.080000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 120910.080000                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1141                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30998316                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30998343                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst         2613                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2616                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    311930091                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    311930091                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31000929                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31000959                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 119376.230769                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 119239.331422                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          963                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          963                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst         1650                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1650                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    199501632                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    199501632                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 120910.080000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 120910.080000                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          478.301353                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30999996                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1653                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         18753.778584                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.665359                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   477.635995                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001300                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.932883                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.934182                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        248009325                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       248009325                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp       14308647                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty     20224102                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16194765                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15896                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq      10764550                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp     10764549                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq     14308647                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         4447                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     75245910                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           75250357                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       178816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   3209124736                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          3209303552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     11346695                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              726188480                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      36435824                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.002715                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.052031                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            36336916     99.73%     99.73% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               98908      0.27%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        36435824                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     33401812729                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy        1649014                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    25051761828                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          192                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data     13819409                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total       13819601                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          192                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data     13819409                       # number of overall hits
system.cpu2.l2cache.overall_hits::total      13819601                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1458                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11252132                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11253596                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1458                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11252132                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11253596                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    197581327                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1334425268640                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1334622849967                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    197581327                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1334425268640                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1334622849967                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst         1650                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     25071541                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     25073197                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst         1650                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     25071541                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     25073197                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.883636                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.448801                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.448830                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.883636                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.448801                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.448830                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 135515.313443                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 118593.104724                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 118595.233912                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 135515.313443                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 118593.104724                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 118595.233912                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     11346695                       # number of writebacks
system.cpu2.l2cache.writebacks::total        11346695                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1457                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11252132                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11253589                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1457                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11252132                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11253589                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    197028880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1330678309017                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1330875337897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    197028880                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1330678309017                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1330875337897                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.883030                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.448801                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.448829                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.883030                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.448801                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.448829                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 135229.155800                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 118260.104753                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 118262.301733                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 135229.155800                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 118260.104753                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 118262.301733                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             11346695                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks     12193748                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total     12193748                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks     12193748                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total     12193748                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks     12875681                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total     12875681                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks     12875681                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total     12875681                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15894                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15896                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000126                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data      3519524                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total      3519524                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      7245026                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      7245026                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 256438286767                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 256438286767                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data     10764550                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total     10764550                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.673045                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.673045                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 35395.081642                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 35395.081642                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      7245026                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      7245026                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 254025693442                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 254025693442                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.673045                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.673045                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 35062.081688                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 35062.081688                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          192                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data     10299885                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total     10300077                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1458                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      4007106                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      4008570                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    197581327                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1077986981873                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1078184563200                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst         1650                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data     14306991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total     14308647                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.883636                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.280080                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.280150                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 135515.313443                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 269018.833511                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 268969.872847                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1457                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      4007106                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      4008563                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    197028880                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1076652615575                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1076849644455                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.883030                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.280080                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.280150                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 135229.155800                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 268685.833511                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 268637.325759                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2616.625793                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          50158518                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        11349419                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.419479                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.299495                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.000637                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000543                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   509.191787                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2086.133331                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005200                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.124314                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.509310                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.638825                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2724                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          670                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1292                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          679                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.665039                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       813929387                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      813929387                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 412444976489                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29972.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29972.numOps                      0                       # Number of Ops committed
system.cpu2.thread29972.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     81458416                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        81458423                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     81458474                       # number of overall hits
system.cpu3.dcache.overall_hits::total       81458481                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     29885389                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      29885392                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     30488090                       # number of overall misses
system.cpu3.dcache.overall_misses::total     30488093                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 1818198896185                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1818198896185                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 1818198896185                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1818198896185                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111343805                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111343815                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    111946564                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    111946574                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.300000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.268406                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.268406                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.300000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.272345                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.272345                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 60839.057380                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 60839.051272                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 59636.366076                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59636.360207                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     48835616                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2929                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           856933                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.988838                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   488.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     25069625                       # number of writebacks
system.cpu3.dcache.writebacks::total         25069625                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      5403149                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5403149                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      5403149                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5403149                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     24482240                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     24482240                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     25084926                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     25084926                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1332765088246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1332765088246                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1458190015435                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1458190015435                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.219880                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.219880                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.224079                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.224079                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 54438.037052                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54438.037052                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 58130.130240                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58130.130240                       # average overall mshr miss latency
system.cpu3.dcache.replacements              25069625                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            5                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     55919041                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       55919046                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     18677252                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     18677255                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 1523666035440                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1523666035440                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     74596293                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     74596301                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.375000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.250378                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.250378                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 81578.705231                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81578.692128                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      4928439                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4928439                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data     13748813                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     13748813                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1043699061861                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1043699061861                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.184310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.184310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 75911.939588                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 75911.939588                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25539375                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25539377                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data     11208137                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     11208137                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 294532860745                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 294532860745                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     36747512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     36747514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.305004                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.305004                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 26278.485064                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 26278.485064                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data       474710                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       474710                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data     10733427                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total     10733427                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 289066026385                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 289066026385                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.292086                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.292086                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26931.382343                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26931.382343                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data           58                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           58                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       602701                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       602701                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       602759                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.999904                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.999904                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       602686                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       602686                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data 125424927189                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total 125424927189                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.999879                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 208109.906633                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 208109.906633                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.988423                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          106543394                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         25070137                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.249813                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15859412820225                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000201                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.988222                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999977                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        920642729                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       920642729                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           27                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30998296                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30998323                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           27                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30998296                       # number of overall hits
system.cpu3.icache.overall_hits::total       30998323                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         2619                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2622                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         2619                       # number of overall misses
system.cpu3.icache.overall_misses::total         2622                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    320964381                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    320964381                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    320964381                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    320964381                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           30                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31000915                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31000945                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           30                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31000915                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31000945                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 122552.264605                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 122412.044622                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 122552.264605                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 122412.044622                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1149                       # number of writebacks
system.cpu3.icache.writebacks::total             1149                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          961                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          961                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          961                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          961                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         1658                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1658                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         1658                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1658                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    204723738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    204723738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    204723738                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    204723738                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 123476.319662                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 123476.319662                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 123476.319662                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 123476.319662                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1149                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           27                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30998296                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30998323                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         2619                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2622                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    320964381                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    320964381                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           30                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31000915                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31000945                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 122552.264605                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 122412.044622                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          961                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          961                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         1658                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1658                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    204723738                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    204723738                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 123476.319662                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 123476.319662                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          478.335897                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30999984                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1661                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         18663.446117                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.665347                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   477.670550                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001300                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.932950                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.934250                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        248009221                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       248009221                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         30                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp       14308644                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty     20201915                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     16138990                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        14776                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq      10763155                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp     10763154                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq     14308658                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         4471                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     75239466                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           75243937                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       179840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   3208944768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          3209124608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     11270131                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              721288384                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      36356776                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.002691                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.051807                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            36258933     99.73%     99.73% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               97843      0.27%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        36356776                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     33399626304                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        1656342                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    25049984274                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          197                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data     13893406                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total       13893603                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          197                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data     13893406                       # number of overall hits
system.cpu3.l2cache.overall_hits::total      13893603                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1461                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     11176743                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     11178210                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1461                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     11176743                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     11178210                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    202779684                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1343569361647                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1343772141331                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    202779684                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1343569361647                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1343772141331                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         1658                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     25070149                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     25071813                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         1658                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     25070149                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     25071813                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.881182                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.445819                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.445848                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.881182                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.445819                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.445848                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 138795.129363                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 120211.170790                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 120213.535202                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 138795.129363                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 120211.170790                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 120213.535202                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     11270131                       # number of writebacks
system.cpu3.l2cache.writebacks::total        11270131                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1461                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     11176743                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     11178204                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1461                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     11176743                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     11178204                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    202293171                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1339847510890                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1340049804061                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    202293171                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1339847510890                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1340049804061                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.881182                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.445819                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.445847                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.881182                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.445819                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.445847                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 138462.129363                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 119878.171207                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 119880.600145                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 138462.129363                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 119878.171207                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 119880.600145                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             11270131                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks     12196013                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total     12196013                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks     12196013                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total     12196013                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks     12872016                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total     12872016                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks     12872016                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total     12872016                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        14776                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        14776                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data      3537945                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total      3537945                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      7225210                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      7225210                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 257775557000                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 257775557000                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data     10763155                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total     10763155                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.671291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.671291                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 35677.240800                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 35677.240800                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      7225210                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      7225210                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 255369562070                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 255369562070                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.671291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.671291                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 35344.240800                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 35344.240800                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          197                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data     10355461                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total     10355658                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1461                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3951533                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3953000                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    202779684                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1085793804647                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1085996584331                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         1658                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data     14306994                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total     14308658                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.881182                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.276196                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.276266                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 138795.129363                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 274777.865868                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 274727.190572                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1461                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3951533                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3952994                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    202293171                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1084477948820                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1084680241991                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.881182                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.276196                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.276266                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 138462.129363                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 274444.867048                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 274394.608742                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2670.818014                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          50154604                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        11272931                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.449118                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15859412819559                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    18.800263                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000543                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   518.999617                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2130.017591                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004590                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.126709                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.520024                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.652055                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2800                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          671                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1293                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          752                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       813790403                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      813790403                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15859412829226                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 412444976489                       # Cumulative time (in ticks) in various power states
system.cpu3.thread25184.numInsts                    0                       # Number of Instructions committed
system.cpu3.thread25184.numOps                      0                       # Number of Ops committed
system.cpu3.thread25184.numMemRefs                  0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15940065                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      39857757                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12793573                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           8553285                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq           28934902                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp          28934900                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15940079                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33522406                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     33800937                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33757741                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     33531447                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               134612531                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430222144                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1442108288                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1440265088                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430607168                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5743202688                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          16342038                       # Total snoops (count)
system.l3bus.snoopTraffic                   498480192                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           61714187                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000180                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 61714185    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             61714187                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          45272996802                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               11.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7451569765                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7512572817                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7505281837                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.8                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7456847931                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.8                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      7070486                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      7163377                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      7149042                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      7073617                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            28456524                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      7070486                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      7163377                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      7149042                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      7073617                       # number of overall hits
system.l3cache.overall_hits::total           28456524                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1465                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      4103228                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1456                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      4103151                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1457                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      4103090                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1460                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      4103126                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          16418457                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1465                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      4103228                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1456                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      4103151                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1457                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      4103090                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1460                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      4103126                       # number of overall misses
system.l3cache.overall_misses::total         16418457                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    197254748                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1206081921880                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    194861267                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1185340211096                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    191090948                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1168869394076                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    195862062                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1179542019075                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 4740612615152                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    197254748                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1206081921880                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    194861267                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1185340211096                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    191090948                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1168869394076                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    195862062                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1179542019075                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 4740612615152                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1465                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11173714                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1457                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     11266528                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1457                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11252132                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1461                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     11176743                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        44874981                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1465                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11173714                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1457                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     11266528                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1457                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11252132                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1461                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     11176743                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       44874981                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.367221                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.999314                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.364189                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.364650                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.367113                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.365871                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.367221                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.999314                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.364189                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.364650                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.367113                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.365871                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 134644.879181                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 293934.902443                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 133833.287775                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 288885.349600                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 131153.704873                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 284875.397341                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 134152.097260                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 287473.993993                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 288736.792693                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 134644.879181                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 293934.902443                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 133833.287775                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 288885.349600                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 131153.704873                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 284875.397341                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 134152.097260                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 287473.993993                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 288736.792693                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        7788753                       # number of writebacks
system.l3cache.writebacks::total              7788753                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1465                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      4103228                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1456                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      4103151                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1457                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      4103090                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1460                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      4103126                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     16418433                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1465                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      4103228                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1456                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      4103151                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1457                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      4103090                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1460                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      4103126                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     16418433                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    187497848                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1178754423400                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    185164307                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1158013225436                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    181387328                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1141542814676                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    186138462                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1152215279835                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 4631265931292                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    187497848                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1178754423400                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    185164307                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1158013225436                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    181387328                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1141542814676                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    186138462                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1152215279835                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 4631265931292                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.367221                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.999314                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.364189                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.364650                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.367113                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.365871                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.367221                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.999314                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.364189                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.364650                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.367113                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.365871                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 127984.879181                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 287274.902443                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 127173.287775                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 282225.349600                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 124493.704873                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 278215.397341                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 127492.097260                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 280814.013470                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 282077.219628                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 127984.879181                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 287274.902443                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 127173.287775                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 282225.349600                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 124493.704873                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 278215.397341                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 127492.097260                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 280814.013470                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 282077.219628                       # average overall mshr miss latency
system.l3cache.replacements                  16342038                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     32069004                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     32069004                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     32069004                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     32069004                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12793573                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12793573                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12793573                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12793573                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data      6027246                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data      6049964                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data      6051336                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data      6031526                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total         24160072                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      1193736                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      1193720                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      1193690                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      1193684                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        4774830                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 130727245940                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 130288991367                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 131468201766                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 133207589702                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 525692028775                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      7220982                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      7243684                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      7245026                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      7225210                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total     28934902                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.165315                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.164795                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.164760                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.165211                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.165020                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 109511.019137                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 109145.353489                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 110135.966428                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 111593.679485                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 110096.491137                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      1193736                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      1193720                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      1193690                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      1193684                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      4774830                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 122776964180                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 122338816167                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 123518226366                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 125257654262                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 493891660975                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.165315                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.164795                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.164760                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.165211                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.165020                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 102851.019137                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 102485.353489                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 103475.966428                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 104933.679485                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 103436.491137                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1043240                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1113413                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1097706                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1042091                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4296452                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1465                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      2909492                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1456                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      2909431                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1457                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      2909400                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1460                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      2909442                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     11643627                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    197254748                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1075354675940                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    194861267                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1055051219729                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    191090948                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1037401192310                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    195862062                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1046334429373                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4214920586377                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1465                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3952732                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1457                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      4022844                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1457                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      4007106                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1461                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3951533                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15940079                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.736071                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.999314                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.723227                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.726060                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.999316                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.736282                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.730462                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 134644.879181                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 369602.210950                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 133833.287775                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 362631.462897                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 131153.704873                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 356568.774424                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 134152.097260                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 359634.056762                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 361993.783069                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1465                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      2909492                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1456                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      2909431                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1457                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      2909400                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1460                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      2909442                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     11643603                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    187497848                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1055977459220                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    185164307                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1035674409269                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    181387328                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1018024588310                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    186138462                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1026957625573                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4137374270317                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.736071                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.999314                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.723227                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.726060                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.999316                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.736282                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.730461                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 127984.879181                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 362942.210950                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 127173.287775                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 355971.462897                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 124493.704873                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 349908.774424                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 127492.097260                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 352974.084231                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 355334.536081                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64228.293277                       # Cycle average of tags in use
system.l3cache.tags.total_refs               73319105                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             44862515                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.634307                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15859464980346                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64228.293277                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.980046                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.980046                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63949                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          281                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2855                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        28329                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        32484                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.975784                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1480663507                       # Number of tag accesses
system.l3cache.tags.data_accesses          1480663507                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   7788753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   4103220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   4103143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4103082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   4103118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000125946706                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       461555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       461555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23325040                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7517406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16418433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7788753                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16418433                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7788753                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      13.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      68.14                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5125                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16418433                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7788753                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1353065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1373854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1296417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1187845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  171488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  256362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  273460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  317270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  425787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  436655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 294039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 234824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 257481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 251234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 311900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 311951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 265666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 246026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 252827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 273393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 298793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 290703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 279955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 261260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 224085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 245724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 256938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 278327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 287864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 293736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 272235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 263289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                 246948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                 239776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                 230670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                 220634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                 214499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                 207996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                 203116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                 195490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                 179048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                 163353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                 141983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                 148647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                 123285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                  91205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                  86628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                  76524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                  72307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                  57401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                  48094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                  44381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                  41312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                  40536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                  38569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                  37870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                  35278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                  53310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                  49088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                  19757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                  18568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                  17717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                  16300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                  13658                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  77613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  92055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 119700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 147140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 168625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 184260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 199259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 215229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 230259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 245034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 259921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 274051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 288527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 303800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 312944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 329449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 357905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 360528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 134396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 120334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                 109905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                 100501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  91850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  83495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  76292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  69213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  63968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  58930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  54363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  49364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  44152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  38646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  34019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  28599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  23940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  20058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  16745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  13365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  10813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   7641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                   6910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                   6017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                   5692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   6450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   9387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  15652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  22430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  29743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  39835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  57218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  82877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                114213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                148647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                173383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                194144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                205193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                211421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                213289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                212469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                211240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                154060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 94659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 57528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 33987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                 19475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                 11350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  6369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  3475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                  5274                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       461555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.571893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.218120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       461437     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           91      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56320-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        461555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       461555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.874925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.769903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.140357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        366992     79.51%     79.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         53320     11.55%     91.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21         19782      4.29%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         10588      2.29%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          6200      1.34%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27          2393      0.52%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          1143      0.25%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           636      0.14%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33           230      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            75      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            44      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            36      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            24      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            24      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-129            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::158-159            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        461555                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              1050779712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            498480192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2547.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1208.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  412444828647                       # Total gap between requests
system.mem_ctrls.avgGap                      17038.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        93760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    262606080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        93184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    262601152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    262597248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    262599232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    498477184                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 227327.287447826937                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 636705714.949946999550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 225930.737559068948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 636693766.689787626266                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 226085.909768930927                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 636684301.184986114502                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 226551.426398516924                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 636689111.523491740227                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1208590721.985402107239                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1465                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      4103228                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1456                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      4103151                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1457                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      4103090                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1460                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      4103126                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      7788753                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    130385911                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1024575204786                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    130379079                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1003844208088                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    120732900                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 987340316167                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    129407059                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 998039773161                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 27454556470918                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     89000.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    249699.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     89546.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    244652.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     82864.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    240633.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     88634.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    243238.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3524897.56                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         14209400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              97149                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                   155459                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 888269                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            6                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4           10                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            9                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            3                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            1                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        93760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    262606592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        93184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    262601664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    262597760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    262599488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    1050780672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        93760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        93184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       374400                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    498480192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    498480192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1465                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      4103228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      4103151                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1457                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      4103090                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1460                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      4103117                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       16418448                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      7788753                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       7788753                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       227327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    636706956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       225931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    636695008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       226086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    636685543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       226551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    636689732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2547686859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       227327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       225931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       226086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       226551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       907757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1208598015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1208598015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1208598015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       227327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    636706956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       225931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    636695008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       226086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    636685543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       226551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    636689732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3756284874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             16418396                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             7788706                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       525139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       525157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       500708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       500582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       524665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       524778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       501605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       501649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       525058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       524981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       500270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       500372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       525719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       525717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       501390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       501363                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       525421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       525346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       501394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       501413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       525650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       525752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       500515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       500368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       525035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       525173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       501255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       501268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       525258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       525160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       500084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       500151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       243376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       243291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       243292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       243537                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       243533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       243219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       243237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       243492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       243486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       243272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       243272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       243528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       243612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       243505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       243506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       243688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       243686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       243215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       243395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       243753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       243688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       243425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       243410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       243640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       243570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       243119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       243131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       243451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       243448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       242724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       242829                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3727119824319                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           54706095472                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4014310407151                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               227008.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          244500.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             6746231                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            3251416                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            41.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           41.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     14209442                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.029867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    91.171059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   115.773014                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      8020852     56.45%     56.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5706476     40.16%     96.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       138856      0.98%     97.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        51274      0.36%     97.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        93845      0.66%     98.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        27996      0.20%     98.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9254      0.07%     98.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8204      0.06%     98.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       152685      1.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     14209442                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1050777344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          498477184                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2547.678790                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1208.590722                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   19.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               13.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    44315753725.153511                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    58917189109.836906                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   69060958098.606339                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  29273820346.171078                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 147043981350.794373                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 326248777392.299805                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 18567004146.435490                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  693427484169.536011                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1681.260548                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  25435336105                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  37149000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 349860640384                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11643615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7788753                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8553285                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4774830                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4774830                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       11643627                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     49178940                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     49178940                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               49178940                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   1549260672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   1549260672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1549260672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16418457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16418457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16418457                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         21286726831                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30070043779                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       19662988                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     11703991                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        23422                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      6986219                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        6982198                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.942444                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        2259226                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2258261                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2254670                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         3591                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          456                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts       514216                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts        21302                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1238084789                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.282498                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.271187                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1151023025     92.97%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     24354039      1.97%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     13406564      1.08%     96.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8386187      0.68%     96.70% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9313520      0.75%     97.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2842072      0.23%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3473332      0.28%     97.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1161551      0.09%     98.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24124499      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1238084789                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     349757009                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          128242900                       # Number of memory references committed
system.switch_cpus0.commit.loads             91494356                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          19571554                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         186752785                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          247706387                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      2252877                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    136081785     38.91%     38.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      6295215      1.80%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      1146980      0.33%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      2863744      0.82%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27044982      7.73%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      2309950      0.66%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     44922710     12.84%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     39560789     11.31%     74.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6809695      1.95%     76.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     51933567     14.85%     91.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     29938849      8.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    349757009                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24124499                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8590205                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1183230249                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         25384962                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     20931276                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles         22760                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      6965674                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         2138                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     350568913                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        10784                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           91614836                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36758181                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                55446                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles        74887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             251091933                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           19662988                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11496094                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1238059690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles          49760                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         31001623                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         1359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1238159459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.283672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.353410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1175641154     94.95%     94.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         3914822      0.32%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6398142      0.52%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8188033      0.66%     96.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         3532340      0.29%     96.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         4642925      0.37%     97.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         4890170      0.39%     97.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4344168      0.35%     97.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        26607705      2.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1238159459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.015876                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.202727                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31001624                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  115                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           16413452                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         203747                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2268                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         54394                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache        711122                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 412444986489                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles         22760                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        15991260                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      641957836                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         37753197                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    542434399                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     350399813                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       606102                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8441562                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      58780837                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     471319760                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    343257328                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          926557858                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       380806497                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        296882735                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    342586589                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps          670732                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        113503537                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1564231515                       # The number of ROB reads
system.switch_cpus0.rob.writes              700617284                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          349757009                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       19662775                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     11703873                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        23415                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      6986188                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        6982157                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.942300                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        2259218                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2258187                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2254650                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         3537                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          454                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       514249                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts        21294                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1238093070                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.282492                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.271078                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1151003709     92.97%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     24369100      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     13441828      1.09%     96.02% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8369524      0.68%     96.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9311416      0.75%     97.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2834519      0.23%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3481059      0.28%     97.96% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1170316      0.09%     98.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24111599      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1238093070                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249995808                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     349750945                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          128240644                       # Number of memory references committed
system.switch_cpus1.commit.loads             91492788                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19571234                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         186749681                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          247701923                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2252845                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    136079305     38.91%     38.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      6295039      1.80%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      1146948      0.33%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      2863664      0.82%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27044614      7.73%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2309902      0.66%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     44922086     12.84%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     39560085     11.31%     74.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6809567      1.95%     76.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     51932703     14.85%     91.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     29938289      8.56%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    349750945                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24111599                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8598068                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1183231326                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25355977                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     20959571                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles         22758                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      6965669                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         2141                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     350562952                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        10746                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           91613363                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36757347                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                55436                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        74016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             251088741                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           19662775                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11496025                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1238068812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          49758                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         31001348                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         1356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1238167707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.283665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.353466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1175661955     94.95%     94.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3912705      0.32%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6368281      0.51%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8218534      0.66%     96.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3527087      0.28%     96.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         4654547      0.38%     97.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4865264      0.39%     97.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4326968      0.35%     97.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        26632366      2.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1238167707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.015875                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.202724                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31001348                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  111                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           16413314                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads         203984                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         2265                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         54120                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache        661557                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 412444986489                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles         22758                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        15988485                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      641998430                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         37719910                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    542438117                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     350393716                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       582402                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       8464420                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      57171128                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     472880574                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    343250872                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          926541666                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       380798681                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        296878223                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    342580593                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          670276                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        113868472                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1564246665                       # The number of ROB reads
system.switch_cpus1.rob.writes              700605195                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249995808                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          349750945                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       19662661                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11703702                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        23434                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6986287                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6982218                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.941757                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        2259187                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2258248                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2254602                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         3646                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          466                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       514582                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        21305                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1238112996                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.282482                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.270895                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1151024735     92.97%     92.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     24340451      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     13438510      1.09%     96.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      8391887      0.68%     96.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      9338910      0.75%     97.45% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2835369      0.23%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3481401      0.28%     97.96% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1163011      0.09%     98.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24098722      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1238112996                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249991611                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     349744876                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          128238386                       # Number of memory references committed
system.switch_cpus2.commit.loads             91491219                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19570914                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         186746573                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          247697457                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2252813                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    136076825     38.91%     38.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      6294863      1.80%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      1146916      0.33%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      2863584      0.82%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27044246      7.73%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      2309854      0.66%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     44921459     12.84%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     39559380     11.31%     74.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6809439      1.95%     76.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     51931839     14.85%     91.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     29937728      8.56%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    349744876                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24098722                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8620268                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1183229453                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         25315464                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     20999758                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         22774                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      6965655                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         2146                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     350557696                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        10801                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           91611697                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36756670                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                55439                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                18825                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        76426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             251084804                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           19662661                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11496007                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1238086393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          49806                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         31000929                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes         1362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1238187724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.283656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.353432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1175682271     94.95%     94.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3914438      0.32%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6384535      0.52%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8188994      0.66%     96.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         3535119      0.29%     96.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         4633057      0.37%     97.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4887658      0.39%     97.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         4355420      0.35%     97.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        26606232      2.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1238187724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.015875                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.202721                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31000930                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  112                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           16412838                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         203629                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         2261                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         54134                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache        614358                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 412444986489                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         22774                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        16007158                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      640510884                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         37771596                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    543875305                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     350388139                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       574226                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       8473728                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      56408334                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     475160446                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    343245124                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          926526509                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       380791865                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        296874238                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    342574589                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          670535                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        113625730                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1564273732                       # The number of ROB reads
system.switch_cpus2.rob.writes              700593800                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249991611                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          349744876                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       19662543                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11703729                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        23414                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6986128                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6982081                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.942071                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        2259181                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           11                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2258168                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2254639                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         3529                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          447                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       514345                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        21292                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1238092480                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.282489                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.271116                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1151028690     92.97%     92.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     24352738      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     13407104      1.08%     96.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      8384634      0.68%     96.69% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9321531      0.75%     97.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2841775      0.23%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3476093      0.28%     97.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1163754      0.09%     98.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24116161      1.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1238092480                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249993765                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     349747971                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          128239546                       # Number of memory references committed
system.switch_cpus3.commit.loads             91492022                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19571075                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         186748169                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          247699727                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2252829                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         4715      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    136078071     38.91%     38.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       249476      0.07%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv           14      0.00%     38.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      6294951      1.80%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd          162      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.78% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      1146932      0.33%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt         1660      0.00%     41.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2863624      0.82%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     41.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     27044436      7.73%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.66% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       592704      0.17%     49.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      2309878      0.66%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv           12      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     50.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     44921790     12.84%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     39559745     11.31%     74.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6809503      1.95%     76.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     51932277     14.85%     91.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     29938021      8.56%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    349747971                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24116161                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8595500                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1183232725                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25363485                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     20952692                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         22750                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6965602                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         2141                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     350559837                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        10732                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           91612231                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36757219                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                55443                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                18826                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        72493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             251086074                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           19662543                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11495901                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1238069792                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          49744                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         31000915                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         1355                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1238167159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.283663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.353400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1175655837     94.95%     94.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3913717      0.32%     95.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6363235      0.51%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8225739      0.66%     96.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         3531769      0.29%     96.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4660399      0.38%     97.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4866494      0.39%     97.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4322701      0.35%     97.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        26627268      2.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1238167159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.015875                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.202722                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31000916                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  112                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16271857805715                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           16413065                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         203193                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         2272                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         54433                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           17                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache        665590                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 412444986489                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         22750                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        15991659                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      637866609                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         37759230                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    546526904                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     350390821                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       598214                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8428407                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      58007916                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     476159125                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    343248443                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          926535307                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       380797558                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        296875432                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    342577642                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          670749                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        113640513                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1564238635                       # The number of ROB reads
system.switch_cpus3.rob.writes              700599544                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249993765                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          349747971                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
