<!DOCTYPE html><html lang="en"><head><meta charSet="utf-8"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><title>MAC PHY and MII Interface · Tech Skillo</title><meta name="viewport" content="width=device-width"/><meta name="generator" content="Docusaurus"/><meta name="description" content="## Ethernet Interface Block Diagram"/><meta name="docsearch:language" content="en"/><meta property="og:title" content="MAC PHY and MII Interface · Tech Skillo"/><meta property="og:type" content="website"/><meta property="og:url" content="https://ldd.techskillo.com/"/><meta property="og:description" content="## Ethernet Interface Block Diagram"/><meta property="og:image" content="https://ldd.techskillo.com/img/undraw_online.svg"/><meta name="twitter:card" content="summary"/><meta name="twitter:image" content="https://ldd.techskillo.com/img/undraw_tweetstorm.svg"/><link rel="shortcut icon" href="/img/favicon.ico"/><link rel="stylesheet" href="//cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/default.min.css"/><link rel="alternate" type="application/atom+xml" href="https://ldd.techskillo.com/blog/atom.xml" title="Tech Skillo Blog ATOM Feed"/><link rel="alternate" type="application/rss+xml" href="https://ldd.techskillo.com/blog/feed.xml" title="Tech Skillo Blog RSS Feed"/><script async="" src="https://www.googletagmanager.com/gtag/js?id=UA-46809639-2"></script><script>
              window.dataLayer = window.dataLayer || [];
              function gtag(){dataLayer.push(arguments); }
              gtag('js', new Date());
              gtag('config', 'UA-46809639-2');
            </script><script type="text/javascript" src="https://buttons.github.io/buttons.js"></script><script src="/js/scrollSpy.js"></script><link rel="stylesheet" href="/css/main.css"/><script src="/js/codetabs.js"></script></head><body class="sideNavVisible separateOnPageNav"><div class="fixedHeaderContainer"><div class="headerWrapper wrapper"><header><a href="/"><img class="logo" src="/img/favicon.ico" alt="Tech Skillo"/><h2 class="headerTitleWithLogo">Tech Skillo</h2></a><div class="navigationWrapper navigationSlider"><nav class="slidingNav"><ul class="nav-site nav-site-internal"><li class="siteNavGroupActive"><a href="/docs/00-Course-Introduction/course-introduction" target="_self">START THE COURSE</a></li><li class=""><a href="/blog/" target="_self">BLOG</a></li></ul></nav></div></header></div></div><div class="navPusher"><div class="docMainWrapper wrapper"><div class="docsNavContainer" id="docsNav"><nav class="toc"><div class="toggleNav"><section class="navWrapper wrapper"><div class="navBreadcrumb wrapper"><div class="navToggle" id="navToggler"><div class="hamburger-menu"><div class="line1"></div><div class="line2"></div><div class="line3"></div></div></div><h2><i>›</i><span>Network Drivers</span></h2><div class="tocToggler" id="tocToggler"><i class="icon-toc"></i></div></div><div class="navGroups"><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Course Introduction<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/00-Course-Introduction/course-introduction">Course Introduction</a></li><li class="navListItem"><a class="navItem" href="/docs/00-Course-Introduction/Audience-Of-This-Course">Course Audience</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Introduction to Linux<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/02-Introduction-to-Linux/02-Linux-Definition/Linux-Definition">Linux Definition</a></li><li class="navListItem"><a class="navItem" href="/docs/02-Introduction-to-Linux/04-What-is-Operating-System/What-is-Operating-System">What is Operating System</a></li><li class="navListItem"><a class="navItem" href="/docs/02-Introduction-to-Linux/06-Unix-and-its-History/Unix-and-its-History">Unix and its History</a></li><li class="navListItem"><a class="navItem" href="/docs/02-Introduction-to-Linux/08-History-of-Linux/History-of-Linux">History of Linux</a></li><li class="navListItem"><a class="navItem" href="/docs/02-Introduction-to-Linux/10-Benefits-of-Linux/Benefits-of-Linux">Benefits of Linux</a></li><li class="navListItem"><a class="navItem" href="/docs/02-Introduction-to-Linux/12-Differences-Between-Unix-and-Linux/Differences-Between-Unix-and-Linux">Differences Between Unix and Linux</a></li><li class="navListItem"><a class="navItem" href="/docs/02-Introduction-to-Linux/14-The-Free-Software-Foundation/The-Free-Software-Foundation">Linux Foundation</a></li><li class="navListItem"><a class="navItem" href="/docs/02-Introduction-to-Linux/16-GNU-GPL-License/GNU-GPL-License">GNU GPL License</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Linux Distributions<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/04-Linux-Distributions/02-What-is-a-Linux-Distribution/What-is-a-Linux-Distribution">What is a Linux Distribution</a></li><li class="navListItem"><a class="navItem" href="/docs/04-Linux-Distributions/04-Distributions-Overview/Distributions-Overview">Distributions Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/04-Linux-Distributions/06-Choosing-a-Linux-Distribution/Choosing-a-Linux-Distribution">Choosing a Linux Distribution</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Introduction to Device Drivers<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/06-Introduction-to-Device-Drivers/02-Device-Driver-and-Role/Device-Driver-and-Role">Device Driver and Role</a></li><li class="navListItem"><a class="navItem" href="/docs/06-Introduction-to-Device-Drivers/04-Linux-Kernel-Overview/Linux-Kernel-Overview">Linux Kernel Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/06-Introduction-to-Device-Drivers/06-Loadable-Modules/Loadable-Modules">Loadable Modules</a></li><li class="navListItem"><a class="navItem" href="/docs/06-Introduction-to-Device-Drivers/08-Classes-of-Devices-and-Modules/Classes-of-Devices-and-Modules">Classes of Devices and Modules</a></li><li class="navListItem"><a class="navItem" href="/docs/06-Introduction-to-Device-Drivers/10-Security-Issues/Security-Issues">Security Issues</a></li><li class="navListItem"><a class="navItem" href="/docs/06-Introduction-to-Device-Drivers/12-Linux-Kernel-Versions/Linux-Kernel-Versions">Linux Kernel Versions</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Building and Running Modules<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/08-Building-and-Running-Modules/02-Setting-Up-Your-System/Setting-Up-Your-System">Setting Up Your System</a></li><li class="navListItem"><a class="navItem" href="/docs/08-Building-and-Running-Modules/04-Using-Docker/Using-Docker">Using Docker</a></li><li class="navListItem"><a class="navItem" href="/docs/08-Building-and-Running-Modules/06-Linux-Kernel-Modules-LKM/Linux-Kernel-Modules-LKM">Linux Kernel Modules LKM</a></li><li class="navListItem"><a class="navItem" href="/docs/08-Building-and-Running-Modules/08-Hello-World-Module/Hello-World-Module">Hello World Module</a></li><li class="navListItem"><a class="navItem" href="/docs/08-Building-and-Running-Modules/10-Kernel-Modules-Versus-Applications/Kernel-Modules-Versus-Applications">Kernel Modules Versus Applications</a></li><li class="navListItem"><a class="navItem" href="/docs/08-Building-and-Running-Modules/12-Compiling-Modules/Compiling-Modules">Compiling Modules</a></li><li class="navListItem"><a class="navItem" href="/docs/08-Building-and-Running-Modules/14-Loading-and-Unloading-Modules/Loading-and-Unloading-Modules">Loading and Unloading Modules</a></li><li class="navListItem"><a class="navItem" href="/docs/08-Building-and-Running-Modules/16-The-Kernel-Symbol-Table/The-Kernel-Symbol-Table">The Kernel Symbol Table</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Modules In Detail<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/10-Modules-In-Detail/02-Module-Loading-and-Initialization/Module-Loading-and-Initialization">Module Loading and Initialization</a></li><li class="navListItem"><a class="navItem" href="/docs/10-Modules-In-Detail/04-Module-Unloading-and-Cleanup/Module-Unloading-and-Cleanup">Module Unloading and Cleanup</a></li><li class="navListItem"><a class="navItem" href="/docs/10-Modules-In-Detail/06-Module-Parameters/Module-Parameters">Module Parameters</a></li><li class="navListItem"><a class="navItem" href="/docs/10-Modules-In-Detail/08-Probing-Modules/Probing-Modules">Probing Modules</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Character Drivers<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/12-Character-Drivers/02-Overview/Overview">Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/12-Character-Drivers/04-Major-and-Minor-Numbers/Major-and-Minor-Numbers">Major and Minor Numbers</a></li><li class="navListItem"><a class="navItem" href="/docs/12-Character-Drivers/06-Char-Device-Registration/Char-Device-Registration">Char Device Registration</a></li><li class="navListItem"><a class="navItem" href="/docs/12-Character-Drivers/08-File-Operations/File-Operations">File Operations</a></li><li class="navListItem"><a class="navItem" href="/docs/12-Character-Drivers/10-Open-and-Close-Operations/Open-and-Close-Operations">Open and Close Operations</a></li><li class="navListItem"><a class="navItem" href="/docs/12-Character-Drivers/12-Read-and-Write-Operations/Read-and-Write-Operations">Read and Write Operations</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Debugging in Linux Kernel<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/02-Debug-flags-in-Linux-Kernel/Debug-flags-in-Linux-Kernel">Debug flags in Linux Kernel</a></li><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/04-Debugging-using-printk/Debugging-using-printk">Debugging using printk</a></li><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/06-Using-the-proc-Filesystem/Using-the-proc-Filesystem">Using the proc Filesystem</a></li><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/08-The-ioctl-Method/The-ioctl-Method">The ioctl Method</a></li><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/10-Watching-Application-Behavior/Watching-Application-Behavior">Watching Application Behavior</a></li><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/12-System-Faults/System-Faults">System Faults</a></li><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/14-Using-gdb/Using-gdb">Using gdb</a></li><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/16-The-kdb-Kernel-Debugger/The-kdb-Kernel-Debugger">The kdb Kernel Debugger</a></li><li class="navListItem"><a class="navItem" href="/docs/14-Debugging-in-Linux-Kernel/18-Linux-Trace-Toolkit/Linux-Trace-Toolkit">Linux Trace Toolkit</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Concurrency and RaceConditions<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/02-Symmetric-multiprocessing-aka-SMP-systems/Symmetric-multiprocessing-aka-SMP-systems">Symmetric multiprocessing aka SMP systems</a></li><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/04-Concurrency-and-Its-Management/Concurrency-and-Its-Management">Concurrency and Its Management</a></li><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/06-Semaphores-and-Mutexes/Semaphores-and-Mutexes">Semaphores and Mutexes</a></li><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/08-Completions/Completions">Completions</a></li><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/10-Spinlocks/Spinlocks">Spinlocks</a></li><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/12-Atomic-Variables/Atomic-Variables">Atomic Variables</a></li><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/14-Bit-Operations/Bit-Operations">Bit Operations</a></li><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/16-seqlocks/seqlocks">seqlocks</a></li><li class="navListItem"><a class="navItem" href="/docs/16-Concurrency-and-RaceConditions/18-Read-Copy-Update/Read-Copy-Update">Read-Copy-Update</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Advanced Char Driver Operations<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/18-Advanced-Char-Driver-Operations/02-ioctl/ioctl">ioctl</a></li><li class="navListItem"><a class="navItem" href="/docs/18-Advanced-Char-Driver-Operations/04-Blocking-Input-Output/Blocking-Input-Output">Blocking Input Output</a></li><li class="navListItem"><a class="navItem" href="/docs/18-Advanced-Char-Driver-Operations/06-Advanced-Sleeping/Advanced-Sleeping">Advanced Sleeping</a></li><li class="navListItem"><a class="navItem" href="/docs/18-Advanced-Char-Driver-Operations/08-poll-and-select/poll-and-select">poll and select</a></li><li class="navListItem"><a class="navItem" href="/docs/18-Advanced-Char-Driver-Operations/10-Interaction-with-read-and-write/Interaction-with-read-and-write">Interaction with read and write</a></li><li class="navListItem"><a class="navItem" href="/docs/18-Advanced-Char-Driver-Operations/12-Asynchronous-Notification/Asynchronous-Notification">Asynchronous Notification</a></li><li class="navListItem"><a class="navItem" href="/docs/18-Advanced-Char-Driver-Operations/14-Seeking-a-Device/Seeking-a-Device">Seeking a Device</a></li><li class="navListItem"><a class="navItem" href="/docs/18-Advanced-Char-Driver-Operations/16-Access-Control-on-a-Device-File/Access-Control-on-a-Device-File">Access Control on a Device File</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Time, Delays and Deferred Work<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/20-Time,-Delays-and-Deferred-Work/02-Measuring-Time-Lapses/Measuring-Time-Lapses">Measuring Time Lapses</a></li><li class="navListItem"><a class="navItem" href="/docs/20-Time,-Delays-and-Deferred-Work/04-Knowing-the-Current-Time/Knowing-the-Current-Time">Knowing the Current Time</a></li><li class="navListItem"><a class="navItem" href="/docs/20-Time,-Delays-and-Deferred-Work/06-Delaying-Execution/Delaying-Execution">Delaying Execution</a></li><li class="navListItem"><a class="navItem" href="/docs/20-Time,-Delays-and-Deferred-Work/08-Kernel-Timers/Kernel-Timers">Kernel Timers</a></li><li class="navListItem"><a class="navItem" href="/docs/20-Time,-Delays-and-Deferred-Work/10-Tasklets/Tasklets">Tasklets</a></li><li class="navListItem"><a class="navItem" href="/docs/20-Time,-Delays-and-Deferred-Work/12-Workqueues/Workqueues">Workqueues</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Memory Allocation<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/22-Memory-Allocation/02-Overview/Overview">Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/22-Memory-Allocation/04-kmalloc-and-kfree/kmalloc-and-kfree">kmalloc and kfree</a></li><li class="navListItem"><a class="navItem" href="/docs/22-Memory-Allocation/06-Lookaside-Caches/Lookaside-Caches">Lookaside Caches</a></li><li class="navListItem"><a class="navItem" href="/docs/22-Memory-Allocation/08-Memory-Pools/Memory-Pools">Memory Pools</a></li><li class="navListItem"><a class="navItem" href="/docs/22-Memory-Allocation/10-get_free_page-and-Friends/get_free_page-and-Friends">get_free_page and Friends</a></li><li class="navListItem"><a class="navItem" href="/docs/22-Memory-Allocation/12-vmalloc-and-Friends/vmalloc-and-Friends">vmalloc and Friends</a></li><li class="navListItem"><a class="navItem" href="/docs/22-Memory-Allocation/14-Per-CPU-Variables/Per-CPU-Variables">Per-CPU Variables</a></li><li class="navListItem"><a class="navItem" href="/docs/22-Memory-Allocation/16-Obtaining-Large-Buffers/Obtaining-Large-Buffers">Obtaining Large Buffers</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Communicating with Hardware<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/24-Communicating-with-Hardware/02-IO-Ports-and-IO-Memory/IO-Ports-and-IO-Memory">IO Ports and IO Memory</a></li><li class="navListItem"><a class="navItem" href="/docs/24-Communicating-with-Hardware/04-Using-IO-Ports/Using-IO-Ports">Using IO Ports</a></li><li class="navListItem"><a class="navItem" href="/docs/24-Communicating-with-Hardware/06-Using-IO-Memory/Using-IO-Memory">Using IO Memory</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Interrupt Handling<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/26-Interrupt-Handling/02-Interrupt-Overview/Interrupt-Overview">Interrupt Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/26-Interrupt-Handling/04-Installing-an-Interrupt-Handler/Installing-an-Interrupt-Handler">Installing an Interrupt Handler</a></li><li class="navListItem"><a class="navItem" href="/docs/26-Interrupt-Handling/06-Implementing-a-Handler/Implementing-a-Handler">Implementing a Handler</a></li><li class="navListItem"><a class="navItem" href="/docs/26-Interrupt-Handling/08-Enabling-and-Disabling-Interrupts/Enabling-and-Disabling-Interrupts">Enabling and Disabling Interrupts</a></li><li class="navListItem"><a class="navItem" href="/docs/26-Interrupt-Handling/10-Top-and-Bottom-Halves/Top-and-Bottom-Halves">Top and Bottom Halves</a></li><li class="navListItem"><a class="navItem" href="/docs/26-Interrupt-Handling/12-Interrupt-Sharing/Interrupt-Sharing">Interrupt Sharing</a></li><li class="navListItem"><a class="navItem" href="/docs/26-Interrupt-Handling/14-Interrupt-Driven-IO/Interrupt-Driven-IO">Interrupt Driven IO</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Data Types in the Kernel<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/28-Data-Types-in-the-Kernel/02-Standard-C-Types/Standard-C-Types">Standard C Types</a></li><li class="navListItem"><a class="navItem" href="/docs/28-Data-Types-in-the-Kernel/04-Interface-Specific-Types/Interface-Specific-Types">Interface Specific Types</a></li><li class="navListItem"><a class="navItem" href="/docs/28-Data-Types-in-the-Kernel/06-Portability-Issues/Portability-Issues">Portability Issues</a></li><li class="navListItem"><a class="navItem" href="/docs/28-Data-Types-in-the-Kernel/08-Linked-Lists/Linked-Lists">Linked Lists</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">PCI Drivers<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/30-PCI-Drivers/02-Overview/Overview">Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/30-PCI-Drivers/04-The-PCI-Interface/The-PCI-Interface">The PCI Interface</a></li><li class="navListItem"><a class="navItem" href="/docs/30-PCI-Drivers/06-Boot-Time-Configuration/Boot-Time-Configuration">Boot Time Configuration</a></li><li class="navListItem"><a class="navItem" href="/docs/30-PCI-Drivers/08-PCI-Driver/PCI-Driver">PCI Driver</a></li><li class="navListItem"><a class="navItem" href="/docs/30-PCI-Drivers/10-PCI-Probing/PCI-Probing">PCI Probing</a></li><li class="navListItem"><a class="navItem" href="/docs/30-PCI-Drivers/12-Accessing-PCI-Configuration-Space/Accessing-PCI-Configuration-Space">Accessing PCI Configuration Space</a></li><li class="navListItem"><a class="navItem" href="/docs/30-PCI-Drivers/14-Accessing-the-IO-and-Memory-Spaces/Accessing-the-IO-and-Memory-Spaces">Accessing the IO and Memory Spaces</a></li><li class="navListItem"><a class="navItem" href="/docs/30-PCI-Drivers/16-PCI-Interrupts/PCI-Interrupts">PCI Interrupts</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">The Linux Device Model<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/32-The-Linux-Device-Model/02-Overview/Overview">Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/32-The-Linux-Device-Model/04-Kobjects-Ksets-and-Subsystems/Kobjects-Ksets-and-Subsystems">Kobjects Ksets and Subsystems</a></li><li class="navListItem"><a class="navItem" href="/docs/32-The-Linux-Device-Model/06-Low-Level-Sysfs-Operations/Low-Level-Sysfs-Operations">Low-Level Sysfs Operations</a></li><li class="navListItem"><a class="navItem" href="/docs/32-The-Linux-Device-Model/08-Hotplug-Event-Generation/Hotplug-Event-Generation">Hotplug Event Generation</a></li><li class="navListItem"><a class="navItem" href="/docs/32-The-Linux-Device-Model/10-Buses-Devices-and-Drivers/Buses-Devices-and-Drivers">Buses Devices and Drivers</a></li><li class="navListItem"><a class="navItem" href="/docs/32-The-Linux-Device-Model/12-Device-Classes/Device-Classes">Device Classes</a></li><li class="navListItem"><a class="navItem" href="/docs/32-The-Linux-Device-Model/14-Putting-It-All-Together/Putting-It-All-Together">Putting It All Together</a></li><li class="navListItem"><a class="navItem" href="/docs/32-The-Linux-Device-Model/16-Hotplug-and-Dynamic-Devices/Hotplug-and-Dynamic-Devices">Hotplug and Dynamic Devices</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Memory Mappingand DMA<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/34-Memory-Mappingand-DMA/02-Overview/Overview">Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/34-Memory-Mappingand-DMA/04-Memory-Management-in-Linux/Memory-Management-in-Linux">Memory Management in Linux</a></li><li class="navListItem"><a class="navItem" href="/docs/34-Memory-Mappingand-DMA/06-Page-Tables/Page-Tables">Page Tables</a></li><li class="navListItem"><a class="navItem" href="/docs/34-Memory-Mappingand-DMA/08-The-Process-Memory-Map/The-Process-Memory-Map">The Process Memory Map</a></li><li class="navListItem"><a class="navItem" href="/docs/34-Memory-Mappingand-DMA/10-The-mmap-Device-Operation/The-mmap-Device-Operation">The mmap Device Operation</a></li><li class="navListItem"><a class="navItem" href="/docs/34-Memory-Mappingand-DMA/12-Performing-Direct-IO/Performing-Direct-IO">Performing Direct IO</a></li><li class="navListItem"><a class="navItem" href="/docs/34-Memory-Mappingand-DMA/14-Direct-Memory-Access/Direct-Memory-Access">Direct Memory Access</a></li><li class="navListItem"><a class="navItem" href="/docs/34-Memory-Mappingand-DMA/16-The-Generic-DMA-Layer/The-Generic-DMA-Layer">The Generic DMA Layer</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Network Drivers<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/02-Overview/Overview">Overview</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/03-Networking-Terms/Networking-Terms">Networking Terms</a></li><li class="navListItem navListItemActive"><a class="navItem" href="/docs/36-Network-Drivers/04-MAC-PHY-and-MII-Interface/MAC-PHY-and-MII-Interface">MAC PHY and MII Interface</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/06-Writing-Network-Driver/Writing-Network-Driver">Writing Network Driver</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/08-Connecting-to-the-Kernel/Connecting-to-the-Kernel">Connecting to the Kernel</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/10-The-net_device-Structure-in-Detail/The-net_device-Structure-in-Detail">The net_device Structure in Detail</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/12-Opening-and-Closing/Opening-and-Closing">Opening and Closing</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/14-Packet-Transmission/Packet-Transmission">Packet Transmission</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/16-Scatter-Gather-IO/Scatter-Gather-IO">Scatter Gather IO</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/18-Packet-Reception/Packet-Reception">Packet Reception</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/20-The-Interrupt-Handler/The-Interrupt-Handler">The Interrupt Handler</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/22-Receive-Interrupt-Mitigation/Receive-Interrupt-Mitigation">Receive Interrupt Mitigation</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/24-Changes-in-Link-State/Changes-in-Link-State">Changes in Link State</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/26-The-Socket-Buffers/The-Socket-Buffers">The Socket Buffers</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/28-MAC-Address-Resolution/MAC-Address-Resolution">MAC Address Resolution</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/30-Custom-ioctl-Commands/Custom-ioctl-Commands">Custom ioctl Commands</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/32-Network-Statistics/Network-Statistics">Network Statistics</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/34-Multicast-Traffic/Multicast-Traffic">Multicast Traffic</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/36-Network-Tools/Network-Tools">Network Tools</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/38-ieee-802-1q/ieee-802-1q">IEEE 8021q VLAN</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/38-ieee-802-1q/ieee-802-1p">IEEE 8021p Prioritization</a></li><li class="navListItem"><a class="navItem" href="/docs/36-Network-Drivers/40-Differentiated-Services/Differentiated-Services">Differentiated Services</a></li></ul></div><div class="navGroup"><h3 class="navGroupCategoryTitle collapsible">Conclusion<span class="arrow"><svg width="24" height="24" viewBox="0 0 24 24"><path fill="#565656" d="M7.41 15.41L12 10.83l4.59 4.58L18 14l-6-6-6 6z"></path><path d="M0 0h24v24H0z" fill="none"></path></svg></span></h3><ul class="hide"><li class="navListItem"><a class="navItem" href="/docs/38-Conclusion/02-References/References">References</a></li><li class="navListItem"><a class="navItem" href="/docs/38-Conclusion/04-Further-Reading/Further-Reading">Further Reading</a></li></ul></div></div></section></div><script>
            var coll = document.getElementsByClassName('collapsible');
            var checkActiveCategory = true;
            for (var i = 0; i < coll.length; i++) {
              var links = coll[i].nextElementSibling.getElementsByTagName('*');
              if (checkActiveCategory){
                for (var j = 0; j < links.length; j++) {
                  if (links[j].classList.contains('navListItemActive')){
                    coll[i].nextElementSibling.classList.toggle('hide');
                    coll[i].childNodes[1].classList.toggle('rotate');
                    checkActiveCategory = false;
                    break;
                  }
                }
              }

              coll[i].addEventListener('click', function() {
                var arrow = this.childNodes[1];
                arrow.classList.toggle('rotate');
                var content = this.nextElementSibling;
                content.classList.toggle('hide');
              });
            }

            document.addEventListener('DOMContentLoaded', function() {
              createToggler('#navToggler', '#docsNav', 'docsSliderActive');
              createToggler('#tocToggler', 'body', 'tocActive');

              var headings = document.querySelector('.toc-headings');
              headings && headings.addEventListener('click', function(event) {
                var el = event.target;
                while(el !== headings){
                  if (el.tagName === 'A') {
                    document.body.classList.remove('tocActive');
                    break;
                  } else{
                    el = el.parentNode;
                  }
                }
              }, false);

              function createToggler(togglerSelector, targetSelector, className) {
                var toggler = document.querySelector(togglerSelector);
                var target = document.querySelector(targetSelector);

                if (!toggler) {
                  return;
                }

                toggler.onclick = function(event) {
                  event.preventDefault();

                  target.classList.toggle(className);
                };
              }
            });
        </script></nav></div><div class="container mainContainer docsContainer"><div class="wrapper"><div class="post"><header class="postHeader"><a class="edit-page-link button" href="https://github.com/hoodaajay99/linux-kernel-device-drivers/blob/master/docs/36-Network-Drivers/04-MAC-PHY-and-MII-Interface/MAC-PHY-and-MII-Interface.md" target="_blank" rel="noreferrer noopener">Edit</a><h1 id="__docusaurus" class="postHeaderTitle">MAC PHY and MII Interface</h1></header><article><div><span><h2><a class="anchor" aria-hidden="true" id="ethernet-interface-block-diagram"></a><a href="#ethernet-interface-block-diagram" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Ethernet Interface Block Diagram</h2>
<p><img src="../../assets/36-ethernet-interface-daigram2.png" alt="Ethernet Interface Block Diagram"></p>
<h2><a class="anchor" aria-hidden="true" id="ethernet-mac-block-diagram"></a><a href="#ethernet-mac-block-diagram" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Ethernet MAC Block Diagram</h2>
<p><img src="../../assets/36-ethernet-mac-block-diagram.jpg" alt="Network Models"></p>
<h2><a class="anchor" aria-hidden="true" id="mac-controller-aka-ethernet-controller"></a><a href="#mac-controller-aka-ethernet-controller" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>MAC Controller aka Ethernet Controller</h2>
<p>An <code>Ethernet controller</code> or <code>Ethernet Media Access Controller</code> is hardware responsible for interaction with the wired, optical or wireless transmission medium. Transmission medium is implemented by the PHY Device.</p>
<p>MAC controller is majorly implemented in Hardware.</p>
<blockquote>
<p>In Software The MAC sublayer and the logical link control (LLC) sublayer together make up the data link layer.</p>
</blockquote>
<h3><a class="anchor" aria-hidden="true" id="functions-of-ethernet-mac"></a><a href="#functions-of-ethernet-mac" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Functions of Ethernet MAC</h3>
<ul>
<li>Receive/transmit normal frames</li>
<li>half-duplex retransmission and backoff functions</li>
<li>append/check FCS</li>
<li>interframe gap enforcement</li>
<li>discard malformed frames</li>
<li>prepend(tx)/remove(rx) preamble</li>
<li>SFD (start frame delimiter), and padding</li>
<li>half-duplex compatibility: append(tx)/remove(rx) MAC address</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="ethernet-phy"></a><a href="#ethernet-phy" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Ethernet PHY</h2>
<p><img src="../../assets/36-ethernet-phy.png" alt="ethernet-phy"></p>
<ul>
<li>Physical layer or layer 1 is the first and lowest layer</li>
<li>Implemented as Phy Device (Hardware)</li>
<li>Also called <code>transreceiver device</code></li>
<li>Can also connect to optionally to optical fibre transreceiver</li>
<li>Generally needs external clock input for its functioning</li>
<li>Status LEDs over GPIOs</li>
<li>Implements MII, RMII, GMII, RGMII interfaces towards MAC Controller</li>
<li>Defines the means of transmitting raw bits over medium</li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="major-functions-of-phy-layer"></a><a href="#major-functions-of-phy-layer" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Major Functions of PHY Layer</h3>
<ul>
<li>Autonegotiation
<ul>
<li>Bit Rate</li>
<li>Duplex Mode</li>
</ul></li>
<li>Bitstream Tx/Rx from MAC</li>
<li>Modulation</li>
<li>FEC - Forward error correction</li>
<li>Carrier sense and collision detection</li>
<li>Bit-by-bit or symbol-by-symbol delivery over PHY Medium</li>
<li>Standardized interface to a physical transmission medium</li>
<li>Specification for connectors and cables</li>
<li>Electrical specification of transmission line signal level and impedance</li>
<li>Bit synchronization in synchronous serial communication</li>
<li>Start-stop signalling and flow control in asynchronous serial communication</li>
<li>Circuit switching</li>
<li>Multiplexing</li>
<li>Equalization filtering, training sequences, pulse shaping and other signal processing of physical signals</li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="ethernet-physical-layer-include"></a><a href="#ethernet-physical-layer-include" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Ethernet physical layer Include</h3>
<ul>
<li>10BASE-T</li>
<li>10BASE2</li>
<li>10BASE5</li>
<li>100BASE-TX</li>
<li>100BASE-FX</li>
<li>100BASE-T</li>
<li>1000BASE-T</li>
<li>1000BASE-SX</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="ethernet-driver"></a><a href="#ethernet-driver" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Ethernet Driver</h2>
<p>Ethernet drivers is a software programs that provide hardware-software interaction between the operating system and its local area network (LAN) port</p>
<h3><a class="anchor" aria-hidden="true" id="ethernet-driver-functions"></a><a href="#ethernet-driver-functions" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Ethernet Driver Functions</h3>
<ul>
<li>It transmits and receives the ethernet frames</li>
<li>Impements Ring Buffers
<ul>
<li>Tx Ring Buffers</li>
<li>Rx Ring Buffers</li>
</ul></li>
<li>Controls the DMA Operation between MAC and Ring Buffers</li>
<li>Receives Rx Pacakets from Rx Ring Buffers.</li>
<li>Delivers Rx packets to higher layer (Linux Bridge)</li>
<li>Receives Tx packets from higher layer (Linux Bridge)</li>
<li>Delivers Tx packets to Tx Ring Buffers</li>
<li>It controls the MAC sublayer (hardware) over IO Interface</li>
<li>It controls the PHY sublayer (hardware) Over MDIO Interface</li>
<li>Collects MAC and PHY stats and status</li>
<li>Exposes MAC and PHY stats and status to the application</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="interfaces-between-a-mac-and-a-phy"></a><a href="#interfaces-between-a-mac-and-a-phy" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Interfaces between a MAC and a PHY</h2>
<ul>
<li>Media Independent Interfaces are implemented between MAC and a PHY</li>
<li>Ethernet industry standard defined in IEEE 802.3</li>
<li>Consists of <code>data interface</code> and <code>management interface</code> between a MAC and a PHY</li>
<li>Data interface consists of
<ul>
<li>Transmitter Channel</li>
<li>Receiver Channel</li>
</ul></li>
<li>Each channel has its own clock, data, and control signals</li>
<li>With the management interface, upper layers can monitor and control the PHY</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="mii-media-independent-interface"></a><a href="#mii-media-independent-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>MII (Media Independent Interface)</h2>
<ul>
<li>Standard interface, standardized by IEEE 802.3</li>
<li>Connect a MAC block to a PHY chip.</li>
<li>Used with 10Mbps or 100 Mbps data rate MACs and PHY Devices</li>
<li>Total 18 IO Signals are defined (7 Tx, 9 Rx and 2 MDIO/MDC)</li>
</ul>
<blockquote>
<p><strong><code>Media independent:</code></strong> Different media (twisted pair, fiber optic etc) can be used without redesigning or replacing the MAC hardware</p>
</blockquote>
<h3><a class="anchor" aria-hidden="true" id="management-data-inputoutput-mdio"></a><a href="#management-data-inputoutput-mdio" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Management Data Input/Output (MDIO)</h3>
<ul>
<li>Synchronous serial data interface similar to I²C</li>
<li>MDC and MDIO can be shared among multiple PHYs</li>
<li>Used to transfer management information between MAC and PHY</li>
<li>PHY sets initial settings via autonegotiation</li>
<li>MDIO is used to override the default PHY settings</li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="mii-set-of-registers"></a><a href="#mii-set-of-registers" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>MII set of registers</h3>
<table>
<thead>
<tr><th style="text-align:center">Register</th><th style="text-align:center">Description</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">Basic Mode Configuration (#0)</td><td style="text-align:center">Mode?</td></tr>
<tr><td style="text-align:center">Status Word (#1)</td><td style="text-align:center">PHY Status</td></tr>
<tr><td style="text-align:center">PHY Identification (#2, #3)</td><td style="text-align:center">Unique ID assigned to a PHY</td></tr>
<tr><td style="text-align:center">Ability Advertisement (#4)</td><td style="text-align:center">Ability to be advertised during negotiation</td></tr>
<tr><td style="text-align:center">Link Partner Ability (#5)</td><td style="text-align:center">Peer Ability after negotiation</td></tr>
<tr><td style="text-align:center">Auto Negotiation Expansion (#6)</td><td style="text-align:center">Peer Ability after negotiation</td></tr>
</tbody>
</table>
<h3><a class="anchor" aria-hidden="true" id="mii-status-word-and-descrition"></a><a href="#mii-status-word-and-descrition" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>MII Status Word and Descrition</h3>
<table>
<thead>
<tr><th style="text-align:center">Status Bit value</th><th style="text-align:center">Descrition</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">0x7800</td><td style="text-align:center">Capable of 10/100 HD/FD (most common)</td></tr>
<tr><td style="text-align:center">0x0020</td><td style="text-align:center">Autonegotiation complete</td></tr>
<tr><td style="text-align:center">0x0010</td><td style="text-align:center">Remote fault</td></tr>
<tr><td style="text-align:center">0x0004</td><td style="text-align:center">Link established</td></tr>
</tbody>
</table>
<h3><a class="anchor" aria-hidden="true" id="mii-transmitter-signals-7-signals"></a><a href="#mii-transmitter-signals-7-signals" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>MII Transmitter signals (7 Signals)</h3>
<table>
<thead>
<tr><th style="text-align:center">Signal name</th><th style="text-align:center">Descrition</th><th style="text-align:center">Direction</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">TX_CLK</td><td style="text-align:center">25 MHz: 100 Mbit/s, 2.5 MHz: 10 Mbit/s</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">TXD0 ... TXD3</td><td style="text-align:center">Transmit data bits</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">TX_EN</td><td style="text-align:center">1: transmission, 0: idle</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">TX_ER</td><td style="text-align:center">Transmit error</td><td style="text-align:center">MAC to PHY</td></tr>
</tbody>
</table>
<ul>
<li>The remaining transmit signals are driven by the MAC synchronously on the rising edge of TX_CLK. This arrangement allows the MAC to operate without having to be aware of the link speed.</li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="mii-transmitter-signals-9-signals"></a><a href="#mii-transmitter-signals-9-signals" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>MII Transmitter signals (9 Signals)</h3>
<table>
<thead>
<tr><th style="text-align:center">Signal name</th><th style="text-align:center">Descrition</th><th style="text-align:center">Direction</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">RX_CLK</td><td style="text-align:center">25 MHz: 100 Mbit/s, 2.5 MHz: 10 Mbit/s</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RXD0 ... RXD3</td><td style="text-align:center">Receive data bits</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RX_DV</td><td style="text-align:center">Receive Data Valid</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RX_ER</td><td style="text-align:center">Receive error</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">CRS</td><td style="text-align:center">Carrier sense</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">COL</td><td style="text-align:center">Collision detect</td><td style="text-align:center">PHY to MAC</td></tr>
</tbody>
</table>
<h3><a class="anchor" aria-hidden="true" id="mii-limitations-too-many-io-lines"></a><a href="#mii-limitations-too-many-io-lines" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>MII Limitations (Too Many IO Lines)</h3>
<ul>
<li>Requires 18 signals</li>
<li>only two (MDIO and MDC) can be shared</li>
<li>eight-port switch using MII would need 8 × 16 + 2 = 130 signals.</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="rmii-reduced-media-independent-interface"></a><a href="#rmii-reduced-media-independent-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>RMII (Reduced media-independent interface)</h2>
<ul>
<li>Reduce the number of signals required to connect a PHY to a MAC.</li>
<li>Reduces cost and complexity</li>
<li>Four things were changed compared to the MII standard
<ul>
<li>TXCLK and RXCLK are replaced by a single clock. This clock is an input to the PHY rather than an output, which allows the clock signal to be shared among all PHYs.</li>
<li>The clock frequency is doubled from 25 MHz to 50 MHz, while the data paths are narrowed from 4 bits to 2 bits.</li>
<li>RXDV and CRS signals are multiplexed into one signal.</li>
<li>The COL signal is removed.</li>
</ul></li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="rmii-signals-10-signals"></a><a href="#rmii-signals-10-signals" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>RMII Signals (10 Signals)</h3>
<table>
<thead>
<tr><th style="text-align:center">Signal name</th><th style="text-align:center">Descrition</th><th style="text-align:center">Direction</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">REF_CLK</td><td style="text-align:center">Continuous 50 MHz</td><td style="text-align:center">MAC to PHY or External</td></tr>
<tr><td style="text-align:center"></td><td style="text-align:center"></td><td style="text-align:center"></td></tr>
<tr><td style="text-align:center">TXD0, TXD1</td><td style="text-align:center">Transmit data bits</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">TX_EN</td><td style="text-align:center">1: clock data on TXD0 and TXD1</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center"></td><td style="text-align:center"></td><td style="text-align:center"></td></tr>
<tr><td style="text-align:center">RXD0, RXD1</td><td style="text-align:center">Receive data bits</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">CRS_DV</td><td style="text-align:center">Multiplexed on alternate clock cycles</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RX_ER</td><td style="text-align:center">Receive error</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center"></td><td style="text-align:center"></td><td style="text-align:center"></td></tr>
<tr><td style="text-align:center">MDIO</td><td style="text-align:center">Management data</td><td style="text-align:center">Bidirectional</td></tr>
<tr><td style="text-align:center">MDC</td><td style="text-align:center">Management Clock</td><td style="text-align:center">MAC to PHY</td></tr>
</tbody>
</table>
<ul>
<li>MDC and MDIO can be shared among multiple PHYs</li>
<li>REF_CLK derives both Tx and Rx signals</li>
<li>On <code>multiport devices</code>, MDIO, MDC, and REF_CLK may be shared</li>
<li>The <code>REF_CLK operates at 50 MHz</code> in both 100 Mbit/s mode and 10 Mbit/s mode</li>
<li>The transmitting side (PHY or MAC) must keep all signals valid for 10 clock cycles in <code>10 Mbit/s mode</code>.</li>
<li>The receiver (PHY or MAC) samples the input signals only every ten cycles in 10 Mbit/s mode.</li>
<li>Signals support 5 V or 3.3 V logic (as per chip datasheets)</li>
<li>Min Rise time, hold time etc supported as per chip datasheets.</li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="mdiomdc-interface"></a><a href="#mdiomdc-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>MDIO/MDC interface</h3>
<ul>
<li>full or half duplex mode (Get and Set)</li>
<li>10 or 100 Mbit/s mode (Get and Set)</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="gmii-gigabit-media-independent-interface"></a><a href="#gmii-gigabit-media-independent-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>GMII (gigabit media-independent interface)</h2>
<ul>
<li>speeds up to 1000 Mbit/s</li>
<li>data interface clocked at 125 MHz</li>
<li>separate eight-bit data paths for receive and transmit</li>
<li>backwards compatible with the media-independent interface (MII) specification</li>
<li>It can also operate on fall-back speeds of 10 or 100 Mbit/s</li>
<li>Total 24 Pins</li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="transmitter-signals"></a><a href="#transmitter-signals" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Transmitter signals</h3>
<table>
<thead>
<tr><th style="text-align:center">Signal name</th><th style="text-align:center">Description</th><th style="text-align:center">Direction</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">GTXCLK</td><td style="text-align:center">Clock signal for gigabit TX signals (125 MHz)</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">TXCLK</td><td style="text-align:center">Clock signal for 10/100 Mbit/s signals</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">TXD[7..0]</td><td style="text-align:center">Data to be transmitted</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">TXEN</td><td style="text-align:center">Transmitter enable</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">TXER</td><td style="text-align:center">Transmitter error (used to corrupt a packet)</td><td style="text-align:center">MAC to PHY</td></tr>
</tbody>
</table>
<h3><a class="anchor" aria-hidden="true" id="receiver-signals"></a><a href="#receiver-signals" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Receiver signals</h3>
<table>
<thead>
<tr><th style="text-align:center">Signal name</th><th style="text-align:center">Description</th><th style="text-align:center">Direction</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">RXCLK</td><td style="text-align:center">Received clock signal (recovered from incoming received data)</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RXD[7..0]</td><td style="text-align:center">Received data</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RXDV</td><td style="text-align:center">Signifies data received is valid</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RXER</td><td style="text-align:center">Signifies data received has errors</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">COL</td><td style="text-align:center">Collision detect (half-duplex connections only)</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">CS</td><td style="text-align:center">Carrier sense (half-duplex connections only)</td><td style="text-align:center">PHY to MAC</td></tr>
</tbody>
</table>
<ul>
<li>Only a Single receiver clock is used</li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="management-signals"></a><a href="#management-signals" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>Management signals</h3>
<table>
<thead>
<tr><th style="text-align:center">Signal name</th><th style="text-align:center">Description</th><th style="text-align:center">Direction</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">MDIO</td><td style="text-align:center">Management data</td><td style="text-align:center">Bidirectional</td></tr>
<tr><td style="text-align:center">MDC</td><td style="text-align:center">Management Clock</td><td style="text-align:center">MAC to PHY</td></tr>
</tbody>
</table>
<ul>
<li>The management interface controls the behavior of the PHY.</li>
<li>There are 32 addresses, each containing 16 bits.</li>
<li>The first 16 addresses have a defined usage</li>
<li>Others are device specific</li>
<li>These registers can be used to configure the device (say &quot;only gigabit, full duplex&quot;, or &quot;only full duplex&quot;) or can be used to determine the current operating mode.</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="rgmii-reduced-gigabit-media-independent-interface"></a><a href="#rgmii-reduced-gigabit-media-independent-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>RGMII (reduced gigabit media-independent interface)</h2>
<ul>
<li>RGMII uses half the number of data pins as used in the GMII interface</li>
<li>Data is clocked on rising and falling edges for 1000 Mbit/s</li>
<li>Data is clocked on rising edges only for 10/100 Mbit/s.</li>
<li>Carrier-sense and collision-indication are removed</li>
<li>Only 12 pins</li>
<li>Clock signal always provided by MAC for 10/100/1000 Mbps operation</li>
<li>The RX_CTL signal carries RXDV (data valid) on the rising edge, and (RXDV xor RXER) on the falling edge</li>
<li>The TX_CTL signal likewise carries TXEN on rising edge and (TXEN xor TXER) on the falling edge.</li>
</ul>
<h3><a class="anchor" aria-hidden="true" id="rgmii-signals"></a><a href="#rgmii-signals" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>RGMII signals</h3>
<table>
<thead>
<tr><th style="text-align:center">Signal name</th><th style="text-align:center">Description</th><th style="text-align:center">Direction</th></tr>
</thead>
<tbody>
<tr><td style="text-align:center">TXC</td><td style="text-align:center">Clock signal</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">TXD[3..0]</td><td style="text-align:center">Data to be transmitted</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">TX_CTL</td><td style="text-align:center">Multiplexing: Tx enable and Tx error</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">RXC</td><td style="text-align:center">Received clock signal (recovered from incoming received data)</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RXD[3..0]</td><td style="text-align:center">Received data</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">RX_CTL</td><td style="text-align:center">Multiplexing: Rx Data valid and Rx error</td><td style="text-align:center">PHY to MAC</td></tr>
<tr><td style="text-align:center">MDC</td><td style="text-align:center">Management interface clock</td><td style="text-align:center">MAC to PHY</td></tr>
<tr><td style="text-align:center">MDIO</td><td style="text-align:center">Management interface I/O</td><td style="text-align:center">Bidirectional</td></tr>
</tbody>
</table>
<h2><a class="anchor" aria-hidden="true" id="sgmii-serial-gigabit-media-independent-interface"></a><a href="#sgmii-serial-gigabit-media-independent-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>SGMII (serial gigabit media-independent interface)</h2>
<p>The serial gigabit media-independent interface (SGMII) is a variant of MII, a standard interface used to connect an Ethernet MAC block to a PHY. It is used for Gigabit Ethernet but can also carry 10/100 Mbit/s Ethernet.</p>
<ul>
<li>Also called SerDes</li>
<li>low-power and low pin-count serial 8b/10b-coded interface</li>
<li>625 MHz clock frequency DDR for TX and RX data and TX and RX clocks</li>
<li>Speeds of 10/100/1000 Mbit/s Ethernet</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="hsgmii-high-serial-gigabit-media-independent-interface"></a><a href="#hsgmii-high-serial-gigabit-media-independent-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>HSGMII (high serial gigabit media-independent interface)</h2>
<ul>
<li>bandwidth of 2.5Gbps</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="qsgmii-quad-serial-gigabit-media-independent-interface"></a><a href="#qsgmii-quad-serial-gigabit-media-independent-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>QSGMII (quad serial gigabit media-independent interface)</h2>
<ul>
<li>Combining four SGMII lines into a 5 Gbit/s interface</li>
<li>uses low-voltage differential signaling (LVDS) for the TX and RX data, and</li>
<li>Uses a single LVDS clock signal.</li>
<li>QSGMII uses significantly fewer signal lines than four SGMII busses</li>
</ul>
<h2><a class="anchor" aria-hidden="true" id="xgmii-10-gigabit-media-independent-interface"></a><a href="#xgmii-10-gigabit-media-independent-interface" aria-hidden="true" class="hash-link"><svg class="hash-link-icon" aria-hidden="true" height="16" version="1.1" viewBox="0 0 16 16" width="16"><path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path></svg></a>XGMII (10-gigabit media-independent interface)</h2>
<ul>
<li>full duplex 10 Gigabit Ethernet (10GbE) ports</li>
<li>composed from two 32-bit datapaths (Rx &amp; Tx) and</li>
<li>two four-bit control flows (Rxc and Txc)</li>
<li>operating at 156.25 MHz DDR (312.5 MT/s).</li>
<li>Typically used for on-chip connections</li>
<li>in chip-to-chip usage mostly replaced by XAUI.</li>
</ul>
</span></div></article></div><div class="docLastUpdate"><em>Last updated on 1/21/2020 by Ajay Hooda</em></div><div class="docs-prevnext"><a class="docs-prev button" href="/docs/36-Network-Drivers/03-Networking-Terms/Networking-Terms"><span class="arrow-prev">← </span><span>Networking Terms</span></a><a class="docs-next button" href="/docs/36-Network-Drivers/06-Writing-Network-Driver/Writing-Network-Driver"><span>Writing Network Driver</span><span class="arrow-next"> →</span></a></div></div></div><nav class="onPageNav"><ul class="toc-headings"><li><a href="#ethernet-interface-block-diagram">Ethernet Interface Block Diagram</a></li><li><a href="#ethernet-mac-block-diagram">Ethernet MAC Block Diagram</a></li><li><a href="#mac-controller-aka-ethernet-controller">MAC Controller aka Ethernet Controller</a><ul class="toc-headings"><li><a href="#functions-of-ethernet-mac">Functions of Ethernet MAC</a></li></ul></li><li><a href="#ethernet-phy">Ethernet PHY</a><ul class="toc-headings"><li><a href="#major-functions-of-phy-layer">Major Functions of PHY Layer</a></li><li><a href="#ethernet-physical-layer-include">Ethernet physical layer Include</a></li></ul></li><li><a href="#ethernet-driver">Ethernet Driver</a><ul class="toc-headings"><li><a href="#ethernet-driver-functions">Ethernet Driver Functions</a></li></ul></li><li><a href="#interfaces-between-a-mac-and-a-phy">Interfaces between a MAC and a PHY</a></li><li><a href="#mii-media-independent-interface">MII (Media Independent Interface)</a><ul class="toc-headings"><li><a href="#management-data-inputoutput-mdio">Management Data Input/Output (MDIO)</a></li><li><a href="#mii-set-of-registers">MII set of registers</a></li><li><a href="#mii-status-word-and-descrition">MII Status Word and Descrition</a></li><li><a href="#mii-transmitter-signals-7-signals">MII Transmitter signals (7 Signals)</a></li><li><a href="#mii-transmitter-signals-9-signals">MII Transmitter signals (9 Signals)</a></li><li><a href="#mii-limitations-too-many-io-lines">MII Limitations (Too Many IO Lines)</a></li></ul></li><li><a href="#rmii-reduced-media-independent-interface">RMII (Reduced media-independent interface)</a><ul class="toc-headings"><li><a href="#rmii-signals-10-signals">RMII Signals (10 Signals)</a></li><li><a href="#mdiomdc-interface">MDIO/MDC interface</a></li></ul></li><li><a href="#gmii-gigabit-media-independent-interface">GMII (gigabit media-independent interface)</a><ul class="toc-headings"><li><a href="#transmitter-signals">Transmitter signals</a></li><li><a href="#receiver-signals">Receiver signals</a></li><li><a href="#management-signals">Management signals</a></li></ul></li><li><a href="#rgmii-reduced-gigabit-media-independent-interface">RGMII (reduced gigabit media-independent interface)</a><ul class="toc-headings"><li><a href="#rgmii-signals">RGMII signals</a></li></ul></li><li><a href="#sgmii-serial-gigabit-media-independent-interface">SGMII (serial gigabit media-independent interface)</a></li><li><a href="#hsgmii-high-serial-gigabit-media-independent-interface">HSGMII (high serial gigabit media-independent interface)</a></li><li><a href="#qsgmii-quad-serial-gigabit-media-independent-interface">QSGMII (quad serial gigabit media-independent interface)</a></li><li><a href="#xgmii-10-gigabit-media-independent-interface">XGMII (10-gigabit media-independent interface)</a></li></ul></nav></div><footer class="nav-footer" id="footer"><section class="sitemap"><div><h5>TECH SKILLO</h5><a href="/">Courses</a><a href="/">Bundles</a><a href="/">Android App</a><a href="/">iOS App</a><a href="/">Feature Request</a><a href="/">Interships</a></div><div><h5>COMPANY</h5><a href="/">About Us</a><a href="/">Terms</a><a href="/">Privacy</a><a href="/">Pricing Policy</a><a href="/">SiteMap</a><a href="/">Contact Us</a></div><div><h5>COURSES</h5><a href="/">C Programming</a><a href="/">Linux Kernel</a><a href="/">Device Drivers</a><a href="/">Angular</a><a href="/">ionic Framework</a><a href="/">More Courses</a></div><div><h5>More Links</h5><a href="/">Careers</a><a href="/">Partners</a><a href="https://github.com/hoodaajay99">GitHub</a><a class="github-button" data-icon="octicon-star" data-count-href="/facebook/docusaurus/stargazers" data-show-count="true" data-count-aria-label="# stargazers on GitHub" aria-label="Star this project on GitHub">Star</a><a href="https://stackoverflow.com/questions/tagged/" target="_blank" rel="noreferrer noopener">Stack Overflow</a></div></section><section class="copyright">Copyright © 2020 TechSkillo.com</section></footer></div></body></html>