{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712218131284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712218131284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 15:08:47 2024 " "Processing started: Thu Apr 04 15:08:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712218131284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712218131284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712218131284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712218132339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/test.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "version_1.2/test.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712218132386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712218132386 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_state_handler.v(15) " "Verilog HDL information at fsm_state_handler.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1712218132402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm_state_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm_state_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_state_handler " "Found entity 1: fsm_state_handler" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712218132402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712218132402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_1.2/fsm_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file version_1.2/fsm_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mode " "Found entity 1: fsm_mode" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712218132402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712218132402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712218132480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_mode fsm_mode:fsm_mode " "Elaborating entity \"fsm_mode\" for hierarchy \"fsm_mode:fsm_mode\"" {  } { { "version_1.2/test.v" "fsm_mode" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/test.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712218132495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(28) " "Verilog HDL assignment warning at fsm_mode.v(28): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(30) " "Verilog HDL assignment warning at fsm_mode.v(30): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(32) " "Verilog HDL assignment warning at fsm_mode.v(32): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(34) " "Verilog HDL assignment warning at fsm_mode.v(34): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(36) " "Verilog HDL assignment warning at fsm_mode.v(36): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(38) " "Verilog HDL assignment warning at fsm_mode.v(38): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(40) " "Verilog HDL assignment warning at fsm_mode.v(40): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(42) " "Verilog HDL assignment warning at fsm_mode.v(42): truncated value with size 32 to match size of target (4)" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(43) " "Verilog HDL Case Statement warning at fsm_mode.v(43): case item expression never matches the case expression" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 43 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(47) " "Verilog HDL Case Statement warning at fsm_mode.v(47): case item expression never matches the case expression" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(51) " "Verilog HDL Case Statement warning at fsm_mode.v(51): case item expression never matches the case expression" {  } { { "version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_mode.v" 51 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712218132511 "|test|fsm_mode:fsm_mode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_state_handler fsm_state_handler:fsm_state_handler " "Elaborating entity \"fsm_state_handler\" for hierarchy \"fsm_state_handler:fsm_state_handler\"" {  } { { "version_1.2/test.v" "fsm_state_handler" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/test.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712218132542 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_display fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_display\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712218132542 "|test|fsm_state_handler:fsm_state_handler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_cnt fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712218132542 "|test|fsm_state_handler:fsm_state_handler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_pulse_1s fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_pulse_1s\", which holds its previous value in one or more paths through the always construct" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712218132542 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[0\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[0\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132542 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[1\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[1\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132542 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[2\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[2\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132542 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[3\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[3\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132542 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[4\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[4\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132542 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[5\] fsm_state_handler.v(15) " "Inferred latch for \"enable_cnt\[5\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132558 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[0\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[0\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132558 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[1\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[1\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132558 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[2\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[2\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132558 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[3\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[3\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132574 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[4\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[4\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132574 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[5\] fsm_state_handler.v(15) " "Inferred latch for \"enable_display\[5\]\" at fsm_state_handler.v(15)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132574 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_pulse_1s fsm_state_handler.v(22) " "Inferred latch for \"enable_pulse_1s\" at fsm_state_handler.v(22)" {  } { { "version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/version_1.2/fsm_state_handler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712218132574 "|test|fsm_state_handler:fsm_state_handler"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1712218133974 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.map.smsg " "Generated suppressed messages file C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1712218134296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712218134624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712218134624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712218135127 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712218135127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712218135127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712218135127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712218135159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 15:08:55 2024 " "Processing ended: Thu Apr 04 15:08:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712218135159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712218135159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712218135159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712218135159 ""}
