
N64_controller_iter_4_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008aa0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20008aa0  20008aa0  00010aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000520  20008aa8  20008aa8  00010aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000098  20008fc8  20008fc8  00010fc8  2**2
                  ALLOC
  4 .stack        00003000  20009060  20009060  00010fc8  2**0
                  ALLOC
  5 .comment      000000ac  00000000  00000000  00010fc8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000000d0  00000000  00000000  00011074  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000510  00000000  00000000  00011144  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00003d23  00000000  00000000  00011654  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000008a2  00000000  00000000  00015377  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000012fa  00000000  00000000  00015c19  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001144  00000000  00000000  00016f14  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001a33  00000000  00000000  00018058  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00000ec9  00000000  00000000  00019a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0001fb67  00000000  00000000  0001a954  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0003a4bb  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000080  00000000  00000000  0003a4e0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200016c9 	.word	0x200016c9
2000006c:	200016f9 	.word	0x200016f9
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001b29 	.word	0x20001b29
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20008aa8 	.word	0x20008aa8
20000450:	20008aa8 	.word	0x20008aa8
20000454:	20008aa8 	.word	0x20008aa8
20000458:	20008fc8 	.word	0x20008fc8
2000045c:	00000000 	.word	0x00000000
20000460:	20008fc8 	.word	0x20008fc8
20000464:	20009060 	.word	0x20009060
20000468:	20002b6d 	.word	0x20002b6d
2000046c:	200004a1 	.word	0x200004a1

20000470 <__do_global_dtors_aux>:
20000470:	f648 73c8 	movw	r3, #36808	; 0x8fc8
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f648 20a8 	movw	r0, #35496	; 0x8aa8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <main>:
uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right);
uint8_t calc_wheel_direction_stick(int8_t y_axis);
uint8_t calc_wheel_direction_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right);

int main(void)
{
200004a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200004a4:	b08d      	sub	sp, #52	; 0x34
200004a6:	af00      	add	r7, sp, #0
	uint8_t left_wheel_duty_cycle;

	uint8_t right_wheel_direction; //0 -> stopped, 1 -> forward, 2 -> backward
	uint8_t left_wheel_direction; //0 -> stopped, 1 -> forward, 2 -> backward

	int relevant_data_bytes = 8;
200004a8:	f04f 0c08 	mov.w	ip, #8
200004ac:	f8c7 c020 	str.w	ip, [r7, #32]
	uint8_t dpad_buff[4];
	int8_t axis_buff[2];
	uint8_t mode = 1; //1 = N64 control
200004b0:	f04f 0c01 	mov.w	ip, #1
200004b4:	f887 c026 	strb.w	ip, [r7, #38]	; 0x26

	uint8_t sync_byte = 0xef;
200004b8:	f06f 0c10 	mvn.w	ip, #16
200004bc:	f887 c027 	strb.w	ip, [r7, #39]	; 0x27

	uint8_t tx_buff[relevant_data_bytes];
200004c0:	6a3e      	ldr	r6, [r7, #32]
200004c2:	f106 3cff 	add.w	ip, r6, #4294967295
200004c6:	f8c7 c00c 	str.w	ip, [r7, #12]
200004ca:	46b4      	mov	ip, r6
200004cc:	4664      	mov	r4, ip
200004ce:	f04f 0500 	mov.w	r5, #0
200004d2:	f04f 38ff 	mov.w	r8, #4294967295
200004d6:	f04f 090f 	mov.w	r9, #15
200004da:	ea04 0408 	and.w	r4, r4, r8
200004de:	ea05 0509 	and.w	r5, r5, r9
200004e2:	ea4f 7c54 	mov.w	ip, r4, lsr #29
200004e6:	ea4f 01c5 	mov.w	r1, r5, lsl #3
200004ea:	ea4c 0101 	orr.w	r1, ip, r1
200004ee:	ea4f 00c4 	mov.w	r0, r4, lsl #3
200004f2:	f04f 34ff 	mov.w	r4, #4294967295
200004f6:	f04f 050f 	mov.w	r5, #15
200004fa:	ea00 0004 	and.w	r0, r0, r4
200004fe:	ea01 0105 	and.w	r1, r1, r5
20000502:	4631      	mov	r1, r6
20000504:	4608      	mov	r0, r1
20000506:	f04f 0100 	mov.w	r1, #0
2000050a:	f04f 34ff 	mov.w	r4, #4294967295
2000050e:	f04f 050f 	mov.w	r5, #15
20000512:	ea00 0004 	and.w	r0, r0, r4
20000516:	ea01 0105 	and.w	r1, r1, r5
2000051a:	ea4f 7c50 	mov.w	ip, r0, lsr #29
2000051e:	ea4f 03c1 	mov.w	r3, r1, lsl #3
20000522:	ea4c 0303 	orr.w	r3, ip, r3
20000526:	ea4f 02c0 	mov.w	r2, r0, lsl #3
2000052a:	f04f 30ff 	mov.w	r0, #4294967295
2000052e:	f04f 010f 	mov.w	r1, #15
20000532:	ea02 0200 	and.w	r2, r2, r0
20000536:	ea03 0301 	and.w	r3, r3, r1
2000053a:	4633      	mov	r3, r6
2000053c:	f103 0307 	add.w	r3, r3, #7
20000540:	f103 0307 	add.w	r3, r3, #7
20000544:	ea4f 03d3 	mov.w	r3, r3, lsr #3
20000548:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000054c:	ebad 0d03 	sub.w	sp, sp, r3
20000550:	466b      	mov	r3, sp
20000552:	f103 0307 	add.w	r3, r3, #7
20000556:	ea4f 03d3 	mov.w	r3, r3, lsr #3
2000055a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000055e:	613b      	str	r3, [r7, #16]
	int i = 0;
20000560:	f04f 0300 	mov.w	r3, #0
20000564:	62bb      	str	r3, [r7, #40]	; 0x28

	MSS_UART_init(
20000566:	f249 000c 	movw	r0, #36876	; 0x900c
2000056a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000056e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
20000572:	f04f 0203 	mov.w	r2, #3
20000576:	f001 fa2f 	bl	200019d8 <MSS_UART_init>
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);

	while( 1 )
	{
		controller_data = *CONTROLLER_DATA_REG;
2000057a:	f240 0300 	movw	r3, #0
2000057e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000582:	681b      	ldr	r3, [r3, #0]
20000584:	617b      	str	r3, [r7, #20]
		//printf("Controller Data: %" PRIu32 "\n\r",controller_data);

		parse_controller_data(controller_data, dpad_buff, axis_buff); //fills in controller_buff with data from buttons/stick
20000586:	f107 0208 	add.w	r2, r7, #8
2000058a:	f107 0304 	add.w	r3, r7, #4
2000058e:	6978      	ldr	r0, [r7, #20]
20000590:	4611      	mov	r1, r2
20000592:	461a      	mov	r2, r3
20000594:	f000 f9c8 	bl	20000928 <parse_controller_data>

		uint8_t use_stick = !dpad_buff[0] && !dpad_buff[1] && !dpad_buff[2] && !dpad_buff[3];
20000598:	7a3b      	ldrb	r3, [r7, #8]
2000059a:	2b00      	cmp	r3, #0
2000059c:	d10b      	bne.n	200005b6 <main+0x116>
2000059e:	7a7b      	ldrb	r3, [r7, #9]
200005a0:	2b00      	cmp	r3, #0
200005a2:	d108      	bne.n	200005b6 <main+0x116>
200005a4:	7abb      	ldrb	r3, [r7, #10]
200005a6:	2b00      	cmp	r3, #0
200005a8:	d105      	bne.n	200005b6 <main+0x116>
200005aa:	7afb      	ldrb	r3, [r7, #11]
200005ac:	2b00      	cmp	r3, #0
200005ae:	d102      	bne.n	200005b6 <main+0x116>
200005b0:	f04f 0301 	mov.w	r3, #1
200005b4:	e001      	b.n	200005ba <main+0x11a>
200005b6:	f04f 0300 	mov.w	r3, #0
200005ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		//calc speed percentage
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
200005be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
200005c2:	2b00      	cmp	r3, #0
200005c4:	d011      	beq.n	200005ea <main+0x14a>
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
200005c6:	797b      	ldrb	r3, [r7, #5]
200005c8:	b25b      	sxtb	r3, r3
200005ca:	2b00      	cmp	r3, #0
200005cc:	bfb8      	it	lt
200005ce:	425b      	neglt	r3, r3
200005d0:	b2da      	uxtb	r2, r3
200005d2:	793b      	ldrb	r3, [r7, #4]
200005d4:	b25b      	sxtb	r3, r3
200005d6:	2b00      	cmp	r3, #0
200005d8:	bfb8      	it	lt
200005da:	425b      	neglt	r3, r3
200005dc:	b2db      	uxtb	r3, r3
200005de:	4610      	mov	r0, r2
200005e0:	4619      	mov	r1, r3
200005e2:	f000 f8f9 	bl	200007d8 <calc_speed_percent_stick>
200005e6:	4603      	mov	r3, r0
200005e8:	e006      	b.n	200005f8 <main+0x158>
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
200005ea:	7a38      	ldrb	r0, [r7, #8]
200005ec:	7a79      	ldrb	r1, [r7, #9]
200005ee:	7aba      	ldrb	r2, [r7, #10]
200005f0:	7afb      	ldrb	r3, [r7, #11]
200005f2:	f000 f969 	bl	200008c8 <calc_speed_percent_dpad>
200005f6:	4603      	mov	r3, r0

		uint8_t use_stick = !dpad_buff[0] && !dpad_buff[1] && !dpad_buff[2] && !dpad_buff[3];

		//calc speed percentage
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
200005f8:	61bb      	str	r3, [r7, #24]
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
200005fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
200005fe:	2b00      	cmp	r3, #0
20000600:	d00a      	beq.n	20000618 <main+0x178>
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
20000602:	797a      	ldrb	r2, [r7, #5]
20000604:	793b      	ldrb	r3, [r7, #4]
20000606:	b252      	sxtb	r2, r2
20000608:	b25b      	sxtb	r3, r3
2000060a:	4610      	mov	r0, r2
2000060c:	4619      	mov	r1, r3
2000060e:	69ba      	ldr	r2, [r7, #24]
20000610:	f000 fa82 	bl	20000b18 <calc_right_wheel_duty_cycle_stick>
20000614:	4603      	mov	r3, r0
20000616:	e006      	b.n	20000626 <main+0x186>
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
20000618:	7a38      	ldrb	r0, [r7, #8]
2000061a:	7a79      	ldrb	r1, [r7, #9]
2000061c:	7aba      	ldrb	r2, [r7, #10]
2000061e:	7afb      	ldrb	r3, [r7, #11]
20000620:	f000 fbd8 	bl	20000dd4 <calc_right_wheel_duty_cycle_dpad>
20000624:	4603      	mov	r3, r0
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
20000626:	773b      	strb	r3, [r7, #28]
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
20000628:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
2000062c:	2b00      	cmp	r3, #0
2000062e:	d00a      	beq.n	20000646 <main+0x1a6>
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
20000630:	797a      	ldrb	r2, [r7, #5]
20000632:	793b      	ldrb	r3, [r7, #4]
20000634:	b252      	sxtb	r2, r2
20000636:	b25b      	sxtb	r3, r3
20000638:	4610      	mov	r0, r2
2000063a:	4619      	mov	r1, r3
2000063c:	69ba      	ldr	r2, [r7, #24]
2000063e:	f000 f9cb 	bl	200009d8 <calc_left_wheel_duty_cycle_stick>
20000642:	4603      	mov	r3, r0
20000644:	e006      	b.n	20000654 <main+0x1b4>
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
20000646:	7a38      	ldrb	r0, [r7, #8]
20000648:	7a79      	ldrb	r1, [r7, #9]
2000064a:	7aba      	ldrb	r2, [r7, #10]
2000064c:	7afb      	ldrb	r3, [r7, #11]
2000064e:	f000 fb03 	bl	20000c58 <calc_left_wheel_duty_cycle_dpad>
20000652:	4603      	mov	r3, r0
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
20000654:	777b      	strb	r3, [r7, #29]
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
20000656:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
2000065a:	2b00      	cmp	r3, #0
2000065c:	d006      	beq.n	2000066c <main+0x1cc>
				calc_wheel_direction_stick(axis_buff[0]) :
2000065e:	793b      	ldrb	r3, [r7, #4]
20000660:	b25b      	sxtb	r3, r3
20000662:	4618      	mov	r0, r3
20000664:	f000 fc74 	bl	20000f50 <calc_wheel_direction_stick>
20000668:	4603      	mov	r3, r0
2000066a:	e006      	b.n	2000067a <main+0x1da>
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
2000066c:	7a38      	ldrb	r0, [r7, #8]
2000066e:	7a79      	ldrb	r1, [r7, #9]
20000670:	7aba      	ldrb	r2, [r7, #10]
20000672:	7afb      	ldrb	r3, [r7, #11]
20000674:	f000 fc88 	bl	20000f88 <calc_wheel_direction_dpad>
20000678:	4603      	mov	r3, r0
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
2000067a:	77bb      	strb	r3, [r7, #30]
				calc_wheel_direction_stick(axis_buff[0]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_direction = (use_stick) ?
2000067c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
20000680:	2b00      	cmp	r3, #0
20000682:	d006      	beq.n	20000692 <main+0x1f2>
				calc_wheel_direction_stick(axis_buff[0]) :
20000684:	793b      	ldrb	r3, [r7, #4]
20000686:	b25b      	sxtb	r3, r3
20000688:	4618      	mov	r0, r3
2000068a:	f000 fc61 	bl	20000f50 <calc_wheel_direction_stick>
2000068e:	4603      	mov	r3, r0
20000690:	e006      	b.n	200006a0 <main+0x200>
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
20000692:	7a38      	ldrb	r0, [r7, #8]
20000694:	7a79      	ldrb	r1, [r7, #9]
20000696:	7aba      	ldrb	r2, [r7, #10]
20000698:	7afb      	ldrb	r3, [r7, #11]
2000069a:	f000 fc75 	bl	20000f88 <calc_wheel_direction_dpad>
2000069e:	4603      	mov	r3, r0
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
				calc_wheel_direction_stick(axis_buff[0]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_direction = (use_stick) ?
200006a0:	77fb      	strb	r3, [r7, #31]
				calc_wheel_direction_stick(axis_buff[0]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);


		tx_buff[0] = sync_byte;
200006a2:	693b      	ldr	r3, [r7, #16]
200006a4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
200006a8:	701a      	strb	r2, [r3, #0]
		tx_buff[1] = right_wheel_duty_cycle;
200006aa:	693b      	ldr	r3, [r7, #16]
200006ac:	7f3a      	ldrb	r2, [r7, #28]
200006ae:	705a      	strb	r2, [r3, #1]
		tx_buff[2] = right_wheel_direction;
200006b0:	693b      	ldr	r3, [r7, #16]
200006b2:	7fba      	ldrb	r2, [r7, #30]
200006b4:	709a      	strb	r2, [r3, #2]
		tx_buff[3] = left_wheel_duty_cycle;
200006b6:	693b      	ldr	r3, [r7, #16]
200006b8:	7f7a      	ldrb	r2, [r7, #29]
200006ba:	70da      	strb	r2, [r3, #3]
		tx_buff[4] = left_wheel_direction;
200006bc:	693b      	ldr	r3, [r7, #16]
200006be:	7ffa      	ldrb	r2, [r7, #31]
200006c0:	711a      	strb	r2, [r3, #4]
		tx_buff[5] = mode;
200006c2:	693b      	ldr	r3, [r7, #16]
200006c4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
200006c8:	715a      	strb	r2, [r3, #5]
		tx_buff[6] = 128; //garbage
200006ca:	693b      	ldr	r3, [r7, #16]
200006cc:	f06f 027f 	mvn.w	r2, #127	; 0x7f
200006d0:	719a      	strb	r2, [r3, #6]
		tx_buff[7] = 99; //garbage
200006d2:	693b      	ldr	r3, [r7, #16]
200006d4:	f04f 0263 	mov.w	r2, #99	; 0x63
200006d8:	71da      	strb	r2, [r3, #7]


		MSS_UART_polled_tx(&g_mss_uart1, tx_buff, sizeof(tx_buff));
200006da:	693a      	ldr	r2, [r7, #16]
200006dc:	4633      	mov	r3, r6
200006de:	f249 000c 	movw	r0, #36876	; 0x900c
200006e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006e6:	4611      	mov	r1, r2
200006e8:	461a      	mov	r2, r3
200006ea:	f000 fd39 	bl	20001160 <MSS_UART_polled_tx>

		printf("tx_buff 0 = %d\r\n" , tx_buff[0]);
200006ee:	693b      	ldr	r3, [r7, #16]
200006f0:	781b      	ldrb	r3, [r3, #0]
200006f2:	f248 7068 	movw	r0, #34664	; 0x8768
200006f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006fa:	4619      	mov	r1, r3
200006fc:	f002 fa5e 	bl	20002bbc <printf>
		printf("tx_buff 1 = %d\r\n" , tx_buff[1]);
20000700:	693b      	ldr	r3, [r7, #16]
20000702:	785b      	ldrb	r3, [r3, #1]
20000704:	f248 707c 	movw	r0, #34684	; 0x877c
20000708:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000070c:	4619      	mov	r1, r3
2000070e:	f002 fa55 	bl	20002bbc <printf>
		printf("tx_buff 2 = %d\r\n" , tx_buff[2]);
20000712:	693b      	ldr	r3, [r7, #16]
20000714:	789b      	ldrb	r3, [r3, #2]
20000716:	f248 7090 	movw	r0, #34704	; 0x8790
2000071a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000071e:	4619      	mov	r1, r3
20000720:	f002 fa4c 	bl	20002bbc <printf>
		printf("tx_buff 3 = %d\r\n" , tx_buff[3]);
20000724:	693b      	ldr	r3, [r7, #16]
20000726:	78db      	ldrb	r3, [r3, #3]
20000728:	f248 70a4 	movw	r0, #34724	; 0x87a4
2000072c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000730:	4619      	mov	r1, r3
20000732:	f002 fa43 	bl	20002bbc <printf>
		printf("tx_buff 4 = %d\r\n" , tx_buff[4]);
20000736:	693b      	ldr	r3, [r7, #16]
20000738:	791b      	ldrb	r3, [r3, #4]
2000073a:	f248 70b8 	movw	r0, #34744	; 0x87b8
2000073e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000742:	4619      	mov	r1, r3
20000744:	f002 fa3a 	bl	20002bbc <printf>
		printf("tx_buff 5 = %d\r\n" , tx_buff[5]);
20000748:	693b      	ldr	r3, [r7, #16]
2000074a:	795b      	ldrb	r3, [r3, #5]
2000074c:	f248 70cc 	movw	r0, #34764	; 0x87cc
20000750:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000754:	4619      	mov	r1, r3
20000756:	f002 fa31 	bl	20002bbc <printf>
		printf("tx_buff 6 = %d\r\n" , tx_buff[6]);
2000075a:	693b      	ldr	r3, [r7, #16]
2000075c:	799b      	ldrb	r3, [r3, #6]
2000075e:	f248 70e0 	movw	r0, #34784	; 0x87e0
20000762:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000766:	4619      	mov	r1, r3
20000768:	f002 fa28 	bl	20002bbc <printf>
		printf("tx_buff 7 = %d\r\n\n\n" , tx_buff[7]);
2000076c:	693b      	ldr	r3, [r7, #16]
2000076e:	79db      	ldrb	r3, [r3, #7]
20000770:	f248 70f4 	movw	r0, #34804	; 0x87f4
20000774:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000778:	4619      	mov	r1, r3
2000077a:	f002 fa1f 	bl	20002bbc <printf>
	}
2000077e:	e6fc      	b.n	2000057a <main+0xda>

20000780 <change_endianness>:

	return 0;
}


int8_t change_endianness(int8_t old) {
20000780:	b480      	push	{r7}
20000782:	b085      	sub	sp, #20
20000784:	af00      	add	r7, sp, #0
20000786:	4603      	mov	r3, r0
20000788:	71fb      	strb	r3, [r7, #7]
	int8_t new = 0;
2000078a:	f04f 0300 	mov.w	r3, #0
2000078e:	72fb      	strb	r3, [r7, #11]
	int i;
	for(i = 0; i < 8; i++) {
20000790:	f04f 0300 	mov.w	r3, #0
20000794:	60fb      	str	r3, [r7, #12]
20000796:	e014      	b.n	200007c2 <change_endianness+0x42>
		new = new + ((0b00000001 &(old>>(7-i)))<< i);
20000798:	f997 2007 	ldrsb.w	r2, [r7, #7]
2000079c:	68fb      	ldr	r3, [r7, #12]
2000079e:	f1c3 0307 	rsb	r3, r3, #7
200007a2:	fa42 f303 	asr.w	r3, r2, r3
200007a6:	f003 0201 	and.w	r2, r3, #1
200007aa:	68fb      	ldr	r3, [r7, #12]
200007ac:	fa02 f303 	lsl.w	r3, r2, r3
200007b0:	b2da      	uxtb	r2, r3
200007b2:	7afb      	ldrb	r3, [r7, #11]
200007b4:	4413      	add	r3, r2
200007b6:	b2db      	uxtb	r3, r3
200007b8:	72fb      	strb	r3, [r7, #11]


int8_t change_endianness(int8_t old) {
	int8_t new = 0;
	int i;
	for(i = 0; i < 8; i++) {
200007ba:	68fb      	ldr	r3, [r7, #12]
200007bc:	f103 0301 	add.w	r3, r3, #1
200007c0:	60fb      	str	r3, [r7, #12]
200007c2:	68fb      	ldr	r3, [r7, #12]
200007c4:	2b07      	cmp	r3, #7
200007c6:	dde7      	ble.n	20000798 <change_endianness+0x18>
		new = new + ((0b00000001 &(old>>(7-i)))<< i);
	}
	return new;
200007c8:	7afb      	ldrb	r3, [r7, #11]
200007ca:	b25b      	sxtb	r3, r3
}
200007cc:	4618      	mov	r0, r3
200007ce:	f107 0714 	add.w	r7, r7, #20
200007d2:	46bd      	mov	sp, r7
200007d4:	bc80      	pop	{r7}
200007d6:	4770      	bx	lr

200007d8 <calc_speed_percent_stick>:

float calc_speed_percent_stick(uint8_t abs_x, uint8_t abs_y) {
200007d8:	b590      	push	{r4, r7, lr}
200007da:	b085      	sub	sp, #20
200007dc:	af00      	add	r7, sp, #0
200007de:	4602      	mov	r2, r0
200007e0:	460b      	mov	r3, r1
200007e2:	71fa      	strb	r2, [r7, #7]
200007e4:	71bb      	strb	r3, [r7, #6]
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
200007e6:	79fb      	ldrb	r3, [r7, #7]
200007e8:	2b7e      	cmp	r3, #126	; 0x7e
200007ea:	d905      	bls.n	200007f8 <calc_speed_percent_stick+0x20>
200007ec:	79bb      	ldrb	r3, [r7, #6]
200007ee:	2b7e      	cmp	r3, #126	; 0x7e
200007f0:	d902      	bls.n	200007f8 <calc_speed_percent_stick+0x20>
		speed_percentage =  max_speed_percent;
200007f2:	4b31      	ldr	r3, [pc, #196]	; (200008b8 <calc_speed_percent_stick+0xe0>)
200007f4:	60fb      	str	r3, [r7, #12]
	return new;
}

float calc_speed_percent_stick(uint8_t abs_x, uint8_t abs_y) {
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
200007f6:	e058      	b.n	200008aa <calc_speed_percent_stick+0xd2>
		speed_percentage =  max_speed_percent;
	}
	else{
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {
200007f8:	79fb      	ldrb	r3, [r7, #7]
200007fa:	2b7e      	cmp	r3, #126	; 0x7e
200007fc:	d922      	bls.n	20000844 <calc_speed_percent_stick+0x6c>
200007fe:	79bb      	ldrb	r3, [r7, #6]
20000800:	2b13      	cmp	r3, #19
20000802:	d81f      	bhi.n	20000844 <calc_speed_percent_stick+0x6c>

			speed_percentage = (float)abs_y/max_axis_thres;
20000804:	79bb      	ldrb	r3, [r7, #6]
20000806:	4618      	mov	r0, r3
20000808:	f001 ff8c 	bl	20002724 <__aeabi_ui2f>
2000080c:	4603      	mov	r3, r0
2000080e:	4618      	mov	r0, r3
20000810:	492a      	ldr	r1, [pc, #168]	; (200008bc <calc_speed_percent_stick+0xe4>)
20000812:	f002 f893 	bl	2000293c <__aeabi_fdiv>
20000816:	4603      	mov	r3, r0
20000818:	60fb      	str	r3, [r7, #12]
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
2000081a:	f04f 0300 	mov.w	r3, #0
2000081e:	461c      	mov	r4, r3
20000820:	68f8      	ldr	r0, [r7, #12]
20000822:	4927      	ldr	r1, [pc, #156]	; (200008c0 <calc_speed_percent_stick+0xe8>)
20000824:	f002 f992 	bl	20002b4c <__aeabi_fcmpgt>
20000828:	4603      	mov	r3, r0
2000082a:	2b00      	cmp	r3, #0
2000082c:	d002      	beq.n	20000834 <calc_speed_percent_stick+0x5c>
2000082e:	f04f 0301 	mov.w	r3, #1
20000832:	461c      	mov	r4, r3
20000834:	b2e3      	uxtb	r3, r4
20000836:	2b00      	cmp	r3, #0
20000838:	d001      	beq.n	2000083e <calc_speed_percent_stick+0x66>
2000083a:	68fb      	ldr	r3, [r7, #12]
2000083c:	e000      	b.n	20000840 <calc_speed_percent_stick+0x68>
2000083e:	4b1e      	ldr	r3, [pc, #120]	; (200008b8 <calc_speed_percent_stick+0xe0>)
20000840:	60fb      	str	r3, [r7, #12]
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
		speed_percentage =  max_speed_percent;
	}
	else{
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {
20000842:	e032      	b.n	200008aa <calc_speed_percent_stick+0xd2>

			speed_percentage = (float)abs_y/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else if(abs_y >= max_axis_thres && abs_x < zero_thres) {
20000844:	79bb      	ldrb	r3, [r7, #6]
20000846:	2b7e      	cmp	r3, #126	; 0x7e
20000848:	d922      	bls.n	20000890 <calc_speed_percent_stick+0xb8>
2000084a:	79fb      	ldrb	r3, [r7, #7]
2000084c:	2b13      	cmp	r3, #19
2000084e:	d81f      	bhi.n	20000890 <calc_speed_percent_stick+0xb8>
			speed_percentage = (float)abs_x/max_axis_thres;
20000850:	79fb      	ldrb	r3, [r7, #7]
20000852:	4618      	mov	r0, r3
20000854:	f001 ff66 	bl	20002724 <__aeabi_ui2f>
20000858:	4603      	mov	r3, r0
2000085a:	4618      	mov	r0, r3
2000085c:	4917      	ldr	r1, [pc, #92]	; (200008bc <calc_speed_percent_stick+0xe4>)
2000085e:	f002 f86d 	bl	2000293c <__aeabi_fdiv>
20000862:	4603      	mov	r3, r0
20000864:	60fb      	str	r3, [r7, #12]
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
20000866:	f04f 0300 	mov.w	r3, #0
2000086a:	461c      	mov	r4, r3
2000086c:	68f8      	ldr	r0, [r7, #12]
2000086e:	4914      	ldr	r1, [pc, #80]	; (200008c0 <calc_speed_percent_stick+0xe8>)
20000870:	f002 f96c 	bl	20002b4c <__aeabi_fcmpgt>
20000874:	4603      	mov	r3, r0
20000876:	2b00      	cmp	r3, #0
20000878:	d002      	beq.n	20000880 <calc_speed_percent_stick+0xa8>
2000087a:	f04f 0301 	mov.w	r3, #1
2000087e:	461c      	mov	r4, r3
20000880:	b2e3      	uxtb	r3, r4
20000882:	2b00      	cmp	r3, #0
20000884:	d001      	beq.n	2000088a <calc_speed_percent_stick+0xb2>
20000886:	68fb      	ldr	r3, [r7, #12]
20000888:	e000      	b.n	2000088c <calc_speed_percent_stick+0xb4>
2000088a:	4b0b      	ldr	r3, [pc, #44]	; (200008b8 <calc_speed_percent_stick+0xe0>)
2000088c:	60fb      	str	r3, [r7, #12]
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {

			speed_percentage = (float)abs_y/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else if(abs_y >= max_axis_thres && abs_x < zero_thres) {
2000088e:	e00c      	b.n	200008aa <calc_speed_percent_stick+0xd2>
			speed_percentage = (float)abs_x/max_axis_thres;
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
		}
		else {
			speed_percentage = (float)(abs_x + abs_y)/(2*max_axis_thres);
20000890:	79fa      	ldrb	r2, [r7, #7]
20000892:	79bb      	ldrb	r3, [r7, #6]
20000894:	4413      	add	r3, r2
20000896:	4618      	mov	r0, r3
20000898:	f001 ff48 	bl	2000272c <__aeabi_i2f>
2000089c:	4603      	mov	r3, r0
2000089e:	4618      	mov	r0, r3
200008a0:	4908      	ldr	r1, [pc, #32]	; (200008c4 <calc_speed_percent_stick+0xec>)
200008a2:	f002 f84b 	bl	2000293c <__aeabi_fdiv>
200008a6:	4603      	mov	r3, r0
200008a8:	60fb      	str	r3, [r7, #12]
		}
	}
	return speed_percentage;
200008aa:	68fb      	ldr	r3, [r7, #12]
}
200008ac:	4618      	mov	r0, r3
200008ae:	f107 0714 	add.w	r7, r7, #20
200008b2:	46bd      	mov	sp, r7
200008b4:	bd90      	pop	{r4, r7, pc}
200008b6:	bf00      	nop
200008b8:	3f800000 	.word	0x3f800000
200008bc:	42fe0000 	.word	0x42fe0000
200008c0:	00000000 	.word	0x00000000
200008c4:	437e0000 	.word	0x437e0000

200008c8 <calc_speed_percent_dpad>:

float calc_speed_percent_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
200008c8:	b480      	push	{r7}
200008ca:	b085      	sub	sp, #20
200008cc:	af00      	add	r7, sp, #0
200008ce:	71f8      	strb	r0, [r7, #7]
200008d0:	71b9      	strb	r1, [r7, #6]
200008d2:	717a      	strb	r2, [r7, #5]
200008d4:	713b      	strb	r3, [r7, #4]
	float speed_percentage;
	if((up && !down) || (!up && down) || (right && !left) || (!right && left)) {
200008d6:	79fb      	ldrb	r3, [r7, #7]
200008d8:	2b00      	cmp	r3, #0
200008da:	d002      	beq.n	200008e2 <calc_speed_percent_dpad+0x1a>
200008dc:	79bb      	ldrb	r3, [r7, #6]
200008de:	2b00      	cmp	r3, #0
200008e0:	d011      	beq.n	20000906 <calc_speed_percent_dpad+0x3e>
200008e2:	79fb      	ldrb	r3, [r7, #7]
200008e4:	2b00      	cmp	r3, #0
200008e6:	d102      	bne.n	200008ee <calc_speed_percent_dpad+0x26>
200008e8:	79bb      	ldrb	r3, [r7, #6]
200008ea:	2b00      	cmp	r3, #0
200008ec:	d10b      	bne.n	20000906 <calc_speed_percent_dpad+0x3e>
200008ee:	793b      	ldrb	r3, [r7, #4]
200008f0:	2b00      	cmp	r3, #0
200008f2:	d002      	beq.n	200008fa <calc_speed_percent_dpad+0x32>
200008f4:	797b      	ldrb	r3, [r7, #5]
200008f6:	2b00      	cmp	r3, #0
200008f8:	d005      	beq.n	20000906 <calc_speed_percent_dpad+0x3e>
200008fa:	793b      	ldrb	r3, [r7, #4]
200008fc:	2b00      	cmp	r3, #0
200008fe:	d105      	bne.n	2000090c <calc_speed_percent_dpad+0x44>
20000900:	797b      	ldrb	r3, [r7, #5]
20000902:	2b00      	cmp	r3, #0
20000904:	d002      	beq.n	2000090c <calc_speed_percent_dpad+0x44>
		 speed_percentage = max_speed_percent;
20000906:	4b06      	ldr	r3, [pc, #24]	; (20000920 <calc_speed_percent_dpad+0x58>)
20000908:	60fb      	str	r3, [r7, #12]
	return speed_percentage;
}

float calc_speed_percent_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float speed_percentage;
	if((up && !down) || (!up && down) || (right && !left) || (!right && left)) {
2000090a:	e001      	b.n	20000910 <calc_speed_percent_dpad+0x48>
		 speed_percentage = max_speed_percent;
	}
	else {
		speed_percentage = 0.0;
2000090c:	4b05      	ldr	r3, [pc, #20]	; (20000924 <calc_speed_percent_dpad+0x5c>)
2000090e:	60fb      	str	r3, [r7, #12]
	}
	return speed_percentage;
20000910:	68fb      	ldr	r3, [r7, #12]
}
20000912:	4618      	mov	r0, r3
20000914:	f107 0714 	add.w	r7, r7, #20
20000918:	46bd      	mov	sp, r7
2000091a:	bc80      	pop	{r7}
2000091c:	4770      	bx	lr
2000091e:	bf00      	nop
20000920:	3f800000 	.word	0x3f800000
20000924:	00000000 	.word	0x00000000

20000928 <parse_controller_data>:

void parse_controller_data(uint32_t controller_data_local, uint8_t dpad_buff[4], int8_t axis_buff[2]) {
20000928:	b580      	push	{r7, lr}
2000092a:	b086      	sub	sp, #24
2000092c:	af00      	add	r7, sp, #0
2000092e:	60f8      	str	r0, [r7, #12]
20000930:	60b9      	str	r1, [r7, #8]
20000932:	607a      	str	r2, [r7, #4]
	uint8_t up; //1 or 0
	uint8_t down; //1 or 0
	uint8_t left; //1 or 0
	uint8_t right; //1 or 0

	y_axis = (int8_t)((controller_data_local & y_mask) >> 24);
20000934:	68fb      	ldr	r3, [r7, #12]
20000936:	ea4f 6313 	mov.w	r3, r3, lsr #24
2000093a:	74bb      	strb	r3, [r7, #18]
	y_axis = change_endianness(y_axis);
2000093c:	f997 3012 	ldrsb.w	r3, [r7, #18]
20000940:	4618      	mov	r0, r3
20000942:	f7ff ff1d 	bl	20000780 <change_endianness>
20000946:	4603      	mov	r3, r0
20000948:	b2db      	uxtb	r3, r3
2000094a:	74bb      	strb	r3, [r7, #18]

	x_axis = (int8_t)((controller_data_local & x_mask) >> 16);
2000094c:	68fb      	ldr	r3, [r7, #12]
2000094e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
20000952:	ea4f 4313 	mov.w	r3, r3, lsr #16
20000956:	74fb      	strb	r3, [r7, #19]
	x_axis = change_endianness(x_axis);
20000958:	f997 3013 	ldrsb.w	r3, [r7, #19]
2000095c:	4618      	mov	r0, r3
2000095e:	f7ff ff0f 	bl	20000780 <change_endianness>
20000962:	4603      	mov	r3, r0
20000964:	b2db      	uxtb	r3, r3
20000966:	74fb      	strb	r3, [r7, #19]

	up = (uint8_t)((controller_data_local & up_mask) >> 4);
20000968:	68fb      	ldr	r3, [r7, #12]
2000096a:	f003 0310 	and.w	r3, r3, #16
2000096e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000972:	753b      	strb	r3, [r7, #20]
	down = (uint8_t)((controller_data_local & down_mask) >> 5);
20000974:	68fb      	ldr	r3, [r7, #12]
20000976:	f003 0320 	and.w	r3, r3, #32
2000097a:	ea4f 1353 	mov.w	r3, r3, lsr #5
2000097e:	757b      	strb	r3, [r7, #21]
	left = (uint8_t)((controller_data_local & left_mask) >> 6);
20000980:	68fb      	ldr	r3, [r7, #12]
20000982:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000986:	ea4f 1393 	mov.w	r3, r3, lsr #6
2000098a:	75bb      	strb	r3, [r7, #22]
	right =(uint8_t)((controller_data_local & right_mask) >> 7);
2000098c:	68fb      	ldr	r3, [r7, #12]
2000098e:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000992:	ea4f 13d3 	mov.w	r3, r3, lsr #7
20000996:	75fb      	strb	r3, [r7, #23]

	axis_buff[0] = y_axis;
20000998:	687b      	ldr	r3, [r7, #4]
2000099a:	7cba      	ldrb	r2, [r7, #18]
2000099c:	701a      	strb	r2, [r3, #0]
	axis_buff[1] = x_axis;
2000099e:	687b      	ldr	r3, [r7, #4]
200009a0:	f103 0301 	add.w	r3, r3, #1
200009a4:	7cfa      	ldrb	r2, [r7, #19]
200009a6:	701a      	strb	r2, [r3, #0]
	dpad_buff[0] = up;
200009a8:	68bb      	ldr	r3, [r7, #8]
200009aa:	7d3a      	ldrb	r2, [r7, #20]
200009ac:	701a      	strb	r2, [r3, #0]
	dpad_buff[1] = down;
200009ae:	68bb      	ldr	r3, [r7, #8]
200009b0:	f103 0301 	add.w	r3, r3, #1
200009b4:	7d7a      	ldrb	r2, [r7, #21]
200009b6:	701a      	strb	r2, [r3, #0]
	dpad_buff[2] = left;
200009b8:	68bb      	ldr	r3, [r7, #8]
200009ba:	f103 0302 	add.w	r3, r3, #2
200009be:	7dba      	ldrb	r2, [r7, #22]
200009c0:	701a      	strb	r2, [r3, #0]
	dpad_buff[3] = right;
200009c2:	68bb      	ldr	r3, [r7, #8]
200009c4:	f103 0303 	add.w	r3, r3, #3
200009c8:	7dfa      	ldrb	r2, [r7, #23]
200009ca:	701a      	strb	r2, [r3, #0]

}
200009cc:	f107 0718 	add.w	r7, r7, #24
200009d0:	46bd      	mov	sp, r7
200009d2:	bd80      	pop	{r7, pc}
200009d4:	0000      	lsls	r0, r0, #0
	...

200009d8 <calc_left_wheel_duty_cycle_stick>:

uint8_t calc_left_wheel_duty_cycle_stick(int8_t x_axis, int8_t y_axis, float speed_percentage) {
200009d8:	b590      	push	{r4, r7, lr}
200009da:	b085      	sub	sp, #20
200009dc:	af00      	add	r7, sp, #0
200009de:	460b      	mov	r3, r1
200009e0:	603a      	str	r2, [r7, #0]
200009e2:	4602      	mov	r2, r0
200009e4:	71fa      	strb	r2, [r7, #7]
200009e6:	71bb      	strb	r3, [r7, #6]
	float duty_cycle;
	if(x_axis > 0) {
200009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
200009ec:	2b00      	cmp	r3, #0
200009ee:	dd30      	ble.n	20000a52 <calc_left_wheel_duty_cycle_stick+0x7a>
		duty_cycle = speed_percentage * abs(x_axis)/max_axis_thres;
200009f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
200009f4:	2b00      	cmp	r3, #0
200009f6:	bfb8      	it	lt
200009f8:	425b      	neglt	r3, r3
200009fa:	4618      	mov	r0, r3
200009fc:	f001 fe96 	bl	2000272c <__aeabi_i2f>
20000a00:	4603      	mov	r3, r0
20000a02:	4618      	mov	r0, r3
20000a04:	6839      	ldr	r1, [r7, #0]
20000a06:	f001 fee5 	bl	200027d4 <__aeabi_fmul>
20000a0a:	4603      	mov	r3, r0
20000a0c:	4618      	mov	r0, r3
20000a0e:	493e      	ldr	r1, [pc, #248]	; (20000b08 <calc_left_wheel_duty_cycle_stick+0x130>)
20000a10:	f001 ff94 	bl	2000293c <__aeabi_fdiv>
20000a14:	4603      	mov	r3, r0
20000a16:	60bb      	str	r3, [r7, #8]
		duty_cycle = (duty_cycle > min_duty_cycle) ? duty_cycle : min_duty_cycle;
20000a18:	68b8      	ldr	r0, [r7, #8]
20000a1a:	f001 fa6f 	bl	20001efc <__aeabi_f2d>
20000a1e:	4602      	mov	r2, r0
20000a20:	460b      	mov	r3, r1
20000a22:	f04f 0100 	mov.w	r1, #0
20000a26:	460c      	mov	r4, r1
20000a28:	4610      	mov	r0, r2
20000a2a:	4619      	mov	r1, r3
20000a2c:	a332      	add	r3, pc, #200	; (adr r3, 20000af8 <calc_left_wheel_duty_cycle_stick+0x120>)
20000a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a32:	f001 fd47 	bl	200024c4 <__aeabi_dcmpgt>
20000a36:	4603      	mov	r3, r0
20000a38:	2b00      	cmp	r3, #0
20000a3a:	d002      	beq.n	20000a42 <calc_left_wheel_duty_cycle_stick+0x6a>
20000a3c:	f04f 0301 	mov.w	r3, #1
20000a40:	461c      	mov	r4, r3
20000a42:	b2e3      	uxtb	r3, r4
20000a44:	2b00      	cmp	r3, #0
20000a46:	d001      	beq.n	20000a4c <calc_left_wheel_duty_cycle_stick+0x74>
20000a48:	68bb      	ldr	r3, [r7, #8]
20000a4a:	e000      	b.n	20000a4e <calc_left_wheel_duty_cycle_stick+0x76>
20000a4c:	4b2f      	ldr	r3, [pc, #188]	; (20000b0c <calc_left_wheel_duty_cycle_stick+0x134>)
20000a4e:	60bb      	str	r3, [r7, #8]
20000a50:	e020      	b.n	20000a94 <calc_left_wheel_duty_cycle_stick+0xbc>
	}
	else if(x_axis <0) {
20000a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000a56:	2b00      	cmp	r3, #0
20000a58:	da02      	bge.n	20000a60 <calc_left_wheel_duty_cycle_stick+0x88>
		duty_cycle = min_duty_cycle;
20000a5a:	4b2c      	ldr	r3, [pc, #176]	; (20000b0c <calc_left_wheel_duty_cycle_stick+0x134>)
20000a5c:	60bb      	str	r3, [r7, #8]
20000a5e:	e019      	b.n	20000a94 <calc_left_wheel_duty_cycle_stick+0xbc>
	}
	else {
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
20000a60:	f997 3006 	ldrsb.w	r3, [r7, #6]
20000a64:	2b00      	cmp	r3, #0
20000a66:	d013      	beq.n	20000a90 <calc_left_wheel_duty_cycle_stick+0xb8>
20000a68:	6838      	ldr	r0, [r7, #0]
20000a6a:	f001 fa47 	bl	20001efc <__aeabi_f2d>
20000a6e:	4602      	mov	r2, r0
20000a70:	460b      	mov	r3, r1
20000a72:	4610      	mov	r0, r2
20000a74:	4619      	mov	r1, r3
20000a76:	a322      	add	r3, pc, #136	; (adr r3, 20000b00 <calc_left_wheel_duty_cycle_stick+0x128>)
20000a78:	e9d3 2300 	ldrd	r2, r3, [r3]
20000a7c:	f001 fa92 	bl	20001fa4 <__aeabi_dmul>
20000a80:	4602      	mov	r2, r0
20000a82:	460b      	mov	r3, r1
20000a84:	4610      	mov	r0, r2
20000a86:	4619      	mov	r1, r3
20000a88:	f001 fd46 	bl	20002518 <__aeabi_d2f>
20000a8c:	4603      	mov	r3, r0
20000a8e:	e000      	b.n	20000a92 <calc_left_wheel_duty_cycle_stick+0xba>
20000a90:	4b1f      	ldr	r3, [pc, #124]	; (20000b10 <calc_left_wheel_duty_cycle_stick+0x138>)
20000a92:	60bb      	str	r3, [r7, #8]
	}
	uint8_t temp = (uint8_t) floor(duty_cycle *100);
20000a94:	68b8      	ldr	r0, [r7, #8]
20000a96:	491f      	ldr	r1, [pc, #124]	; (20000b14 <calc_left_wheel_duty_cycle_stick+0x13c>)
20000a98:	f001 fe9c 	bl	200027d4 <__aeabi_fmul>
20000a9c:	4603      	mov	r3, r0
20000a9e:	4618      	mov	r0, r3
20000aa0:	f001 fa2c 	bl	20001efc <__aeabi_f2d>
20000aa4:	4602      	mov	r2, r0
20000aa6:	460b      	mov	r3, r1
20000aa8:	4610      	mov	r0, r2
20000aaa:	4619      	mov	r1, r3
20000aac:	f007 fdc8 	bl	20008640 <floor>
20000ab0:	4602      	mov	r2, r0
20000ab2:	460b      	mov	r3, r1
20000ab4:	4610      	mov	r0, r2
20000ab6:	4619      	mov	r1, r3
20000ab8:	f001 fd0e 	bl	200024d8 <__aeabi_d2uiz>
20000abc:	4603      	mov	r3, r0
20000abe:	73fb      	strb	r3, [r7, #15]

	return (uint8_t) floor(duty_cycle*100);
20000ac0:	68b8      	ldr	r0, [r7, #8]
20000ac2:	4914      	ldr	r1, [pc, #80]	; (20000b14 <calc_left_wheel_duty_cycle_stick+0x13c>)
20000ac4:	f001 fe86 	bl	200027d4 <__aeabi_fmul>
20000ac8:	4603      	mov	r3, r0
20000aca:	4618      	mov	r0, r3
20000acc:	f001 fa16 	bl	20001efc <__aeabi_f2d>
20000ad0:	4602      	mov	r2, r0
20000ad2:	460b      	mov	r3, r1
20000ad4:	4610      	mov	r0, r2
20000ad6:	4619      	mov	r1, r3
20000ad8:	f007 fdb2 	bl	20008640 <floor>
20000adc:	4602      	mov	r2, r0
20000ade:	460b      	mov	r3, r1
20000ae0:	4610      	mov	r0, r2
20000ae2:	4619      	mov	r1, r3
20000ae4:	f001 fcf8 	bl	200024d8 <__aeabi_d2uiz>
20000ae8:	4603      	mov	r3, r0
20000aea:	b2db      	uxtb	r3, r3
}
20000aec:	4618      	mov	r0, r3
20000aee:	f107 0714 	add.w	r7, r7, #20
20000af2:	46bd      	mov	sp, r7
20000af4:	bd90      	pop	{r4, r7, pc}
20000af6:	bf00      	nop
20000af8:	33333333 	.word	0x33333333
20000afc:	3fd33333 	.word	0x3fd33333
20000b00:	cccccccd 	.word	0xcccccccd
20000b04:	3feccccc 	.word	0x3feccccc
20000b08:	42fe0000 	.word	0x42fe0000
20000b0c:	3e99999a 	.word	0x3e99999a
20000b10:	00000000 	.word	0x00000000
20000b14:	42c80000 	.word	0x42c80000

20000b18 <calc_right_wheel_duty_cycle_stick>:

uint8_t calc_right_wheel_duty_cycle_stick(int8_t x_axis, int8_t y_axis, float speed_percentage) {
20000b18:	b590      	push	{r4, r7, lr}
20000b1a:	b085      	sub	sp, #20
20000b1c:	af00      	add	r7, sp, #0
20000b1e:	460b      	mov	r3, r1
20000b20:	603a      	str	r2, [r7, #0]
20000b22:	4602      	mov	r2, r0
20000b24:	71fa      	strb	r2, [r7, #7]
20000b26:	71bb      	strb	r3, [r7, #6]
	float duty_cycle;
	if(x_axis < 0) {
20000b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000b2c:	2b00      	cmp	r3, #0
20000b2e:	da30      	bge.n	20000b92 <calc_right_wheel_duty_cycle_stick+0x7a>
		duty_cycle = speed_percentage * abs(x_axis)/max_axis_thres;
20000b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000b34:	2b00      	cmp	r3, #0
20000b36:	bfb8      	it	lt
20000b38:	425b      	neglt	r3, r3
20000b3a:	4618      	mov	r0, r3
20000b3c:	f001 fdf6 	bl	2000272c <__aeabi_i2f>
20000b40:	4603      	mov	r3, r0
20000b42:	4618      	mov	r0, r3
20000b44:	6839      	ldr	r1, [r7, #0]
20000b46:	f001 fe45 	bl	200027d4 <__aeabi_fmul>
20000b4a:	4603      	mov	r3, r0
20000b4c:	4618      	mov	r0, r3
20000b4e:	493e      	ldr	r1, [pc, #248]	; (20000c48 <calc_right_wheel_duty_cycle_stick+0x130>)
20000b50:	f001 fef4 	bl	2000293c <__aeabi_fdiv>
20000b54:	4603      	mov	r3, r0
20000b56:	60bb      	str	r3, [r7, #8]
		duty_cycle = (duty_cycle > min_duty_cycle) ? duty_cycle : min_duty_cycle;
20000b58:	68b8      	ldr	r0, [r7, #8]
20000b5a:	f001 f9cf 	bl	20001efc <__aeabi_f2d>
20000b5e:	4602      	mov	r2, r0
20000b60:	460b      	mov	r3, r1
20000b62:	f04f 0100 	mov.w	r1, #0
20000b66:	460c      	mov	r4, r1
20000b68:	4610      	mov	r0, r2
20000b6a:	4619      	mov	r1, r3
20000b6c:	a332      	add	r3, pc, #200	; (adr r3, 20000c38 <calc_right_wheel_duty_cycle_stick+0x120>)
20000b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b72:	f001 fca7 	bl	200024c4 <__aeabi_dcmpgt>
20000b76:	4603      	mov	r3, r0
20000b78:	2b00      	cmp	r3, #0
20000b7a:	d002      	beq.n	20000b82 <calc_right_wheel_duty_cycle_stick+0x6a>
20000b7c:	f04f 0301 	mov.w	r3, #1
20000b80:	461c      	mov	r4, r3
20000b82:	b2e3      	uxtb	r3, r4
20000b84:	2b00      	cmp	r3, #0
20000b86:	d001      	beq.n	20000b8c <calc_right_wheel_duty_cycle_stick+0x74>
20000b88:	68bb      	ldr	r3, [r7, #8]
20000b8a:	e000      	b.n	20000b8e <calc_right_wheel_duty_cycle_stick+0x76>
20000b8c:	4b2f      	ldr	r3, [pc, #188]	; (20000c4c <calc_right_wheel_duty_cycle_stick+0x134>)
20000b8e:	60bb      	str	r3, [r7, #8]
20000b90:	e020      	b.n	20000bd4 <calc_right_wheel_duty_cycle_stick+0xbc>
	}
	else if(x_axis > 0) {
20000b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000b96:	2b00      	cmp	r3, #0
20000b98:	dd02      	ble.n	20000ba0 <calc_right_wheel_duty_cycle_stick+0x88>
		duty_cycle = min_duty_cycle;
20000b9a:	4b2c      	ldr	r3, [pc, #176]	; (20000c4c <calc_right_wheel_duty_cycle_stick+0x134>)
20000b9c:	60bb      	str	r3, [r7, #8]
20000b9e:	e019      	b.n	20000bd4 <calc_right_wheel_duty_cycle_stick+0xbc>
	}
	else {
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
20000ba0:	f997 3006 	ldrsb.w	r3, [r7, #6]
20000ba4:	2b00      	cmp	r3, #0
20000ba6:	d013      	beq.n	20000bd0 <calc_right_wheel_duty_cycle_stick+0xb8>
20000ba8:	6838      	ldr	r0, [r7, #0]
20000baa:	f001 f9a7 	bl	20001efc <__aeabi_f2d>
20000bae:	4602      	mov	r2, r0
20000bb0:	460b      	mov	r3, r1
20000bb2:	4610      	mov	r0, r2
20000bb4:	4619      	mov	r1, r3
20000bb6:	a322      	add	r3, pc, #136	; (adr r3, 20000c40 <calc_right_wheel_duty_cycle_stick+0x128>)
20000bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
20000bbc:	f001 f9f2 	bl	20001fa4 <__aeabi_dmul>
20000bc0:	4602      	mov	r2, r0
20000bc2:	460b      	mov	r3, r1
20000bc4:	4610      	mov	r0, r2
20000bc6:	4619      	mov	r1, r3
20000bc8:	f001 fca6 	bl	20002518 <__aeabi_d2f>
20000bcc:	4603      	mov	r3, r0
20000bce:	e000      	b.n	20000bd2 <calc_right_wheel_duty_cycle_stick+0xba>
20000bd0:	4b1f      	ldr	r3, [pc, #124]	; (20000c50 <calc_right_wheel_duty_cycle_stick+0x138>)
20000bd2:	60bb      	str	r3, [r7, #8]
	}
	uint8_t temp = (uint8_t) floor(duty_cycle *100);
20000bd4:	68b8      	ldr	r0, [r7, #8]
20000bd6:	491f      	ldr	r1, [pc, #124]	; (20000c54 <calc_right_wheel_duty_cycle_stick+0x13c>)
20000bd8:	f001 fdfc 	bl	200027d4 <__aeabi_fmul>
20000bdc:	4603      	mov	r3, r0
20000bde:	4618      	mov	r0, r3
20000be0:	f001 f98c 	bl	20001efc <__aeabi_f2d>
20000be4:	4602      	mov	r2, r0
20000be6:	460b      	mov	r3, r1
20000be8:	4610      	mov	r0, r2
20000bea:	4619      	mov	r1, r3
20000bec:	f007 fd28 	bl	20008640 <floor>
20000bf0:	4602      	mov	r2, r0
20000bf2:	460b      	mov	r3, r1
20000bf4:	4610      	mov	r0, r2
20000bf6:	4619      	mov	r1, r3
20000bf8:	f001 fc6e 	bl	200024d8 <__aeabi_d2uiz>
20000bfc:	4603      	mov	r3, r0
20000bfe:	73fb      	strb	r3, [r7, #15]
	return (uint8_t) floor(duty_cycle*100);
20000c00:	68b8      	ldr	r0, [r7, #8]
20000c02:	4914      	ldr	r1, [pc, #80]	; (20000c54 <calc_right_wheel_duty_cycle_stick+0x13c>)
20000c04:	f001 fde6 	bl	200027d4 <__aeabi_fmul>
20000c08:	4603      	mov	r3, r0
20000c0a:	4618      	mov	r0, r3
20000c0c:	f001 f976 	bl	20001efc <__aeabi_f2d>
20000c10:	4602      	mov	r2, r0
20000c12:	460b      	mov	r3, r1
20000c14:	4610      	mov	r0, r2
20000c16:	4619      	mov	r1, r3
20000c18:	f007 fd12 	bl	20008640 <floor>
20000c1c:	4602      	mov	r2, r0
20000c1e:	460b      	mov	r3, r1
20000c20:	4610      	mov	r0, r2
20000c22:	4619      	mov	r1, r3
20000c24:	f001 fc58 	bl	200024d8 <__aeabi_d2uiz>
20000c28:	4603      	mov	r3, r0
20000c2a:	b2db      	uxtb	r3, r3
}
20000c2c:	4618      	mov	r0, r3
20000c2e:	f107 0714 	add.w	r7, r7, #20
20000c32:	46bd      	mov	sp, r7
20000c34:	bd90      	pop	{r4, r7, pc}
20000c36:	bf00      	nop
20000c38:	33333333 	.word	0x33333333
20000c3c:	3fd33333 	.word	0x3fd33333
20000c40:	cccccccd 	.word	0xcccccccd
20000c44:	3feccccc 	.word	0x3feccccc
20000c48:	42fe0000 	.word	0x42fe0000
20000c4c:	3e99999a 	.word	0x3e99999a
20000c50:	00000000 	.word	0x00000000
20000c54:	42c80000 	.word	0x42c80000

20000c58 <calc_left_wheel_duty_cycle_dpad>:

uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
20000c58:	b580      	push	{r7, lr}
20000c5a:	b084      	sub	sp, #16
20000c5c:	af00      	add	r7, sp, #0
20000c5e:	71f8      	strb	r0, [r7, #7]
20000c60:	71b9      	strb	r1, [r7, #6]
20000c62:	717a      	strb	r2, [r7, #5]
20000c64:	713b      	strb	r3, [r7, #4]
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
20000c66:	793b      	ldrb	r3, [r7, #4]
20000c68:	2b00      	cmp	r3, #0
20000c6a:	d008      	beq.n	20000c7e <calc_left_wheel_duty_cycle_dpad+0x26>
20000c6c:	797b      	ldrb	r3, [r7, #5]
20000c6e:	2b00      	cmp	r3, #0
20000c70:	d105      	bne.n	20000c7e <calc_left_wheel_duty_cycle_dpad+0x26>
20000c72:	79fb      	ldrb	r3, [r7, #7]
20000c74:	2b00      	cmp	r3, #0
20000c76:	d102      	bne.n	20000c7e <calc_left_wheel_duty_cycle_dpad+0x26>
20000c78:	79bb      	ldrb	r3, [r7, #6]
20000c7a:	2b00      	cmp	r3, #0
20000c7c:	d00b      	beq.n	20000c96 <calc_left_wheel_duty_cycle_dpad+0x3e>
20000c7e:	793b      	ldrb	r3, [r7, #4]
20000c80:	2b00      	cmp	r3, #0
20000c82:	d00b      	beq.n	20000c9c <calc_left_wheel_duty_cycle_dpad+0x44>
20000c84:	797b      	ldrb	r3, [r7, #5]
20000c86:	2b00      	cmp	r3, #0
20000c88:	d108      	bne.n	20000c9c <calc_left_wheel_duty_cycle_dpad+0x44>
20000c8a:	79fb      	ldrb	r3, [r7, #7]
20000c8c:	2b00      	cmp	r3, #0
20000c8e:	d005      	beq.n	20000c9c <calc_left_wheel_duty_cycle_dpad+0x44>
20000c90:	79bb      	ldrb	r3, [r7, #6]
20000c92:	2b00      	cmp	r3, #0
20000c94:	d002      	beq.n	20000c9c <calc_left_wheel_duty_cycle_dpad+0x44>
		duty_cycle = max_duty_cycle;
20000c96:	4b4a      	ldr	r3, [pc, #296]	; (20000dc0 <calc_left_wheel_duty_cycle_dpad+0x168>)
20000c98:	60fb      	str	r3, [r7, #12]
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
20000c9a:	e076      	b.n	20000d8a <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
20000c9c:	793b      	ldrb	r3, [r7, #4]
20000c9e:	2b00      	cmp	r3, #0
20000ca0:	d108      	bne.n	20000cb4 <calc_left_wheel_duty_cycle_dpad+0x5c>
20000ca2:	797b      	ldrb	r3, [r7, #5]
20000ca4:	2b00      	cmp	r3, #0
20000ca6:	d005      	beq.n	20000cb4 <calc_left_wheel_duty_cycle_dpad+0x5c>
20000ca8:	79fb      	ldrb	r3, [r7, #7]
20000caa:	2b00      	cmp	r3, #0
20000cac:	d102      	bne.n	20000cb4 <calc_left_wheel_duty_cycle_dpad+0x5c>
20000cae:	79bb      	ldrb	r3, [r7, #6]
20000cb0:	2b00      	cmp	r3, #0
20000cb2:	d00b      	beq.n	20000ccc <calc_left_wheel_duty_cycle_dpad+0x74>
20000cb4:	793b      	ldrb	r3, [r7, #4]
20000cb6:	2b00      	cmp	r3, #0
20000cb8:	d10b      	bne.n	20000cd2 <calc_left_wheel_duty_cycle_dpad+0x7a>
20000cba:	797b      	ldrb	r3, [r7, #5]
20000cbc:	2b00      	cmp	r3, #0
20000cbe:	d008      	beq.n	20000cd2 <calc_left_wheel_duty_cycle_dpad+0x7a>
20000cc0:	79fb      	ldrb	r3, [r7, #7]
20000cc2:	2b00      	cmp	r3, #0
20000cc4:	d005      	beq.n	20000cd2 <calc_left_wheel_duty_cycle_dpad+0x7a>
20000cc6:	79bb      	ldrb	r3, [r7, #6]
20000cc8:	2b00      	cmp	r3, #0
20000cca:	d002      	beq.n	20000cd2 <calc_left_wheel_duty_cycle_dpad+0x7a>
		duty_cycle = min_duty_cycle;
20000ccc:	4b3d      	ldr	r3, [pc, #244]	; (20000dc4 <calc_left_wheel_duty_cycle_dpad+0x16c>)
20000cce:	60fb      	str	r3, [r7, #12]
uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
20000cd0:	e05b      	b.n	20000d8a <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
20000cd2:	793b      	ldrb	r3, [r7, #4]
20000cd4:	2b00      	cmp	r3, #0
20000cd6:	d108      	bne.n	20000cea <calc_left_wheel_duty_cycle_dpad+0x92>
20000cd8:	797b      	ldrb	r3, [r7, #5]
20000cda:	2b00      	cmp	r3, #0
20000cdc:	d105      	bne.n	20000cea <calc_left_wheel_duty_cycle_dpad+0x92>
20000cde:	79fb      	ldrb	r3, [r7, #7]
20000ce0:	2b00      	cmp	r3, #0
20000ce2:	d002      	beq.n	20000cea <calc_left_wheel_duty_cycle_dpad+0x92>
20000ce4:	79bb      	ldrb	r3, [r7, #6]
20000ce6:	2b00      	cmp	r3, #0
20000ce8:	d00b      	beq.n	20000d02 <calc_left_wheel_duty_cycle_dpad+0xaa>
20000cea:	793b      	ldrb	r3, [r7, #4]
20000cec:	2b00      	cmp	r3, #0
20000cee:	d00b      	beq.n	20000d08 <calc_left_wheel_duty_cycle_dpad+0xb0>
20000cf0:	797b      	ldrb	r3, [r7, #5]
20000cf2:	2b00      	cmp	r3, #0
20000cf4:	d008      	beq.n	20000d08 <calc_left_wheel_duty_cycle_dpad+0xb0>
20000cf6:	79fb      	ldrb	r3, [r7, #7]
20000cf8:	2b00      	cmp	r3, #0
20000cfa:	d005      	beq.n	20000d08 <calc_left_wheel_duty_cycle_dpad+0xb0>
20000cfc:	79bb      	ldrb	r3, [r7, #6]
20000cfe:	2b00      	cmp	r3, #0
20000d00:	d102      	bne.n	20000d08 <calc_left_wheel_duty_cycle_dpad+0xb0>
		duty_cycle = max_duty_cycle;
20000d02:	4b2f      	ldr	r3, [pc, #188]	; (20000dc0 <calc_left_wheel_duty_cycle_dpad+0x168>)
20000d04:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
20000d06:	e040      	b.n	20000d8a <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
20000d08:	793b      	ldrb	r3, [r7, #4]
20000d0a:	2b00      	cmp	r3, #0
20000d0c:	d108      	bne.n	20000d20 <calc_left_wheel_duty_cycle_dpad+0xc8>
20000d0e:	797b      	ldrb	r3, [r7, #5]
20000d10:	2b00      	cmp	r3, #0
20000d12:	d105      	bne.n	20000d20 <calc_left_wheel_duty_cycle_dpad+0xc8>
20000d14:	79fb      	ldrb	r3, [r7, #7]
20000d16:	2b00      	cmp	r3, #0
20000d18:	d102      	bne.n	20000d20 <calc_left_wheel_duty_cycle_dpad+0xc8>
20000d1a:	79bb      	ldrb	r3, [r7, #6]
20000d1c:	2b00      	cmp	r3, #0
20000d1e:	d10b      	bne.n	20000d38 <calc_left_wheel_duty_cycle_dpad+0xe0>
20000d20:	793b      	ldrb	r3, [r7, #4]
20000d22:	2b00      	cmp	r3, #0
20000d24:	d00b      	beq.n	20000d3e <calc_left_wheel_duty_cycle_dpad+0xe6>
20000d26:	797b      	ldrb	r3, [r7, #5]
20000d28:	2b00      	cmp	r3, #0
20000d2a:	d008      	beq.n	20000d3e <calc_left_wheel_duty_cycle_dpad+0xe6>
20000d2c:	79fb      	ldrb	r3, [r7, #7]
20000d2e:	2b00      	cmp	r3, #0
20000d30:	d105      	bne.n	20000d3e <calc_left_wheel_duty_cycle_dpad+0xe6>
20000d32:	79bb      	ldrb	r3, [r7, #6]
20000d34:	2b00      	cmp	r3, #0
20000d36:	d002      	beq.n	20000d3e <calc_left_wheel_duty_cycle_dpad+0xe6>
		duty_cycle = max_duty_cycle;
20000d38:	4b21      	ldr	r3, [pc, #132]	; (20000dc0 <calc_left_wheel_duty_cycle_dpad+0x168>)
20000d3a:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
20000d3c:	e025      	b.n	20000d8a <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
20000d3e:	79bb      	ldrb	r3, [r7, #6]
20000d40:	2b00      	cmp	r3, #0
20000d42:	d005      	beq.n	20000d50 <calc_left_wheel_duty_cycle_dpad+0xf8>
20000d44:	793b      	ldrb	r3, [r7, #4]
20000d46:	2b00      	cmp	r3, #0
20000d48:	d002      	beq.n	20000d50 <calc_left_wheel_duty_cycle_dpad+0xf8>
		duty_cycle = mid_duty_cycle;
20000d4a:	4b1f      	ldr	r3, [pc, #124]	; (20000dc8 <calc_left_wheel_duty_cycle_dpad+0x170>)
20000d4c:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
20000d4e:	e01c      	b.n	20000d8a <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
20000d50:	79bb      	ldrb	r3, [r7, #6]
20000d52:	2b00      	cmp	r3, #0
20000d54:	d005      	beq.n	20000d62 <calc_left_wheel_duty_cycle_dpad+0x10a>
20000d56:	797b      	ldrb	r3, [r7, #5]
20000d58:	2b00      	cmp	r3, #0
20000d5a:	d002      	beq.n	20000d62 <calc_left_wheel_duty_cycle_dpad+0x10a>
		duty_cycle = min_duty_cycle;
20000d5c:	4b19      	ldr	r3, [pc, #100]	; (20000dc4 <calc_left_wheel_duty_cycle_dpad+0x16c>)
20000d5e:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
20000d60:	e013      	b.n	20000d8a <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
20000d62:	79fb      	ldrb	r3, [r7, #7]
20000d64:	2b00      	cmp	r3, #0
20000d66:	d005      	beq.n	20000d74 <calc_left_wheel_duty_cycle_dpad+0x11c>
20000d68:	797b      	ldrb	r3, [r7, #5]
20000d6a:	2b00      	cmp	r3, #0
20000d6c:	d002      	beq.n	20000d74 <calc_left_wheel_duty_cycle_dpad+0x11c>
		duty_cycle = min_duty_cycle;
20000d6e:	4b15      	ldr	r3, [pc, #84]	; (20000dc4 <calc_left_wheel_duty_cycle_dpad+0x16c>)
20000d70:	60fb      	str	r3, [r7, #12]
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
20000d72:	e00a      	b.n	20000d8a <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(up && right) { //up right
20000d74:	79fb      	ldrb	r3, [r7, #7]
20000d76:	2b00      	cmp	r3, #0
20000d78:	d005      	beq.n	20000d86 <calc_left_wheel_duty_cycle_dpad+0x12e>
20000d7a:	793b      	ldrb	r3, [r7, #4]
20000d7c:	2b00      	cmp	r3, #0
20000d7e:	d002      	beq.n	20000d86 <calc_left_wheel_duty_cycle_dpad+0x12e>
		duty_cycle = mid_duty_cycle;
20000d80:	4b11      	ldr	r3, [pc, #68]	; (20000dc8 <calc_left_wheel_duty_cycle_dpad+0x170>)
20000d82:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
		duty_cycle = min_duty_cycle;
	}
	else if(up && right) { //up right
20000d84:	e001      	b.n	20000d8a <calc_left_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else {
		duty_cycle = 0;
20000d86:	4b11      	ldr	r3, [pc, #68]	; (20000dcc <calc_left_wheel_duty_cycle_dpad+0x174>)
20000d88:	60fb      	str	r3, [r7, #12]
	}
	return (uint8_t) floor(duty_cycle*100);
20000d8a:	68f8      	ldr	r0, [r7, #12]
20000d8c:	4910      	ldr	r1, [pc, #64]	; (20000dd0 <calc_left_wheel_duty_cycle_dpad+0x178>)
20000d8e:	f001 fd21 	bl	200027d4 <__aeabi_fmul>
20000d92:	4603      	mov	r3, r0
20000d94:	4618      	mov	r0, r3
20000d96:	f001 f8b1 	bl	20001efc <__aeabi_f2d>
20000d9a:	4602      	mov	r2, r0
20000d9c:	460b      	mov	r3, r1
20000d9e:	4610      	mov	r0, r2
20000da0:	4619      	mov	r1, r3
20000da2:	f007 fc4d 	bl	20008640 <floor>
20000da6:	4602      	mov	r2, r0
20000da8:	460b      	mov	r3, r1
20000daa:	4610      	mov	r0, r2
20000dac:	4619      	mov	r1, r3
20000dae:	f001 fb93 	bl	200024d8 <__aeabi_d2uiz>
20000db2:	4603      	mov	r3, r0
20000db4:	b2db      	uxtb	r3, r3
}
20000db6:	4618      	mov	r0, r3
20000db8:	f107 0710 	add.w	r7, r7, #16
20000dbc:	46bd      	mov	sp, r7
20000dbe:	bd80      	pop	{r7, pc}
20000dc0:	3f666666 	.word	0x3f666666
20000dc4:	3e99999a 	.word	0x3e99999a
20000dc8:	3f19999a 	.word	0x3f19999a
20000dcc:	00000000 	.word	0x00000000
20000dd0:	42c80000 	.word	0x42c80000

20000dd4 <calc_right_wheel_duty_cycle_dpad>:

uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
20000dd4:	b580      	push	{r7, lr}
20000dd6:	b084      	sub	sp, #16
20000dd8:	af00      	add	r7, sp, #0
20000dda:	71f8      	strb	r0, [r7, #7]
20000ddc:	71b9      	strb	r1, [r7, #6]
20000dde:	717a      	strb	r2, [r7, #5]
20000de0:	713b      	strb	r3, [r7, #4]
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
20000de2:	793b      	ldrb	r3, [r7, #4]
20000de4:	2b00      	cmp	r3, #0
20000de6:	d008      	beq.n	20000dfa <calc_right_wheel_duty_cycle_dpad+0x26>
20000de8:	797b      	ldrb	r3, [r7, #5]
20000dea:	2b00      	cmp	r3, #0
20000dec:	d105      	bne.n	20000dfa <calc_right_wheel_duty_cycle_dpad+0x26>
20000dee:	79fb      	ldrb	r3, [r7, #7]
20000df0:	2b00      	cmp	r3, #0
20000df2:	d102      	bne.n	20000dfa <calc_right_wheel_duty_cycle_dpad+0x26>
20000df4:	79bb      	ldrb	r3, [r7, #6]
20000df6:	2b00      	cmp	r3, #0
20000df8:	d00b      	beq.n	20000e12 <calc_right_wheel_duty_cycle_dpad+0x3e>
20000dfa:	793b      	ldrb	r3, [r7, #4]
20000dfc:	2b00      	cmp	r3, #0
20000dfe:	d00b      	beq.n	20000e18 <calc_right_wheel_duty_cycle_dpad+0x44>
20000e00:	797b      	ldrb	r3, [r7, #5]
20000e02:	2b00      	cmp	r3, #0
20000e04:	d108      	bne.n	20000e18 <calc_right_wheel_duty_cycle_dpad+0x44>
20000e06:	79fb      	ldrb	r3, [r7, #7]
20000e08:	2b00      	cmp	r3, #0
20000e0a:	d005      	beq.n	20000e18 <calc_right_wheel_duty_cycle_dpad+0x44>
20000e0c:	79bb      	ldrb	r3, [r7, #6]
20000e0e:	2b00      	cmp	r3, #0
20000e10:	d002      	beq.n	20000e18 <calc_right_wheel_duty_cycle_dpad+0x44>
		duty_cycle = min_duty_cycle;
20000e12:	4b4a      	ldr	r3, [pc, #296]	; (20000f3c <calc_right_wheel_duty_cycle_dpad+0x168>)
20000e14:	60fb      	str	r3, [r7, #12]
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
20000e16:	e076      	b.n	20000f06 <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
20000e18:	793b      	ldrb	r3, [r7, #4]
20000e1a:	2b00      	cmp	r3, #0
20000e1c:	d108      	bne.n	20000e30 <calc_right_wheel_duty_cycle_dpad+0x5c>
20000e1e:	797b      	ldrb	r3, [r7, #5]
20000e20:	2b00      	cmp	r3, #0
20000e22:	d005      	beq.n	20000e30 <calc_right_wheel_duty_cycle_dpad+0x5c>
20000e24:	79fb      	ldrb	r3, [r7, #7]
20000e26:	2b00      	cmp	r3, #0
20000e28:	d102      	bne.n	20000e30 <calc_right_wheel_duty_cycle_dpad+0x5c>
20000e2a:	79bb      	ldrb	r3, [r7, #6]
20000e2c:	2b00      	cmp	r3, #0
20000e2e:	d00b      	beq.n	20000e48 <calc_right_wheel_duty_cycle_dpad+0x74>
20000e30:	793b      	ldrb	r3, [r7, #4]
20000e32:	2b00      	cmp	r3, #0
20000e34:	d10b      	bne.n	20000e4e <calc_right_wheel_duty_cycle_dpad+0x7a>
20000e36:	797b      	ldrb	r3, [r7, #5]
20000e38:	2b00      	cmp	r3, #0
20000e3a:	d008      	beq.n	20000e4e <calc_right_wheel_duty_cycle_dpad+0x7a>
20000e3c:	79fb      	ldrb	r3, [r7, #7]
20000e3e:	2b00      	cmp	r3, #0
20000e40:	d005      	beq.n	20000e4e <calc_right_wheel_duty_cycle_dpad+0x7a>
20000e42:	79bb      	ldrb	r3, [r7, #6]
20000e44:	2b00      	cmp	r3, #0
20000e46:	d002      	beq.n	20000e4e <calc_right_wheel_duty_cycle_dpad+0x7a>
		duty_cycle = max_duty_cycle;
20000e48:	4b3d      	ldr	r3, [pc, #244]	; (20000f40 <calc_right_wheel_duty_cycle_dpad+0x16c>)
20000e4a:	60fb      	str	r3, [r7, #12]
uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
20000e4c:	e05b      	b.n	20000f06 <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
20000e4e:	793b      	ldrb	r3, [r7, #4]
20000e50:	2b00      	cmp	r3, #0
20000e52:	d108      	bne.n	20000e66 <calc_right_wheel_duty_cycle_dpad+0x92>
20000e54:	797b      	ldrb	r3, [r7, #5]
20000e56:	2b00      	cmp	r3, #0
20000e58:	d105      	bne.n	20000e66 <calc_right_wheel_duty_cycle_dpad+0x92>
20000e5a:	79fb      	ldrb	r3, [r7, #7]
20000e5c:	2b00      	cmp	r3, #0
20000e5e:	d002      	beq.n	20000e66 <calc_right_wheel_duty_cycle_dpad+0x92>
20000e60:	79bb      	ldrb	r3, [r7, #6]
20000e62:	2b00      	cmp	r3, #0
20000e64:	d00b      	beq.n	20000e7e <calc_right_wheel_duty_cycle_dpad+0xaa>
20000e66:	793b      	ldrb	r3, [r7, #4]
20000e68:	2b00      	cmp	r3, #0
20000e6a:	d00b      	beq.n	20000e84 <calc_right_wheel_duty_cycle_dpad+0xb0>
20000e6c:	797b      	ldrb	r3, [r7, #5]
20000e6e:	2b00      	cmp	r3, #0
20000e70:	d008      	beq.n	20000e84 <calc_right_wheel_duty_cycle_dpad+0xb0>
20000e72:	79fb      	ldrb	r3, [r7, #7]
20000e74:	2b00      	cmp	r3, #0
20000e76:	d005      	beq.n	20000e84 <calc_right_wheel_duty_cycle_dpad+0xb0>
20000e78:	79bb      	ldrb	r3, [r7, #6]
20000e7a:	2b00      	cmp	r3, #0
20000e7c:	d102      	bne.n	20000e84 <calc_right_wheel_duty_cycle_dpad+0xb0>
		duty_cycle = max_duty_cycle;
20000e7e:	4b30      	ldr	r3, [pc, #192]	; (20000f40 <calc_right_wheel_duty_cycle_dpad+0x16c>)
20000e80:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
20000e82:	e040      	b.n	20000f06 <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
20000e84:	793b      	ldrb	r3, [r7, #4]
20000e86:	2b00      	cmp	r3, #0
20000e88:	d108      	bne.n	20000e9c <calc_right_wheel_duty_cycle_dpad+0xc8>
20000e8a:	797b      	ldrb	r3, [r7, #5]
20000e8c:	2b00      	cmp	r3, #0
20000e8e:	d105      	bne.n	20000e9c <calc_right_wheel_duty_cycle_dpad+0xc8>
20000e90:	79fb      	ldrb	r3, [r7, #7]
20000e92:	2b00      	cmp	r3, #0
20000e94:	d102      	bne.n	20000e9c <calc_right_wheel_duty_cycle_dpad+0xc8>
20000e96:	79bb      	ldrb	r3, [r7, #6]
20000e98:	2b00      	cmp	r3, #0
20000e9a:	d10b      	bne.n	20000eb4 <calc_right_wheel_duty_cycle_dpad+0xe0>
20000e9c:	793b      	ldrb	r3, [r7, #4]
20000e9e:	2b00      	cmp	r3, #0
20000ea0:	d00b      	beq.n	20000eba <calc_right_wheel_duty_cycle_dpad+0xe6>
20000ea2:	797b      	ldrb	r3, [r7, #5]
20000ea4:	2b00      	cmp	r3, #0
20000ea6:	d008      	beq.n	20000eba <calc_right_wheel_duty_cycle_dpad+0xe6>
20000ea8:	79fb      	ldrb	r3, [r7, #7]
20000eaa:	2b00      	cmp	r3, #0
20000eac:	d105      	bne.n	20000eba <calc_right_wheel_duty_cycle_dpad+0xe6>
20000eae:	79bb      	ldrb	r3, [r7, #6]
20000eb0:	2b00      	cmp	r3, #0
20000eb2:	d002      	beq.n	20000eba <calc_right_wheel_duty_cycle_dpad+0xe6>
		duty_cycle = max_duty_cycle;
20000eb4:	4b22      	ldr	r3, [pc, #136]	; (20000f40 <calc_right_wheel_duty_cycle_dpad+0x16c>)
20000eb6:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
20000eb8:	e025      	b.n	20000f06 <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
20000eba:	79bb      	ldrb	r3, [r7, #6]
20000ebc:	2b00      	cmp	r3, #0
20000ebe:	d005      	beq.n	20000ecc <calc_right_wheel_duty_cycle_dpad+0xf8>
20000ec0:	793b      	ldrb	r3, [r7, #4]
20000ec2:	2b00      	cmp	r3, #0
20000ec4:	d002      	beq.n	20000ecc <calc_right_wheel_duty_cycle_dpad+0xf8>
		duty_cycle = min_duty_cycle;
20000ec6:	4b1d      	ldr	r3, [pc, #116]	; (20000f3c <calc_right_wheel_duty_cycle_dpad+0x168>)
20000ec8:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
20000eca:	e01c      	b.n	20000f06 <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
20000ecc:	79bb      	ldrb	r3, [r7, #6]
20000ece:	2b00      	cmp	r3, #0
20000ed0:	d005      	beq.n	20000ede <calc_right_wheel_duty_cycle_dpad+0x10a>
20000ed2:	797b      	ldrb	r3, [r7, #5]
20000ed4:	2b00      	cmp	r3, #0
20000ed6:	d002      	beq.n	20000ede <calc_right_wheel_duty_cycle_dpad+0x10a>
		duty_cycle = mid_duty_cycle;
20000ed8:	4b1a      	ldr	r3, [pc, #104]	; (20000f44 <calc_right_wheel_duty_cycle_dpad+0x170>)
20000eda:	60fb      	str	r3, [r7, #12]
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
20000edc:	e013      	b.n	20000f06 <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
20000ede:	79fb      	ldrb	r3, [r7, #7]
20000ee0:	2b00      	cmp	r3, #0
20000ee2:	d005      	beq.n	20000ef0 <calc_right_wheel_duty_cycle_dpad+0x11c>
20000ee4:	797b      	ldrb	r3, [r7, #5]
20000ee6:	2b00      	cmp	r3, #0
20000ee8:	d002      	beq.n	20000ef0 <calc_right_wheel_duty_cycle_dpad+0x11c>
		duty_cycle = mid_duty_cycle;
20000eea:	4b16      	ldr	r3, [pc, #88]	; (20000f44 <calc_right_wheel_duty_cycle_dpad+0x170>)
20000eec:	60fb      	str	r3, [r7, #12]
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
20000eee:	e00a      	b.n	20000f06 <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = mid_duty_cycle;
	}
	else if(up && right) { //up right
20000ef0:	79fb      	ldrb	r3, [r7, #7]
20000ef2:	2b00      	cmp	r3, #0
20000ef4:	d005      	beq.n	20000f02 <calc_right_wheel_duty_cycle_dpad+0x12e>
20000ef6:	793b      	ldrb	r3, [r7, #4]
20000ef8:	2b00      	cmp	r3, #0
20000efa:	d002      	beq.n	20000f02 <calc_right_wheel_duty_cycle_dpad+0x12e>
		duty_cycle = min_duty_cycle;
20000efc:	4b0f      	ldr	r3, [pc, #60]	; (20000f3c <calc_right_wheel_duty_cycle_dpad+0x168>)
20000efe:	60fb      	str	r3, [r7, #12]
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
		duty_cycle = mid_duty_cycle;
	}
	else if(up && right) { //up right
20000f00:	e001      	b.n	20000f06 <calc_right_wheel_duty_cycle_dpad+0x132>
		duty_cycle = min_duty_cycle;
	}
	else {
		duty_cycle = 0;
20000f02:	4b11      	ldr	r3, [pc, #68]	; (20000f48 <calc_right_wheel_duty_cycle_dpad+0x174>)
20000f04:	60fb      	str	r3, [r7, #12]
	}
	return (uint8_t) floor(duty_cycle*100);
20000f06:	68f8      	ldr	r0, [r7, #12]
20000f08:	4910      	ldr	r1, [pc, #64]	; (20000f4c <calc_right_wheel_duty_cycle_dpad+0x178>)
20000f0a:	f001 fc63 	bl	200027d4 <__aeabi_fmul>
20000f0e:	4603      	mov	r3, r0
20000f10:	4618      	mov	r0, r3
20000f12:	f000 fff3 	bl	20001efc <__aeabi_f2d>
20000f16:	4602      	mov	r2, r0
20000f18:	460b      	mov	r3, r1
20000f1a:	4610      	mov	r0, r2
20000f1c:	4619      	mov	r1, r3
20000f1e:	f007 fb8f 	bl	20008640 <floor>
20000f22:	4602      	mov	r2, r0
20000f24:	460b      	mov	r3, r1
20000f26:	4610      	mov	r0, r2
20000f28:	4619      	mov	r1, r3
20000f2a:	f001 fad5 	bl	200024d8 <__aeabi_d2uiz>
20000f2e:	4603      	mov	r3, r0
20000f30:	b2db      	uxtb	r3, r3
}
20000f32:	4618      	mov	r0, r3
20000f34:	f107 0710 	add.w	r7, r7, #16
20000f38:	46bd      	mov	sp, r7
20000f3a:	bd80      	pop	{r7, pc}
20000f3c:	3e99999a 	.word	0x3e99999a
20000f40:	3f666666 	.word	0x3f666666
20000f44:	3f19999a 	.word	0x3f19999a
20000f48:	00000000 	.word	0x00000000
20000f4c:	42c80000 	.word	0x42c80000

20000f50 <calc_wheel_direction_stick>:

uint8_t calc_wheel_direction_stick(int8_t y_axis) {
20000f50:	b480      	push	{r7}
20000f52:	b083      	sub	sp, #12
20000f54:	af00      	add	r7, sp, #0
20000f56:	4603      	mov	r3, r0
20000f58:	71fb      	strb	r3, [r7, #7]
	if(y_axis > 0) {
20000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f5e:	2b00      	cmp	r3, #0
20000f60:	dd02      	ble.n	20000f68 <calc_wheel_direction_stick+0x18>
		return 1;
20000f62:	f04f 0301 	mov.w	r3, #1
20000f66:	e008      	b.n	20000f7a <calc_wheel_direction_stick+0x2a>
	}
	else if(y_axis < 0) {
20000f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f6c:	2b00      	cmp	r3, #0
20000f6e:	da02      	bge.n	20000f76 <calc_wheel_direction_stick+0x26>
		return 2;
20000f70:	f04f 0302 	mov.w	r3, #2
20000f74:	e001      	b.n	20000f7a <calc_wheel_direction_stick+0x2a>
	}
	else {
		return 0;
20000f76:	f04f 0300 	mov.w	r3, #0
	}
}
20000f7a:	4618      	mov	r0, r3
20000f7c:	f107 070c 	add.w	r7, r7, #12
20000f80:	46bd      	mov	sp, r7
20000f82:	bc80      	pop	{r7}
20000f84:	4770      	bx	lr
20000f86:	bf00      	nop

20000f88 <calc_wheel_direction_dpad>:

uint8_t calc_wheel_direction_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
20000f88:	b480      	push	{r7}
20000f8a:	b083      	sub	sp, #12
20000f8c:	af00      	add	r7, sp, #0
20000f8e:	71f8      	strb	r0, [r7, #7]
20000f90:	71b9      	strb	r1, [r7, #6]
20000f92:	717a      	strb	r2, [r7, #5]
20000f94:	713b      	strb	r3, [r7, #4]
	if((up && !down) || (left && !right && !down) || (right && !left)){
20000f96:	79fb      	ldrb	r3, [r7, #7]
20000f98:	2b00      	cmp	r3, #0
20000f9a:	d002      	beq.n	20000fa2 <calc_wheel_direction_dpad+0x1a>
20000f9c:	79bb      	ldrb	r3, [r7, #6]
20000f9e:	2b00      	cmp	r3, #0
20000fa0:	d00e      	beq.n	20000fc0 <calc_wheel_direction_dpad+0x38>
20000fa2:	797b      	ldrb	r3, [r7, #5]
20000fa4:	2b00      	cmp	r3, #0
20000fa6:	d005      	beq.n	20000fb4 <calc_wheel_direction_dpad+0x2c>
20000fa8:	793b      	ldrb	r3, [r7, #4]
20000faa:	2b00      	cmp	r3, #0
20000fac:	d102      	bne.n	20000fb4 <calc_wheel_direction_dpad+0x2c>
20000fae:	79bb      	ldrb	r3, [r7, #6]
20000fb0:	2b00      	cmp	r3, #0
20000fb2:	d005      	beq.n	20000fc0 <calc_wheel_direction_dpad+0x38>
20000fb4:	793b      	ldrb	r3, [r7, #4]
20000fb6:	2b00      	cmp	r3, #0
20000fb8:	d005      	beq.n	20000fc6 <calc_wheel_direction_dpad+0x3e>
20000fba:	797b      	ldrb	r3, [r7, #5]
20000fbc:	2b00      	cmp	r3, #0
20000fbe:	d102      	bne.n	20000fc6 <calc_wheel_direction_dpad+0x3e>
		return 1;
20000fc0:	f04f 0301 	mov.w	r3, #1
20000fc4:	e00a      	b.n	20000fdc <calc_wheel_direction_dpad+0x54>
	}
	else if ((down && !up)){
20000fc6:	79bb      	ldrb	r3, [r7, #6]
20000fc8:	2b00      	cmp	r3, #0
20000fca:	d005      	beq.n	20000fd8 <calc_wheel_direction_dpad+0x50>
20000fcc:	79fb      	ldrb	r3, [r7, #7]
20000fce:	2b00      	cmp	r3, #0
20000fd0:	d102      	bne.n	20000fd8 <calc_wheel_direction_dpad+0x50>
		return 2;
20000fd2:	f04f 0302 	mov.w	r3, #2
20000fd6:	e001      	b.n	20000fdc <calc_wheel_direction_dpad+0x54>
	}
	else return 0;
20000fd8:	f04f 0300 	mov.w	r3, #0
}
20000fdc:	4618      	mov	r0, r3
20000fde:	f107 070c 	add.w	r7, r7, #12
20000fe2:	46bd      	mov	sp, r7
20000fe4:	bc80      	pop	{r7}
20000fe6:	4770      	bx	lr

20000fe8 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20000fe8:	f04f 30ff 	mov.w	r0, #4294967295
20000fec:	4770      	bx	lr
20000fee:	bf00      	nop

20000ff0 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20000ff0:	e7fe      	b.n	20000ff0 <_exit>
20000ff2:	bf00      	nop

20000ff4 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20000ff4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20000ff8:	604b      	str	r3, [r1, #4]
    return 0;
}
20000ffa:	f04f 0000 	mov.w	r0, #0
20000ffe:	4770      	bx	lr

20001000 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20001000:	f04f 0001 	mov.w	r0, #1
20001004:	4770      	bx	lr
20001006:	bf00      	nop

20001008 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20001008:	f04f 0001 	mov.w	r0, #1
2000100c:	4770      	bx	lr
2000100e:	bf00      	nop

20001010 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001010:	f04f 0000 	mov.w	r0, #0
20001014:	4770      	bx	lr
20001016:	bf00      	nop

20001018 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
20001018:	f04f 30ff 	mov.w	r0, #4294967295
2000101c:	4770      	bx	lr
2000101e:	bf00      	nop

20001020 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001020:	f04f 0000 	mov.w	r0, #0
20001024:	4770      	bx	lr
20001026:	bf00      	nop

20001028 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001028:	f44f 5300 	mov.w	r3, #8192	; 0x2000
2000102c:	604b      	str	r3, [r1, #4]
    return 0;
}
2000102e:	f04f 0000 	mov.w	r0, #0
20001032:	4770      	bx	lr

20001034 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
20001034:	f04f 30ff 	mov.w	r0, #4294967295
20001038:	4770      	bx	lr
2000103a:	bf00      	nop

2000103c <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
2000103c:	b508      	push	{r3, lr}
    errno = ECHILD;
2000103e:	f001 fd8f 	bl	20002b60 <__errno>
20001042:	f04f 030a 	mov.w	r3, #10
20001046:	6003      	str	r3, [r0, #0]
    return -1;
}
20001048:	f04f 30ff 	mov.w	r0, #4294967295
2000104c:	bd08      	pop	{r3, pc}
2000104e:	bf00      	nop

20001050 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
20001050:	b508      	push	{r3, lr}
    errno = ENOENT;
20001052:	f001 fd85 	bl	20002b60 <__errno>
20001056:	f04f 0302 	mov.w	r3, #2
2000105a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000105c:	f04f 30ff 	mov.w	r0, #4294967295
20001060:	bd08      	pop	{r3, pc}
20001062:	bf00      	nop

20001064 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
20001064:	b508      	push	{r3, lr}
    errno = EMLINK;
20001066:	f001 fd7b 	bl	20002b60 <__errno>
2000106a:	f04f 031f 	mov.w	r3, #31
2000106e:	6003      	str	r3, [r0, #0]
    return -1;
}
20001070:	f04f 30ff 	mov.w	r0, #4294967295
20001074:	bd08      	pop	{r3, pc}
20001076:	bf00      	nop

20001078 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20001078:	b508      	push	{r3, lr}
    errno = EINVAL;
2000107a:	f001 fd71 	bl	20002b60 <__errno>
2000107e:	f04f 0316 	mov.w	r3, #22
20001082:	6003      	str	r3, [r0, #0]
    return -1;
}
20001084:	f04f 30ff 	mov.w	r0, #4294967295
20001088:	bd08      	pop	{r3, pc}
2000108a:	bf00      	nop

2000108c <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
2000108c:	b508      	push	{r3, lr}
    errno = EAGAIN;
2000108e:	f001 fd67 	bl	20002b60 <__errno>
20001092:	f04f 030b 	mov.w	r3, #11
20001096:	6003      	str	r3, [r0, #0]
    return -1;
}
20001098:	f04f 30ff 	mov.w	r0, #4294967295
2000109c:	bd08      	pop	{r3, pc}
2000109e:	bf00      	nop

200010a0 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
200010a0:	b508      	push	{r3, lr}
    errno = ENOMEM;
200010a2:	f001 fd5d 	bl	20002b60 <__errno>
200010a6:	f04f 030c 	mov.w	r3, #12
200010aa:	6003      	str	r3, [r0, #0]
    return -1;
}
200010ac:	f04f 30ff 	mov.w	r0, #4294967295
200010b0:	bd08      	pop	{r3, pc}
200010b2:	bf00      	nop

200010b4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200010b4:	b538      	push	{r3, r4, r5, lr}
200010b6:	4615      	mov	r5, r2
200010b8:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200010ba:	f648 73cc 	movw	r3, #36812	; 0x8fcc
200010be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010c2:	681b      	ldr	r3, [r3, #0]
200010c4:	b983      	cbnz	r3, 200010e8 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200010c6:	f249 0034 	movw	r0, #36916	; 0x9034
200010ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010ce:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200010d2:	f04f 0203 	mov.w	r2, #3
200010d6:	f000 fc7f 	bl	200019d8 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200010da:	f648 73cc 	movw	r3, #36812	; 0x8fcc
200010de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010e2:	f04f 0201 	mov.w	r2, #1
200010e6:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200010e8:	f249 0034 	movw	r0, #36916	; 0x9034
200010ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010f0:	4629      	mov	r1, r5
200010f2:	4622      	mov	r2, r4
200010f4:	f000 f834 	bl	20001160 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200010f8:	4620      	mov	r0, r4
200010fa:	bd38      	pop	{r3, r4, r5, pc}

200010fc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200010fc:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200010fe:	f648 73cc 	movw	r3, #36812	; 0x8fcc
20001102:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001106:	685b      	ldr	r3, [r3, #4]
20001108:	b943      	cbnz	r3, 2000111c <_sbrk+0x20>
    {
      heap_end = &_end;
2000110a:	f648 73cc 	movw	r3, #36812	; 0x8fcc
2000110e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001112:	f249 0260 	movw	r2, #36960	; 0x9060
20001116:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000111a:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
2000111c:	f648 73cc 	movw	r3, #36812	; 0x8fcc
20001120:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001124:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001126:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
2000112a:	4410      	add	r0, r2
2000112c:	4283      	cmp	r3, r0
2000112e:	d20f      	bcs.n	20001150 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001130:	f04f 0000 	mov.w	r0, #0
20001134:	f04f 0101 	mov.w	r1, #1
20001138:	f648 0208 	movw	r2, #34824	; 0x8808
2000113c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001140:	f04f 0319 	mov.w	r3, #25
20001144:	f7ff ffb6 	bl	200010b4 <_write_r>
      _exit (1);
20001148:	f04f 0001 	mov.w	r0, #1
2000114c:	f7ff ff50 	bl	20000ff0 <_exit>
    }
  
    heap_end += incr;
20001150:	f648 73cc 	movw	r3, #36812	; 0x8fcc
20001154:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001158:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
2000115a:	4610      	mov	r0, r2
2000115c:	bd08      	pop	{r3, pc}
2000115e:	bf00      	nop

20001160 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001160:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001164:	f249 0334 	movw	r3, #36916	; 0x9034
20001168:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116c:	4298      	cmp	r0, r3
2000116e:	d006      	beq.n	2000117e <MSS_UART_polled_tx+0x1e>
20001170:	f249 030c 	movw	r3, #36876	; 0x900c
20001174:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001178:	4298      	cmp	r0, r3
2000117a:	d000      	beq.n	2000117e <MSS_UART_polled_tx+0x1e>
2000117c:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
2000117e:	b901      	cbnz	r1, 20001182 <MSS_UART_polled_tx+0x22>
20001180:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001182:	b902      	cbnz	r2, 20001186 <MSS_UART_polled_tx+0x26>
20001184:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001186:	f249 0334 	movw	r3, #36916	; 0x9034
2000118a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000118e:	4298      	cmp	r0, r3
20001190:	d005      	beq.n	2000119e <MSS_UART_polled_tx+0x3e>
20001192:	f249 030c 	movw	r3, #36876	; 0x900c
20001196:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000119a:	4298      	cmp	r0, r3
2000119c:	d133      	bne.n	20001206 <MSS_UART_polled_tx+0xa6>
2000119e:	1e13      	subs	r3, r2, #0
200011a0:	bf18      	it	ne
200011a2:	2301      	movne	r3, #1
200011a4:	2900      	cmp	r1, #0
200011a6:	bf0c      	ite	eq
200011a8:	2300      	moveq	r3, #0
200011aa:	f003 0301 	andne.w	r3, r3, #1
200011ae:	2b00      	cmp	r3, #0
200011b0:	d029      	beq.n	20001206 <MSS_UART_polled_tx+0xa6>
200011b2:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200011b6:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200011b8:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200011bc:	6803      	ldr	r3, [r0, #0]
200011be:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
200011c0:	f890 c00a 	ldrb.w	ip, [r0, #10]
200011c4:	ea43 0c0c 	orr.w	ip, r3, ip
200011c8:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
200011cc:	f013 0f20 	tst.w	r3, #32
200011d0:	d017      	beq.n	20001202 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
200011d2:	2a0f      	cmp	r2, #15
200011d4:	d904      	bls.n	200011e0 <MSS_UART_polled_tx+0x80>
200011d6:	4656      	mov	r6, sl
200011d8:	46bc      	mov	ip, r7
200011da:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200011dc:	440f      	add	r7, r1
200011de:	e004      	b.n	200011ea <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200011e0:	b90a      	cbnz	r2, 200011e6 <MSS_UART_polled_tx+0x86>
200011e2:	4643      	mov	r3, r8
200011e4:	e00b      	b.n	200011fe <MSS_UART_polled_tx+0x9e>
200011e6:	4616      	mov	r6, r2
200011e8:	e7f6      	b.n	200011d8 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
200011ea:	6804      	ldr	r4, [r0, #0]
200011ec:	5cfd      	ldrb	r5, [r7, r3]
200011ee:	7025      	strb	r5, [r4, #0]
200011f0:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200011f4:	f103 0301 	add.w	r3, r3, #1
200011f8:	429e      	cmp	r6, r3
200011fa:	d8f6      	bhi.n	200011ea <MSS_UART_polled_tx+0x8a>
200011fc:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
200011fe:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20001202:	2a00      	cmp	r2, #0
20001204:	d1da      	bne.n	200011bc <MSS_UART_polled_tx+0x5c>
    }
}
20001206:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
2000120a:	4770      	bx	lr

2000120c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000120c:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000120e:	f249 0334 	movw	r3, #36916	; 0x9034
20001212:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001216:	4298      	cmp	r0, r3
20001218:	d006      	beq.n	20001228 <MSS_UART_polled_tx_string+0x1c>
2000121a:	f249 030c 	movw	r3, #36876	; 0x900c
2000121e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001222:	4298      	cmp	r0, r3
20001224:	d000      	beq.n	20001228 <MSS_UART_polled_tx_string+0x1c>
20001226:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001228:	b901      	cbnz	r1, 2000122c <MSS_UART_polled_tx_string+0x20>
2000122a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000122c:	f249 0334 	movw	r3, #36916	; 0x9034
20001230:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001234:	4298      	cmp	r0, r3
20001236:	d005      	beq.n	20001244 <MSS_UART_polled_tx_string+0x38>
20001238:	f249 030c 	movw	r3, #36876	; 0x900c
2000123c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001240:	4298      	cmp	r0, r3
20001242:	d128      	bne.n	20001296 <MSS_UART_polled_tx_string+0x8a>
20001244:	b339      	cbz	r1, 20001296 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001246:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001248:	b32d      	cbz	r5, 20001296 <MSS_UART_polled_tx_string+0x8a>
2000124a:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000124e:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20001250:	6804      	ldr	r4, [r0, #0]
20001252:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
20001254:	7a82      	ldrb	r2, [r0, #10]
20001256:	ea43 0202 	orr.w	r2, r3, r2
2000125a:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
2000125c:	f013 0f20 	tst.w	r3, #32
20001260:	d0f7      	beq.n	20001252 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001262:	b1c5      	cbz	r5, 20001296 <MSS_UART_polled_tx_string+0x8a>
20001264:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001266:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000126a:	6802      	ldr	r2, [r0, #0]
2000126c:	b2ed      	uxtb	r5, r5
2000126e:	7015      	strb	r5, [r2, #0]
                ++fill_size;
20001270:	f103 0301 	add.w	r3, r3, #1
20001274:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001278:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000127a:	2b0f      	cmp	r3, #15
2000127c:	bf8c      	ite	hi
2000127e:	2200      	movhi	r2, #0
20001280:	2201      	movls	r2, #1
20001282:	2d00      	cmp	r5, #0
20001284:	bf0c      	ite	eq
20001286:	2200      	moveq	r2, #0
20001288:	f002 0201 	andne.w	r2, r2, #1
2000128c:	2a00      	cmp	r2, #0
2000128e:	d1ec      	bne.n	2000126a <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001290:	b10d      	cbz	r5, 20001296 <MSS_UART_polled_tx_string+0x8a>
20001292:	46a4      	mov	ip, r4
20001294:	e7dc      	b.n	20001250 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20001296:	bcf0      	pop	{r4, r5, r6, r7}
20001298:	4770      	bx	lr
2000129a:	bf00      	nop

2000129c <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
2000129c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000129e:	f249 0334 	movw	r3, #36916	; 0x9034
200012a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a6:	4298      	cmp	r0, r3
200012a8:	d006      	beq.n	200012b8 <MSS_UART_irq_tx+0x1c>
200012aa:	f249 030c 	movw	r3, #36876	; 0x900c
200012ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b2:	4298      	cmp	r0, r3
200012b4:	d000      	beq.n	200012b8 <MSS_UART_irq_tx+0x1c>
200012b6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
200012b8:	b901      	cbnz	r1, 200012bc <MSS_UART_irq_tx+0x20>
200012ba:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200012bc:	b90a      	cbnz	r2, 200012c2 <MSS_UART_irq_tx+0x26>
200012be:	be00      	bkpt	0x0000
200012c0:	e036      	b.n	20001330 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
200012c2:	2900      	cmp	r1, #0
200012c4:	d034      	beq.n	20001330 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
200012c6:	f249 0334 	movw	r3, #36916	; 0x9034
200012ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ce:	4298      	cmp	r0, r3
200012d0:	d005      	beq.n	200012de <MSS_UART_irq_tx+0x42>
200012d2:	f249 030c 	movw	r3, #36876	; 0x900c
200012d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012da:	4298      	cmp	r0, r3
200012dc:	d128      	bne.n	20001330 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
200012de:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
200012e0:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
200012e2:	f04f 0300 	mov.w	r3, #0
200012e6:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200012e8:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200012ea:	b219      	sxth	r1, r3
200012ec:	ea4f 1151 	mov.w	r1, r1, lsr #5
200012f0:	f003 031f 	and.w	r3, r3, #31
200012f4:	f04f 0201 	mov.w	r2, #1
200012f8:	fa02 f403 	lsl.w	r4, r2, r3
200012fc:	f24e 1300 	movw	r3, #57600	; 0xe100
20001300:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001304:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001308:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
2000130c:	f241 5145 	movw	r1, #5445	; 0x1545
20001310:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001314:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
20001316:	6841      	ldr	r1, [r0, #4]
20001318:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000131c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000131e:	b208      	sxth	r0, r1
20001320:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001324:	f001 011f 	and.w	r1, r1, #31
20001328:	fa02 f201 	lsl.w	r2, r2, r1
2000132c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001330:	bc10      	pop	{r4}
20001332:	4770      	bx	lr

20001334 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001334:	f249 0334 	movw	r3, #36916	; 0x9034
20001338:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000133c:	4298      	cmp	r0, r3
2000133e:	d009      	beq.n	20001354 <MSS_UART_tx_complete+0x20>
20001340:	f249 030c 	movw	r3, #36876	; 0x900c
20001344:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001348:	4298      	cmp	r0, r3
2000134a:	d003      	beq.n	20001354 <MSS_UART_tx_complete+0x20>
2000134c:	be00      	bkpt	0x0000
2000134e:	f04f 0000 	mov.w	r0, #0
20001352:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001354:	6803      	ldr	r3, [r0, #0]
20001356:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001358:	7a82      	ldrb	r2, [r0, #10]
2000135a:	ea43 0202 	orr.w	r2, r3, r2
2000135e:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20001360:	6902      	ldr	r2, [r0, #16]
20001362:	b112      	cbz	r2, 2000136a <MSS_UART_tx_complete+0x36>
20001364:	f04f 0000 	mov.w	r0, #0
20001368:	4770      	bx	lr
2000136a:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
2000136e:	4770      	bx	lr

20001370 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20001370:	b410      	push	{r4}
20001372:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001374:	f249 0034 	movw	r0, #36916	; 0x9034
20001378:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000137c:	4283      	cmp	r3, r0
2000137e:	d006      	beq.n	2000138e <MSS_UART_get_rx+0x1e>
20001380:	f249 000c 	movw	r0, #36876	; 0x900c
20001384:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001388:	4283      	cmp	r3, r0
2000138a:	d000      	beq.n	2000138e <MSS_UART_get_rx+0x1e>
2000138c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
2000138e:	b901      	cbnz	r1, 20001392 <MSS_UART_get_rx+0x22>
20001390:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20001392:	b902      	cbnz	r2, 20001396 <MSS_UART_get_rx+0x26>
20001394:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001396:	f249 0034 	movw	r0, #36916	; 0x9034
2000139a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000139e:	4283      	cmp	r3, r0
200013a0:	d005      	beq.n	200013ae <MSS_UART_get_rx+0x3e>
200013a2:	f249 000c 	movw	r0, #36876	; 0x900c
200013a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013aa:	4283      	cmp	r3, r0
200013ac:	d12a      	bne.n	20001404 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
200013ae:	1e10      	subs	r0, r2, #0
200013b0:	bf18      	it	ne
200013b2:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200013b4:	2900      	cmp	r1, #0
200013b6:	bf0c      	ite	eq
200013b8:	2400      	moveq	r4, #0
200013ba:	f000 0401 	andne.w	r4, r0, #1
200013be:	b30c      	cbz	r4, 20001404 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
200013c0:	681c      	ldr	r4, [r3, #0]
200013c2:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
200013c6:	7a9c      	ldrb	r4, [r3, #10]
200013c8:	ea4c 0404 	orr.w	r4, ip, r4
200013cc:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
200013ce:	ea1c 0f00 	tst.w	ip, r0
200013d2:	d017      	beq.n	20001404 <MSS_UART_get_rx+0x94>
200013d4:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
200013d8:	681c      	ldr	r4, [r3, #0]
200013da:	f894 c000 	ldrb.w	ip, [r4]
200013de:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
200013e2:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
200013e6:	681c      	ldr	r4, [r3, #0]
200013e8:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
200013ec:	7a9c      	ldrb	r4, [r3, #10]
200013ee:	ea4c 0404 	orr.w	r4, ip, r4
200013f2:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
200013f4:	4282      	cmp	r2, r0
200013f6:	bf94      	ite	ls
200013f8:	2400      	movls	r4, #0
200013fa:	f00c 0401 	andhi.w	r4, ip, #1
200013fe:	2c00      	cmp	r4, #0
20001400:	d1ea      	bne.n	200013d8 <MSS_UART_get_rx+0x68>
20001402:	e001      	b.n	20001408 <MSS_UART_get_rx+0x98>
20001404:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20001408:	bc10      	pop	{r4}
2000140a:	4770      	bx	lr

2000140c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
2000140c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000140e:	f249 0334 	movw	r3, #36916	; 0x9034
20001412:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001416:	4298      	cmp	r0, r3
20001418:	d007      	beq.n	2000142a <MSS_UART_enable_irq+0x1e>
2000141a:	f249 030c 	movw	r3, #36876	; 0x900c
2000141e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001422:	4298      	cmp	r0, r3
20001424:	d001      	beq.n	2000142a <MSS_UART_enable_irq+0x1e>
20001426:	be00      	bkpt	0x0000
20001428:	e022      	b.n	20001470 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000142a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000142c:	fa0f fc83 	sxth.w	ip, r3
20001430:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
20001434:	f003 031f 	and.w	r3, r3, #31
20001438:	f04f 0201 	mov.w	r2, #1
2000143c:	fa02 f403 	lsl.w	r4, r2, r3
20001440:	f24e 1300 	movw	r3, #57600	; 0xe100
20001444:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001448:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
2000144c:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
20001450:	6804      	ldr	r4, [r0, #0]
20001452:	f894 c004 	ldrb.w	ip, [r4, #4]
20001456:	ea41 010c 	orr.w	r1, r1, ip
2000145a:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000145c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000145e:	b208      	sxth	r0, r1
20001460:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001464:	f001 011f 	and.w	r1, r1, #31
20001468:	fa02 f201 	lsl.w	r2, r2, r1
2000146c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001470:	bc10      	pop	{r4}
20001472:	4770      	bx	lr

20001474 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001474:	f249 0334 	movw	r3, #36916	; 0x9034
20001478:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000147c:	4298      	cmp	r0, r3
2000147e:	d007      	beq.n	20001490 <MSS_UART_disable_irq+0x1c>
20001480:	f249 030c 	movw	r3, #36876	; 0x900c
20001484:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001488:	4298      	cmp	r0, r3
2000148a:	d001      	beq.n	20001490 <MSS_UART_disable_irq+0x1c>
2000148c:	be00      	bkpt	0x0000
2000148e:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20001490:	6803      	ldr	r3, [r0, #0]
20001492:	791a      	ldrb	r2, [r3, #4]
20001494:	ea22 0201 	bic.w	r2, r2, r1
20001498:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000149a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000149c:	b218      	sxth	r0, r3
2000149e:	ea4f 1050 	mov.w	r0, r0, lsr #5
200014a2:	f003 031f 	and.w	r3, r3, #31
200014a6:	f04f 0201 	mov.w	r2, #1
200014aa:	fa02 f203 	lsl.w	r2, r2, r3
200014ae:	f24e 1300 	movw	r3, #57600	; 0xe100
200014b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200014b6:	f100 0c60 	add.w	ip, r0, #96	; 0x60
200014ba:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
200014be:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200014c0:	bf01      	itttt	eq
200014c2:	f24e 1300 	movweq	r3, #57600	; 0xe100
200014c6:	f2ce 0300 	movteq	r3, #57344	; 0xe000
200014ca:	3020      	addeq	r0, #32
200014cc:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
200014d0:	4770      	bx	lr
200014d2:	bf00      	nop

200014d4 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200014d4:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014d6:	f249 0334 	movw	r3, #36916	; 0x9034
200014da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014de:	4298      	cmp	r0, r3
200014e0:	d007      	beq.n	200014f2 <MSS_UART_isr+0x1e>
200014e2:	f249 030c 	movw	r3, #36876	; 0x900c
200014e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ea:	4298      	cmp	r0, r3
200014ec:	d001      	beq.n	200014f2 <MSS_UART_isr+0x1e>
200014ee:	be00      	bkpt	0x0000
200014f0:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200014f2:	6803      	ldr	r3, [r0, #0]
200014f4:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
200014f6:	f003 030f 	and.w	r3, r3, #15
200014fa:	2b0c      	cmp	r3, #12
200014fc:	d820      	bhi.n	20001540 <MSS_UART_isr+0x6c>
200014fe:	e8df f003 	tbb	[pc, r3]
20001502:	1f07      	.short	0x1f07
20001504:	1f131f0d 	.word	0x1f131f0d
20001508:	1f1f1f19 	.word	0x1f1f1f19
2000150c:	1f1f      	.short	0x1f1f
2000150e:	13          	.byte	0x13
2000150f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001510:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001512:	b90b      	cbnz	r3, 20001518 <MSS_UART_isr+0x44>
20001514:	be00      	bkpt	0x0000
20001516:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001518:	4798      	blx	r3
2000151a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
2000151c:	6a03      	ldr	r3, [r0, #32]
2000151e:	b90b      	cbnz	r3, 20001524 <MSS_UART_isr+0x50>
20001520:	be00      	bkpt	0x0000
20001522:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20001524:	4798      	blx	r3
20001526:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001528:	69c3      	ldr	r3, [r0, #28]
2000152a:	b90b      	cbnz	r3, 20001530 <MSS_UART_isr+0x5c>
2000152c:	be00      	bkpt	0x0000
2000152e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20001530:	4798      	blx	r3
20001532:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001534:	6983      	ldr	r3, [r0, #24]
20001536:	b90b      	cbnz	r3, 2000153c <MSS_UART_isr+0x68>
20001538:	be00      	bkpt	0x0000
2000153a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
2000153c:	4798      	blx	r3
2000153e:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001540:	be00      	bkpt	0x0000
20001542:	bd08      	pop	{r3, pc}

20001544 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001544:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001546:	f249 0334 	movw	r3, #36916	; 0x9034
2000154a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000154e:	4298      	cmp	r0, r3
20001550:	d006      	beq.n	20001560 <default_tx_handler+0x1c>
20001552:	f249 030c 	movw	r3, #36876	; 0x900c
20001556:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000155a:	4298      	cmp	r0, r3
2000155c:	d000      	beq.n	20001560 <default_tx_handler+0x1c>
2000155e:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001560:	68c2      	ldr	r2, [r0, #12]
20001562:	b902      	cbnz	r2, 20001566 <default_tx_handler+0x22>
20001564:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001566:	6901      	ldr	r1, [r0, #16]
20001568:	b901      	cbnz	r1, 2000156c <default_tx_handler+0x28>
2000156a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000156c:	f249 0334 	movw	r3, #36916	; 0x9034
20001570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001574:	4298      	cmp	r0, r3
20001576:	d005      	beq.n	20001584 <default_tx_handler+0x40>
20001578:	f249 030c 	movw	r3, #36876	; 0x900c
2000157c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001580:	4298      	cmp	r0, r3
20001582:	d130      	bne.n	200015e6 <default_tx_handler+0xa2>
20001584:	2a00      	cmp	r2, #0
20001586:	d02e      	beq.n	200015e6 <default_tx_handler+0xa2>
20001588:	2900      	cmp	r1, #0
2000158a:	d02c      	beq.n	200015e6 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000158c:	6803      	ldr	r3, [r0, #0]
2000158e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001590:	7a82      	ldrb	r2, [r0, #10]
20001592:	ea43 0202 	orr.w	r2, r3, r2
20001596:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001598:	f013 0f20 	tst.w	r3, #32
2000159c:	d01a      	beq.n	200015d4 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000159e:	6902      	ldr	r2, [r0, #16]
200015a0:	6943      	ldr	r3, [r0, #20]
200015a2:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200015a6:	2b0f      	cmp	r3, #15
200015a8:	d904      	bls.n	200015b4 <default_tx_handler+0x70>
200015aa:	f04f 0c10 	mov.w	ip, #16
200015ae:	f04f 0300 	mov.w	r3, #0
200015b2:	e002      	b.n	200015ba <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200015b4:	b173      	cbz	r3, 200015d4 <default_tx_handler+0x90>
200015b6:	469c      	mov	ip, r3
200015b8:	e7f9      	b.n	200015ae <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200015ba:	6802      	ldr	r2, [r0, #0]
200015bc:	68c4      	ldr	r4, [r0, #12]
200015be:	6941      	ldr	r1, [r0, #20]
200015c0:	5c61      	ldrb	r1, [r4, r1]
200015c2:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
200015c4:	6942      	ldr	r2, [r0, #20]
200015c6:	f102 0201 	add.w	r2, r2, #1
200015ca:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200015cc:	f103 0301 	add.w	r3, r3, #1
200015d0:	4563      	cmp	r3, ip
200015d2:	d3f2      	bcc.n	200015ba <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
200015d4:	6942      	ldr	r2, [r0, #20]
200015d6:	6903      	ldr	r3, [r0, #16]
200015d8:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
200015da:	bf01      	itttt	eq
200015dc:	2300      	moveq	r3, #0
200015de:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
200015e0:	6842      	ldreq	r2, [r0, #4]
200015e2:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
200015e6:	bc10      	pop	{r4}
200015e8:	4770      	bx	lr
200015ea:	bf00      	nop

200015ec <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
200015ec:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200015ee:	f249 0334 	movw	r3, #36916	; 0x9034
200015f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015f6:	4298      	cmp	r0, r3
200015f8:	d006      	beq.n	20001608 <MSS_UART_set_rx_handler+0x1c>
200015fa:	f249 030c 	movw	r3, #36876	; 0x900c
200015fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001602:	4298      	cmp	r0, r3
20001604:	d000      	beq.n	20001608 <MSS_UART_set_rx_handler+0x1c>
20001606:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001608:	b901      	cbnz	r1, 2000160c <MSS_UART_set_rx_handler+0x20>
2000160a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
2000160c:	2ac0      	cmp	r2, #192	; 0xc0
2000160e:	d900      	bls.n	20001612 <MSS_UART_set_rx_handler+0x26>
20001610:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001612:	f249 0334 	movw	r3, #36916	; 0x9034
20001616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000161a:	4298      	cmp	r0, r3
2000161c:	d005      	beq.n	2000162a <MSS_UART_set_rx_handler+0x3e>
2000161e:	f249 030c 	movw	r3, #36876	; 0x900c
20001622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001626:	4298      	cmp	r0, r3
20001628:	d12f      	bne.n	2000168a <MSS_UART_set_rx_handler+0x9e>
2000162a:	2ac0      	cmp	r2, #192	; 0xc0
2000162c:	bf8c      	ite	hi
2000162e:	2300      	movhi	r3, #0
20001630:	2301      	movls	r3, #1
20001632:	2900      	cmp	r1, #0
20001634:	bf0c      	ite	eq
20001636:	2300      	moveq	r3, #0
20001638:	f003 0301 	andne.w	r3, r3, #1
2000163c:	b32b      	cbz	r3, 2000168a <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
2000163e:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001640:	6803      	ldr	r3, [r0, #0]
20001642:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
20001646:	f042 020a 	orr.w	r2, r2, #10
2000164a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000164c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000164e:	b219      	sxth	r1, r3
20001650:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001654:	f003 031f 	and.w	r3, r3, #31
20001658:	f04f 0201 	mov.w	r2, #1
2000165c:	fa02 f403 	lsl.w	r4, r2, r3
20001660:	f24e 1300 	movw	r3, #57600	; 0xe100
20001664:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001668:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000166c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001670:	6841      	ldr	r1, [r0, #4]
20001672:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001676:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001678:	b208      	sxth	r0, r1
2000167a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000167e:	f001 011f 	and.w	r1, r1, #31
20001682:	fa02 f201 	lsl.w	r2, r2, r1
20001686:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000168a:	bc10      	pop	{r4}
2000168c:	4770      	bx	lr
2000168e:	bf00      	nop

20001690 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001690:	f249 0334 	movw	r3, #36916	; 0x9034
20001694:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001698:	4298      	cmp	r0, r3
2000169a:	d007      	beq.n	200016ac <MSS_UART_set_loopback+0x1c>
2000169c:	f249 030c 	movw	r3, #36876	; 0x900c
200016a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a4:	4298      	cmp	r0, r3
200016a6:	d001      	beq.n	200016ac <MSS_UART_set_loopback+0x1c>
200016a8:	be00      	bkpt	0x0000
200016aa:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
200016ac:	b929      	cbnz	r1, 200016ba <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
200016ae:	6843      	ldr	r3, [r0, #4]
200016b0:	f04f 0200 	mov.w	r2, #0
200016b4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
200016b8:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
200016ba:	6843      	ldr	r3, [r0, #4]
200016bc:	f04f 0201 	mov.w	r2, #1
200016c0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
200016c4:	4770      	bx	lr
200016c6:	bf00      	nop

200016c8 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200016c8:	4668      	mov	r0, sp
200016ca:	f020 0107 	bic.w	r1, r0, #7
200016ce:	468d      	mov	sp, r1
200016d0:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
200016d2:	f249 0034 	movw	r0, #36916	; 0x9034
200016d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016da:	f7ff fefb 	bl	200014d4 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200016de:	f24e 1300 	movw	r3, #57600	; 0xe100
200016e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200016e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
200016ea:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
200016ee:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200016f2:	4685      	mov	sp, r0
200016f4:	4770      	bx	lr
200016f6:	bf00      	nop

200016f8 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200016f8:	4668      	mov	r0, sp
200016fa:	f020 0107 	bic.w	r1, r0, #7
200016fe:	468d      	mov	sp, r1
20001700:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20001702:	f249 000c 	movw	r0, #36876	; 0x900c
20001706:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000170a:	f7ff fee3 	bl	200014d4 <MSS_UART_isr>
2000170e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001712:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001716:	f44f 6200 	mov.w	r2, #2048	; 0x800
2000171a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
2000171e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001722:	4685      	mov	sp, r0
20001724:	4770      	bx	lr
20001726:	bf00      	nop

20001728 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001728:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000172a:	f249 0334 	movw	r3, #36916	; 0x9034
2000172e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001732:	4298      	cmp	r0, r3
20001734:	d006      	beq.n	20001744 <MSS_UART_set_rxstatus_handler+0x1c>
20001736:	f249 030c 	movw	r3, #36876	; 0x900c
2000173a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000173e:	4298      	cmp	r0, r3
20001740:	d000      	beq.n	20001744 <MSS_UART_set_rxstatus_handler+0x1c>
20001742:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001744:	b901      	cbnz	r1, 20001748 <MSS_UART_set_rxstatus_handler+0x20>
20001746:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001748:	f249 0334 	movw	r3, #36916	; 0x9034
2000174c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001750:	4298      	cmp	r0, r3
20001752:	d005      	beq.n	20001760 <MSS_UART_set_rxstatus_handler+0x38>
20001754:	f249 030c 	movw	r3, #36876	; 0x900c
20001758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000175c:	4298      	cmp	r0, r3
2000175e:	d120      	bne.n	200017a2 <MSS_UART_set_rxstatus_handler+0x7a>
20001760:	b1f9      	cbz	r1, 200017a2 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
20001762:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001764:	8903      	ldrh	r3, [r0, #8]
20001766:	b219      	sxth	r1, r3
20001768:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000176c:	f003 031f 	and.w	r3, r3, #31
20001770:	f04f 0201 	mov.w	r2, #1
20001774:	fa02 f403 	lsl.w	r4, r2, r3
20001778:	f24e 1300 	movw	r3, #57600	; 0xe100
2000177c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001780:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001784:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001788:	6841      	ldr	r1, [r0, #4]
2000178a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000178e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001790:	b208      	sxth	r0, r1
20001792:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001796:	f001 011f 	and.w	r1, r1, #31
2000179a:	fa02 f201 	lsl.w	r2, r2, r1
2000179e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200017a2:	bc10      	pop	{r4}
200017a4:	4770      	bx	lr
200017a6:	bf00      	nop

200017a8 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200017a8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200017aa:	f249 0334 	movw	r3, #36916	; 0x9034
200017ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017b2:	4298      	cmp	r0, r3
200017b4:	d006      	beq.n	200017c4 <MSS_UART_set_tx_handler+0x1c>
200017b6:	f249 030c 	movw	r3, #36876	; 0x900c
200017ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017be:	4298      	cmp	r0, r3
200017c0:	d000      	beq.n	200017c4 <MSS_UART_set_tx_handler+0x1c>
200017c2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200017c4:	b901      	cbnz	r1, 200017c8 <MSS_UART_set_tx_handler+0x20>
200017c6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200017c8:	f249 0334 	movw	r3, #36916	; 0x9034
200017cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017d0:	4298      	cmp	r0, r3
200017d2:	d005      	beq.n	200017e0 <MSS_UART_set_tx_handler+0x38>
200017d4:	f249 030c 	movw	r3, #36876	; 0x900c
200017d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017dc:	4298      	cmp	r0, r3
200017de:	d124      	bne.n	2000182a <MSS_UART_set_tx_handler+0x82>
200017e0:	b319      	cbz	r1, 2000182a <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
200017e2:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
200017e4:	f04f 0300 	mov.w	r3, #0
200017e8:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
200017ea:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200017ec:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200017ee:	b219      	sxth	r1, r3
200017f0:	ea4f 1151 	mov.w	r1, r1, lsr #5
200017f4:	f003 031f 	and.w	r3, r3, #31
200017f8:	f04f 0201 	mov.w	r2, #1
200017fc:	fa02 f403 	lsl.w	r4, r2, r3
20001800:	f24e 1300 	movw	r3, #57600	; 0xe100
20001804:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001808:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000180c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001810:	6841      	ldr	r1, [r0, #4]
20001812:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001816:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001818:	b208      	sxth	r0, r1
2000181a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000181e:	f001 011f 	and.w	r1, r1, #31
20001822:	fa02 f201 	lsl.w	r2, r2, r1
20001826:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000182a:	bc10      	pop	{r4}
2000182c:	4770      	bx	lr
2000182e:	bf00      	nop

20001830 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001830:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001832:	f249 0334 	movw	r3, #36916	; 0x9034
20001836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000183a:	4298      	cmp	r0, r3
2000183c:	d006      	beq.n	2000184c <MSS_UART_set_modemstatus_handler+0x1c>
2000183e:	f249 030c 	movw	r3, #36876	; 0x900c
20001842:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001846:	4298      	cmp	r0, r3
20001848:	d000      	beq.n	2000184c <MSS_UART_set_modemstatus_handler+0x1c>
2000184a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
2000184c:	b901      	cbnz	r1, 20001850 <MSS_UART_set_modemstatus_handler+0x20>
2000184e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001850:	f249 0334 	movw	r3, #36916	; 0x9034
20001854:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001858:	4298      	cmp	r0, r3
2000185a:	d005      	beq.n	20001868 <MSS_UART_set_modemstatus_handler+0x38>
2000185c:	f249 030c 	movw	r3, #36876	; 0x900c
20001860:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001864:	4298      	cmp	r0, r3
20001866:	d120      	bne.n	200018aa <MSS_UART_set_modemstatus_handler+0x7a>
20001868:	b1f9      	cbz	r1, 200018aa <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
2000186a:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
2000186c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000186e:	b219      	sxth	r1, r3
20001870:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001874:	f003 031f 	and.w	r3, r3, #31
20001878:	f04f 0201 	mov.w	r2, #1
2000187c:	fa02 f403 	lsl.w	r4, r2, r3
20001880:	f24e 1300 	movw	r3, #57600	; 0xe100
20001884:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001888:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000188c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001890:	6841      	ldr	r1, [r0, #4]
20001892:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001896:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001898:	b208      	sxth	r0, r1
2000189a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000189e:	f001 011f 	and.w	r1, r1, #31
200018a2:	fa02 f201 	lsl.w	r2, r2, r1
200018a6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200018aa:	bc10      	pop	{r4}
200018ac:	4770      	bx	lr
200018ae:	bf00      	nop

200018b0 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
200018b0:	b410      	push	{r4}
200018b2:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200018b4:	f249 0034 	movw	r0, #36916	; 0x9034
200018b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018bc:	4283      	cmp	r3, r0
200018be:	d006      	beq.n	200018ce <MSS_UART_fill_tx_fifo+0x1e>
200018c0:	f249 000c 	movw	r0, #36876	; 0x900c
200018c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018c8:	4283      	cmp	r3, r0
200018ca:	d000      	beq.n	200018ce <MSS_UART_fill_tx_fifo+0x1e>
200018cc:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
200018ce:	b901      	cbnz	r1, 200018d2 <MSS_UART_fill_tx_fifo+0x22>
200018d0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
200018d2:	b902      	cbnz	r2, 200018d6 <MSS_UART_fill_tx_fifo+0x26>
200018d4:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
200018d6:	f249 0034 	movw	r0, #36916	; 0x9034
200018da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018de:	4283      	cmp	r3, r0
200018e0:	d005      	beq.n	200018ee <MSS_UART_fill_tx_fifo+0x3e>
200018e2:	f249 000c 	movw	r0, #36876	; 0x900c
200018e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018ea:	4283      	cmp	r3, r0
200018ec:	d126      	bne.n	2000193c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
200018ee:	1e10      	subs	r0, r2, #0
200018f0:	bf18      	it	ne
200018f2:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
200018f4:	2900      	cmp	r1, #0
200018f6:	bf0c      	ite	eq
200018f8:	2400      	moveq	r4, #0
200018fa:	f000 0401 	andne.w	r4, r0, #1
200018fe:	b1ec      	cbz	r4, 2000193c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001900:	681c      	ldr	r4, [r3, #0]
20001902:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20001906:	7a9c      	ldrb	r4, [r3, #10]
20001908:	ea4c 0404 	orr.w	r4, ip, r4
2000190c:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
2000190e:	f01c 0f20 	tst.w	ip, #32
20001912:	d013      	beq.n	2000193c <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
20001914:	2a0f      	cmp	r2, #15
20001916:	d904      	bls.n	20001922 <MSS_UART_fill_tx_fifo+0x72>
20001918:	f04f 0410 	mov.w	r4, #16
2000191c:	f04f 0000 	mov.w	r0, #0
20001920:	e002      	b.n	20001928 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001922:	b158      	cbz	r0, 2000193c <MSS_UART_fill_tx_fifo+0x8c>
20001924:	4614      	mov	r4, r2
20001926:	e7f9      	b.n	2000191c <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
20001928:	681a      	ldr	r2, [r3, #0]
2000192a:	f811 c000 	ldrb.w	ip, [r1, r0]
2000192e:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001932:	f100 0001 	add.w	r0, r0, #1
20001936:	42a0      	cmp	r0, r4
20001938:	d3f6      	bcc.n	20001928 <MSS_UART_fill_tx_fifo+0x78>
2000193a:	e001      	b.n	20001940 <MSS_UART_fill_tx_fifo+0x90>
2000193c:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
20001940:	bc10      	pop	{r4}
20001942:	4770      	bx	lr

20001944 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001944:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001946:	f249 0334 	movw	r3, #36916	; 0x9034
2000194a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000194e:	4298      	cmp	r0, r3
20001950:	d009      	beq.n	20001966 <MSS_UART_get_rx_status+0x22>
20001952:	f249 030c 	movw	r3, #36876	; 0x900c
20001956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000195a:	4298      	cmp	r0, r3
2000195c:	d003      	beq.n	20001966 <MSS_UART_get_rx_status+0x22>
2000195e:	be00      	bkpt	0x0000
20001960:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001964:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001966:	6813      	ldr	r3, [r2, #0]
20001968:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
2000196a:	7a93      	ldrb	r3, [r2, #10]
2000196c:	ea40 0003 	orr.w	r0, r0, r3
20001970:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001974:	f04f 0300 	mov.w	r3, #0
20001978:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
2000197a:	4770      	bx	lr

2000197c <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000197c:	f249 0334 	movw	r3, #36916	; 0x9034
20001980:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001984:	4298      	cmp	r0, r3
20001986:	d009      	beq.n	2000199c <MSS_UART_get_modem_status+0x20>
20001988:	f249 030c 	movw	r3, #36876	; 0x900c
2000198c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001990:	4298      	cmp	r0, r3
20001992:	d003      	beq.n	2000199c <MSS_UART_get_modem_status+0x20>
20001994:	be00      	bkpt	0x0000
20001996:	f04f 00ff 	mov.w	r0, #255	; 0xff
2000199a:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
2000199c:	6803      	ldr	r3, [r0, #0]
2000199e:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
200019a0:	4770      	bx	lr
200019a2:	bf00      	nop

200019a4 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019a4:	f249 0334 	movw	r3, #36916	; 0x9034
200019a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ac:	4298      	cmp	r0, r3
200019ae:	d009      	beq.n	200019c4 <MSS_UART_get_tx_status+0x20>
200019b0:	f249 030c 	movw	r3, #36876	; 0x900c
200019b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019b8:	4298      	cmp	r0, r3
200019ba:	d003      	beq.n	200019c4 <MSS_UART_get_tx_status+0x20>
200019bc:	be00      	bkpt	0x0000
200019be:	f04f 0000 	mov.w	r0, #0
200019c2:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200019c4:	6803      	ldr	r3, [r0, #0]
200019c6:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
200019c8:	7a82      	ldrb	r2, [r0, #10]
200019ca:	ea43 0202 	orr.w	r2, r3, r2
200019ce:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
200019d0:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
200019d4:	4770      	bx	lr
200019d6:	bf00      	nop

200019d8 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200019d8:	b570      	push	{r4, r5, r6, lr}
200019da:	4604      	mov	r4, r0
200019dc:	460d      	mov	r5, r1
200019de:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200019e0:	f249 0334 	movw	r3, #36916	; 0x9034
200019e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019e8:	4298      	cmp	r0, r3
200019ea:	d006      	beq.n	200019fa <MSS_UART_init+0x22>
200019ec:	f249 030c 	movw	r3, #36876	; 0x900c
200019f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019f4:	4298      	cmp	r0, r3
200019f6:	d000      	beq.n	200019fa <MSS_UART_init+0x22>
200019f8:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200019fa:	b905      	cbnz	r5, 200019fe <MSS_UART_init+0x26>
200019fc:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200019fe:	f000 f895 	bl	20001b2c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001a02:	f249 0334 	movw	r3, #36916	; 0x9034
20001a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a0a:	429c      	cmp	r4, r3
20001a0c:	d126      	bne.n	20001a5c <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001a0e:	f249 0334 	movw	r3, #36916	; 0x9034
20001a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001a1a:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001a1c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001a20:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001a22:	f04f 020a 	mov.w	r2, #10
20001a26:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001a28:	f648 23b0 	movw	r3, #35504	; 0x8ab0
20001a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a30:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001a32:	f242 0300 	movw	r3, #8192	; 0x2000
20001a36:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001a3c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001a40:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001a42:	f24e 1200 	movw	r2, #57600	; 0xe100
20001a46:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001a4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001a4e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001a52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001a54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001a58:	631a      	str	r2, [r3, #48]	; 0x30
20001a5a:	e025      	b.n	20001aa8 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001a5c:	f240 0300 	movw	r3, #0
20001a60:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001a64:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001a66:	f240 0300 	movw	r3, #0
20001a6a:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001a6e:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001a70:	f04f 030b 	mov.w	r3, #11
20001a74:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
20001a76:	f648 23b4 	movw	r3, #35508	; 0x8ab4
20001a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a7e:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001a80:	f242 0300 	movw	r3, #8192	; 0x2000
20001a84:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001a8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001a8e:	631a      	str	r2, [r3, #48]	; 0x30
20001a90:	f24e 1200 	movw	r2, #57600	; 0xe100
20001a94:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001a98:	f44f 6100 	mov.w	r1, #2048	; 0x800
20001a9c:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001aa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001aa2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001aa6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001aa8:	6823      	ldr	r3, [r4, #0]
20001aaa:	f04f 0200 	mov.w	r2, #0
20001aae:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001ab0:	b915      	cbnz	r5, 20001ab8 <MSS_UART_init+0xe0>
20001ab2:	f04f 0501 	mov.w	r5, #1
20001ab6:	e00f      	b.n	20001ad8 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001ab8:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20001abc:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001ac0:	ea4f 1515 	mov.w	r5, r5, lsr #4
20001ac4:	bf18      	it	ne
20001ac6:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001ac8:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20001acc:	bf38      	it	cc
20001ace:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001ad0:	d302      	bcc.n	20001ad8 <MSS_UART_init+0x100>
20001ad2:	be00      	bkpt	0x0000
20001ad4:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001ad8:	6863      	ldr	r3, [r4, #4]
20001ada:	f04f 0201 	mov.w	r2, #1
20001ade:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001ae2:	6823      	ldr	r3, [r4, #0]
20001ae4:	ea4f 2215 	mov.w	r2, r5, lsr #8
20001ae8:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001aea:	6823      	ldr	r3, [r4, #0]
20001aec:	b2ed      	uxtb	r5, r5
20001aee:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001af0:	6862      	ldr	r2, [r4, #4]
20001af2:	f04f 0300 	mov.w	r3, #0
20001af6:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001afa:	6822      	ldr	r2, [r4, #0]
20001afc:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001afe:	6822      	ldr	r2, [r4, #0]
20001b00:	f04f 010e 	mov.w	r1, #14
20001b04:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001b06:	6862      	ldr	r2, [r4, #4]
20001b08:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001b0c:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001b0e:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20001b10:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001b12:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20001b14:	f241 5245 	movw	r2, #5445	; 0x1545
20001b18:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001b1c:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001b1e:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001b20:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001b22:	72a3      	strb	r3, [r4, #10]
}
20001b24:	bd70      	pop	{r4, r5, r6, pc}
20001b26:	bf00      	nop

20001b28 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001b28:	4770      	bx	lr
20001b2a:	bf00      	nop

20001b2c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001b2c:	b430      	push	{r4, r5}
20001b2e:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001b30:	f648 0324 	movw	r3, #34852	; 0x8824
20001b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b38:	46ec      	mov	ip, sp
20001b3a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001b3c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001b40:	f242 0300 	movw	r3, #8192	; 0x2000
20001b44:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b48:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001b4a:	f002 020c 	and.w	r2, r2, #12
20001b4e:	a904      	add	r1, sp, #16
20001b50:	440a      	add	r2, r1
20001b52:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001b56:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001b58:	f3c2 1201 	ubfx	r2, r2, #4, #2
20001b5c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001b60:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001b64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001b66:	f3c2 1281 	ubfx	r2, r2, #6, #2
20001b6a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001b6e:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001b72:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20001b76:	f3c1 2104 	ubfx	r1, r1, #8, #5
20001b7a:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
20001b7e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
20001b82:	bf18      	it	ne
20001b84:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001b86:	f240 2330 	movw	r3, #560	; 0x230
20001b8a:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001b8e:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20001b90:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20001b94:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001b98:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001b9c:	429a      	cmp	r2, r3
20001b9e:	d105      	bne.n	20001bac <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20001ba0:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001ba4:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001ba8:	681a      	ldr	r2, [r3, #0]
20001baa:	e028      	b.n	20001bfe <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001bac:	f640 031c 	movw	r3, #2076	; 0x81c
20001bb0:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001bb4:	681a      	ldr	r2, [r3, #0]
20001bb6:	f244 3341 	movw	r3, #17217	; 0x4341
20001bba:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001bbe:	429a      	cmp	r2, r3
20001bc0:	d11e      	bne.n	20001c00 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20001bc2:	f640 0340 	movw	r3, #2112	; 0x840
20001bc6:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001bca:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001bcc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001bd0:	f240 3300 	movw	r3, #768	; 0x300
20001bd4:	f2c0 0301 	movt	r3, #1
20001bd8:	429a      	cmp	r2, r3
20001bda:	d911      	bls.n	20001c00 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001bdc:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20001be0:	d205      	bcs.n	20001bee <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20001be2:	f241 632c 	movw	r3, #5676	; 0x162c
20001be6:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001bea:	681a      	ldr	r2, [r3, #0]
20001bec:	e007      	b.n	20001bfe <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20001bee:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20001bf2:	d205      	bcs.n	20001c00 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20001bf4:	f641 63ac 	movw	r3, #7852	; 0x1eac
20001bf8:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001bfc:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20001bfe:	b922      	cbnz	r2, 20001c0a <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001c00:	be00      	bkpt	0x0000
20001c02:	f647 0240 	movw	r2, #30784	; 0x7840
20001c06:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001c0a:	f648 23ac 	movw	r3, #35500	; 0x8aac
20001c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c12:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001c14:	fbb2 f5f5 	udiv	r5, r2, r5
20001c18:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001c1a:	fbb2 f4f4 	udiv	r4, r2, r4
20001c1e:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001c20:	fbb2 f0f0 	udiv	r0, r2, r0
20001c24:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001c26:	fbb2 f1f1 	udiv	r1, r2, r1
20001c2a:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001c2c:	615a      	str	r2, [r3, #20]
}
20001c2e:	b004      	add	sp, #16
20001c30:	bc30      	pop	{r4, r5}
20001c32:	4770      	bx	lr

20001c34 <__aeabi_drsub>:
20001c34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20001c38:	e002      	b.n	20001c40 <__adddf3>
20001c3a:	bf00      	nop

20001c3c <__aeabi_dsub>:
20001c3c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20001c40 <__adddf3>:
20001c40:	b530      	push	{r4, r5, lr}
20001c42:	ea4f 0441 	mov.w	r4, r1, lsl #1
20001c46:	ea4f 0543 	mov.w	r5, r3, lsl #1
20001c4a:	ea94 0f05 	teq	r4, r5
20001c4e:	bf08      	it	eq
20001c50:	ea90 0f02 	teqeq	r0, r2
20001c54:	bf1f      	itttt	ne
20001c56:	ea54 0c00 	orrsne.w	ip, r4, r0
20001c5a:	ea55 0c02 	orrsne.w	ip, r5, r2
20001c5e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20001c62:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20001c66:	f000 80e2 	beq.w	20001e2e <__adddf3+0x1ee>
20001c6a:	ea4f 5454 	mov.w	r4, r4, lsr #21
20001c6e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20001c72:	bfb8      	it	lt
20001c74:	426d      	neglt	r5, r5
20001c76:	dd0c      	ble.n	20001c92 <__adddf3+0x52>
20001c78:	442c      	add	r4, r5
20001c7a:	ea80 0202 	eor.w	r2, r0, r2
20001c7e:	ea81 0303 	eor.w	r3, r1, r3
20001c82:	ea82 0000 	eor.w	r0, r2, r0
20001c86:	ea83 0101 	eor.w	r1, r3, r1
20001c8a:	ea80 0202 	eor.w	r2, r0, r2
20001c8e:	ea81 0303 	eor.w	r3, r1, r3
20001c92:	2d36      	cmp	r5, #54	; 0x36
20001c94:	bf88      	it	hi
20001c96:	bd30      	pophi	{r4, r5, pc}
20001c98:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20001c9c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20001ca0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20001ca4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20001ca8:	d002      	beq.n	20001cb0 <__adddf3+0x70>
20001caa:	4240      	negs	r0, r0
20001cac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001cb0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20001cb4:	ea4f 3303 	mov.w	r3, r3, lsl #12
20001cb8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20001cbc:	d002      	beq.n	20001cc4 <__adddf3+0x84>
20001cbe:	4252      	negs	r2, r2
20001cc0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20001cc4:	ea94 0f05 	teq	r4, r5
20001cc8:	f000 80a7 	beq.w	20001e1a <__adddf3+0x1da>
20001ccc:	f1a4 0401 	sub.w	r4, r4, #1
20001cd0:	f1d5 0e20 	rsbs	lr, r5, #32
20001cd4:	db0d      	blt.n	20001cf2 <__adddf3+0xb2>
20001cd6:	fa02 fc0e 	lsl.w	ip, r2, lr
20001cda:	fa22 f205 	lsr.w	r2, r2, r5
20001cde:	1880      	adds	r0, r0, r2
20001ce0:	f141 0100 	adc.w	r1, r1, #0
20001ce4:	fa03 f20e 	lsl.w	r2, r3, lr
20001ce8:	1880      	adds	r0, r0, r2
20001cea:	fa43 f305 	asr.w	r3, r3, r5
20001cee:	4159      	adcs	r1, r3
20001cf0:	e00e      	b.n	20001d10 <__adddf3+0xd0>
20001cf2:	f1a5 0520 	sub.w	r5, r5, #32
20001cf6:	f10e 0e20 	add.w	lr, lr, #32
20001cfa:	2a01      	cmp	r2, #1
20001cfc:	fa03 fc0e 	lsl.w	ip, r3, lr
20001d00:	bf28      	it	cs
20001d02:	f04c 0c02 	orrcs.w	ip, ip, #2
20001d06:	fa43 f305 	asr.w	r3, r3, r5
20001d0a:	18c0      	adds	r0, r0, r3
20001d0c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20001d10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001d14:	d507      	bpl.n	20001d26 <__adddf3+0xe6>
20001d16:	f04f 0e00 	mov.w	lr, #0
20001d1a:	f1dc 0c00 	rsbs	ip, ip, #0
20001d1e:	eb7e 0000 	sbcs.w	r0, lr, r0
20001d22:	eb6e 0101 	sbc.w	r1, lr, r1
20001d26:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20001d2a:	d31b      	bcc.n	20001d64 <__adddf3+0x124>
20001d2c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20001d30:	d30c      	bcc.n	20001d4c <__adddf3+0x10c>
20001d32:	0849      	lsrs	r1, r1, #1
20001d34:	ea5f 0030 	movs.w	r0, r0, rrx
20001d38:	ea4f 0c3c 	mov.w	ip, ip, rrx
20001d3c:	f104 0401 	add.w	r4, r4, #1
20001d40:	ea4f 5244 	mov.w	r2, r4, lsl #21
20001d44:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20001d48:	f080 809a 	bcs.w	20001e80 <__adddf3+0x240>
20001d4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20001d50:	bf08      	it	eq
20001d52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20001d56:	f150 0000 	adcs.w	r0, r0, #0
20001d5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001d5e:	ea41 0105 	orr.w	r1, r1, r5
20001d62:	bd30      	pop	{r4, r5, pc}
20001d64:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20001d68:	4140      	adcs	r0, r0
20001d6a:	eb41 0101 	adc.w	r1, r1, r1
20001d6e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001d72:	f1a4 0401 	sub.w	r4, r4, #1
20001d76:	d1e9      	bne.n	20001d4c <__adddf3+0x10c>
20001d78:	f091 0f00 	teq	r1, #0
20001d7c:	bf04      	itt	eq
20001d7e:	4601      	moveq	r1, r0
20001d80:	2000      	moveq	r0, #0
20001d82:	fab1 f381 	clz	r3, r1
20001d86:	bf08      	it	eq
20001d88:	3320      	addeq	r3, #32
20001d8a:	f1a3 030b 	sub.w	r3, r3, #11
20001d8e:	f1b3 0220 	subs.w	r2, r3, #32
20001d92:	da0c      	bge.n	20001dae <__adddf3+0x16e>
20001d94:	320c      	adds	r2, #12
20001d96:	dd08      	ble.n	20001daa <__adddf3+0x16a>
20001d98:	f102 0c14 	add.w	ip, r2, #20
20001d9c:	f1c2 020c 	rsb	r2, r2, #12
20001da0:	fa01 f00c 	lsl.w	r0, r1, ip
20001da4:	fa21 f102 	lsr.w	r1, r1, r2
20001da8:	e00c      	b.n	20001dc4 <__adddf3+0x184>
20001daa:	f102 0214 	add.w	r2, r2, #20
20001dae:	bfd8      	it	le
20001db0:	f1c2 0c20 	rsble	ip, r2, #32
20001db4:	fa01 f102 	lsl.w	r1, r1, r2
20001db8:	fa20 fc0c 	lsr.w	ip, r0, ip
20001dbc:	bfdc      	itt	le
20001dbe:	ea41 010c 	orrle.w	r1, r1, ip
20001dc2:	4090      	lslle	r0, r2
20001dc4:	1ae4      	subs	r4, r4, r3
20001dc6:	bfa2      	ittt	ge
20001dc8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20001dcc:	4329      	orrge	r1, r5
20001dce:	bd30      	popge	{r4, r5, pc}
20001dd0:	ea6f 0404 	mvn.w	r4, r4
20001dd4:	3c1f      	subs	r4, #31
20001dd6:	da1c      	bge.n	20001e12 <__adddf3+0x1d2>
20001dd8:	340c      	adds	r4, #12
20001dda:	dc0e      	bgt.n	20001dfa <__adddf3+0x1ba>
20001ddc:	f104 0414 	add.w	r4, r4, #20
20001de0:	f1c4 0220 	rsb	r2, r4, #32
20001de4:	fa20 f004 	lsr.w	r0, r0, r4
20001de8:	fa01 f302 	lsl.w	r3, r1, r2
20001dec:	ea40 0003 	orr.w	r0, r0, r3
20001df0:	fa21 f304 	lsr.w	r3, r1, r4
20001df4:	ea45 0103 	orr.w	r1, r5, r3
20001df8:	bd30      	pop	{r4, r5, pc}
20001dfa:	f1c4 040c 	rsb	r4, r4, #12
20001dfe:	f1c4 0220 	rsb	r2, r4, #32
20001e02:	fa20 f002 	lsr.w	r0, r0, r2
20001e06:	fa01 f304 	lsl.w	r3, r1, r4
20001e0a:	ea40 0003 	orr.w	r0, r0, r3
20001e0e:	4629      	mov	r1, r5
20001e10:	bd30      	pop	{r4, r5, pc}
20001e12:	fa21 f004 	lsr.w	r0, r1, r4
20001e16:	4629      	mov	r1, r5
20001e18:	bd30      	pop	{r4, r5, pc}
20001e1a:	f094 0f00 	teq	r4, #0
20001e1e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20001e22:	bf06      	itte	eq
20001e24:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20001e28:	3401      	addeq	r4, #1
20001e2a:	3d01      	subne	r5, #1
20001e2c:	e74e      	b.n	20001ccc <__adddf3+0x8c>
20001e2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20001e32:	bf18      	it	ne
20001e34:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20001e38:	d029      	beq.n	20001e8e <__adddf3+0x24e>
20001e3a:	ea94 0f05 	teq	r4, r5
20001e3e:	bf08      	it	eq
20001e40:	ea90 0f02 	teqeq	r0, r2
20001e44:	d005      	beq.n	20001e52 <__adddf3+0x212>
20001e46:	ea54 0c00 	orrs.w	ip, r4, r0
20001e4a:	bf04      	itt	eq
20001e4c:	4619      	moveq	r1, r3
20001e4e:	4610      	moveq	r0, r2
20001e50:	bd30      	pop	{r4, r5, pc}
20001e52:	ea91 0f03 	teq	r1, r3
20001e56:	bf1e      	ittt	ne
20001e58:	2100      	movne	r1, #0
20001e5a:	2000      	movne	r0, #0
20001e5c:	bd30      	popne	{r4, r5, pc}
20001e5e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20001e62:	d105      	bne.n	20001e70 <__adddf3+0x230>
20001e64:	0040      	lsls	r0, r0, #1
20001e66:	4149      	adcs	r1, r1
20001e68:	bf28      	it	cs
20001e6a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20001e6e:	bd30      	pop	{r4, r5, pc}
20001e70:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20001e74:	bf3c      	itt	cc
20001e76:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20001e7a:	bd30      	popcc	{r4, r5, pc}
20001e7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001e80:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20001e84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20001e88:	f04f 0000 	mov.w	r0, #0
20001e8c:	bd30      	pop	{r4, r5, pc}
20001e8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20001e92:	bf1a      	itte	ne
20001e94:	4619      	movne	r1, r3
20001e96:	4610      	movne	r0, r2
20001e98:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20001e9c:	bf1c      	itt	ne
20001e9e:	460b      	movne	r3, r1
20001ea0:	4602      	movne	r2, r0
20001ea2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20001ea6:	bf06      	itte	eq
20001ea8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20001eac:	ea91 0f03 	teqeq	r1, r3
20001eb0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20001eb4:	bd30      	pop	{r4, r5, pc}
20001eb6:	bf00      	nop

20001eb8 <__aeabi_ui2d>:
20001eb8:	f090 0f00 	teq	r0, #0
20001ebc:	bf04      	itt	eq
20001ebe:	2100      	moveq	r1, #0
20001ec0:	4770      	bxeq	lr
20001ec2:	b530      	push	{r4, r5, lr}
20001ec4:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001ec8:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001ecc:	f04f 0500 	mov.w	r5, #0
20001ed0:	f04f 0100 	mov.w	r1, #0
20001ed4:	e750      	b.n	20001d78 <__adddf3+0x138>
20001ed6:	bf00      	nop

20001ed8 <__aeabi_i2d>:
20001ed8:	f090 0f00 	teq	r0, #0
20001edc:	bf04      	itt	eq
20001ede:	2100      	moveq	r1, #0
20001ee0:	4770      	bxeq	lr
20001ee2:	b530      	push	{r4, r5, lr}
20001ee4:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001ee8:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001eec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20001ef0:	bf48      	it	mi
20001ef2:	4240      	negmi	r0, r0
20001ef4:	f04f 0100 	mov.w	r1, #0
20001ef8:	e73e      	b.n	20001d78 <__adddf3+0x138>
20001efa:	bf00      	nop

20001efc <__aeabi_f2d>:
20001efc:	0042      	lsls	r2, r0, #1
20001efe:	ea4f 01e2 	mov.w	r1, r2, asr #3
20001f02:	ea4f 0131 	mov.w	r1, r1, rrx
20001f06:	ea4f 7002 	mov.w	r0, r2, lsl #28
20001f0a:	bf1f      	itttt	ne
20001f0c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20001f10:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20001f14:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20001f18:	4770      	bxne	lr
20001f1a:	f092 0f00 	teq	r2, #0
20001f1e:	bf14      	ite	ne
20001f20:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20001f24:	4770      	bxeq	lr
20001f26:	b530      	push	{r4, r5, lr}
20001f28:	f44f 7460 	mov.w	r4, #896	; 0x380
20001f2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20001f30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20001f34:	e720      	b.n	20001d78 <__adddf3+0x138>
20001f36:	bf00      	nop

20001f38 <__aeabi_ul2d>:
20001f38:	ea50 0201 	orrs.w	r2, r0, r1
20001f3c:	bf08      	it	eq
20001f3e:	4770      	bxeq	lr
20001f40:	b530      	push	{r4, r5, lr}
20001f42:	f04f 0500 	mov.w	r5, #0
20001f46:	e00a      	b.n	20001f5e <__aeabi_l2d+0x16>

20001f48 <__aeabi_l2d>:
20001f48:	ea50 0201 	orrs.w	r2, r0, r1
20001f4c:	bf08      	it	eq
20001f4e:	4770      	bxeq	lr
20001f50:	b530      	push	{r4, r5, lr}
20001f52:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20001f56:	d502      	bpl.n	20001f5e <__aeabi_l2d+0x16>
20001f58:	4240      	negs	r0, r0
20001f5a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20001f5e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20001f62:	f104 0432 	add.w	r4, r4, #50	; 0x32
20001f66:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20001f6a:	f43f aedc 	beq.w	20001d26 <__adddf3+0xe6>
20001f6e:	f04f 0203 	mov.w	r2, #3
20001f72:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20001f76:	bf18      	it	ne
20001f78:	3203      	addne	r2, #3
20001f7a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20001f7e:	bf18      	it	ne
20001f80:	3203      	addne	r2, #3
20001f82:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20001f86:	f1c2 0320 	rsb	r3, r2, #32
20001f8a:	fa00 fc03 	lsl.w	ip, r0, r3
20001f8e:	fa20 f002 	lsr.w	r0, r0, r2
20001f92:	fa01 fe03 	lsl.w	lr, r1, r3
20001f96:	ea40 000e 	orr.w	r0, r0, lr
20001f9a:	fa21 f102 	lsr.w	r1, r1, r2
20001f9e:	4414      	add	r4, r2
20001fa0:	e6c1      	b.n	20001d26 <__adddf3+0xe6>
20001fa2:	bf00      	nop

20001fa4 <__aeabi_dmul>:
20001fa4:	b570      	push	{r4, r5, r6, lr}
20001fa6:	f04f 0cff 	mov.w	ip, #255	; 0xff
20001faa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001fae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20001fb2:	bf1d      	ittte	ne
20001fb4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20001fb8:	ea94 0f0c 	teqne	r4, ip
20001fbc:	ea95 0f0c 	teqne	r5, ip
20001fc0:	f000 f8de 	bleq	20002180 <__aeabi_dmul+0x1dc>
20001fc4:	442c      	add	r4, r5
20001fc6:	ea81 0603 	eor.w	r6, r1, r3
20001fca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20001fce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20001fd2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20001fd6:	bf18      	it	ne
20001fd8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20001fdc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001fe0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20001fe4:	d038      	beq.n	20002058 <__aeabi_dmul+0xb4>
20001fe6:	fba0 ce02 	umull	ip, lr, r0, r2
20001fea:	f04f 0500 	mov.w	r5, #0
20001fee:	fbe1 e502 	umlal	lr, r5, r1, r2
20001ff2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20001ff6:	fbe0 e503 	umlal	lr, r5, r0, r3
20001ffa:	f04f 0600 	mov.w	r6, #0
20001ffe:	fbe1 5603 	umlal	r5, r6, r1, r3
20002002:	f09c 0f00 	teq	ip, #0
20002006:	bf18      	it	ne
20002008:	f04e 0e01 	orrne.w	lr, lr, #1
2000200c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20002010:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20002014:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20002018:	d204      	bcs.n	20002024 <__aeabi_dmul+0x80>
2000201a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000201e:	416d      	adcs	r5, r5
20002020:	eb46 0606 	adc.w	r6, r6, r6
20002024:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20002028:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
2000202c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20002030:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20002034:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20002038:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000203c:	bf88      	it	hi
2000203e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002042:	d81e      	bhi.n	20002082 <__aeabi_dmul+0xde>
20002044:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20002048:	bf08      	it	eq
2000204a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000204e:	f150 0000 	adcs.w	r0, r0, #0
20002052:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002056:	bd70      	pop	{r4, r5, r6, pc}
20002058:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
2000205c:	ea46 0101 	orr.w	r1, r6, r1
20002060:	ea40 0002 	orr.w	r0, r0, r2
20002064:	ea81 0103 	eor.w	r1, r1, r3
20002068:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000206c:	bfc2      	ittt	gt
2000206e:	ebd4 050c 	rsbsgt	r5, r4, ip
20002072:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20002076:	bd70      	popgt	{r4, r5, r6, pc}
20002078:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000207c:	f04f 0e00 	mov.w	lr, #0
20002080:	3c01      	subs	r4, #1
20002082:	f300 80ab 	bgt.w	200021dc <__aeabi_dmul+0x238>
20002086:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000208a:	bfde      	ittt	le
2000208c:	2000      	movle	r0, #0
2000208e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20002092:	bd70      	pople	{r4, r5, r6, pc}
20002094:	f1c4 0400 	rsb	r4, r4, #0
20002098:	3c20      	subs	r4, #32
2000209a:	da35      	bge.n	20002108 <__aeabi_dmul+0x164>
2000209c:	340c      	adds	r4, #12
2000209e:	dc1b      	bgt.n	200020d8 <__aeabi_dmul+0x134>
200020a0:	f104 0414 	add.w	r4, r4, #20
200020a4:	f1c4 0520 	rsb	r5, r4, #32
200020a8:	fa00 f305 	lsl.w	r3, r0, r5
200020ac:	fa20 f004 	lsr.w	r0, r0, r4
200020b0:	fa01 f205 	lsl.w	r2, r1, r5
200020b4:	ea40 0002 	orr.w	r0, r0, r2
200020b8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200020bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200020c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200020c4:	fa21 f604 	lsr.w	r6, r1, r4
200020c8:	eb42 0106 	adc.w	r1, r2, r6
200020cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200020d0:	bf08      	it	eq
200020d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200020d6:	bd70      	pop	{r4, r5, r6, pc}
200020d8:	f1c4 040c 	rsb	r4, r4, #12
200020dc:	f1c4 0520 	rsb	r5, r4, #32
200020e0:	fa00 f304 	lsl.w	r3, r0, r4
200020e4:	fa20 f005 	lsr.w	r0, r0, r5
200020e8:	fa01 f204 	lsl.w	r2, r1, r4
200020ec:	ea40 0002 	orr.w	r0, r0, r2
200020f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200020f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200020f8:	f141 0100 	adc.w	r1, r1, #0
200020fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002100:	bf08      	it	eq
20002102:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20002106:	bd70      	pop	{r4, r5, r6, pc}
20002108:	f1c4 0520 	rsb	r5, r4, #32
2000210c:	fa00 f205 	lsl.w	r2, r0, r5
20002110:	ea4e 0e02 	orr.w	lr, lr, r2
20002114:	fa20 f304 	lsr.w	r3, r0, r4
20002118:	fa01 f205 	lsl.w	r2, r1, r5
2000211c:	ea43 0302 	orr.w	r3, r3, r2
20002120:	fa21 f004 	lsr.w	r0, r1, r4
20002124:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002128:	fa21 f204 	lsr.w	r2, r1, r4
2000212c:	ea20 0002 	bic.w	r0, r0, r2
20002130:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20002134:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20002138:	bf08      	it	eq
2000213a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000213e:	bd70      	pop	{r4, r5, r6, pc}
20002140:	f094 0f00 	teq	r4, #0
20002144:	d10f      	bne.n	20002166 <__aeabi_dmul+0x1c2>
20002146:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000214a:	0040      	lsls	r0, r0, #1
2000214c:	eb41 0101 	adc.w	r1, r1, r1
20002150:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002154:	bf08      	it	eq
20002156:	3c01      	subeq	r4, #1
20002158:	d0f7      	beq.n	2000214a <__aeabi_dmul+0x1a6>
2000215a:	ea41 0106 	orr.w	r1, r1, r6
2000215e:	f095 0f00 	teq	r5, #0
20002162:	bf18      	it	ne
20002164:	4770      	bxne	lr
20002166:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000216a:	0052      	lsls	r2, r2, #1
2000216c:	eb43 0303 	adc.w	r3, r3, r3
20002170:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20002174:	bf08      	it	eq
20002176:	3d01      	subeq	r5, #1
20002178:	d0f7      	beq.n	2000216a <__aeabi_dmul+0x1c6>
2000217a:	ea43 0306 	orr.w	r3, r3, r6
2000217e:	4770      	bx	lr
20002180:	ea94 0f0c 	teq	r4, ip
20002184:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20002188:	bf18      	it	ne
2000218a:	ea95 0f0c 	teqne	r5, ip
2000218e:	d00c      	beq.n	200021aa <__aeabi_dmul+0x206>
20002190:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20002194:	bf18      	it	ne
20002196:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000219a:	d1d1      	bne.n	20002140 <__aeabi_dmul+0x19c>
2000219c:	ea81 0103 	eor.w	r1, r1, r3
200021a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200021a4:	f04f 0000 	mov.w	r0, #0
200021a8:	bd70      	pop	{r4, r5, r6, pc}
200021aa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200021ae:	bf06      	itte	eq
200021b0:	4610      	moveq	r0, r2
200021b2:	4619      	moveq	r1, r3
200021b4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200021b8:	d019      	beq.n	200021ee <__aeabi_dmul+0x24a>
200021ba:	ea94 0f0c 	teq	r4, ip
200021be:	d102      	bne.n	200021c6 <__aeabi_dmul+0x222>
200021c0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200021c4:	d113      	bne.n	200021ee <__aeabi_dmul+0x24a>
200021c6:	ea95 0f0c 	teq	r5, ip
200021ca:	d105      	bne.n	200021d8 <__aeabi_dmul+0x234>
200021cc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200021d0:	bf1c      	itt	ne
200021d2:	4610      	movne	r0, r2
200021d4:	4619      	movne	r1, r3
200021d6:	d10a      	bne.n	200021ee <__aeabi_dmul+0x24a>
200021d8:	ea81 0103 	eor.w	r1, r1, r3
200021dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200021e0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200021e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200021e8:	f04f 0000 	mov.w	r0, #0
200021ec:	bd70      	pop	{r4, r5, r6, pc}
200021ee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200021f2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200021f6:	bd70      	pop	{r4, r5, r6, pc}

200021f8 <__aeabi_ddiv>:
200021f8:	b570      	push	{r4, r5, r6, lr}
200021fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
200021fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002202:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002206:	bf1d      	ittte	ne
20002208:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000220c:	ea94 0f0c 	teqne	r4, ip
20002210:	ea95 0f0c 	teqne	r5, ip
20002214:	f000 f8a7 	bleq	20002366 <__aeabi_ddiv+0x16e>
20002218:	eba4 0405 	sub.w	r4, r4, r5
2000221c:	ea81 0e03 	eor.w	lr, r1, r3
20002220:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20002224:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002228:	f000 8088 	beq.w	2000233c <__aeabi_ddiv+0x144>
2000222c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002230:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20002234:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20002238:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
2000223c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20002240:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20002244:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20002248:	ea4f 2600 	mov.w	r6, r0, lsl #8
2000224c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20002250:	429d      	cmp	r5, r3
20002252:	bf08      	it	eq
20002254:	4296      	cmpeq	r6, r2
20002256:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000225a:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000225e:	d202      	bcs.n	20002266 <__aeabi_ddiv+0x6e>
20002260:	085b      	lsrs	r3, r3, #1
20002262:	ea4f 0232 	mov.w	r2, r2, rrx
20002266:	1ab6      	subs	r6, r6, r2
20002268:	eb65 0503 	sbc.w	r5, r5, r3
2000226c:	085b      	lsrs	r3, r3, #1
2000226e:	ea4f 0232 	mov.w	r2, r2, rrx
20002272:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20002276:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000227a:	ebb6 0e02 	subs.w	lr, r6, r2
2000227e:	eb75 0e03 	sbcs.w	lr, r5, r3
20002282:	bf22      	ittt	cs
20002284:	1ab6      	subcs	r6, r6, r2
20002286:	4675      	movcs	r5, lr
20002288:	ea40 000c 	orrcs.w	r0, r0, ip
2000228c:	085b      	lsrs	r3, r3, #1
2000228e:	ea4f 0232 	mov.w	r2, r2, rrx
20002292:	ebb6 0e02 	subs.w	lr, r6, r2
20002296:	eb75 0e03 	sbcs.w	lr, r5, r3
2000229a:	bf22      	ittt	cs
2000229c:	1ab6      	subcs	r6, r6, r2
2000229e:	4675      	movcs	r5, lr
200022a0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200022a4:	085b      	lsrs	r3, r3, #1
200022a6:	ea4f 0232 	mov.w	r2, r2, rrx
200022aa:	ebb6 0e02 	subs.w	lr, r6, r2
200022ae:	eb75 0e03 	sbcs.w	lr, r5, r3
200022b2:	bf22      	ittt	cs
200022b4:	1ab6      	subcs	r6, r6, r2
200022b6:	4675      	movcs	r5, lr
200022b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200022bc:	085b      	lsrs	r3, r3, #1
200022be:	ea4f 0232 	mov.w	r2, r2, rrx
200022c2:	ebb6 0e02 	subs.w	lr, r6, r2
200022c6:	eb75 0e03 	sbcs.w	lr, r5, r3
200022ca:	bf22      	ittt	cs
200022cc:	1ab6      	subcs	r6, r6, r2
200022ce:	4675      	movcs	r5, lr
200022d0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200022d4:	ea55 0e06 	orrs.w	lr, r5, r6
200022d8:	d018      	beq.n	2000230c <__aeabi_ddiv+0x114>
200022da:	ea4f 1505 	mov.w	r5, r5, lsl #4
200022de:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200022e2:	ea4f 1606 	mov.w	r6, r6, lsl #4
200022e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200022ea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200022ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200022f2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200022f6:	d1c0      	bne.n	2000227a <__aeabi_ddiv+0x82>
200022f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200022fc:	d10b      	bne.n	20002316 <__aeabi_ddiv+0x11e>
200022fe:	ea41 0100 	orr.w	r1, r1, r0
20002302:	f04f 0000 	mov.w	r0, #0
20002306:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000230a:	e7b6      	b.n	2000227a <__aeabi_ddiv+0x82>
2000230c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002310:	bf04      	itt	eq
20002312:	4301      	orreq	r1, r0
20002314:	2000      	moveq	r0, #0
20002316:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000231a:	bf88      	it	hi
2000231c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002320:	f63f aeaf 	bhi.w	20002082 <__aeabi_dmul+0xde>
20002324:	ebb5 0c03 	subs.w	ip, r5, r3
20002328:	bf04      	itt	eq
2000232a:	ebb6 0c02 	subseq.w	ip, r6, r2
2000232e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002332:	f150 0000 	adcs.w	r0, r0, #0
20002336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000233a:	bd70      	pop	{r4, r5, r6, pc}
2000233c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20002340:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20002344:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20002348:	bfc2      	ittt	gt
2000234a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000234e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20002352:	bd70      	popgt	{r4, r5, r6, pc}
20002354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002358:	f04f 0e00 	mov.w	lr, #0
2000235c:	3c01      	subs	r4, #1
2000235e:	e690      	b.n	20002082 <__aeabi_dmul+0xde>
20002360:	ea45 0e06 	orr.w	lr, r5, r6
20002364:	e68d      	b.n	20002082 <__aeabi_dmul+0xde>
20002366:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000236a:	ea94 0f0c 	teq	r4, ip
2000236e:	bf08      	it	eq
20002370:	ea95 0f0c 	teqeq	r5, ip
20002374:	f43f af3b 	beq.w	200021ee <__aeabi_dmul+0x24a>
20002378:	ea94 0f0c 	teq	r4, ip
2000237c:	d10a      	bne.n	20002394 <__aeabi_ddiv+0x19c>
2000237e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002382:	f47f af34 	bne.w	200021ee <__aeabi_dmul+0x24a>
20002386:	ea95 0f0c 	teq	r5, ip
2000238a:	f47f af25 	bne.w	200021d8 <__aeabi_dmul+0x234>
2000238e:	4610      	mov	r0, r2
20002390:	4619      	mov	r1, r3
20002392:	e72c      	b.n	200021ee <__aeabi_dmul+0x24a>
20002394:	ea95 0f0c 	teq	r5, ip
20002398:	d106      	bne.n	200023a8 <__aeabi_ddiv+0x1b0>
2000239a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000239e:	f43f aefd 	beq.w	2000219c <__aeabi_dmul+0x1f8>
200023a2:	4610      	mov	r0, r2
200023a4:	4619      	mov	r1, r3
200023a6:	e722      	b.n	200021ee <__aeabi_dmul+0x24a>
200023a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200023ac:	bf18      	it	ne
200023ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200023b2:	f47f aec5 	bne.w	20002140 <__aeabi_dmul+0x19c>
200023b6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200023ba:	f47f af0d 	bne.w	200021d8 <__aeabi_dmul+0x234>
200023be:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200023c2:	f47f aeeb 	bne.w	2000219c <__aeabi_dmul+0x1f8>
200023c6:	e712      	b.n	200021ee <__aeabi_dmul+0x24a>

200023c8 <__gedf2>:
200023c8:	f04f 3cff 	mov.w	ip, #4294967295
200023cc:	e006      	b.n	200023dc <__cmpdf2+0x4>
200023ce:	bf00      	nop

200023d0 <__ledf2>:
200023d0:	f04f 0c01 	mov.w	ip, #1
200023d4:	e002      	b.n	200023dc <__cmpdf2+0x4>
200023d6:	bf00      	nop

200023d8 <__cmpdf2>:
200023d8:	f04f 0c01 	mov.w	ip, #1
200023dc:	f84d cd04 	str.w	ip, [sp, #-4]!
200023e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200023e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200023e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200023ec:	bf18      	it	ne
200023ee:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
200023f2:	d01b      	beq.n	2000242c <__cmpdf2+0x54>
200023f4:	b001      	add	sp, #4
200023f6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
200023fa:	bf0c      	ite	eq
200023fc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20002400:	ea91 0f03 	teqne	r1, r3
20002404:	bf02      	ittt	eq
20002406:	ea90 0f02 	teqeq	r0, r2
2000240a:	2000      	moveq	r0, #0
2000240c:	4770      	bxeq	lr
2000240e:	f110 0f00 	cmn.w	r0, #0
20002412:	ea91 0f03 	teq	r1, r3
20002416:	bf58      	it	pl
20002418:	4299      	cmppl	r1, r3
2000241a:	bf08      	it	eq
2000241c:	4290      	cmpeq	r0, r2
2000241e:	bf2c      	ite	cs
20002420:	17d8      	asrcs	r0, r3, #31
20002422:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20002426:	f040 0001 	orr.w	r0, r0, #1
2000242a:	4770      	bx	lr
2000242c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20002430:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002434:	d102      	bne.n	2000243c <__cmpdf2+0x64>
20002436:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000243a:	d107      	bne.n	2000244c <__cmpdf2+0x74>
2000243c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20002440:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20002444:	d1d6      	bne.n	200023f4 <__cmpdf2+0x1c>
20002446:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000244a:	d0d3      	beq.n	200023f4 <__cmpdf2+0x1c>
2000244c:	f85d 0b04 	ldr.w	r0, [sp], #4
20002450:	4770      	bx	lr
20002452:	bf00      	nop

20002454 <__aeabi_cdrcmple>:
20002454:	4684      	mov	ip, r0
20002456:	4610      	mov	r0, r2
20002458:	4662      	mov	r2, ip
2000245a:	468c      	mov	ip, r1
2000245c:	4619      	mov	r1, r3
2000245e:	4663      	mov	r3, ip
20002460:	e000      	b.n	20002464 <__aeabi_cdcmpeq>
20002462:	bf00      	nop

20002464 <__aeabi_cdcmpeq>:
20002464:	b501      	push	{r0, lr}
20002466:	f7ff ffb7 	bl	200023d8 <__cmpdf2>
2000246a:	2800      	cmp	r0, #0
2000246c:	bf48      	it	mi
2000246e:	f110 0f00 	cmnmi.w	r0, #0
20002472:	bd01      	pop	{r0, pc}

20002474 <__aeabi_dcmpeq>:
20002474:	f84d ed08 	str.w	lr, [sp, #-8]!
20002478:	f7ff fff4 	bl	20002464 <__aeabi_cdcmpeq>
2000247c:	bf0c      	ite	eq
2000247e:	2001      	moveq	r0, #1
20002480:	2000      	movne	r0, #0
20002482:	f85d fb08 	ldr.w	pc, [sp], #8
20002486:	bf00      	nop

20002488 <__aeabi_dcmplt>:
20002488:	f84d ed08 	str.w	lr, [sp, #-8]!
2000248c:	f7ff ffea 	bl	20002464 <__aeabi_cdcmpeq>
20002490:	bf34      	ite	cc
20002492:	2001      	movcc	r0, #1
20002494:	2000      	movcs	r0, #0
20002496:	f85d fb08 	ldr.w	pc, [sp], #8
2000249a:	bf00      	nop

2000249c <__aeabi_dcmple>:
2000249c:	f84d ed08 	str.w	lr, [sp, #-8]!
200024a0:	f7ff ffe0 	bl	20002464 <__aeabi_cdcmpeq>
200024a4:	bf94      	ite	ls
200024a6:	2001      	movls	r0, #1
200024a8:	2000      	movhi	r0, #0
200024aa:	f85d fb08 	ldr.w	pc, [sp], #8
200024ae:	bf00      	nop

200024b0 <__aeabi_dcmpge>:
200024b0:	f84d ed08 	str.w	lr, [sp, #-8]!
200024b4:	f7ff ffce 	bl	20002454 <__aeabi_cdrcmple>
200024b8:	bf94      	ite	ls
200024ba:	2001      	movls	r0, #1
200024bc:	2000      	movhi	r0, #0
200024be:	f85d fb08 	ldr.w	pc, [sp], #8
200024c2:	bf00      	nop

200024c4 <__aeabi_dcmpgt>:
200024c4:	f84d ed08 	str.w	lr, [sp, #-8]!
200024c8:	f7ff ffc4 	bl	20002454 <__aeabi_cdrcmple>
200024cc:	bf34      	ite	cc
200024ce:	2001      	movcc	r0, #1
200024d0:	2000      	movcs	r0, #0
200024d2:	f85d fb08 	ldr.w	pc, [sp], #8
200024d6:	bf00      	nop

200024d8 <__aeabi_d2uiz>:
200024d8:	004a      	lsls	r2, r1, #1
200024da:	d211      	bcs.n	20002500 <__aeabi_d2uiz+0x28>
200024dc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200024e0:	d211      	bcs.n	20002506 <__aeabi_d2uiz+0x2e>
200024e2:	d50d      	bpl.n	20002500 <__aeabi_d2uiz+0x28>
200024e4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200024e8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200024ec:	d40e      	bmi.n	2000250c <__aeabi_d2uiz+0x34>
200024ee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200024f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200024f6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200024fa:	fa23 f002 	lsr.w	r0, r3, r2
200024fe:	4770      	bx	lr
20002500:	f04f 0000 	mov.w	r0, #0
20002504:	4770      	bx	lr
20002506:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000250a:	d102      	bne.n	20002512 <__aeabi_d2uiz+0x3a>
2000250c:	f04f 30ff 	mov.w	r0, #4294967295
20002510:	4770      	bx	lr
20002512:	f04f 0000 	mov.w	r0, #0
20002516:	4770      	bx	lr

20002518 <__aeabi_d2f>:
20002518:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000251c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
20002520:	bf24      	itt	cs
20002522:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
20002526:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
2000252a:	d90d      	bls.n	20002548 <__aeabi_d2f+0x30>
2000252c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20002530:	ea4f 02c0 	mov.w	r2, r0, lsl #3
20002534:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
20002538:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
2000253c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
20002540:	bf08      	it	eq
20002542:	f020 0001 	biceq.w	r0, r0, #1
20002546:	4770      	bx	lr
20002548:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
2000254c:	d121      	bne.n	20002592 <__aeabi_d2f+0x7a>
2000254e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
20002552:	bfbc      	itt	lt
20002554:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
20002558:	4770      	bxlt	lr
2000255a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000255e:	ea4f 5252 	mov.w	r2, r2, lsr #21
20002562:	f1c2 0218 	rsb	r2, r2, #24
20002566:	f1c2 0c20 	rsb	ip, r2, #32
2000256a:	fa10 f30c 	lsls.w	r3, r0, ip
2000256e:	fa20 f002 	lsr.w	r0, r0, r2
20002572:	bf18      	it	ne
20002574:	f040 0001 	orrne.w	r0, r0, #1
20002578:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000257c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
20002580:	fa03 fc0c 	lsl.w	ip, r3, ip
20002584:	ea40 000c 	orr.w	r0, r0, ip
20002588:	fa23 f302 	lsr.w	r3, r3, r2
2000258c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002590:	e7cc      	b.n	2000252c <__aeabi_d2f+0x14>
20002592:	ea7f 5362 	mvns.w	r3, r2, asr #21
20002596:	d107      	bne.n	200025a8 <__aeabi_d2f+0x90>
20002598:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
2000259c:	bf1e      	ittt	ne
2000259e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
200025a2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
200025a6:	4770      	bxne	lr
200025a8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
200025ac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200025b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200025b4:	4770      	bx	lr
200025b6:	bf00      	nop

200025b8 <__aeabi_frsub>:
200025b8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
200025bc:	e002      	b.n	200025c4 <__addsf3>
200025be:	bf00      	nop

200025c0 <__aeabi_fsub>:
200025c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

200025c4 <__addsf3>:
200025c4:	0042      	lsls	r2, r0, #1
200025c6:	bf1f      	itttt	ne
200025c8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
200025cc:	ea92 0f03 	teqne	r2, r3
200025d0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
200025d4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200025d8:	d06a      	beq.n	200026b0 <__addsf3+0xec>
200025da:	ea4f 6212 	mov.w	r2, r2, lsr #24
200025de:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
200025e2:	bfc1      	itttt	gt
200025e4:	18d2      	addgt	r2, r2, r3
200025e6:	4041      	eorgt	r1, r0
200025e8:	4048      	eorgt	r0, r1
200025ea:	4041      	eorgt	r1, r0
200025ec:	bfb8      	it	lt
200025ee:	425b      	neglt	r3, r3
200025f0:	2b19      	cmp	r3, #25
200025f2:	bf88      	it	hi
200025f4:	4770      	bxhi	lr
200025f6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
200025fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200025fe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
20002602:	bf18      	it	ne
20002604:	4240      	negne	r0, r0
20002606:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000260a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
2000260e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
20002612:	bf18      	it	ne
20002614:	4249      	negne	r1, r1
20002616:	ea92 0f03 	teq	r2, r3
2000261a:	d03f      	beq.n	2000269c <__addsf3+0xd8>
2000261c:	f1a2 0201 	sub.w	r2, r2, #1
20002620:	fa41 fc03 	asr.w	ip, r1, r3
20002624:	eb10 000c 	adds.w	r0, r0, ip
20002628:	f1c3 0320 	rsb	r3, r3, #32
2000262c:	fa01 f103 	lsl.w	r1, r1, r3
20002630:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20002634:	d502      	bpl.n	2000263c <__addsf3+0x78>
20002636:	4249      	negs	r1, r1
20002638:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
2000263c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
20002640:	d313      	bcc.n	2000266a <__addsf3+0xa6>
20002642:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
20002646:	d306      	bcc.n	20002656 <__addsf3+0x92>
20002648:	0840      	lsrs	r0, r0, #1
2000264a:	ea4f 0131 	mov.w	r1, r1, rrx
2000264e:	f102 0201 	add.w	r2, r2, #1
20002652:	2afe      	cmp	r2, #254	; 0xfe
20002654:	d251      	bcs.n	200026fa <__addsf3+0x136>
20002656:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
2000265a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
2000265e:	bf08      	it	eq
20002660:	f020 0001 	biceq.w	r0, r0, #1
20002664:	ea40 0003 	orr.w	r0, r0, r3
20002668:	4770      	bx	lr
2000266a:	0049      	lsls	r1, r1, #1
2000266c:	eb40 0000 	adc.w	r0, r0, r0
20002670:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
20002674:	f1a2 0201 	sub.w	r2, r2, #1
20002678:	d1ed      	bne.n	20002656 <__addsf3+0x92>
2000267a:	fab0 fc80 	clz	ip, r0
2000267e:	f1ac 0c08 	sub.w	ip, ip, #8
20002682:	ebb2 020c 	subs.w	r2, r2, ip
20002686:	fa00 f00c 	lsl.w	r0, r0, ip
2000268a:	bfaa      	itet	ge
2000268c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
20002690:	4252      	neglt	r2, r2
20002692:	4318      	orrge	r0, r3
20002694:	bfbc      	itt	lt
20002696:	40d0      	lsrlt	r0, r2
20002698:	4318      	orrlt	r0, r3
2000269a:	4770      	bx	lr
2000269c:	f092 0f00 	teq	r2, #0
200026a0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
200026a4:	bf06      	itte	eq
200026a6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
200026aa:	3201      	addeq	r2, #1
200026ac:	3b01      	subne	r3, #1
200026ae:	e7b5      	b.n	2000261c <__addsf3+0x58>
200026b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
200026b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
200026b8:	bf18      	it	ne
200026ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
200026be:	d021      	beq.n	20002704 <__addsf3+0x140>
200026c0:	ea92 0f03 	teq	r2, r3
200026c4:	d004      	beq.n	200026d0 <__addsf3+0x10c>
200026c6:	f092 0f00 	teq	r2, #0
200026ca:	bf08      	it	eq
200026cc:	4608      	moveq	r0, r1
200026ce:	4770      	bx	lr
200026d0:	ea90 0f01 	teq	r0, r1
200026d4:	bf1c      	itt	ne
200026d6:	2000      	movne	r0, #0
200026d8:	4770      	bxne	lr
200026da:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
200026de:	d104      	bne.n	200026ea <__addsf3+0x126>
200026e0:	0040      	lsls	r0, r0, #1
200026e2:	bf28      	it	cs
200026e4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
200026e8:	4770      	bx	lr
200026ea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
200026ee:	bf3c      	itt	cc
200026f0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
200026f4:	4770      	bxcc	lr
200026f6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200026fa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
200026fe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20002702:	4770      	bx	lr
20002704:	ea7f 6222 	mvns.w	r2, r2, asr #24
20002708:	bf16      	itet	ne
2000270a:	4608      	movne	r0, r1
2000270c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
20002710:	4601      	movne	r1, r0
20002712:	0242      	lsls	r2, r0, #9
20002714:	bf06      	itte	eq
20002716:	ea5f 2341 	movseq.w	r3, r1, lsl #9
2000271a:	ea90 0f01 	teqeq	r0, r1
2000271e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
20002722:	4770      	bx	lr

20002724 <__aeabi_ui2f>:
20002724:	f04f 0300 	mov.w	r3, #0
20002728:	e004      	b.n	20002734 <__aeabi_i2f+0x8>
2000272a:	bf00      	nop

2000272c <__aeabi_i2f>:
2000272c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
20002730:	bf48      	it	mi
20002732:	4240      	negmi	r0, r0
20002734:	ea5f 0c00 	movs.w	ip, r0
20002738:	bf08      	it	eq
2000273a:	4770      	bxeq	lr
2000273c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
20002740:	4601      	mov	r1, r0
20002742:	f04f 0000 	mov.w	r0, #0
20002746:	e01c      	b.n	20002782 <__aeabi_l2f+0x2a>

20002748 <__aeabi_ul2f>:
20002748:	ea50 0201 	orrs.w	r2, r0, r1
2000274c:	bf08      	it	eq
2000274e:	4770      	bxeq	lr
20002750:	f04f 0300 	mov.w	r3, #0
20002754:	e00a      	b.n	2000276c <__aeabi_l2f+0x14>
20002756:	bf00      	nop

20002758 <__aeabi_l2f>:
20002758:	ea50 0201 	orrs.w	r2, r0, r1
2000275c:	bf08      	it	eq
2000275e:	4770      	bxeq	lr
20002760:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
20002764:	d502      	bpl.n	2000276c <__aeabi_l2f+0x14>
20002766:	4240      	negs	r0, r0
20002768:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000276c:	ea5f 0c01 	movs.w	ip, r1
20002770:	bf02      	ittt	eq
20002772:	4684      	moveq	ip, r0
20002774:	4601      	moveq	r1, r0
20002776:	2000      	moveq	r0, #0
20002778:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
2000277c:	bf08      	it	eq
2000277e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
20002782:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
20002786:	fabc f28c 	clz	r2, ip
2000278a:	3a08      	subs	r2, #8
2000278c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
20002790:	db10      	blt.n	200027b4 <__aeabi_l2f+0x5c>
20002792:	fa01 fc02 	lsl.w	ip, r1, r2
20002796:	4463      	add	r3, ip
20002798:	fa00 fc02 	lsl.w	ip, r0, r2
2000279c:	f1c2 0220 	rsb	r2, r2, #32
200027a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200027a4:	fa20 f202 	lsr.w	r2, r0, r2
200027a8:	eb43 0002 	adc.w	r0, r3, r2
200027ac:	bf08      	it	eq
200027ae:	f020 0001 	biceq.w	r0, r0, #1
200027b2:	4770      	bx	lr
200027b4:	f102 0220 	add.w	r2, r2, #32
200027b8:	fa01 fc02 	lsl.w	ip, r1, r2
200027bc:	f1c2 0220 	rsb	r2, r2, #32
200027c0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
200027c4:	fa21 f202 	lsr.w	r2, r1, r2
200027c8:	eb43 0002 	adc.w	r0, r3, r2
200027cc:	bf08      	it	eq
200027ce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
200027d2:	4770      	bx	lr

200027d4 <__aeabi_fmul>:
200027d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
200027d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
200027dc:	bf1e      	ittt	ne
200027de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
200027e2:	ea92 0f0c 	teqne	r2, ip
200027e6:	ea93 0f0c 	teqne	r3, ip
200027ea:	d06f      	beq.n	200028cc <__aeabi_fmul+0xf8>
200027ec:	441a      	add	r2, r3
200027ee:	ea80 0c01 	eor.w	ip, r0, r1
200027f2:	0240      	lsls	r0, r0, #9
200027f4:	bf18      	it	ne
200027f6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
200027fa:	d01e      	beq.n	2000283a <__aeabi_fmul+0x66>
200027fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
20002800:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
20002804:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
20002808:	fba0 3101 	umull	r3, r1, r0, r1
2000280c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20002810:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
20002814:	bf3e      	ittt	cc
20002816:	0049      	lslcc	r1, r1, #1
20002818:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
2000281c:	005b      	lslcc	r3, r3, #1
2000281e:	ea40 0001 	orr.w	r0, r0, r1
20002822:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
20002826:	2afd      	cmp	r2, #253	; 0xfd
20002828:	d81d      	bhi.n	20002866 <__aeabi_fmul+0x92>
2000282a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
2000282e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20002832:	bf08      	it	eq
20002834:	f020 0001 	biceq.w	r0, r0, #1
20002838:	4770      	bx	lr
2000283a:	f090 0f00 	teq	r0, #0
2000283e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20002842:	bf08      	it	eq
20002844:	0249      	lsleq	r1, r1, #9
20002846:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
2000284a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
2000284e:	3a7f      	subs	r2, #127	; 0x7f
20002850:	bfc2      	ittt	gt
20002852:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
20002856:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
2000285a:	4770      	bxgt	lr
2000285c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20002860:	f04f 0300 	mov.w	r3, #0
20002864:	3a01      	subs	r2, #1
20002866:	dc5d      	bgt.n	20002924 <__aeabi_fmul+0x150>
20002868:	f112 0f19 	cmn.w	r2, #25
2000286c:	bfdc      	itt	le
2000286e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
20002872:	4770      	bxle	lr
20002874:	f1c2 0200 	rsb	r2, r2, #0
20002878:	0041      	lsls	r1, r0, #1
2000287a:	fa21 f102 	lsr.w	r1, r1, r2
2000287e:	f1c2 0220 	rsb	r2, r2, #32
20002882:	fa00 fc02 	lsl.w	ip, r0, r2
20002886:	ea5f 0031 	movs.w	r0, r1, rrx
2000288a:	f140 0000 	adc.w	r0, r0, #0
2000288e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
20002892:	bf08      	it	eq
20002894:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20002898:	4770      	bx	lr
2000289a:	f092 0f00 	teq	r2, #0
2000289e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
200028a2:	bf02      	ittt	eq
200028a4:	0040      	lsleq	r0, r0, #1
200028a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
200028aa:	3a01      	subeq	r2, #1
200028ac:	d0f9      	beq.n	200028a2 <__aeabi_fmul+0xce>
200028ae:	ea40 000c 	orr.w	r0, r0, ip
200028b2:	f093 0f00 	teq	r3, #0
200028b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200028ba:	bf02      	ittt	eq
200028bc:	0049      	lsleq	r1, r1, #1
200028be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
200028c2:	3b01      	subeq	r3, #1
200028c4:	d0f9      	beq.n	200028ba <__aeabi_fmul+0xe6>
200028c6:	ea41 010c 	orr.w	r1, r1, ip
200028ca:	e78f      	b.n	200027ec <__aeabi_fmul+0x18>
200028cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
200028d0:	ea92 0f0c 	teq	r2, ip
200028d4:	bf18      	it	ne
200028d6:	ea93 0f0c 	teqne	r3, ip
200028da:	d00a      	beq.n	200028f2 <__aeabi_fmul+0x11e>
200028dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
200028e0:	bf18      	it	ne
200028e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
200028e6:	d1d8      	bne.n	2000289a <__aeabi_fmul+0xc6>
200028e8:	ea80 0001 	eor.w	r0, r0, r1
200028ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
200028f0:	4770      	bx	lr
200028f2:	f090 0f00 	teq	r0, #0
200028f6:	bf17      	itett	ne
200028f8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
200028fc:	4608      	moveq	r0, r1
200028fe:	f091 0f00 	teqne	r1, #0
20002902:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
20002906:	d014      	beq.n	20002932 <__aeabi_fmul+0x15e>
20002908:	ea92 0f0c 	teq	r2, ip
2000290c:	d101      	bne.n	20002912 <__aeabi_fmul+0x13e>
2000290e:	0242      	lsls	r2, r0, #9
20002910:	d10f      	bne.n	20002932 <__aeabi_fmul+0x15e>
20002912:	ea93 0f0c 	teq	r3, ip
20002916:	d103      	bne.n	20002920 <__aeabi_fmul+0x14c>
20002918:	024b      	lsls	r3, r1, #9
2000291a:	bf18      	it	ne
2000291c:	4608      	movne	r0, r1
2000291e:	d108      	bne.n	20002932 <__aeabi_fmul+0x15e>
20002920:	ea80 0001 	eor.w	r0, r0, r1
20002924:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20002928:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
2000292c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20002930:	4770      	bx	lr
20002932:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20002936:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
2000293a:	4770      	bx	lr

2000293c <__aeabi_fdiv>:
2000293c:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002940:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
20002944:	bf1e      	ittt	ne
20002946:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
2000294a:	ea92 0f0c 	teqne	r2, ip
2000294e:	ea93 0f0c 	teqne	r3, ip
20002952:	d069      	beq.n	20002a28 <__aeabi_fdiv+0xec>
20002954:	eba2 0203 	sub.w	r2, r2, r3
20002958:	ea80 0c01 	eor.w	ip, r0, r1
2000295c:	0249      	lsls	r1, r1, #9
2000295e:	ea4f 2040 	mov.w	r0, r0, lsl #9
20002962:	d037      	beq.n	200029d4 <__aeabi_fdiv+0x98>
20002964:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
20002968:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
2000296c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
20002970:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
20002974:	428b      	cmp	r3, r1
20002976:	bf38      	it	cc
20002978:	005b      	lslcc	r3, r3, #1
2000297a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
2000297e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
20002982:	428b      	cmp	r3, r1
20002984:	bf24      	itt	cs
20002986:	1a5b      	subcs	r3, r3, r1
20002988:	ea40 000c 	orrcs.w	r0, r0, ip
2000298c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
20002990:	bf24      	itt	cs
20002992:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
20002996:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
2000299a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
2000299e:	bf24      	itt	cs
200029a0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
200029a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200029a8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
200029ac:	bf24      	itt	cs
200029ae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
200029b2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200029b6:	011b      	lsls	r3, r3, #4
200029b8:	bf18      	it	ne
200029ba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
200029be:	d1e0      	bne.n	20002982 <__aeabi_fdiv+0x46>
200029c0:	2afd      	cmp	r2, #253	; 0xfd
200029c2:	f63f af50 	bhi.w	20002866 <__aeabi_fmul+0x92>
200029c6:	428b      	cmp	r3, r1
200029c8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200029cc:	bf08      	it	eq
200029ce:	f020 0001 	biceq.w	r0, r0, #1
200029d2:	4770      	bx	lr
200029d4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
200029d8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
200029dc:	327f      	adds	r2, #127	; 0x7f
200029de:	bfc2      	ittt	gt
200029e0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
200029e4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
200029e8:	4770      	bxgt	lr
200029ea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200029ee:	f04f 0300 	mov.w	r3, #0
200029f2:	3a01      	subs	r2, #1
200029f4:	e737      	b.n	20002866 <__aeabi_fmul+0x92>
200029f6:	f092 0f00 	teq	r2, #0
200029fa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
200029fe:	bf02      	ittt	eq
20002a00:	0040      	lsleq	r0, r0, #1
20002a02:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
20002a06:	3a01      	subeq	r2, #1
20002a08:	d0f9      	beq.n	200029fe <__aeabi_fdiv+0xc2>
20002a0a:	ea40 000c 	orr.w	r0, r0, ip
20002a0e:	f093 0f00 	teq	r3, #0
20002a12:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20002a16:	bf02      	ittt	eq
20002a18:	0049      	lsleq	r1, r1, #1
20002a1a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
20002a1e:	3b01      	subeq	r3, #1
20002a20:	d0f9      	beq.n	20002a16 <__aeabi_fdiv+0xda>
20002a22:	ea41 010c 	orr.w	r1, r1, ip
20002a26:	e795      	b.n	20002954 <__aeabi_fdiv+0x18>
20002a28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20002a2c:	ea92 0f0c 	teq	r2, ip
20002a30:	d108      	bne.n	20002a44 <__aeabi_fdiv+0x108>
20002a32:	0242      	lsls	r2, r0, #9
20002a34:	f47f af7d 	bne.w	20002932 <__aeabi_fmul+0x15e>
20002a38:	ea93 0f0c 	teq	r3, ip
20002a3c:	f47f af70 	bne.w	20002920 <__aeabi_fmul+0x14c>
20002a40:	4608      	mov	r0, r1
20002a42:	e776      	b.n	20002932 <__aeabi_fmul+0x15e>
20002a44:	ea93 0f0c 	teq	r3, ip
20002a48:	d104      	bne.n	20002a54 <__aeabi_fdiv+0x118>
20002a4a:	024b      	lsls	r3, r1, #9
20002a4c:	f43f af4c 	beq.w	200028e8 <__aeabi_fmul+0x114>
20002a50:	4608      	mov	r0, r1
20002a52:	e76e      	b.n	20002932 <__aeabi_fmul+0x15e>
20002a54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20002a58:	bf18      	it	ne
20002a5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
20002a5e:	d1ca      	bne.n	200029f6 <__aeabi_fdiv+0xba>
20002a60:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
20002a64:	f47f af5c 	bne.w	20002920 <__aeabi_fmul+0x14c>
20002a68:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
20002a6c:	f47f af3c 	bne.w	200028e8 <__aeabi_fmul+0x114>
20002a70:	e75f      	b.n	20002932 <__aeabi_fmul+0x15e>
20002a72:	bf00      	nop

20002a74 <__gesf2>:
20002a74:	f04f 3cff 	mov.w	ip, #4294967295
20002a78:	e006      	b.n	20002a88 <__cmpsf2+0x4>
20002a7a:	bf00      	nop

20002a7c <__lesf2>:
20002a7c:	f04f 0c01 	mov.w	ip, #1
20002a80:	e002      	b.n	20002a88 <__cmpsf2+0x4>
20002a82:	bf00      	nop

20002a84 <__cmpsf2>:
20002a84:	f04f 0c01 	mov.w	ip, #1
20002a88:	f84d cd04 	str.w	ip, [sp, #-4]!
20002a8c:	ea4f 0240 	mov.w	r2, r0, lsl #1
20002a90:	ea4f 0341 	mov.w	r3, r1, lsl #1
20002a94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20002a98:	bf18      	it	ne
20002a9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20002a9e:	d011      	beq.n	20002ac4 <__cmpsf2+0x40>
20002aa0:	b001      	add	sp, #4
20002aa2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
20002aa6:	bf18      	it	ne
20002aa8:	ea90 0f01 	teqne	r0, r1
20002aac:	bf58      	it	pl
20002aae:	ebb2 0003 	subspl.w	r0, r2, r3
20002ab2:	bf88      	it	hi
20002ab4:	17c8      	asrhi	r0, r1, #31
20002ab6:	bf38      	it	cc
20002ab8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
20002abc:	bf18      	it	ne
20002abe:	f040 0001 	orrne.w	r0, r0, #1
20002ac2:	4770      	bx	lr
20002ac4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20002ac8:	d102      	bne.n	20002ad0 <__cmpsf2+0x4c>
20002aca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
20002ace:	d105      	bne.n	20002adc <__cmpsf2+0x58>
20002ad0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
20002ad4:	d1e4      	bne.n	20002aa0 <__cmpsf2+0x1c>
20002ad6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
20002ada:	d0e1      	beq.n	20002aa0 <__cmpsf2+0x1c>
20002adc:	f85d 0b04 	ldr.w	r0, [sp], #4
20002ae0:	4770      	bx	lr
20002ae2:	bf00      	nop

20002ae4 <__aeabi_cfrcmple>:
20002ae4:	4684      	mov	ip, r0
20002ae6:	4608      	mov	r0, r1
20002ae8:	4661      	mov	r1, ip
20002aea:	e7ff      	b.n	20002aec <__aeabi_cfcmpeq>

20002aec <__aeabi_cfcmpeq>:
20002aec:	b50f      	push	{r0, r1, r2, r3, lr}
20002aee:	f7ff ffc9 	bl	20002a84 <__cmpsf2>
20002af2:	2800      	cmp	r0, #0
20002af4:	bf48      	it	mi
20002af6:	f110 0f00 	cmnmi.w	r0, #0
20002afa:	bd0f      	pop	{r0, r1, r2, r3, pc}

20002afc <__aeabi_fcmpeq>:
20002afc:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b00:	f7ff fff4 	bl	20002aec <__aeabi_cfcmpeq>
20002b04:	bf0c      	ite	eq
20002b06:	2001      	moveq	r0, #1
20002b08:	2000      	movne	r0, #0
20002b0a:	f85d fb08 	ldr.w	pc, [sp], #8
20002b0e:	bf00      	nop

20002b10 <__aeabi_fcmplt>:
20002b10:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b14:	f7ff ffea 	bl	20002aec <__aeabi_cfcmpeq>
20002b18:	bf34      	ite	cc
20002b1a:	2001      	movcc	r0, #1
20002b1c:	2000      	movcs	r0, #0
20002b1e:	f85d fb08 	ldr.w	pc, [sp], #8
20002b22:	bf00      	nop

20002b24 <__aeabi_fcmple>:
20002b24:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b28:	f7ff ffe0 	bl	20002aec <__aeabi_cfcmpeq>
20002b2c:	bf94      	ite	ls
20002b2e:	2001      	movls	r0, #1
20002b30:	2000      	movhi	r0, #0
20002b32:	f85d fb08 	ldr.w	pc, [sp], #8
20002b36:	bf00      	nop

20002b38 <__aeabi_fcmpge>:
20002b38:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b3c:	f7ff ffd2 	bl	20002ae4 <__aeabi_cfrcmple>
20002b40:	bf94      	ite	ls
20002b42:	2001      	movls	r0, #1
20002b44:	2000      	movhi	r0, #0
20002b46:	f85d fb08 	ldr.w	pc, [sp], #8
20002b4a:	bf00      	nop

20002b4c <__aeabi_fcmpgt>:
20002b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
20002b50:	f7ff ffc8 	bl	20002ae4 <__aeabi_cfrcmple>
20002b54:	bf34      	ite	cc
20002b56:	2001      	movcc	r0, #1
20002b58:	2000      	movcs	r0, #0
20002b5a:	f85d fb08 	ldr.w	pc, [sp], #8
20002b5e:	bf00      	nop

20002b60 <__errno>:
20002b60:	f648 23c4 	movw	r3, #35524	; 0x8ac4
20002b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b68:	6818      	ldr	r0, [r3, #0]
20002b6a:	4770      	bx	lr

20002b6c <__libc_init_array>:
20002b6c:	b570      	push	{r4, r5, r6, lr}
20002b6e:	f648 2698 	movw	r6, #35480	; 0x8a98
20002b72:	f648 2598 	movw	r5, #35480	; 0x8a98
20002b76:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002b7a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002b7e:	1b76      	subs	r6, r6, r5
20002b80:	10b6      	asrs	r6, r6, #2
20002b82:	d006      	beq.n	20002b92 <__libc_init_array+0x26>
20002b84:	2400      	movs	r4, #0
20002b86:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002b8a:	3401      	adds	r4, #1
20002b8c:	4798      	blx	r3
20002b8e:	42a6      	cmp	r6, r4
20002b90:	d8f9      	bhi.n	20002b86 <__libc_init_array+0x1a>
20002b92:	f648 2598 	movw	r5, #35480	; 0x8a98
20002b96:	f648 269c 	movw	r6, #35484	; 0x8a9c
20002b9a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002b9e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002ba2:	1b76      	subs	r6, r6, r5
20002ba4:	f005 ff6c 	bl	20008a80 <_init>
20002ba8:	10b6      	asrs	r6, r6, #2
20002baa:	d006      	beq.n	20002bba <__libc_init_array+0x4e>
20002bac:	2400      	movs	r4, #0
20002bae:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002bb2:	3401      	adds	r4, #1
20002bb4:	4798      	blx	r3
20002bb6:	42a6      	cmp	r6, r4
20002bb8:	d8f9      	bhi.n	20002bae <__libc_init_array+0x42>
20002bba:	bd70      	pop	{r4, r5, r6, pc}

20002bbc <printf>:
20002bbc:	b40f      	push	{r0, r1, r2, r3}
20002bbe:	f648 23c4 	movw	r3, #35524	; 0x8ac4
20002bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bc6:	b510      	push	{r4, lr}
20002bc8:	681c      	ldr	r4, [r3, #0]
20002bca:	b082      	sub	sp, #8
20002bcc:	b124      	cbz	r4, 20002bd8 <printf+0x1c>
20002bce:	69a3      	ldr	r3, [r4, #24]
20002bd0:	b913      	cbnz	r3, 20002bd8 <printf+0x1c>
20002bd2:	4620      	mov	r0, r4
20002bd4:	f002 fe94 	bl	20005900 <__sinit>
20002bd8:	4620      	mov	r0, r4
20002bda:	ac05      	add	r4, sp, #20
20002bdc:	9a04      	ldr	r2, [sp, #16]
20002bde:	4623      	mov	r3, r4
20002be0:	6881      	ldr	r1, [r0, #8]
20002be2:	9401      	str	r4, [sp, #4]
20002be4:	f000 f82a 	bl	20002c3c <_vfprintf_r>
20002be8:	b002      	add	sp, #8
20002bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002bee:	b004      	add	sp, #16
20002bf0:	4770      	bx	lr
20002bf2:	bf00      	nop

20002bf4 <_printf_r>:
20002bf4:	b40e      	push	{r1, r2, r3}
20002bf6:	b510      	push	{r4, lr}
20002bf8:	4604      	mov	r4, r0
20002bfa:	b083      	sub	sp, #12
20002bfc:	b118      	cbz	r0, 20002c06 <_printf_r+0x12>
20002bfe:	6983      	ldr	r3, [r0, #24]
20002c00:	b90b      	cbnz	r3, 20002c06 <_printf_r+0x12>
20002c02:	f002 fe7d 	bl	20005900 <__sinit>
20002c06:	4620      	mov	r0, r4
20002c08:	ac06      	add	r4, sp, #24
20002c0a:	9a05      	ldr	r2, [sp, #20]
20002c0c:	4623      	mov	r3, r4
20002c0e:	6881      	ldr	r1, [r0, #8]
20002c10:	9401      	str	r4, [sp, #4]
20002c12:	f000 f813 	bl	20002c3c <_vfprintf_r>
20002c16:	b003      	add	sp, #12
20002c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002c1c:	b003      	add	sp, #12
20002c1e:	4770      	bx	lr

20002c20 <__sprint_r>:
20002c20:	6893      	ldr	r3, [r2, #8]
20002c22:	b510      	push	{r4, lr}
20002c24:	4614      	mov	r4, r2
20002c26:	b913      	cbnz	r3, 20002c2e <__sprint_r+0xe>
20002c28:	6053      	str	r3, [r2, #4]
20002c2a:	4618      	mov	r0, r3
20002c2c:	bd10      	pop	{r4, pc}
20002c2e:	f002 ffcb 	bl	20005bc8 <__sfvwrite_r>
20002c32:	2300      	movs	r3, #0
20002c34:	6063      	str	r3, [r4, #4]
20002c36:	60a3      	str	r3, [r4, #8]
20002c38:	bd10      	pop	{r4, pc}
20002c3a:	bf00      	nop

20002c3c <_vfprintf_r>:
20002c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002c40:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20002c44:	b083      	sub	sp, #12
20002c46:	460e      	mov	r6, r1
20002c48:	4615      	mov	r5, r2
20002c4a:	469a      	mov	sl, r3
20002c4c:	4681      	mov	r9, r0
20002c4e:	f003 f9ab 	bl	20005fa8 <_localeconv_r>
20002c52:	6800      	ldr	r0, [r0, #0]
20002c54:	901d      	str	r0, [sp, #116]	; 0x74
20002c56:	f1b9 0f00 	cmp.w	r9, #0
20002c5a:	d004      	beq.n	20002c66 <_vfprintf_r+0x2a>
20002c5c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20002c60:	2b00      	cmp	r3, #0
20002c62:	f000 815a 	beq.w	20002f1a <_vfprintf_r+0x2de>
20002c66:	f648 03b0 	movw	r3, #34992	; 0x88b0
20002c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c6e:	429e      	cmp	r6, r3
20002c70:	bf08      	it	eq
20002c72:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20002c76:	d010      	beq.n	20002c9a <_vfprintf_r+0x5e>
20002c78:	f648 03d0 	movw	r3, #35024	; 0x88d0
20002c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c80:	429e      	cmp	r6, r3
20002c82:	bf08      	it	eq
20002c84:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20002c88:	d007      	beq.n	20002c9a <_vfprintf_r+0x5e>
20002c8a:	f648 03f0 	movw	r3, #35056	; 0x88f0
20002c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c92:	429e      	cmp	r6, r3
20002c94:	bf08      	it	eq
20002c96:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20002c9a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20002c9e:	fa1f f38c 	uxth.w	r3, ip
20002ca2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20002ca6:	d109      	bne.n	20002cbc <_vfprintf_r+0x80>
20002ca8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20002cac:	6e72      	ldr	r2, [r6, #100]	; 0x64
20002cae:	f8a6 c00c 	strh.w	ip, [r6, #12]
20002cb2:	fa1f f38c 	uxth.w	r3, ip
20002cb6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20002cba:	6672      	str	r2, [r6, #100]	; 0x64
20002cbc:	f013 0f08 	tst.w	r3, #8
20002cc0:	f001 8301 	beq.w	200042c6 <_vfprintf_r+0x168a>
20002cc4:	6932      	ldr	r2, [r6, #16]
20002cc6:	2a00      	cmp	r2, #0
20002cc8:	f001 82fd 	beq.w	200042c6 <_vfprintf_r+0x168a>
20002ccc:	f003 031a 	and.w	r3, r3, #26
20002cd0:	2b0a      	cmp	r3, #10
20002cd2:	f000 80e0 	beq.w	20002e96 <_vfprintf_r+0x25a>
20002cd6:	2200      	movs	r2, #0
20002cd8:	9212      	str	r2, [sp, #72]	; 0x48
20002cda:	921a      	str	r2, [sp, #104]	; 0x68
20002cdc:	2300      	movs	r3, #0
20002cde:	921c      	str	r2, [sp, #112]	; 0x70
20002ce0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002ce4:	9211      	str	r2, [sp, #68]	; 0x44
20002ce6:	3404      	adds	r4, #4
20002ce8:	9219      	str	r2, [sp, #100]	; 0x64
20002cea:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20002cee:	931b      	str	r3, [sp, #108]	; 0x6c
20002cf0:	3204      	adds	r2, #4
20002cf2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20002cf6:	3228      	adds	r2, #40	; 0x28
20002cf8:	3303      	adds	r3, #3
20002cfa:	9218      	str	r2, [sp, #96]	; 0x60
20002cfc:	9307      	str	r3, [sp, #28]
20002cfe:	2300      	movs	r3, #0
20002d00:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20002d04:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002d08:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002d0c:	782b      	ldrb	r3, [r5, #0]
20002d0e:	1e1a      	subs	r2, r3, #0
20002d10:	bf18      	it	ne
20002d12:	2201      	movne	r2, #1
20002d14:	2b25      	cmp	r3, #37	; 0x25
20002d16:	bf0c      	ite	eq
20002d18:	2200      	moveq	r2, #0
20002d1a:	f002 0201 	andne.w	r2, r2, #1
20002d1e:	b332      	cbz	r2, 20002d6e <_vfprintf_r+0x132>
20002d20:	462f      	mov	r7, r5
20002d22:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20002d26:	1e1a      	subs	r2, r3, #0
20002d28:	bf18      	it	ne
20002d2a:	2201      	movne	r2, #1
20002d2c:	2b25      	cmp	r3, #37	; 0x25
20002d2e:	bf0c      	ite	eq
20002d30:	2200      	moveq	r2, #0
20002d32:	f002 0201 	andne.w	r2, r2, #1
20002d36:	2a00      	cmp	r2, #0
20002d38:	d1f3      	bne.n	20002d22 <_vfprintf_r+0xe6>
20002d3a:	ebb7 0805 	subs.w	r8, r7, r5
20002d3e:	bf08      	it	eq
20002d40:	463d      	moveq	r5, r7
20002d42:	d014      	beq.n	20002d6e <_vfprintf_r+0x132>
20002d44:	f8c4 8004 	str.w	r8, [r4, #4]
20002d48:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002d4c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002d50:	3301      	adds	r3, #1
20002d52:	6025      	str	r5, [r4, #0]
20002d54:	2b07      	cmp	r3, #7
20002d56:	4442      	add	r2, r8
20002d58:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002d5c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002d60:	dc78      	bgt.n	20002e54 <_vfprintf_r+0x218>
20002d62:	3408      	adds	r4, #8
20002d64:	9811      	ldr	r0, [sp, #68]	; 0x44
20002d66:	463d      	mov	r5, r7
20002d68:	4440      	add	r0, r8
20002d6a:	9011      	str	r0, [sp, #68]	; 0x44
20002d6c:	783b      	ldrb	r3, [r7, #0]
20002d6e:	2b00      	cmp	r3, #0
20002d70:	d07c      	beq.n	20002e6c <_vfprintf_r+0x230>
20002d72:	1c6b      	adds	r3, r5, #1
20002d74:	f04f 37ff 	mov.w	r7, #4294967295
20002d78:	202b      	movs	r0, #43	; 0x2b
20002d7a:	f04f 0c20 	mov.w	ip, #32
20002d7e:	2100      	movs	r1, #0
20002d80:	f04f 0200 	mov.w	r2, #0
20002d84:	910f      	str	r1, [sp, #60]	; 0x3c
20002d86:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20002d8a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20002d8e:	786a      	ldrb	r2, [r5, #1]
20002d90:	910a      	str	r1, [sp, #40]	; 0x28
20002d92:	1c5d      	adds	r5, r3, #1
20002d94:	f1a2 0320 	sub.w	r3, r2, #32
20002d98:	2b58      	cmp	r3, #88	; 0x58
20002d9a:	f200 8286 	bhi.w	200032aa <_vfprintf_r+0x66e>
20002d9e:	e8df f013 	tbh	[pc, r3, lsl #1]
20002da2:	0298      	.short	0x0298
20002da4:	02840284 	.word	0x02840284
20002da8:	028402a4 	.word	0x028402a4
20002dac:	02840284 	.word	0x02840284
20002db0:	02840284 	.word	0x02840284
20002db4:	02ad0284 	.word	0x02ad0284
20002db8:	028402ba 	.word	0x028402ba
20002dbc:	02ca02c1 	.word	0x02ca02c1
20002dc0:	02e70284 	.word	0x02e70284
20002dc4:	02f002f0 	.word	0x02f002f0
20002dc8:	02f002f0 	.word	0x02f002f0
20002dcc:	02f002f0 	.word	0x02f002f0
20002dd0:	02f002f0 	.word	0x02f002f0
20002dd4:	028402f0 	.word	0x028402f0
20002dd8:	02840284 	.word	0x02840284
20002ddc:	02840284 	.word	0x02840284
20002de0:	02840284 	.word	0x02840284
20002de4:	02840284 	.word	0x02840284
20002de8:	03040284 	.word	0x03040284
20002dec:	02840326 	.word	0x02840326
20002df0:	02840326 	.word	0x02840326
20002df4:	02840284 	.word	0x02840284
20002df8:	036a0284 	.word	0x036a0284
20002dfc:	02840284 	.word	0x02840284
20002e00:	02840481 	.word	0x02840481
20002e04:	02840284 	.word	0x02840284
20002e08:	02840284 	.word	0x02840284
20002e0c:	02840414 	.word	0x02840414
20002e10:	042f0284 	.word	0x042f0284
20002e14:	02840284 	.word	0x02840284
20002e18:	02840284 	.word	0x02840284
20002e1c:	02840284 	.word	0x02840284
20002e20:	02840284 	.word	0x02840284
20002e24:	02840284 	.word	0x02840284
20002e28:	0465044f 	.word	0x0465044f
20002e2c:	03260326 	.word	0x03260326
20002e30:	03730326 	.word	0x03730326
20002e34:	02840465 	.word	0x02840465
20002e38:	03790284 	.word	0x03790284
20002e3c:	03850284 	.word	0x03850284
20002e40:	03ad0396 	.word	0x03ad0396
20002e44:	0284040a 	.word	0x0284040a
20002e48:	028403cc 	.word	0x028403cc
20002e4c:	028403f4 	.word	0x028403f4
20002e50:	00c00284 	.word	0x00c00284
20002e54:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20002e58:	4648      	mov	r0, r9
20002e5a:	4631      	mov	r1, r6
20002e5c:	320c      	adds	r2, #12
20002e5e:	f7ff fedf 	bl	20002c20 <__sprint_r>
20002e62:	b958      	cbnz	r0, 20002e7c <_vfprintf_r+0x240>
20002e64:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002e68:	3404      	adds	r4, #4
20002e6a:	e77b      	b.n	20002d64 <_vfprintf_r+0x128>
20002e6c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002e70:	2b00      	cmp	r3, #0
20002e72:	f041 8192 	bne.w	2000419a <_vfprintf_r+0x155e>
20002e76:	2300      	movs	r3, #0
20002e78:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002e7c:	89b3      	ldrh	r3, [r6, #12]
20002e7e:	f013 0f40 	tst.w	r3, #64	; 0x40
20002e82:	d002      	beq.n	20002e8a <_vfprintf_r+0x24e>
20002e84:	f04f 30ff 	mov.w	r0, #4294967295
20002e88:	9011      	str	r0, [sp, #68]	; 0x44
20002e8a:	9811      	ldr	r0, [sp, #68]	; 0x44
20002e8c:	b05f      	add	sp, #380	; 0x17c
20002e8e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20002e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002e96:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20002e9a:	2b00      	cmp	r3, #0
20002e9c:	f6ff af1b 	blt.w	20002cd6 <_vfprintf_r+0x9a>
20002ea0:	6a37      	ldr	r7, [r6, #32]
20002ea2:	f02c 0c02 	bic.w	ip, ip, #2
20002ea6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20002eaa:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20002eae:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20002eb2:	340c      	adds	r4, #12
20002eb4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20002eb8:	462a      	mov	r2, r5
20002eba:	4653      	mov	r3, sl
20002ebc:	4648      	mov	r0, r9
20002ebe:	4621      	mov	r1, r4
20002ec0:	ad1f      	add	r5, sp, #124	; 0x7c
20002ec2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20002ec6:	2700      	movs	r7, #0
20002ec8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20002ecc:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20002ed0:	f44f 6580 	mov.w	r5, #1024	; 0x400
20002ed4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20002ed8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20002edc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20002ee0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20002ee4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20002ee8:	f7ff fea8 	bl	20002c3c <_vfprintf_r>
20002eec:	2800      	cmp	r0, #0
20002eee:	9011      	str	r0, [sp, #68]	; 0x44
20002ef0:	db09      	blt.n	20002f06 <_vfprintf_r+0x2ca>
20002ef2:	4621      	mov	r1, r4
20002ef4:	4648      	mov	r0, r9
20002ef6:	f002 fb93 	bl	20005620 <_fflush_r>
20002efa:	9911      	ldr	r1, [sp, #68]	; 0x44
20002efc:	42b8      	cmp	r0, r7
20002efe:	bf18      	it	ne
20002f00:	f04f 31ff 	movne.w	r1, #4294967295
20002f04:	9111      	str	r1, [sp, #68]	; 0x44
20002f06:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20002f0a:	f013 0f40 	tst.w	r3, #64	; 0x40
20002f0e:	d0bc      	beq.n	20002e8a <_vfprintf_r+0x24e>
20002f10:	89b3      	ldrh	r3, [r6, #12]
20002f12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002f16:	81b3      	strh	r3, [r6, #12]
20002f18:	e7b7      	b.n	20002e8a <_vfprintf_r+0x24e>
20002f1a:	4648      	mov	r0, r9
20002f1c:	f002 fcf0 	bl	20005900 <__sinit>
20002f20:	e6a1      	b.n	20002c66 <_vfprintf_r+0x2a>
20002f22:	980a      	ldr	r0, [sp, #40]	; 0x28
20002f24:	f648 0c80 	movw	ip, #34944	; 0x8880
20002f28:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20002f2c:	9216      	str	r2, [sp, #88]	; 0x58
20002f2e:	f010 0f20 	tst.w	r0, #32
20002f32:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20002f36:	f000 836e 	beq.w	20003616 <_vfprintf_r+0x9da>
20002f3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002f3c:	1dcb      	adds	r3, r1, #7
20002f3e:	f023 0307 	bic.w	r3, r3, #7
20002f42:	f103 0208 	add.w	r2, r3, #8
20002f46:	920b      	str	r2, [sp, #44]	; 0x2c
20002f48:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002f4c:	ea5a 020b 	orrs.w	r2, sl, fp
20002f50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002f52:	bf0c      	ite	eq
20002f54:	2200      	moveq	r2, #0
20002f56:	2201      	movne	r2, #1
20002f58:	4213      	tst	r3, r2
20002f5a:	f040 866b 	bne.w	20003c34 <_vfprintf_r+0xff8>
20002f5e:	2302      	movs	r3, #2
20002f60:	f04f 0100 	mov.w	r1, #0
20002f64:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20002f68:	2f00      	cmp	r7, #0
20002f6a:	bfa2      	ittt	ge
20002f6c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20002f70:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002f74:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20002f78:	2f00      	cmp	r7, #0
20002f7a:	bf18      	it	ne
20002f7c:	f042 0201 	orrne.w	r2, r2, #1
20002f80:	2a00      	cmp	r2, #0
20002f82:	f000 841e 	beq.w	200037c2 <_vfprintf_r+0xb86>
20002f86:	2b01      	cmp	r3, #1
20002f88:	f000 85de 	beq.w	20003b48 <_vfprintf_r+0xf0c>
20002f8c:	2b02      	cmp	r3, #2
20002f8e:	f000 85c1 	beq.w	20003b14 <_vfprintf_r+0xed8>
20002f92:	9918      	ldr	r1, [sp, #96]	; 0x60
20002f94:	9113      	str	r1, [sp, #76]	; 0x4c
20002f96:	ea4f 08da 	mov.w	r8, sl, lsr #3
20002f9a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20002f9e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20002fa2:	f00a 0007 	and.w	r0, sl, #7
20002fa6:	46e3      	mov	fp, ip
20002fa8:	46c2      	mov	sl, r8
20002faa:	3030      	adds	r0, #48	; 0x30
20002fac:	ea5a 020b 	orrs.w	r2, sl, fp
20002fb0:	f801 0d01 	strb.w	r0, [r1, #-1]!
20002fb4:	d1ef      	bne.n	20002f96 <_vfprintf_r+0x35a>
20002fb6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002fba:	9113      	str	r1, [sp, #76]	; 0x4c
20002fbc:	f01c 0f01 	tst.w	ip, #1
20002fc0:	f040 868c 	bne.w	20003cdc <_vfprintf_r+0x10a0>
20002fc4:	9818      	ldr	r0, [sp, #96]	; 0x60
20002fc6:	1a40      	subs	r0, r0, r1
20002fc8:	9010      	str	r0, [sp, #64]	; 0x40
20002fca:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002fce:	9a10      	ldr	r2, [sp, #64]	; 0x40
20002fd0:	9717      	str	r7, [sp, #92]	; 0x5c
20002fd2:	42ba      	cmp	r2, r7
20002fd4:	bfb8      	it	lt
20002fd6:	463a      	movlt	r2, r7
20002fd8:	920c      	str	r2, [sp, #48]	; 0x30
20002fda:	b113      	cbz	r3, 20002fe2 <_vfprintf_r+0x3a6>
20002fdc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002fde:	3201      	adds	r2, #1
20002fe0:	920c      	str	r2, [sp, #48]	; 0x30
20002fe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002fe4:	980a      	ldr	r0, [sp, #40]	; 0x28
20002fe6:	f013 0302 	ands.w	r3, r3, #2
20002fea:	9315      	str	r3, [sp, #84]	; 0x54
20002fec:	bf1e      	ittt	ne
20002fee:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20002ff2:	f10c 0c02 	addne.w	ip, ip, #2
20002ff6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20002ffa:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20002ffe:	9014      	str	r0, [sp, #80]	; 0x50
20003000:	d14d      	bne.n	2000309e <_vfprintf_r+0x462>
20003002:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003004:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003006:	1a8f      	subs	r7, r1, r2
20003008:	2f00      	cmp	r7, #0
2000300a:	dd48      	ble.n	2000309e <_vfprintf_r+0x462>
2000300c:	2f10      	cmp	r7, #16
2000300e:	f648 083c 	movw	r8, #34876	; 0x883c
20003012:	bfd8      	it	le
20003014:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20003018:	dd30      	ble.n	2000307c <_vfprintf_r+0x440>
2000301a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000301e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003022:	4643      	mov	r3, r8
20003024:	f04f 0a10 	mov.w	sl, #16
20003028:	46a8      	mov	r8, r5
2000302a:	f10b 0b0c 	add.w	fp, fp, #12
2000302e:	461d      	mov	r5, r3
20003030:	e002      	b.n	20003038 <_vfprintf_r+0x3fc>
20003032:	3f10      	subs	r7, #16
20003034:	2f10      	cmp	r7, #16
20003036:	dd1e      	ble.n	20003076 <_vfprintf_r+0x43a>
20003038:	f8c4 a004 	str.w	sl, [r4, #4]
2000303c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003040:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003044:	3301      	adds	r3, #1
20003046:	6025      	str	r5, [r4, #0]
20003048:	3210      	adds	r2, #16
2000304a:	2b07      	cmp	r3, #7
2000304c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003050:	f104 0408 	add.w	r4, r4, #8
20003054:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003058:	ddeb      	ble.n	20003032 <_vfprintf_r+0x3f6>
2000305a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000305e:	4648      	mov	r0, r9
20003060:	4631      	mov	r1, r6
20003062:	465a      	mov	r2, fp
20003064:	3404      	adds	r4, #4
20003066:	f7ff fddb 	bl	20002c20 <__sprint_r>
2000306a:	2800      	cmp	r0, #0
2000306c:	f47f af06 	bne.w	20002e7c <_vfprintf_r+0x240>
20003070:	3f10      	subs	r7, #16
20003072:	2f10      	cmp	r7, #16
20003074:	dce0      	bgt.n	20003038 <_vfprintf_r+0x3fc>
20003076:	462b      	mov	r3, r5
20003078:	4645      	mov	r5, r8
2000307a:	4698      	mov	r8, r3
2000307c:	6067      	str	r7, [r4, #4]
2000307e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003082:	f8c4 8000 	str.w	r8, [r4]
20003086:	1c5a      	adds	r2, r3, #1
20003088:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000308c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003090:	19db      	adds	r3, r3, r7
20003092:	2a07      	cmp	r2, #7
20003094:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003098:	f300 858a 	bgt.w	20003bb0 <_vfprintf_r+0xf74>
2000309c:	3408      	adds	r4, #8
2000309e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200030a2:	b19b      	cbz	r3, 200030cc <_vfprintf_r+0x490>
200030a4:	2301      	movs	r3, #1
200030a6:	6063      	str	r3, [r4, #4]
200030a8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200030ac:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200030b0:	3207      	adds	r2, #7
200030b2:	6022      	str	r2, [r4, #0]
200030b4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200030b8:	3301      	adds	r3, #1
200030ba:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200030be:	3201      	adds	r2, #1
200030c0:	2b07      	cmp	r3, #7
200030c2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200030c6:	f300 84b6 	bgt.w	20003a36 <_vfprintf_r+0xdfa>
200030ca:	3408      	adds	r4, #8
200030cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
200030ce:	b19b      	cbz	r3, 200030f8 <_vfprintf_r+0x4bc>
200030d0:	2302      	movs	r3, #2
200030d2:	6063      	str	r3, [r4, #4]
200030d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200030d8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200030dc:	3204      	adds	r2, #4
200030de:	6022      	str	r2, [r4, #0]
200030e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200030e4:	3301      	adds	r3, #1
200030e6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200030ea:	3202      	adds	r2, #2
200030ec:	2b07      	cmp	r3, #7
200030ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200030f2:	f300 84af 	bgt.w	20003a54 <_vfprintf_r+0xe18>
200030f6:	3408      	adds	r4, #8
200030f8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200030fc:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20003100:	f000 8376 	beq.w	200037f0 <_vfprintf_r+0xbb4>
20003104:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20003106:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003108:	1a9f      	subs	r7, r3, r2
2000310a:	2f00      	cmp	r7, #0
2000310c:	dd43      	ble.n	20003196 <_vfprintf_r+0x55a>
2000310e:	2f10      	cmp	r7, #16
20003110:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20003ca0 <_vfprintf_r+0x1064>
20003114:	dd2e      	ble.n	20003174 <_vfprintf_r+0x538>
20003116:	4643      	mov	r3, r8
20003118:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000311c:	46a8      	mov	r8, r5
2000311e:	f04f 0a10 	mov.w	sl, #16
20003122:	f10b 0b0c 	add.w	fp, fp, #12
20003126:	461d      	mov	r5, r3
20003128:	e002      	b.n	20003130 <_vfprintf_r+0x4f4>
2000312a:	3f10      	subs	r7, #16
2000312c:	2f10      	cmp	r7, #16
2000312e:	dd1e      	ble.n	2000316e <_vfprintf_r+0x532>
20003130:	f8c4 a004 	str.w	sl, [r4, #4]
20003134:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003138:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000313c:	3301      	adds	r3, #1
2000313e:	6025      	str	r5, [r4, #0]
20003140:	3210      	adds	r2, #16
20003142:	2b07      	cmp	r3, #7
20003144:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003148:	f104 0408 	add.w	r4, r4, #8
2000314c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003150:	ddeb      	ble.n	2000312a <_vfprintf_r+0x4ee>
20003152:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003156:	4648      	mov	r0, r9
20003158:	4631      	mov	r1, r6
2000315a:	465a      	mov	r2, fp
2000315c:	3404      	adds	r4, #4
2000315e:	f7ff fd5f 	bl	20002c20 <__sprint_r>
20003162:	2800      	cmp	r0, #0
20003164:	f47f ae8a 	bne.w	20002e7c <_vfprintf_r+0x240>
20003168:	3f10      	subs	r7, #16
2000316a:	2f10      	cmp	r7, #16
2000316c:	dce0      	bgt.n	20003130 <_vfprintf_r+0x4f4>
2000316e:	462b      	mov	r3, r5
20003170:	4645      	mov	r5, r8
20003172:	4698      	mov	r8, r3
20003174:	6067      	str	r7, [r4, #4]
20003176:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000317a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000317e:	3301      	adds	r3, #1
20003180:	f8c4 8000 	str.w	r8, [r4]
20003184:	19d2      	adds	r2, r2, r7
20003186:	2b07      	cmp	r3, #7
20003188:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000318c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003190:	f300 8442 	bgt.w	20003a18 <_vfprintf_r+0xddc>
20003194:	3408      	adds	r4, #8
20003196:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000319a:	f41c 7f80 	tst.w	ip, #256	; 0x100
2000319e:	f040 829d 	bne.w	200036dc <_vfprintf_r+0xaa0>
200031a2:	9810      	ldr	r0, [sp, #64]	; 0x40
200031a4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200031a6:	6060      	str	r0, [r4, #4]
200031a8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200031ac:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200031b0:	3301      	adds	r3, #1
200031b2:	6021      	str	r1, [r4, #0]
200031b4:	1812      	adds	r2, r2, r0
200031b6:	2b07      	cmp	r3, #7
200031b8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200031bc:	bfd8      	it	le
200031be:	f104 0308 	addle.w	r3, r4, #8
200031c2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200031c6:	f300 839b 	bgt.w	20003900 <_vfprintf_r+0xcc4>
200031ca:	990a      	ldr	r1, [sp, #40]	; 0x28
200031cc:	f011 0f04 	tst.w	r1, #4
200031d0:	d055      	beq.n	2000327e <_vfprintf_r+0x642>
200031d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200031d4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200031d8:	ebcc 0702 	rsb	r7, ip, r2
200031dc:	2f00      	cmp	r7, #0
200031de:	dd4e      	ble.n	2000327e <_vfprintf_r+0x642>
200031e0:	2f10      	cmp	r7, #16
200031e2:	f648 083c 	movw	r8, #34876	; 0x883c
200031e6:	bfd8      	it	le
200031e8:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200031ec:	dd2e      	ble.n	2000324c <_vfprintf_r+0x610>
200031ee:	f2c2 0800 	movt	r8, #8192	; 0x2000
200031f2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200031f6:	4642      	mov	r2, r8
200031f8:	2410      	movs	r4, #16
200031fa:	46a8      	mov	r8, r5
200031fc:	f10a 0a0c 	add.w	sl, sl, #12
20003200:	4615      	mov	r5, r2
20003202:	e002      	b.n	2000320a <_vfprintf_r+0x5ce>
20003204:	3f10      	subs	r7, #16
20003206:	2f10      	cmp	r7, #16
20003208:	dd1d      	ble.n	20003246 <_vfprintf_r+0x60a>
2000320a:	605c      	str	r4, [r3, #4]
2000320c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003210:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003214:	3201      	adds	r2, #1
20003216:	601d      	str	r5, [r3, #0]
20003218:	3110      	adds	r1, #16
2000321a:	2a07      	cmp	r2, #7
2000321c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003220:	f103 0308 	add.w	r3, r3, #8
20003224:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003228:	ddec      	ble.n	20003204 <_vfprintf_r+0x5c8>
2000322a:	4648      	mov	r0, r9
2000322c:	4631      	mov	r1, r6
2000322e:	4652      	mov	r2, sl
20003230:	f7ff fcf6 	bl	20002c20 <__sprint_r>
20003234:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003238:	3304      	adds	r3, #4
2000323a:	2800      	cmp	r0, #0
2000323c:	f47f ae1e 	bne.w	20002e7c <_vfprintf_r+0x240>
20003240:	3f10      	subs	r7, #16
20003242:	2f10      	cmp	r7, #16
20003244:	dce1      	bgt.n	2000320a <_vfprintf_r+0x5ce>
20003246:	462a      	mov	r2, r5
20003248:	4645      	mov	r5, r8
2000324a:	4690      	mov	r8, r2
2000324c:	605f      	str	r7, [r3, #4]
2000324e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003252:	f8c3 8000 	str.w	r8, [r3]
20003256:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000325a:	3201      	adds	r2, #1
2000325c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003260:	18fb      	adds	r3, r7, r3
20003262:	2a07      	cmp	r2, #7
20003264:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003268:	dd0b      	ble.n	20003282 <_vfprintf_r+0x646>
2000326a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000326e:	4648      	mov	r0, r9
20003270:	4631      	mov	r1, r6
20003272:	320c      	adds	r2, #12
20003274:	f7ff fcd4 	bl	20002c20 <__sprint_r>
20003278:	2800      	cmp	r0, #0
2000327a:	f47f adff 	bne.w	20002e7c <_vfprintf_r+0x240>
2000327e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003282:	9811      	ldr	r0, [sp, #68]	; 0x44
20003284:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003286:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003288:	428a      	cmp	r2, r1
2000328a:	bfac      	ite	ge
2000328c:	1880      	addge	r0, r0, r2
2000328e:	1840      	addlt	r0, r0, r1
20003290:	9011      	str	r0, [sp, #68]	; 0x44
20003292:	2b00      	cmp	r3, #0
20003294:	f040 8342 	bne.w	2000391c <_vfprintf_r+0xce0>
20003298:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000329c:	2300      	movs	r3, #0
2000329e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200032a2:	3404      	adds	r4, #4
200032a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200032a8:	e530      	b.n	20002d0c <_vfprintf_r+0xd0>
200032aa:	9216      	str	r2, [sp, #88]	; 0x58
200032ac:	2a00      	cmp	r2, #0
200032ae:	f43f addd 	beq.w	20002e6c <_vfprintf_r+0x230>
200032b2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200032b6:	2301      	movs	r3, #1
200032b8:	f04f 0c00 	mov.w	ip, #0
200032bc:	3004      	adds	r0, #4
200032be:	930c      	str	r3, [sp, #48]	; 0x30
200032c0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200032c4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200032c8:	9013      	str	r0, [sp, #76]	; 0x4c
200032ca:	9310      	str	r3, [sp, #64]	; 0x40
200032cc:	2100      	movs	r1, #0
200032ce:	9117      	str	r1, [sp, #92]	; 0x5c
200032d0:	e687      	b.n	20002fe2 <_vfprintf_r+0x3a6>
200032d2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200032d6:	2b00      	cmp	r3, #0
200032d8:	f040 852b 	bne.w	20003d32 <_vfprintf_r+0x10f6>
200032dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200032de:	462b      	mov	r3, r5
200032e0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200032e4:	782a      	ldrb	r2, [r5, #0]
200032e6:	910b      	str	r1, [sp, #44]	; 0x2c
200032e8:	e553      	b.n	20002d92 <_vfprintf_r+0x156>
200032ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
200032ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200032ee:	f043 0301 	orr.w	r3, r3, #1
200032f2:	930a      	str	r3, [sp, #40]	; 0x28
200032f4:	462b      	mov	r3, r5
200032f6:	782a      	ldrb	r2, [r5, #0]
200032f8:	910b      	str	r1, [sp, #44]	; 0x2c
200032fa:	e54a      	b.n	20002d92 <_vfprintf_r+0x156>
200032fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200032fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003300:	6809      	ldr	r1, [r1, #0]
20003302:	910f      	str	r1, [sp, #60]	; 0x3c
20003304:	1d11      	adds	r1, r2, #4
20003306:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20003308:	2b00      	cmp	r3, #0
2000330a:	f2c0 8780 	blt.w	2000420e <_vfprintf_r+0x15d2>
2000330e:	782a      	ldrb	r2, [r5, #0]
20003310:	462b      	mov	r3, r5
20003312:	910b      	str	r1, [sp, #44]	; 0x2c
20003314:	e53d      	b.n	20002d92 <_vfprintf_r+0x156>
20003316:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003318:	462b      	mov	r3, r5
2000331a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000331e:	782a      	ldrb	r2, [r5, #0]
20003320:	910b      	str	r1, [sp, #44]	; 0x2c
20003322:	e536      	b.n	20002d92 <_vfprintf_r+0x156>
20003324:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003328:	f043 0304 	orr.w	r3, r3, #4
2000332c:	930a      	str	r3, [sp, #40]	; 0x28
2000332e:	462b      	mov	r3, r5
20003330:	782a      	ldrb	r2, [r5, #0]
20003332:	910b      	str	r1, [sp, #44]	; 0x2c
20003334:	e52d      	b.n	20002d92 <_vfprintf_r+0x156>
20003336:	462b      	mov	r3, r5
20003338:	f813 2b01 	ldrb.w	r2, [r3], #1
2000333c:	2a2a      	cmp	r2, #42	; 0x2a
2000333e:	f001 80cd 	beq.w	200044dc <_vfprintf_r+0x18a0>
20003342:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003346:	2909      	cmp	r1, #9
20003348:	f201 8037 	bhi.w	200043ba <_vfprintf_r+0x177e>
2000334c:	3502      	adds	r5, #2
2000334e:	2700      	movs	r7, #0
20003350:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20003354:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20003358:	462b      	mov	r3, r5
2000335a:	3501      	adds	r5, #1
2000335c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20003360:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003364:	2909      	cmp	r1, #9
20003366:	d9f3      	bls.n	20003350 <_vfprintf_r+0x714>
20003368:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
2000336c:	461d      	mov	r5, r3
2000336e:	e511      	b.n	20002d94 <_vfprintf_r+0x158>
20003370:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003372:	462b      	mov	r3, r5
20003374:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003376:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000337a:	920a      	str	r2, [sp, #40]	; 0x28
2000337c:	782a      	ldrb	r2, [r5, #0]
2000337e:	910b      	str	r1, [sp, #44]	; 0x2c
20003380:	e507      	b.n	20002d92 <_vfprintf_r+0x156>
20003382:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003386:	f04f 0800 	mov.w	r8, #0
2000338a:	462b      	mov	r3, r5
2000338c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20003390:	f813 2b01 	ldrb.w	r2, [r3], #1
20003394:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20003398:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000339c:	461d      	mov	r5, r3
2000339e:	2909      	cmp	r1, #9
200033a0:	d9f3      	bls.n	2000338a <_vfprintf_r+0x74e>
200033a2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200033a6:	461d      	mov	r5, r3
200033a8:	e4f4      	b.n	20002d94 <_vfprintf_r+0x158>
200033aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200033ac:	9216      	str	r2, [sp, #88]	; 0x58
200033ae:	f043 0310 	orr.w	r3, r3, #16
200033b2:	930a      	str	r3, [sp, #40]	; 0x28
200033b4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200033b8:	f01c 0f20 	tst.w	ip, #32
200033bc:	f000 815d 	beq.w	2000367a <_vfprintf_r+0xa3e>
200033c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
200033c2:	1dc3      	adds	r3, r0, #7
200033c4:	f023 0307 	bic.w	r3, r3, #7
200033c8:	f103 0108 	add.w	r1, r3, #8
200033cc:	910b      	str	r1, [sp, #44]	; 0x2c
200033ce:	e9d3 ab00 	ldrd	sl, fp, [r3]
200033d2:	f1ba 0f00 	cmp.w	sl, #0
200033d6:	f17b 0200 	sbcs.w	r2, fp, #0
200033da:	f2c0 849b 	blt.w	20003d14 <_vfprintf_r+0x10d8>
200033de:	ea5a 030b 	orrs.w	r3, sl, fp
200033e2:	f04f 0301 	mov.w	r3, #1
200033e6:	bf0c      	ite	eq
200033e8:	2200      	moveq	r2, #0
200033ea:	2201      	movne	r2, #1
200033ec:	e5bc      	b.n	20002f68 <_vfprintf_r+0x32c>
200033ee:	980a      	ldr	r0, [sp, #40]	; 0x28
200033f0:	9216      	str	r2, [sp, #88]	; 0x58
200033f2:	f010 0f08 	tst.w	r0, #8
200033f6:	f000 84ed 	beq.w	20003dd4 <_vfprintf_r+0x1198>
200033fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200033fc:	1dcb      	adds	r3, r1, #7
200033fe:	f023 0307 	bic.w	r3, r3, #7
20003402:	f103 0208 	add.w	r2, r3, #8
20003406:	920b      	str	r2, [sp, #44]	; 0x2c
20003408:	f8d3 8004 	ldr.w	r8, [r3, #4]
2000340c:	f8d3 a000 	ldr.w	sl, [r3]
20003410:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003414:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003418:	4650      	mov	r0, sl
2000341a:	4641      	mov	r1, r8
2000341c:	f004 f99a 	bl	20007754 <__isinfd>
20003420:	4683      	mov	fp, r0
20003422:	2800      	cmp	r0, #0
20003424:	f000 8599 	beq.w	20003f5a <_vfprintf_r+0x131e>
20003428:	4650      	mov	r0, sl
2000342a:	2200      	movs	r2, #0
2000342c:	2300      	movs	r3, #0
2000342e:	4641      	mov	r1, r8
20003430:	f7ff f82a 	bl	20002488 <__aeabi_dcmplt>
20003434:	2800      	cmp	r0, #0
20003436:	f040 850b 	bne.w	20003e50 <_vfprintf_r+0x1214>
2000343a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000343e:	f648 0174 	movw	r1, #34932	; 0x8874
20003442:	f648 0270 	movw	r2, #34928	; 0x8870
20003446:	9816      	ldr	r0, [sp, #88]	; 0x58
20003448:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000344c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003450:	f04f 0c03 	mov.w	ip, #3
20003454:	2847      	cmp	r0, #71	; 0x47
20003456:	bfd8      	it	le
20003458:	4611      	movle	r1, r2
2000345a:	9113      	str	r1, [sp, #76]	; 0x4c
2000345c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000345e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003462:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20003466:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000346a:	910a      	str	r1, [sp, #40]	; 0x28
2000346c:	f04f 0c00 	mov.w	ip, #0
20003470:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20003474:	e5b1      	b.n	20002fda <_vfprintf_r+0x39e>
20003476:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000347a:	f043 0308 	orr.w	r3, r3, #8
2000347e:	930a      	str	r3, [sp, #40]	; 0x28
20003480:	462b      	mov	r3, r5
20003482:	782a      	ldrb	r2, [r5, #0]
20003484:	910b      	str	r1, [sp, #44]	; 0x2c
20003486:	e484      	b.n	20002d92 <_vfprintf_r+0x156>
20003488:	990a      	ldr	r1, [sp, #40]	; 0x28
2000348a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
2000348e:	910a      	str	r1, [sp, #40]	; 0x28
20003490:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003492:	e73c      	b.n	2000330e <_vfprintf_r+0x6d2>
20003494:	782a      	ldrb	r2, [r5, #0]
20003496:	2a6c      	cmp	r2, #108	; 0x6c
20003498:	f000 8555 	beq.w	20003f46 <_vfprintf_r+0x130a>
2000349c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000349e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200034a0:	910b      	str	r1, [sp, #44]	; 0x2c
200034a2:	f043 0310 	orr.w	r3, r3, #16
200034a6:	930a      	str	r3, [sp, #40]	; 0x28
200034a8:	462b      	mov	r3, r5
200034aa:	e472      	b.n	20002d92 <_vfprintf_r+0x156>
200034ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200034ae:	f012 0f20 	tst.w	r2, #32
200034b2:	f000 8482 	beq.w	20003dba <_vfprintf_r+0x117e>
200034b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200034b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200034ba:	6803      	ldr	r3, [r0, #0]
200034bc:	4610      	mov	r0, r2
200034be:	ea4f 71e0 	mov.w	r1, r0, asr #31
200034c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200034c4:	e9c3 0100 	strd	r0, r1, [r3]
200034c8:	f102 0a04 	add.w	sl, r2, #4
200034cc:	e41e      	b.n	20002d0c <_vfprintf_r+0xd0>
200034ce:	9216      	str	r2, [sp, #88]	; 0x58
200034d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200034d2:	f012 0320 	ands.w	r3, r2, #32
200034d6:	f000 80ef 	beq.w	200036b8 <_vfprintf_r+0xa7c>
200034da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200034dc:	1dda      	adds	r2, r3, #7
200034de:	2300      	movs	r3, #0
200034e0:	f022 0207 	bic.w	r2, r2, #7
200034e4:	f102 0c08 	add.w	ip, r2, #8
200034e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200034ec:	e9d2 ab00 	ldrd	sl, fp, [r2]
200034f0:	ea5a 000b 	orrs.w	r0, sl, fp
200034f4:	bf0c      	ite	eq
200034f6:	2200      	moveq	r2, #0
200034f8:	2201      	movne	r2, #1
200034fa:	e531      	b.n	20002f60 <_vfprintf_r+0x324>
200034fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200034fe:	2178      	movs	r1, #120	; 0x78
20003500:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003504:	9116      	str	r1, [sp, #88]	; 0x58
20003506:	6803      	ldr	r3, [r0, #0]
20003508:	f648 0080 	movw	r0, #34944	; 0x8880
2000350c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20003510:	2130      	movs	r1, #48	; 0x30
20003512:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003516:	f04c 0c02 	orr.w	ip, ip, #2
2000351a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000351c:	1e1a      	subs	r2, r3, #0
2000351e:	bf18      	it	ne
20003520:	2201      	movne	r2, #1
20003522:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003526:	469a      	mov	sl, r3
20003528:	f04f 0b00 	mov.w	fp, #0
2000352c:	3104      	adds	r1, #4
2000352e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003532:	9019      	str	r0, [sp, #100]	; 0x64
20003534:	2302      	movs	r3, #2
20003536:	910b      	str	r1, [sp, #44]	; 0x2c
20003538:	e512      	b.n	20002f60 <_vfprintf_r+0x324>
2000353a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000353c:	9216      	str	r2, [sp, #88]	; 0x58
2000353e:	f04f 0200 	mov.w	r2, #0
20003542:	1d18      	adds	r0, r3, #4
20003544:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003548:	681b      	ldr	r3, [r3, #0]
2000354a:	900b      	str	r0, [sp, #44]	; 0x2c
2000354c:	9313      	str	r3, [sp, #76]	; 0x4c
2000354e:	2b00      	cmp	r3, #0
20003550:	f000 86c6 	beq.w	200042e0 <_vfprintf_r+0x16a4>
20003554:	2f00      	cmp	r7, #0
20003556:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003558:	f2c0 868f 	blt.w	2000427a <_vfprintf_r+0x163e>
2000355c:	2100      	movs	r1, #0
2000355e:	463a      	mov	r2, r7
20003560:	f003 f8a6 	bl	200066b0 <memchr>
20003564:	4603      	mov	r3, r0
20003566:	2800      	cmp	r0, #0
20003568:	f000 86f5 	beq.w	20004356 <_vfprintf_r+0x171a>
2000356c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000356e:	1a1b      	subs	r3, r3, r0
20003570:	9310      	str	r3, [sp, #64]	; 0x40
20003572:	42bb      	cmp	r3, r7
20003574:	f340 85be 	ble.w	200040f4 <_vfprintf_r+0x14b8>
20003578:	9710      	str	r7, [sp, #64]	; 0x40
2000357a:	2100      	movs	r1, #0
2000357c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20003580:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003584:	970c      	str	r7, [sp, #48]	; 0x30
20003586:	9117      	str	r1, [sp, #92]	; 0x5c
20003588:	e527      	b.n	20002fda <_vfprintf_r+0x39e>
2000358a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000358e:	9216      	str	r2, [sp, #88]	; 0x58
20003590:	f01c 0f20 	tst.w	ip, #32
20003594:	d023      	beq.n	200035de <_vfprintf_r+0x9a2>
20003596:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003598:	2301      	movs	r3, #1
2000359a:	1dc2      	adds	r2, r0, #7
2000359c:	f022 0207 	bic.w	r2, r2, #7
200035a0:	f102 0108 	add.w	r1, r2, #8
200035a4:	910b      	str	r1, [sp, #44]	; 0x2c
200035a6:	e9d2 ab00 	ldrd	sl, fp, [r2]
200035aa:	ea5a 020b 	orrs.w	r2, sl, fp
200035ae:	bf0c      	ite	eq
200035b0:	2200      	moveq	r2, #0
200035b2:	2201      	movne	r2, #1
200035b4:	e4d4      	b.n	20002f60 <_vfprintf_r+0x324>
200035b6:	990a      	ldr	r1, [sp, #40]	; 0x28
200035b8:	462b      	mov	r3, r5
200035ba:	f041 0120 	orr.w	r1, r1, #32
200035be:	910a      	str	r1, [sp, #40]	; 0x28
200035c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200035c2:	782a      	ldrb	r2, [r5, #0]
200035c4:	910b      	str	r1, [sp, #44]	; 0x2c
200035c6:	f7ff bbe4 	b.w	20002d92 <_vfprintf_r+0x156>
200035ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200035cc:	9216      	str	r2, [sp, #88]	; 0x58
200035ce:	f043 0310 	orr.w	r3, r3, #16
200035d2:	930a      	str	r3, [sp, #40]	; 0x28
200035d4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200035d8:	f01c 0f20 	tst.w	ip, #32
200035dc:	d1db      	bne.n	20003596 <_vfprintf_r+0x95a>
200035de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200035e0:	f013 0f10 	tst.w	r3, #16
200035e4:	f000 83d5 	beq.w	20003d92 <_vfprintf_r+0x1156>
200035e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200035ea:	2301      	movs	r3, #1
200035ec:	1d02      	adds	r2, r0, #4
200035ee:	920b      	str	r2, [sp, #44]	; 0x2c
200035f0:	6801      	ldr	r1, [r0, #0]
200035f2:	1e0a      	subs	r2, r1, #0
200035f4:	bf18      	it	ne
200035f6:	2201      	movne	r2, #1
200035f8:	468a      	mov	sl, r1
200035fa:	f04f 0b00 	mov.w	fp, #0
200035fe:	e4af      	b.n	20002f60 <_vfprintf_r+0x324>
20003600:	980a      	ldr	r0, [sp, #40]	; 0x28
20003602:	9216      	str	r2, [sp, #88]	; 0x58
20003604:	f648 025c 	movw	r2, #34908	; 0x885c
20003608:	f010 0f20 	tst.w	r0, #32
2000360c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003610:	9219      	str	r2, [sp, #100]	; 0x64
20003612:	f47f ac92 	bne.w	20002f3a <_vfprintf_r+0x2fe>
20003616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003618:	f013 0f10 	tst.w	r3, #16
2000361c:	f040 831a 	bne.w	20003c54 <_vfprintf_r+0x1018>
20003620:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003622:	f012 0f40 	tst.w	r2, #64	; 0x40
20003626:	f000 8315 	beq.w	20003c54 <_vfprintf_r+0x1018>
2000362a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000362c:	f103 0c04 	add.w	ip, r3, #4
20003630:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003634:	f8b3 a000 	ldrh.w	sl, [r3]
20003638:	46d2      	mov	sl, sl
2000363a:	f04f 0b00 	mov.w	fp, #0
2000363e:	e485      	b.n	20002f4c <_vfprintf_r+0x310>
20003640:	9216      	str	r2, [sp, #88]	; 0x58
20003642:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20003646:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003648:	f04f 0c01 	mov.w	ip, #1
2000364c:	f04f 0000 	mov.w	r0, #0
20003650:	3104      	adds	r1, #4
20003652:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003656:	6813      	ldr	r3, [r2, #0]
20003658:	3204      	adds	r2, #4
2000365a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000365e:	920b      	str	r2, [sp, #44]	; 0x2c
20003660:	9113      	str	r1, [sp, #76]	; 0x4c
20003662:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003666:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
2000366a:	e62f      	b.n	200032cc <_vfprintf_r+0x690>
2000366c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003670:	9216      	str	r2, [sp, #88]	; 0x58
20003672:	f01c 0f20 	tst.w	ip, #32
20003676:	f47f aea3 	bne.w	200033c0 <_vfprintf_r+0x784>
2000367a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000367c:	f012 0f10 	tst.w	r2, #16
20003680:	f040 82f1 	bne.w	20003c66 <_vfprintf_r+0x102a>
20003684:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003686:	f012 0f40 	tst.w	r2, #64	; 0x40
2000368a:	f000 82ec 	beq.w	20003c66 <_vfprintf_r+0x102a>
2000368e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003690:	f103 0c04 	add.w	ip, r3, #4
20003694:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003698:	f9b3 a000 	ldrsh.w	sl, [r3]
2000369c:	46d2      	mov	sl, sl
2000369e:	ea4f 7bea 	mov.w	fp, sl, asr #31
200036a2:	e696      	b.n	200033d2 <_vfprintf_r+0x796>
200036a4:	990a      	ldr	r1, [sp, #40]	; 0x28
200036a6:	9216      	str	r2, [sp, #88]	; 0x58
200036a8:	f041 0110 	orr.w	r1, r1, #16
200036ac:	910a      	str	r1, [sp, #40]	; 0x28
200036ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200036b0:	f012 0320 	ands.w	r3, r2, #32
200036b4:	f47f af11 	bne.w	200034da <_vfprintf_r+0x89e>
200036b8:	990a      	ldr	r1, [sp, #40]	; 0x28
200036ba:	f011 0210 	ands.w	r2, r1, #16
200036be:	f000 8354 	beq.w	20003d6a <_vfprintf_r+0x112e>
200036c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200036c4:	f102 0c04 	add.w	ip, r2, #4
200036c8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200036cc:	6811      	ldr	r1, [r2, #0]
200036ce:	1e0a      	subs	r2, r1, #0
200036d0:	bf18      	it	ne
200036d2:	2201      	movne	r2, #1
200036d4:	468a      	mov	sl, r1
200036d6:	f04f 0b00 	mov.w	fp, #0
200036da:	e441      	b.n	20002f60 <_vfprintf_r+0x324>
200036dc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200036de:	2a65      	cmp	r2, #101	; 0x65
200036e0:	f340 8128 	ble.w	20003934 <_vfprintf_r+0xcf8>
200036e4:	9812      	ldr	r0, [sp, #72]	; 0x48
200036e6:	2200      	movs	r2, #0
200036e8:	2300      	movs	r3, #0
200036ea:	991b      	ldr	r1, [sp, #108]	; 0x6c
200036ec:	f7fe fec2 	bl	20002474 <__aeabi_dcmpeq>
200036f0:	2800      	cmp	r0, #0
200036f2:	f000 81be 	beq.w	20003a72 <_vfprintf_r+0xe36>
200036f6:	2301      	movs	r3, #1
200036f8:	6063      	str	r3, [r4, #4]
200036fa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200036fe:	f648 039c 	movw	r3, #34972	; 0x889c
20003702:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003706:	6023      	str	r3, [r4, #0]
20003708:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000370c:	3201      	adds	r2, #1
2000370e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003712:	3301      	adds	r3, #1
20003714:	2a07      	cmp	r2, #7
20003716:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000371a:	bfd8      	it	le
2000371c:	f104 0308 	addle.w	r3, r4, #8
20003720:	f300 839b 	bgt.w	20003e5a <_vfprintf_r+0x121e>
20003724:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003728:	981a      	ldr	r0, [sp, #104]	; 0x68
2000372a:	4282      	cmp	r2, r0
2000372c:	db04      	blt.n	20003738 <_vfprintf_r+0xafc>
2000372e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003730:	f011 0f01 	tst.w	r1, #1
20003734:	f43f ad49 	beq.w	200031ca <_vfprintf_r+0x58e>
20003738:	2201      	movs	r2, #1
2000373a:	605a      	str	r2, [r3, #4]
2000373c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003740:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003744:	3201      	adds	r2, #1
20003746:	981d      	ldr	r0, [sp, #116]	; 0x74
20003748:	3101      	adds	r1, #1
2000374a:	2a07      	cmp	r2, #7
2000374c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003750:	6018      	str	r0, [r3, #0]
20003752:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003756:	f300 855f 	bgt.w	20004218 <_vfprintf_r+0x15dc>
2000375a:	3308      	adds	r3, #8
2000375c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000375e:	1e4f      	subs	r7, r1, #1
20003760:	2f00      	cmp	r7, #0
20003762:	f77f ad32 	ble.w	200031ca <_vfprintf_r+0x58e>
20003766:	2f10      	cmp	r7, #16
20003768:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20003ca0 <_vfprintf_r+0x1064>
2000376c:	f340 82ea 	ble.w	20003d44 <_vfprintf_r+0x1108>
20003770:	4642      	mov	r2, r8
20003772:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003776:	46a8      	mov	r8, r5
20003778:	2410      	movs	r4, #16
2000377a:	f10a 0a0c 	add.w	sl, sl, #12
2000377e:	4615      	mov	r5, r2
20003780:	e003      	b.n	2000378a <_vfprintf_r+0xb4e>
20003782:	3f10      	subs	r7, #16
20003784:	2f10      	cmp	r7, #16
20003786:	f340 82da 	ble.w	20003d3e <_vfprintf_r+0x1102>
2000378a:	605c      	str	r4, [r3, #4]
2000378c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003790:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003794:	3201      	adds	r2, #1
20003796:	601d      	str	r5, [r3, #0]
20003798:	3110      	adds	r1, #16
2000379a:	2a07      	cmp	r2, #7
2000379c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200037a0:	f103 0308 	add.w	r3, r3, #8
200037a4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200037a8:	ddeb      	ble.n	20003782 <_vfprintf_r+0xb46>
200037aa:	4648      	mov	r0, r9
200037ac:	4631      	mov	r1, r6
200037ae:	4652      	mov	r2, sl
200037b0:	f7ff fa36 	bl	20002c20 <__sprint_r>
200037b4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200037b8:	3304      	adds	r3, #4
200037ba:	2800      	cmp	r0, #0
200037bc:	d0e1      	beq.n	20003782 <_vfprintf_r+0xb46>
200037be:	f7ff bb5d 	b.w	20002e7c <_vfprintf_r+0x240>
200037c2:	b97b      	cbnz	r3, 200037e4 <_vfprintf_r+0xba8>
200037c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200037c6:	f011 0f01 	tst.w	r1, #1
200037ca:	d00b      	beq.n	200037e4 <_vfprintf_r+0xba8>
200037cc:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200037d0:	2330      	movs	r3, #48	; 0x30
200037d2:	3204      	adds	r2, #4
200037d4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200037d8:	3227      	adds	r2, #39	; 0x27
200037da:	2301      	movs	r3, #1
200037dc:	9213      	str	r2, [sp, #76]	; 0x4c
200037de:	9310      	str	r3, [sp, #64]	; 0x40
200037e0:	f7ff bbf3 	b.w	20002fca <_vfprintf_r+0x38e>
200037e4:	9818      	ldr	r0, [sp, #96]	; 0x60
200037e6:	2100      	movs	r1, #0
200037e8:	9110      	str	r1, [sp, #64]	; 0x40
200037ea:	9013      	str	r0, [sp, #76]	; 0x4c
200037ec:	f7ff bbed 	b.w	20002fca <_vfprintf_r+0x38e>
200037f0:	980f      	ldr	r0, [sp, #60]	; 0x3c
200037f2:	990c      	ldr	r1, [sp, #48]	; 0x30
200037f4:	1a47      	subs	r7, r0, r1
200037f6:	2f00      	cmp	r7, #0
200037f8:	f77f ac84 	ble.w	20003104 <_vfprintf_r+0x4c8>
200037fc:	2f10      	cmp	r7, #16
200037fe:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20003ca0 <_vfprintf_r+0x1064>
20003802:	dd2e      	ble.n	20003862 <_vfprintf_r+0xc26>
20003804:	4643      	mov	r3, r8
20003806:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000380a:	46a8      	mov	r8, r5
2000380c:	f04f 0a10 	mov.w	sl, #16
20003810:	f10b 0b0c 	add.w	fp, fp, #12
20003814:	461d      	mov	r5, r3
20003816:	e002      	b.n	2000381e <_vfprintf_r+0xbe2>
20003818:	3f10      	subs	r7, #16
2000381a:	2f10      	cmp	r7, #16
2000381c:	dd1e      	ble.n	2000385c <_vfprintf_r+0xc20>
2000381e:	f8c4 a004 	str.w	sl, [r4, #4]
20003822:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003826:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000382a:	3301      	adds	r3, #1
2000382c:	6025      	str	r5, [r4, #0]
2000382e:	3210      	adds	r2, #16
20003830:	2b07      	cmp	r3, #7
20003832:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003836:	f104 0408 	add.w	r4, r4, #8
2000383a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000383e:	ddeb      	ble.n	20003818 <_vfprintf_r+0xbdc>
20003840:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003844:	4648      	mov	r0, r9
20003846:	4631      	mov	r1, r6
20003848:	465a      	mov	r2, fp
2000384a:	3404      	adds	r4, #4
2000384c:	f7ff f9e8 	bl	20002c20 <__sprint_r>
20003850:	2800      	cmp	r0, #0
20003852:	f47f ab13 	bne.w	20002e7c <_vfprintf_r+0x240>
20003856:	3f10      	subs	r7, #16
20003858:	2f10      	cmp	r7, #16
2000385a:	dce0      	bgt.n	2000381e <_vfprintf_r+0xbe2>
2000385c:	462b      	mov	r3, r5
2000385e:	4645      	mov	r5, r8
20003860:	4698      	mov	r8, r3
20003862:	6067      	str	r7, [r4, #4]
20003864:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003868:	f8c4 8000 	str.w	r8, [r4]
2000386c:	1c5a      	adds	r2, r3, #1
2000386e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003872:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003876:	19db      	adds	r3, r3, r7
20003878:	2a07      	cmp	r2, #7
2000387a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000387e:	f300 823a 	bgt.w	20003cf6 <_vfprintf_r+0x10ba>
20003882:	3408      	adds	r4, #8
20003884:	e43e      	b.n	20003104 <_vfprintf_r+0x4c8>
20003886:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003888:	6063      	str	r3, [r4, #4]
2000388a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000388e:	6021      	str	r1, [r4, #0]
20003890:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003894:	3201      	adds	r2, #1
20003896:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000389a:	18cb      	adds	r3, r1, r3
2000389c:	2a07      	cmp	r2, #7
2000389e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200038a2:	f300 8549 	bgt.w	20004338 <_vfprintf_r+0x16fc>
200038a6:	3408      	adds	r4, #8
200038a8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200038aa:	2301      	movs	r3, #1
200038ac:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200038b0:	6063      	str	r3, [r4, #4]
200038b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200038b6:	6022      	str	r2, [r4, #0]
200038b8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200038bc:	3301      	adds	r3, #1
200038be:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200038c2:	3201      	adds	r2, #1
200038c4:	2b07      	cmp	r3, #7
200038c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200038ca:	bfd8      	it	le
200038cc:	f104 0308 	addle.w	r3, r4, #8
200038d0:	f300 8523 	bgt.w	2000431a <_vfprintf_r+0x16de>
200038d4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200038d6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200038da:	19c7      	adds	r7, r0, r7
200038dc:	981a      	ldr	r0, [sp, #104]	; 0x68
200038de:	601f      	str	r7, [r3, #0]
200038e0:	1a81      	subs	r1, r0, r2
200038e2:	6059      	str	r1, [r3, #4]
200038e4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200038e8:	1a8a      	subs	r2, r1, r2
200038ea:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200038ee:	1812      	adds	r2, r2, r0
200038f0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200038f4:	3101      	adds	r1, #1
200038f6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200038fa:	2907      	cmp	r1, #7
200038fc:	f340 8232 	ble.w	20003d64 <_vfprintf_r+0x1128>
20003900:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003904:	4648      	mov	r0, r9
20003906:	4631      	mov	r1, r6
20003908:	320c      	adds	r2, #12
2000390a:	f7ff f989 	bl	20002c20 <__sprint_r>
2000390e:	2800      	cmp	r0, #0
20003910:	f47f aab4 	bne.w	20002e7c <_vfprintf_r+0x240>
20003914:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003918:	3304      	adds	r3, #4
2000391a:	e456      	b.n	200031ca <_vfprintf_r+0x58e>
2000391c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003920:	4648      	mov	r0, r9
20003922:	4631      	mov	r1, r6
20003924:	320c      	adds	r2, #12
20003926:	f7ff f97b 	bl	20002c20 <__sprint_r>
2000392a:	2800      	cmp	r0, #0
2000392c:	f43f acb4 	beq.w	20003298 <_vfprintf_r+0x65c>
20003930:	f7ff baa4 	b.w	20002e7c <_vfprintf_r+0x240>
20003934:	991a      	ldr	r1, [sp, #104]	; 0x68
20003936:	2901      	cmp	r1, #1
20003938:	dd4c      	ble.n	200039d4 <_vfprintf_r+0xd98>
2000393a:	2301      	movs	r3, #1
2000393c:	6063      	str	r3, [r4, #4]
2000393e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003942:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003946:	3301      	adds	r3, #1
20003948:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000394a:	3201      	adds	r2, #1
2000394c:	2b07      	cmp	r3, #7
2000394e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003952:	6020      	str	r0, [r4, #0]
20003954:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003958:	f300 81b2 	bgt.w	20003cc0 <_vfprintf_r+0x1084>
2000395c:	3408      	adds	r4, #8
2000395e:	2301      	movs	r3, #1
20003960:	6063      	str	r3, [r4, #4]
20003962:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003966:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000396a:	3301      	adds	r3, #1
2000396c:	991d      	ldr	r1, [sp, #116]	; 0x74
2000396e:	3201      	adds	r2, #1
20003970:	2b07      	cmp	r3, #7
20003972:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003976:	6021      	str	r1, [r4, #0]
20003978:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000397c:	f300 8192 	bgt.w	20003ca4 <_vfprintf_r+0x1068>
20003980:	3408      	adds	r4, #8
20003982:	9812      	ldr	r0, [sp, #72]	; 0x48
20003984:	2200      	movs	r2, #0
20003986:	2300      	movs	r3, #0
20003988:	991b      	ldr	r1, [sp, #108]	; 0x6c
2000398a:	f7fe fd73 	bl	20002474 <__aeabi_dcmpeq>
2000398e:	2800      	cmp	r0, #0
20003990:	f040 811d 	bne.w	20003bce <_vfprintf_r+0xf92>
20003994:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20003996:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003998:	1e5a      	subs	r2, r3, #1
2000399a:	6062      	str	r2, [r4, #4]
2000399c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200039a0:	1c41      	adds	r1, r0, #1
200039a2:	6021      	str	r1, [r4, #0]
200039a4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200039a8:	3301      	adds	r3, #1
200039aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200039ae:	188a      	adds	r2, r1, r2
200039b0:	2b07      	cmp	r3, #7
200039b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200039b6:	dc21      	bgt.n	200039fc <_vfprintf_r+0xdc0>
200039b8:	3408      	adds	r4, #8
200039ba:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200039bc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200039c0:	981c      	ldr	r0, [sp, #112]	; 0x70
200039c2:	6022      	str	r2, [r4, #0]
200039c4:	6063      	str	r3, [r4, #4]
200039c6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200039ca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200039ce:	3301      	adds	r3, #1
200039d0:	f7ff bbf0 	b.w	200031b4 <_vfprintf_r+0x578>
200039d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200039d6:	f012 0f01 	tst.w	r2, #1
200039da:	d1ae      	bne.n	2000393a <_vfprintf_r+0xcfe>
200039dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200039de:	2301      	movs	r3, #1
200039e0:	6063      	str	r3, [r4, #4]
200039e2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200039e6:	6022      	str	r2, [r4, #0]
200039e8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200039ec:	3301      	adds	r3, #1
200039ee:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200039f2:	3201      	adds	r2, #1
200039f4:	2b07      	cmp	r3, #7
200039f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200039fa:	dddd      	ble.n	200039b8 <_vfprintf_r+0xd7c>
200039fc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a00:	4648      	mov	r0, r9
20003a02:	4631      	mov	r1, r6
20003a04:	320c      	adds	r2, #12
20003a06:	f7ff f90b 	bl	20002c20 <__sprint_r>
20003a0a:	2800      	cmp	r0, #0
20003a0c:	f47f aa36 	bne.w	20002e7c <_vfprintf_r+0x240>
20003a10:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a14:	3404      	adds	r4, #4
20003a16:	e7d0      	b.n	200039ba <_vfprintf_r+0xd7e>
20003a18:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a1c:	4648      	mov	r0, r9
20003a1e:	4631      	mov	r1, r6
20003a20:	320c      	adds	r2, #12
20003a22:	f7ff f8fd 	bl	20002c20 <__sprint_r>
20003a26:	2800      	cmp	r0, #0
20003a28:	f47f aa28 	bne.w	20002e7c <_vfprintf_r+0x240>
20003a2c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a30:	3404      	adds	r4, #4
20003a32:	f7ff bbb0 	b.w	20003196 <_vfprintf_r+0x55a>
20003a36:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a3a:	4648      	mov	r0, r9
20003a3c:	4631      	mov	r1, r6
20003a3e:	320c      	adds	r2, #12
20003a40:	f7ff f8ee 	bl	20002c20 <__sprint_r>
20003a44:	2800      	cmp	r0, #0
20003a46:	f47f aa19 	bne.w	20002e7c <_vfprintf_r+0x240>
20003a4a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a4e:	3404      	adds	r4, #4
20003a50:	f7ff bb3c 	b.w	200030cc <_vfprintf_r+0x490>
20003a54:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a58:	4648      	mov	r0, r9
20003a5a:	4631      	mov	r1, r6
20003a5c:	320c      	adds	r2, #12
20003a5e:	f7ff f8df 	bl	20002c20 <__sprint_r>
20003a62:	2800      	cmp	r0, #0
20003a64:	f47f aa0a 	bne.w	20002e7c <_vfprintf_r+0x240>
20003a68:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a6c:	3404      	adds	r4, #4
20003a6e:	f7ff bb43 	b.w	200030f8 <_vfprintf_r+0x4bc>
20003a72:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20003a76:	2b00      	cmp	r3, #0
20003a78:	f340 81fd 	ble.w	20003e76 <_vfprintf_r+0x123a>
20003a7c:	991a      	ldr	r1, [sp, #104]	; 0x68
20003a7e:	428b      	cmp	r3, r1
20003a80:	f6ff af01 	blt.w	20003886 <_vfprintf_r+0xc4a>
20003a84:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20003a86:	6061      	str	r1, [r4, #4]
20003a88:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a8c:	6022      	str	r2, [r4, #0]
20003a8e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003a92:	3301      	adds	r3, #1
20003a94:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003a98:	1852      	adds	r2, r2, r1
20003a9a:	2b07      	cmp	r3, #7
20003a9c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003aa0:	bfd8      	it	le
20003aa2:	f104 0308 	addle.w	r3, r4, #8
20003aa6:	f300 8429 	bgt.w	200042fc <_vfprintf_r+0x16c0>
20003aaa:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20003aae:	981a      	ldr	r0, [sp, #104]	; 0x68
20003ab0:	1a24      	subs	r4, r4, r0
20003ab2:	2c00      	cmp	r4, #0
20003ab4:	f340 81b3 	ble.w	20003e1e <_vfprintf_r+0x11e2>
20003ab8:	2c10      	cmp	r4, #16
20003aba:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20003ca0 <_vfprintf_r+0x1064>
20003abe:	f340 819d 	ble.w	20003dfc <_vfprintf_r+0x11c0>
20003ac2:	4642      	mov	r2, r8
20003ac4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003ac8:	46a8      	mov	r8, r5
20003aca:	2710      	movs	r7, #16
20003acc:	f10a 0a0c 	add.w	sl, sl, #12
20003ad0:	4615      	mov	r5, r2
20003ad2:	e003      	b.n	20003adc <_vfprintf_r+0xea0>
20003ad4:	3c10      	subs	r4, #16
20003ad6:	2c10      	cmp	r4, #16
20003ad8:	f340 818d 	ble.w	20003df6 <_vfprintf_r+0x11ba>
20003adc:	605f      	str	r7, [r3, #4]
20003ade:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003ae2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003ae6:	3201      	adds	r2, #1
20003ae8:	601d      	str	r5, [r3, #0]
20003aea:	3110      	adds	r1, #16
20003aec:	2a07      	cmp	r2, #7
20003aee:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003af2:	f103 0308 	add.w	r3, r3, #8
20003af6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003afa:	ddeb      	ble.n	20003ad4 <_vfprintf_r+0xe98>
20003afc:	4648      	mov	r0, r9
20003afe:	4631      	mov	r1, r6
20003b00:	4652      	mov	r2, sl
20003b02:	f7ff f88d 	bl	20002c20 <__sprint_r>
20003b06:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003b0a:	3304      	adds	r3, #4
20003b0c:	2800      	cmp	r0, #0
20003b0e:	d0e1      	beq.n	20003ad4 <_vfprintf_r+0xe98>
20003b10:	f7ff b9b4 	b.w	20002e7c <_vfprintf_r+0x240>
20003b14:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003b16:	9819      	ldr	r0, [sp, #100]	; 0x64
20003b18:	4613      	mov	r3, r2
20003b1a:	9213      	str	r2, [sp, #76]	; 0x4c
20003b1c:	f00a 020f 	and.w	r2, sl, #15
20003b20:	ea4f 111a 	mov.w	r1, sl, lsr #4
20003b24:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20003b28:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20003b2c:	5c82      	ldrb	r2, [r0, r2]
20003b2e:	468a      	mov	sl, r1
20003b30:	46e3      	mov	fp, ip
20003b32:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003b36:	f803 2d01 	strb.w	r2, [r3, #-1]!
20003b3a:	d1ef      	bne.n	20003b1c <_vfprintf_r+0xee0>
20003b3c:	9818      	ldr	r0, [sp, #96]	; 0x60
20003b3e:	9313      	str	r3, [sp, #76]	; 0x4c
20003b40:	1ac0      	subs	r0, r0, r3
20003b42:	9010      	str	r0, [sp, #64]	; 0x40
20003b44:	f7ff ba41 	b.w	20002fca <_vfprintf_r+0x38e>
20003b48:	2209      	movs	r2, #9
20003b4a:	2300      	movs	r3, #0
20003b4c:	4552      	cmp	r2, sl
20003b4e:	eb73 000b 	sbcs.w	r0, r3, fp
20003b52:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20003b56:	d21f      	bcs.n	20003b98 <_vfprintf_r+0xf5c>
20003b58:	4623      	mov	r3, r4
20003b5a:	4644      	mov	r4, r8
20003b5c:	46b8      	mov	r8, r7
20003b5e:	461f      	mov	r7, r3
20003b60:	4650      	mov	r0, sl
20003b62:	4659      	mov	r1, fp
20003b64:	220a      	movs	r2, #10
20003b66:	2300      	movs	r3, #0
20003b68:	f004 f9f4 	bl	20007f54 <__aeabi_uldivmod>
20003b6c:	2300      	movs	r3, #0
20003b6e:	4650      	mov	r0, sl
20003b70:	4659      	mov	r1, fp
20003b72:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20003b76:	220a      	movs	r2, #10
20003b78:	f804 cd01 	strb.w	ip, [r4, #-1]!
20003b7c:	f004 f9ea 	bl	20007f54 <__aeabi_uldivmod>
20003b80:	2209      	movs	r2, #9
20003b82:	2300      	movs	r3, #0
20003b84:	4682      	mov	sl, r0
20003b86:	468b      	mov	fp, r1
20003b88:	4552      	cmp	r2, sl
20003b8a:	eb73 030b 	sbcs.w	r3, r3, fp
20003b8e:	d3e7      	bcc.n	20003b60 <_vfprintf_r+0xf24>
20003b90:	463b      	mov	r3, r7
20003b92:	4647      	mov	r7, r8
20003b94:	46a0      	mov	r8, r4
20003b96:	461c      	mov	r4, r3
20003b98:	f108 30ff 	add.w	r0, r8, #4294967295
20003b9c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20003ba0:	9013      	str	r0, [sp, #76]	; 0x4c
20003ba2:	f808 ac01 	strb.w	sl, [r8, #-1]
20003ba6:	9918      	ldr	r1, [sp, #96]	; 0x60
20003ba8:	1a09      	subs	r1, r1, r0
20003baa:	9110      	str	r1, [sp, #64]	; 0x40
20003bac:	f7ff ba0d 	b.w	20002fca <_vfprintf_r+0x38e>
20003bb0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003bb4:	4648      	mov	r0, r9
20003bb6:	4631      	mov	r1, r6
20003bb8:	320c      	adds	r2, #12
20003bba:	f7ff f831 	bl	20002c20 <__sprint_r>
20003bbe:	2800      	cmp	r0, #0
20003bc0:	f47f a95c 	bne.w	20002e7c <_vfprintf_r+0x240>
20003bc4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003bc8:	3404      	adds	r4, #4
20003bca:	f7ff ba68 	b.w	2000309e <_vfprintf_r+0x462>
20003bce:	991a      	ldr	r1, [sp, #104]	; 0x68
20003bd0:	1e4f      	subs	r7, r1, #1
20003bd2:	2f00      	cmp	r7, #0
20003bd4:	f77f aef1 	ble.w	200039ba <_vfprintf_r+0xd7e>
20003bd8:	2f10      	cmp	r7, #16
20003bda:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20003ca0 <_vfprintf_r+0x1064>
20003bde:	dd4e      	ble.n	20003c7e <_vfprintf_r+0x1042>
20003be0:	4643      	mov	r3, r8
20003be2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003be6:	46a8      	mov	r8, r5
20003be8:	f04f 0a10 	mov.w	sl, #16
20003bec:	f10b 0b0c 	add.w	fp, fp, #12
20003bf0:	461d      	mov	r5, r3
20003bf2:	e002      	b.n	20003bfa <_vfprintf_r+0xfbe>
20003bf4:	3f10      	subs	r7, #16
20003bf6:	2f10      	cmp	r7, #16
20003bf8:	dd3e      	ble.n	20003c78 <_vfprintf_r+0x103c>
20003bfa:	f8c4 a004 	str.w	sl, [r4, #4]
20003bfe:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003c02:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003c06:	3301      	adds	r3, #1
20003c08:	6025      	str	r5, [r4, #0]
20003c0a:	3210      	adds	r2, #16
20003c0c:	2b07      	cmp	r3, #7
20003c0e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003c12:	f104 0408 	add.w	r4, r4, #8
20003c16:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003c1a:	ddeb      	ble.n	20003bf4 <_vfprintf_r+0xfb8>
20003c1c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c20:	4648      	mov	r0, r9
20003c22:	4631      	mov	r1, r6
20003c24:	465a      	mov	r2, fp
20003c26:	3404      	adds	r4, #4
20003c28:	f7fe fffa 	bl	20002c20 <__sprint_r>
20003c2c:	2800      	cmp	r0, #0
20003c2e:	d0e1      	beq.n	20003bf4 <_vfprintf_r+0xfb8>
20003c30:	f7ff b924 	b.w	20002e7c <_vfprintf_r+0x240>
20003c34:	9816      	ldr	r0, [sp, #88]	; 0x58
20003c36:	2130      	movs	r1, #48	; 0x30
20003c38:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003c3c:	2201      	movs	r2, #1
20003c3e:	2302      	movs	r3, #2
20003c40:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003c44:	f04c 0c02 	orr.w	ip, ip, #2
20003c48:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20003c4c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003c50:	f7ff b986 	b.w	20002f60 <_vfprintf_r+0x324>
20003c54:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003c56:	1d01      	adds	r1, r0, #4
20003c58:	6803      	ldr	r3, [r0, #0]
20003c5a:	910b      	str	r1, [sp, #44]	; 0x2c
20003c5c:	469a      	mov	sl, r3
20003c5e:	f04f 0b00 	mov.w	fp, #0
20003c62:	f7ff b973 	b.w	20002f4c <_vfprintf_r+0x310>
20003c66:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003c68:	1d01      	adds	r1, r0, #4
20003c6a:	6803      	ldr	r3, [r0, #0]
20003c6c:	910b      	str	r1, [sp, #44]	; 0x2c
20003c6e:	469a      	mov	sl, r3
20003c70:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003c74:	f7ff bbad 	b.w	200033d2 <_vfprintf_r+0x796>
20003c78:	462b      	mov	r3, r5
20003c7a:	4645      	mov	r5, r8
20003c7c:	4698      	mov	r8, r3
20003c7e:	6067      	str	r7, [r4, #4]
20003c80:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003c84:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003c88:	3301      	adds	r3, #1
20003c8a:	f8c4 8000 	str.w	r8, [r4]
20003c8e:	19d2      	adds	r2, r2, r7
20003c90:	2b07      	cmp	r3, #7
20003c92:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003c96:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003c9a:	f77f ae8d 	ble.w	200039b8 <_vfprintf_r+0xd7c>
20003c9e:	e6ad      	b.n	200039fc <_vfprintf_r+0xdc0>
20003ca0:	2000884c 	.word	0x2000884c
20003ca4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003ca8:	4648      	mov	r0, r9
20003caa:	4631      	mov	r1, r6
20003cac:	320c      	adds	r2, #12
20003cae:	f7fe ffb7 	bl	20002c20 <__sprint_r>
20003cb2:	2800      	cmp	r0, #0
20003cb4:	f47f a8e2 	bne.w	20002e7c <_vfprintf_r+0x240>
20003cb8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003cbc:	3404      	adds	r4, #4
20003cbe:	e660      	b.n	20003982 <_vfprintf_r+0xd46>
20003cc0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003cc4:	4648      	mov	r0, r9
20003cc6:	4631      	mov	r1, r6
20003cc8:	320c      	adds	r2, #12
20003cca:	f7fe ffa9 	bl	20002c20 <__sprint_r>
20003cce:	2800      	cmp	r0, #0
20003cd0:	f47f a8d4 	bne.w	20002e7c <_vfprintf_r+0x240>
20003cd4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003cd8:	3404      	adds	r4, #4
20003cda:	e640      	b.n	2000395e <_vfprintf_r+0xd22>
20003cdc:	2830      	cmp	r0, #48	; 0x30
20003cde:	f000 82ec 	beq.w	200042ba <_vfprintf_r+0x167e>
20003ce2:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003ce4:	2330      	movs	r3, #48	; 0x30
20003ce6:	f800 3d01 	strb.w	r3, [r0, #-1]!
20003cea:	9918      	ldr	r1, [sp, #96]	; 0x60
20003cec:	9013      	str	r0, [sp, #76]	; 0x4c
20003cee:	1a09      	subs	r1, r1, r0
20003cf0:	9110      	str	r1, [sp, #64]	; 0x40
20003cf2:	f7ff b96a 	b.w	20002fca <_vfprintf_r+0x38e>
20003cf6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003cfa:	4648      	mov	r0, r9
20003cfc:	4631      	mov	r1, r6
20003cfe:	320c      	adds	r2, #12
20003d00:	f7fe ff8e 	bl	20002c20 <__sprint_r>
20003d04:	2800      	cmp	r0, #0
20003d06:	f47f a8b9 	bne.w	20002e7c <_vfprintf_r+0x240>
20003d0a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003d0e:	3404      	adds	r4, #4
20003d10:	f7ff b9f8 	b.w	20003104 <_vfprintf_r+0x4c8>
20003d14:	f1da 0a00 	rsbs	sl, sl, #0
20003d18:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20003d1c:	232d      	movs	r3, #45	; 0x2d
20003d1e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003d22:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003d26:	bf0c      	ite	eq
20003d28:	2200      	moveq	r2, #0
20003d2a:	2201      	movne	r2, #1
20003d2c:	2301      	movs	r3, #1
20003d2e:	f7ff b91b 	b.w	20002f68 <_vfprintf_r+0x32c>
20003d32:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003d34:	462b      	mov	r3, r5
20003d36:	782a      	ldrb	r2, [r5, #0]
20003d38:	910b      	str	r1, [sp, #44]	; 0x2c
20003d3a:	f7ff b82a 	b.w	20002d92 <_vfprintf_r+0x156>
20003d3e:	462a      	mov	r2, r5
20003d40:	4645      	mov	r5, r8
20003d42:	4690      	mov	r8, r2
20003d44:	605f      	str	r7, [r3, #4]
20003d46:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003d4a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003d4e:	3201      	adds	r2, #1
20003d50:	f8c3 8000 	str.w	r8, [r3]
20003d54:	19c9      	adds	r1, r1, r7
20003d56:	2a07      	cmp	r2, #7
20003d58:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003d5c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003d60:	f73f adce 	bgt.w	20003900 <_vfprintf_r+0xcc4>
20003d64:	3308      	adds	r3, #8
20003d66:	f7ff ba30 	b.w	200031ca <_vfprintf_r+0x58e>
20003d6a:	980a      	ldr	r0, [sp, #40]	; 0x28
20003d6c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20003d70:	f000 81ed 	beq.w	2000414e <_vfprintf_r+0x1512>
20003d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003d76:	4613      	mov	r3, r2
20003d78:	1d0a      	adds	r2, r1, #4
20003d7a:	920b      	str	r2, [sp, #44]	; 0x2c
20003d7c:	f8b1 a000 	ldrh.w	sl, [r1]
20003d80:	f1ba 0200 	subs.w	r2, sl, #0
20003d84:	bf18      	it	ne
20003d86:	2201      	movne	r2, #1
20003d88:	46d2      	mov	sl, sl
20003d8a:	f04f 0b00 	mov.w	fp, #0
20003d8e:	f7ff b8e7 	b.w	20002f60 <_vfprintf_r+0x324>
20003d92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003d94:	f013 0f40 	tst.w	r3, #64	; 0x40
20003d98:	f000 81cc 	beq.w	20004134 <_vfprintf_r+0x14f8>
20003d9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003d9e:	2301      	movs	r3, #1
20003da0:	1d01      	adds	r1, r0, #4
20003da2:	910b      	str	r1, [sp, #44]	; 0x2c
20003da4:	f8b0 a000 	ldrh.w	sl, [r0]
20003da8:	f1ba 0200 	subs.w	r2, sl, #0
20003dac:	bf18      	it	ne
20003dae:	2201      	movne	r2, #1
20003db0:	46d2      	mov	sl, sl
20003db2:	f04f 0b00 	mov.w	fp, #0
20003db6:	f7ff b8d3 	b.w	20002f60 <_vfprintf_r+0x324>
20003dba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003dbc:	f013 0f10 	tst.w	r3, #16
20003dc0:	f000 81a4 	beq.w	2000410c <_vfprintf_r+0x14d0>
20003dc4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003dc6:	9911      	ldr	r1, [sp, #68]	; 0x44
20003dc8:	f100 0a04 	add.w	sl, r0, #4
20003dcc:	6803      	ldr	r3, [r0, #0]
20003dce:	6019      	str	r1, [r3, #0]
20003dd0:	f7fe bf9c 	b.w	20002d0c <_vfprintf_r+0xd0>
20003dd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003dd6:	1dc3      	adds	r3, r0, #7
20003dd8:	f023 0307 	bic.w	r3, r3, #7
20003ddc:	f103 0108 	add.w	r1, r3, #8
20003de0:	910b      	str	r1, [sp, #44]	; 0x2c
20003de2:	f8d3 8004 	ldr.w	r8, [r3, #4]
20003de6:	f8d3 a000 	ldr.w	sl, [r3]
20003dea:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003dee:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003df2:	f7ff bb11 	b.w	20003418 <_vfprintf_r+0x7dc>
20003df6:	462a      	mov	r2, r5
20003df8:	4645      	mov	r5, r8
20003dfa:	4690      	mov	r8, r2
20003dfc:	605c      	str	r4, [r3, #4]
20003dfe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003e02:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003e06:	3201      	adds	r2, #1
20003e08:	f8c3 8000 	str.w	r8, [r3]
20003e0c:	1909      	adds	r1, r1, r4
20003e0e:	2a07      	cmp	r2, #7
20003e10:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003e14:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003e18:	f300 82ea 	bgt.w	200043f0 <_vfprintf_r+0x17b4>
20003e1c:	3308      	adds	r3, #8
20003e1e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003e20:	f011 0f01 	tst.w	r1, #1
20003e24:	f43f a9d1 	beq.w	200031ca <_vfprintf_r+0x58e>
20003e28:	2201      	movs	r2, #1
20003e2a:	605a      	str	r2, [r3, #4]
20003e2c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003e30:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003e34:	3201      	adds	r2, #1
20003e36:	981d      	ldr	r0, [sp, #116]	; 0x74
20003e38:	3101      	adds	r1, #1
20003e3a:	2a07      	cmp	r2, #7
20003e3c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003e40:	6018      	str	r0, [r3, #0]
20003e42:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003e46:	f73f ad5b 	bgt.w	20003900 <_vfprintf_r+0xcc4>
20003e4a:	3308      	adds	r3, #8
20003e4c:	f7ff b9bd 	b.w	200031ca <_vfprintf_r+0x58e>
20003e50:	232d      	movs	r3, #45	; 0x2d
20003e52:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003e56:	f7ff baf2 	b.w	2000343e <_vfprintf_r+0x802>
20003e5a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003e5e:	4648      	mov	r0, r9
20003e60:	4631      	mov	r1, r6
20003e62:	320c      	adds	r2, #12
20003e64:	f7fe fedc 	bl	20002c20 <__sprint_r>
20003e68:	2800      	cmp	r0, #0
20003e6a:	f47f a807 	bne.w	20002e7c <_vfprintf_r+0x240>
20003e6e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003e72:	3304      	adds	r3, #4
20003e74:	e456      	b.n	20003724 <_vfprintf_r+0xae8>
20003e76:	2301      	movs	r3, #1
20003e78:	6063      	str	r3, [r4, #4]
20003e7a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003e7e:	f648 039c 	movw	r3, #34972	; 0x889c
20003e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e86:	6023      	str	r3, [r4, #0]
20003e88:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003e8c:	3201      	adds	r2, #1
20003e8e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003e92:	3301      	adds	r3, #1
20003e94:	2a07      	cmp	r2, #7
20003e96:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003e9a:	bfd8      	it	le
20003e9c:	f104 0308 	addle.w	r3, r4, #8
20003ea0:	f300 8187 	bgt.w	200041b2 <_vfprintf_r+0x1576>
20003ea4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003ea8:	b93a      	cbnz	r2, 20003eba <_vfprintf_r+0x127e>
20003eaa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20003eac:	b92a      	cbnz	r2, 20003eba <_vfprintf_r+0x127e>
20003eae:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003eb2:	f01c 0f01 	tst.w	ip, #1
20003eb6:	f43f a988 	beq.w	200031ca <_vfprintf_r+0x58e>
20003eba:	2201      	movs	r2, #1
20003ebc:	605a      	str	r2, [r3, #4]
20003ebe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003ec2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003ec6:	3201      	adds	r2, #1
20003ec8:	981d      	ldr	r0, [sp, #116]	; 0x74
20003eca:	3101      	adds	r1, #1
20003ecc:	2a07      	cmp	r2, #7
20003ece:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003ed2:	6018      	str	r0, [r3, #0]
20003ed4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003ed8:	f300 8179 	bgt.w	200041ce <_vfprintf_r+0x1592>
20003edc:	3308      	adds	r3, #8
20003ede:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003ee2:	427f      	negs	r7, r7
20003ee4:	2f00      	cmp	r7, #0
20003ee6:	f340 81b3 	ble.w	20004250 <_vfprintf_r+0x1614>
20003eea:	2f10      	cmp	r7, #16
20003eec:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20004540 <_vfprintf_r+0x1904>
20003ef0:	f340 81d2 	ble.w	20004298 <_vfprintf_r+0x165c>
20003ef4:	4642      	mov	r2, r8
20003ef6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003efa:	46a8      	mov	r8, r5
20003efc:	2410      	movs	r4, #16
20003efe:	f10a 0a0c 	add.w	sl, sl, #12
20003f02:	4615      	mov	r5, r2
20003f04:	e003      	b.n	20003f0e <_vfprintf_r+0x12d2>
20003f06:	3f10      	subs	r7, #16
20003f08:	2f10      	cmp	r7, #16
20003f0a:	f340 81c2 	ble.w	20004292 <_vfprintf_r+0x1656>
20003f0e:	605c      	str	r4, [r3, #4]
20003f10:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003f14:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003f18:	3201      	adds	r2, #1
20003f1a:	601d      	str	r5, [r3, #0]
20003f1c:	3110      	adds	r1, #16
20003f1e:	2a07      	cmp	r2, #7
20003f20:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003f24:	f103 0308 	add.w	r3, r3, #8
20003f28:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003f2c:	ddeb      	ble.n	20003f06 <_vfprintf_r+0x12ca>
20003f2e:	4648      	mov	r0, r9
20003f30:	4631      	mov	r1, r6
20003f32:	4652      	mov	r2, sl
20003f34:	f7fe fe74 	bl	20002c20 <__sprint_r>
20003f38:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003f3c:	3304      	adds	r3, #4
20003f3e:	2800      	cmp	r0, #0
20003f40:	d0e1      	beq.n	20003f06 <_vfprintf_r+0x12ca>
20003f42:	f7fe bf9b 	b.w	20002e7c <_vfprintf_r+0x240>
20003f46:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003f48:	1c6b      	adds	r3, r5, #1
20003f4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003f4c:	f042 0220 	orr.w	r2, r2, #32
20003f50:	920a      	str	r2, [sp, #40]	; 0x28
20003f52:	786a      	ldrb	r2, [r5, #1]
20003f54:	910b      	str	r1, [sp, #44]	; 0x2c
20003f56:	f7fe bf1c 	b.w	20002d92 <_vfprintf_r+0x156>
20003f5a:	4650      	mov	r0, sl
20003f5c:	4641      	mov	r1, r8
20003f5e:	f003 fc0b 	bl	20007778 <__isnand>
20003f62:	2800      	cmp	r0, #0
20003f64:	f040 80ff 	bne.w	20004166 <_vfprintf_r+0x152a>
20003f68:	f1b7 3fff 	cmp.w	r7, #4294967295
20003f6c:	f000 8251 	beq.w	20004412 <_vfprintf_r+0x17d6>
20003f70:	9816      	ldr	r0, [sp, #88]	; 0x58
20003f72:	2867      	cmp	r0, #103	; 0x67
20003f74:	bf14      	ite	ne
20003f76:	2300      	movne	r3, #0
20003f78:	2301      	moveq	r3, #1
20003f7a:	2847      	cmp	r0, #71	; 0x47
20003f7c:	bf08      	it	eq
20003f7e:	f043 0301 	orreq.w	r3, r3, #1
20003f82:	b113      	cbz	r3, 20003f8a <_vfprintf_r+0x134e>
20003f84:	2f00      	cmp	r7, #0
20003f86:	bf08      	it	eq
20003f88:	2701      	moveq	r7, #1
20003f8a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20003f8e:	4643      	mov	r3, r8
20003f90:	4652      	mov	r2, sl
20003f92:	990a      	ldr	r1, [sp, #40]	; 0x28
20003f94:	e9c0 2300 	strd	r2, r3, [r0]
20003f98:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20003f9c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20003fa0:	910a      	str	r1, [sp, #40]	; 0x28
20003fa2:	2b00      	cmp	r3, #0
20003fa4:	f2c0 8264 	blt.w	20004470 <_vfprintf_r+0x1834>
20003fa8:	2100      	movs	r1, #0
20003faa:	9117      	str	r1, [sp, #92]	; 0x5c
20003fac:	9816      	ldr	r0, [sp, #88]	; 0x58
20003fae:	2866      	cmp	r0, #102	; 0x66
20003fb0:	bf14      	ite	ne
20003fb2:	2300      	movne	r3, #0
20003fb4:	2301      	moveq	r3, #1
20003fb6:	2846      	cmp	r0, #70	; 0x46
20003fb8:	bf08      	it	eq
20003fba:	f043 0301 	orreq.w	r3, r3, #1
20003fbe:	9310      	str	r3, [sp, #64]	; 0x40
20003fc0:	2b00      	cmp	r3, #0
20003fc2:	f000 81d1 	beq.w	20004368 <_vfprintf_r+0x172c>
20003fc6:	46bc      	mov	ip, r7
20003fc8:	2303      	movs	r3, #3
20003fca:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20003fce:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20003fd2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20003fd6:	4648      	mov	r0, r9
20003fd8:	9300      	str	r3, [sp, #0]
20003fda:	9102      	str	r1, [sp, #8]
20003fdc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20003fe0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003fe4:	310c      	adds	r1, #12
20003fe6:	f8cd c004 	str.w	ip, [sp, #4]
20003fea:	9103      	str	r1, [sp, #12]
20003fec:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20003ff0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20003ff4:	9104      	str	r1, [sp, #16]
20003ff6:	f000 fbc7 	bl	20004788 <_dtoa_r>
20003ffa:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003ffc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20004000:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20004004:	bf18      	it	ne
20004006:	2301      	movne	r3, #1
20004008:	2a47      	cmp	r2, #71	; 0x47
2000400a:	bf0c      	ite	eq
2000400c:	2300      	moveq	r3, #0
2000400e:	f003 0301 	andne.w	r3, r3, #1
20004012:	9013      	str	r0, [sp, #76]	; 0x4c
20004014:	b933      	cbnz	r3, 20004024 <_vfprintf_r+0x13e8>
20004016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004018:	f013 0f01 	tst.w	r3, #1
2000401c:	bf08      	it	eq
2000401e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20004022:	d016      	beq.n	20004052 <_vfprintf_r+0x1416>
20004024:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004026:	9910      	ldr	r1, [sp, #64]	; 0x40
20004028:	eb00 0b0c 	add.w	fp, r0, ip
2000402c:	b131      	cbz	r1, 2000403c <_vfprintf_r+0x1400>
2000402e:	7803      	ldrb	r3, [r0, #0]
20004030:	2b30      	cmp	r3, #48	; 0x30
20004032:	f000 80da 	beq.w	200041ea <_vfprintf_r+0x15ae>
20004036:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000403a:	449b      	add	fp, r3
2000403c:	4650      	mov	r0, sl
2000403e:	2200      	movs	r2, #0
20004040:	2300      	movs	r3, #0
20004042:	4641      	mov	r1, r8
20004044:	f7fe fa16 	bl	20002474 <__aeabi_dcmpeq>
20004048:	2800      	cmp	r0, #0
2000404a:	f000 81c2 	beq.w	200043d2 <_vfprintf_r+0x1796>
2000404e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20004052:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004054:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004056:	2a67      	cmp	r2, #103	; 0x67
20004058:	bf14      	ite	ne
2000405a:	2300      	movne	r3, #0
2000405c:	2301      	moveq	r3, #1
2000405e:	2a47      	cmp	r2, #71	; 0x47
20004060:	bf08      	it	eq
20004062:	f043 0301 	orreq.w	r3, r3, #1
20004066:	ebc0 000b 	rsb	r0, r0, fp
2000406a:	901a      	str	r0, [sp, #104]	; 0x68
2000406c:	2b00      	cmp	r3, #0
2000406e:	f000 818a 	beq.w	20004386 <_vfprintf_r+0x174a>
20004072:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20004076:	f111 0f03 	cmn.w	r1, #3
2000407a:	9110      	str	r1, [sp, #64]	; 0x40
2000407c:	db02      	blt.n	20004084 <_vfprintf_r+0x1448>
2000407e:	428f      	cmp	r7, r1
20004080:	f280 818c 	bge.w	2000439c <_vfprintf_r+0x1760>
20004084:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004086:	3a02      	subs	r2, #2
20004088:	9216      	str	r2, [sp, #88]	; 0x58
2000408a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000408c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000408e:	1e4b      	subs	r3, r1, #1
20004090:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20004094:	2b00      	cmp	r3, #0
20004096:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
2000409a:	f2c0 8234 	blt.w	20004506 <_vfprintf_r+0x18ca>
2000409e:	222b      	movs	r2, #43	; 0x2b
200040a0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200040a4:	2b09      	cmp	r3, #9
200040a6:	f300 81b6 	bgt.w	20004416 <_vfprintf_r+0x17da>
200040aa:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200040ae:	3330      	adds	r3, #48	; 0x30
200040b0:	3204      	adds	r2, #4
200040b2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200040b6:	2330      	movs	r3, #48	; 0x30
200040b8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200040bc:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200040c0:	981a      	ldr	r0, [sp, #104]	; 0x68
200040c2:	991a      	ldr	r1, [sp, #104]	; 0x68
200040c4:	1ad3      	subs	r3, r2, r3
200040c6:	1818      	adds	r0, r3, r0
200040c8:	931c      	str	r3, [sp, #112]	; 0x70
200040ca:	2901      	cmp	r1, #1
200040cc:	9010      	str	r0, [sp, #64]	; 0x40
200040ce:	f340 8210 	ble.w	200044f2 <_vfprintf_r+0x18b6>
200040d2:	9810      	ldr	r0, [sp, #64]	; 0x40
200040d4:	3001      	adds	r0, #1
200040d6:	9010      	str	r0, [sp, #64]	; 0x40
200040d8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200040dc:	910c      	str	r1, [sp, #48]	; 0x30
200040de:	9817      	ldr	r0, [sp, #92]	; 0x5c
200040e0:	2800      	cmp	r0, #0
200040e2:	f000 816e 	beq.w	200043c2 <_vfprintf_r+0x1786>
200040e6:	232d      	movs	r3, #45	; 0x2d
200040e8:	2100      	movs	r1, #0
200040ea:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200040ee:	9117      	str	r1, [sp, #92]	; 0x5c
200040f0:	f7fe bf74 	b.w	20002fdc <_vfprintf_r+0x3a0>
200040f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
200040f6:	f04f 0c00 	mov.w	ip, #0
200040fa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200040fe:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20004102:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004106:	920c      	str	r2, [sp, #48]	; 0x30
20004108:	f7fe bf67 	b.w	20002fda <_vfprintf_r+0x39e>
2000410c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000410e:	f012 0f40 	tst.w	r2, #64	; 0x40
20004112:	bf17      	itett	ne
20004114:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20004116:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20004118:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000411a:	f100 0a04 	addne.w	sl, r0, #4
2000411e:	bf11      	iteee	ne
20004120:	6803      	ldrne	r3, [r0, #0]
20004122:	f102 0a04 	addeq.w	sl, r2, #4
20004126:	6813      	ldreq	r3, [r2, #0]
20004128:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000412a:	bf14      	ite	ne
2000412c:	8019      	strhne	r1, [r3, #0]
2000412e:	6018      	streq	r0, [r3, #0]
20004130:	f7fe bdec 	b.w	20002d0c <_vfprintf_r+0xd0>
20004134:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004136:	1d13      	adds	r3, r2, #4
20004138:	930b      	str	r3, [sp, #44]	; 0x2c
2000413a:	6811      	ldr	r1, [r2, #0]
2000413c:	2301      	movs	r3, #1
2000413e:	1e0a      	subs	r2, r1, #0
20004140:	bf18      	it	ne
20004142:	2201      	movne	r2, #1
20004144:	468a      	mov	sl, r1
20004146:	f04f 0b00 	mov.w	fp, #0
2000414a:	f7fe bf09 	b.w	20002f60 <_vfprintf_r+0x324>
2000414e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004150:	1d02      	adds	r2, r0, #4
20004152:	920b      	str	r2, [sp, #44]	; 0x2c
20004154:	6801      	ldr	r1, [r0, #0]
20004156:	1e0a      	subs	r2, r1, #0
20004158:	bf18      	it	ne
2000415a:	2201      	movne	r2, #1
2000415c:	468a      	mov	sl, r1
2000415e:	f04f 0b00 	mov.w	fp, #0
20004162:	f7fe befd 	b.w	20002f60 <_vfprintf_r+0x324>
20004166:	f648 027c 	movw	r2, #34940	; 0x887c
2000416a:	f648 0378 	movw	r3, #34936	; 0x8878
2000416e:	9916      	ldr	r1, [sp, #88]	; 0x58
20004170:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004174:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004178:	2003      	movs	r0, #3
2000417a:	2947      	cmp	r1, #71	; 0x47
2000417c:	bfd8      	it	le
2000417e:	461a      	movle	r2, r3
20004180:	9213      	str	r2, [sp, #76]	; 0x4c
20004182:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004184:	900c      	str	r0, [sp, #48]	; 0x30
20004186:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000418a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
2000418e:	920a      	str	r2, [sp, #40]	; 0x28
20004190:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004194:	9010      	str	r0, [sp, #64]	; 0x40
20004196:	f7fe bf20 	b.w	20002fda <_vfprintf_r+0x39e>
2000419a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000419e:	4648      	mov	r0, r9
200041a0:	4631      	mov	r1, r6
200041a2:	320c      	adds	r2, #12
200041a4:	f7fe fd3c 	bl	20002c20 <__sprint_r>
200041a8:	2800      	cmp	r0, #0
200041aa:	f47e ae67 	bne.w	20002e7c <_vfprintf_r+0x240>
200041ae:	f7fe be62 	b.w	20002e76 <_vfprintf_r+0x23a>
200041b2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041b6:	4648      	mov	r0, r9
200041b8:	4631      	mov	r1, r6
200041ba:	320c      	adds	r2, #12
200041bc:	f7fe fd30 	bl	20002c20 <__sprint_r>
200041c0:	2800      	cmp	r0, #0
200041c2:	f47e ae5b 	bne.w	20002e7c <_vfprintf_r+0x240>
200041c6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200041ca:	3304      	adds	r3, #4
200041cc:	e66a      	b.n	20003ea4 <_vfprintf_r+0x1268>
200041ce:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200041d2:	4648      	mov	r0, r9
200041d4:	4631      	mov	r1, r6
200041d6:	320c      	adds	r2, #12
200041d8:	f7fe fd22 	bl	20002c20 <__sprint_r>
200041dc:	2800      	cmp	r0, #0
200041de:	f47e ae4d 	bne.w	20002e7c <_vfprintf_r+0x240>
200041e2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200041e6:	3304      	adds	r3, #4
200041e8:	e679      	b.n	20003ede <_vfprintf_r+0x12a2>
200041ea:	4650      	mov	r0, sl
200041ec:	2200      	movs	r2, #0
200041ee:	2300      	movs	r3, #0
200041f0:	4641      	mov	r1, r8
200041f2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200041f6:	f7fe f93d 	bl	20002474 <__aeabi_dcmpeq>
200041fa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200041fe:	2800      	cmp	r0, #0
20004200:	f47f af19 	bne.w	20004036 <_vfprintf_r+0x13fa>
20004204:	f1cc 0301 	rsb	r3, ip, #1
20004208:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
2000420c:	e715      	b.n	2000403a <_vfprintf_r+0x13fe>
2000420e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004210:	4252      	negs	r2, r2
20004212:	920f      	str	r2, [sp, #60]	; 0x3c
20004214:	f7ff b887 	b.w	20003326 <_vfprintf_r+0x6ea>
20004218:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000421c:	4648      	mov	r0, r9
2000421e:	4631      	mov	r1, r6
20004220:	320c      	adds	r2, #12
20004222:	f7fe fcfd 	bl	20002c20 <__sprint_r>
20004226:	2800      	cmp	r0, #0
20004228:	f47e ae28 	bne.w	20002e7c <_vfprintf_r+0x240>
2000422c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004230:	3304      	adds	r3, #4
20004232:	f7ff ba93 	b.w	2000375c <_vfprintf_r+0xb20>
20004236:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000423a:	4648      	mov	r0, r9
2000423c:	4631      	mov	r1, r6
2000423e:	320c      	adds	r2, #12
20004240:	f7fe fcee 	bl	20002c20 <__sprint_r>
20004244:	2800      	cmp	r0, #0
20004246:	f47e ae19 	bne.w	20002e7c <_vfprintf_r+0x240>
2000424a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000424e:	3304      	adds	r3, #4
20004250:	991a      	ldr	r1, [sp, #104]	; 0x68
20004252:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004254:	6059      	str	r1, [r3, #4]
20004256:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000425a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000425e:	6018      	str	r0, [r3, #0]
20004260:	3201      	adds	r2, #1
20004262:	981a      	ldr	r0, [sp, #104]	; 0x68
20004264:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004268:	1809      	adds	r1, r1, r0
2000426a:	2a07      	cmp	r2, #7
2000426c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004270:	f73f ab46 	bgt.w	20003900 <_vfprintf_r+0xcc4>
20004274:	3308      	adds	r3, #8
20004276:	f7fe bfa8 	b.w	200031ca <_vfprintf_r+0x58e>
2000427a:	2100      	movs	r1, #0
2000427c:	9117      	str	r1, [sp, #92]	; 0x5c
2000427e:	f003 fbd3 	bl	20007a28 <strlen>
20004282:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004286:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000428a:	9010      	str	r0, [sp, #64]	; 0x40
2000428c:	920c      	str	r2, [sp, #48]	; 0x30
2000428e:	f7fe bea4 	b.w	20002fda <_vfprintf_r+0x39e>
20004292:	462a      	mov	r2, r5
20004294:	4645      	mov	r5, r8
20004296:	4690      	mov	r8, r2
20004298:	605f      	str	r7, [r3, #4]
2000429a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000429e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200042a2:	3201      	adds	r2, #1
200042a4:	f8c3 8000 	str.w	r8, [r3]
200042a8:	19c9      	adds	r1, r1, r7
200042aa:	2a07      	cmp	r2, #7
200042ac:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200042b0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200042b4:	dcbf      	bgt.n	20004236 <_vfprintf_r+0x15fa>
200042b6:	3308      	adds	r3, #8
200042b8:	e7ca      	b.n	20004250 <_vfprintf_r+0x1614>
200042ba:	9a18      	ldr	r2, [sp, #96]	; 0x60
200042bc:	9913      	ldr	r1, [sp, #76]	; 0x4c
200042be:	1a51      	subs	r1, r2, r1
200042c0:	9110      	str	r1, [sp, #64]	; 0x40
200042c2:	f7fe be82 	b.w	20002fca <_vfprintf_r+0x38e>
200042c6:	4648      	mov	r0, r9
200042c8:	4631      	mov	r1, r6
200042ca:	f000 f949 	bl	20004560 <__swsetup_r>
200042ce:	2800      	cmp	r0, #0
200042d0:	f47e add8 	bne.w	20002e84 <_vfprintf_r+0x248>
200042d4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200042d8:	fa1f f38c 	uxth.w	r3, ip
200042dc:	f7fe bcf6 	b.w	20002ccc <_vfprintf_r+0x90>
200042e0:	2f06      	cmp	r7, #6
200042e2:	bf28      	it	cs
200042e4:	2706      	movcs	r7, #6
200042e6:	f648 0194 	movw	r1, #34964	; 0x8894
200042ea:	f2c2 0100 	movt	r1, #8192	; 0x2000
200042ee:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200042f2:	9710      	str	r7, [sp, #64]	; 0x40
200042f4:	9113      	str	r1, [sp, #76]	; 0x4c
200042f6:	920c      	str	r2, [sp, #48]	; 0x30
200042f8:	f7fe bfe8 	b.w	200032cc <_vfprintf_r+0x690>
200042fc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004300:	4648      	mov	r0, r9
20004302:	4631      	mov	r1, r6
20004304:	320c      	adds	r2, #12
20004306:	f7fe fc8b 	bl	20002c20 <__sprint_r>
2000430a:	2800      	cmp	r0, #0
2000430c:	f47e adb6 	bne.w	20002e7c <_vfprintf_r+0x240>
20004310:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004314:	3304      	adds	r3, #4
20004316:	f7ff bbc8 	b.w	20003aaa <_vfprintf_r+0xe6e>
2000431a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000431e:	4648      	mov	r0, r9
20004320:	4631      	mov	r1, r6
20004322:	320c      	adds	r2, #12
20004324:	f7fe fc7c 	bl	20002c20 <__sprint_r>
20004328:	2800      	cmp	r0, #0
2000432a:	f47e ada7 	bne.w	20002e7c <_vfprintf_r+0x240>
2000432e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004332:	3304      	adds	r3, #4
20004334:	f7ff bace 	b.w	200038d4 <_vfprintf_r+0xc98>
20004338:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000433c:	4648      	mov	r0, r9
2000433e:	4631      	mov	r1, r6
20004340:	320c      	adds	r2, #12
20004342:	f7fe fc6d 	bl	20002c20 <__sprint_r>
20004346:	2800      	cmp	r0, #0
20004348:	f47e ad98 	bne.w	20002e7c <_vfprintf_r+0x240>
2000434c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004350:	3404      	adds	r4, #4
20004352:	f7ff baa9 	b.w	200038a8 <_vfprintf_r+0xc6c>
20004356:	9710      	str	r7, [sp, #64]	; 0x40
20004358:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000435c:	9017      	str	r0, [sp, #92]	; 0x5c
2000435e:	970c      	str	r7, [sp, #48]	; 0x30
20004360:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004364:	f7fe be39 	b.w	20002fda <_vfprintf_r+0x39e>
20004368:	9916      	ldr	r1, [sp, #88]	; 0x58
2000436a:	2965      	cmp	r1, #101	; 0x65
2000436c:	bf14      	ite	ne
2000436e:	2300      	movne	r3, #0
20004370:	2301      	moveq	r3, #1
20004372:	2945      	cmp	r1, #69	; 0x45
20004374:	bf08      	it	eq
20004376:	f043 0301 	orreq.w	r3, r3, #1
2000437a:	2b00      	cmp	r3, #0
2000437c:	d046      	beq.n	2000440c <_vfprintf_r+0x17d0>
2000437e:	f107 0c01 	add.w	ip, r7, #1
20004382:	2302      	movs	r3, #2
20004384:	e621      	b.n	20003fca <_vfprintf_r+0x138e>
20004386:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004388:	2b65      	cmp	r3, #101	; 0x65
2000438a:	dd76      	ble.n	2000447a <_vfprintf_r+0x183e>
2000438c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000438e:	2a66      	cmp	r2, #102	; 0x66
20004390:	bf1c      	itt	ne
20004392:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20004396:	9310      	strne	r3, [sp, #64]	; 0x40
20004398:	f000 8083 	beq.w	200044a2 <_vfprintf_r+0x1866>
2000439c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000439e:	9810      	ldr	r0, [sp, #64]	; 0x40
200043a0:	4283      	cmp	r3, r0
200043a2:	dc6e      	bgt.n	20004482 <_vfprintf_r+0x1846>
200043a4:	990a      	ldr	r1, [sp, #40]	; 0x28
200043a6:	f011 0f01 	tst.w	r1, #1
200043aa:	f040 808e 	bne.w	200044ca <_vfprintf_r+0x188e>
200043ae:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200043b2:	2367      	movs	r3, #103	; 0x67
200043b4:	920c      	str	r2, [sp, #48]	; 0x30
200043b6:	9316      	str	r3, [sp, #88]	; 0x58
200043b8:	e691      	b.n	200040de <_vfprintf_r+0x14a2>
200043ba:	2700      	movs	r7, #0
200043bc:	461d      	mov	r5, r3
200043be:	f7fe bce9 	b.w	20002d94 <_vfprintf_r+0x158>
200043c2:	9910      	ldr	r1, [sp, #64]	; 0x40
200043c4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200043c8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200043cc:	910c      	str	r1, [sp, #48]	; 0x30
200043ce:	f7fe be04 	b.w	20002fda <_vfprintf_r+0x39e>
200043d2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200043d6:	459b      	cmp	fp, r3
200043d8:	bf98      	it	ls
200043da:	469b      	movls	fp, r3
200043dc:	f67f ae39 	bls.w	20004052 <_vfprintf_r+0x1416>
200043e0:	2230      	movs	r2, #48	; 0x30
200043e2:	f803 2b01 	strb.w	r2, [r3], #1
200043e6:	459b      	cmp	fp, r3
200043e8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200043ec:	d8f9      	bhi.n	200043e2 <_vfprintf_r+0x17a6>
200043ee:	e630      	b.n	20004052 <_vfprintf_r+0x1416>
200043f0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200043f4:	4648      	mov	r0, r9
200043f6:	4631      	mov	r1, r6
200043f8:	320c      	adds	r2, #12
200043fa:	f7fe fc11 	bl	20002c20 <__sprint_r>
200043fe:	2800      	cmp	r0, #0
20004400:	f47e ad3c 	bne.w	20002e7c <_vfprintf_r+0x240>
20004404:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004408:	3304      	adds	r3, #4
2000440a:	e508      	b.n	20003e1e <_vfprintf_r+0x11e2>
2000440c:	46bc      	mov	ip, r7
2000440e:	3302      	adds	r3, #2
20004410:	e5db      	b.n	20003fca <_vfprintf_r+0x138e>
20004412:	3707      	adds	r7, #7
20004414:	e5b9      	b.n	20003f8a <_vfprintf_r+0x134e>
20004416:	f246 6c67 	movw	ip, #26215	; 0x6667
2000441a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000441e:	3103      	adds	r1, #3
20004420:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20004424:	fb8c 2003 	smull	r2, r0, ip, r3
20004428:	17da      	asrs	r2, r3, #31
2000442a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000442e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20004432:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20004436:	4613      	mov	r3, r2
20004438:	3030      	adds	r0, #48	; 0x30
2000443a:	2a09      	cmp	r2, #9
2000443c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004440:	dcf0      	bgt.n	20004424 <_vfprintf_r+0x17e8>
20004442:	3330      	adds	r3, #48	; 0x30
20004444:	1e48      	subs	r0, r1, #1
20004446:	b2da      	uxtb	r2, r3
20004448:	f801 2c01 	strb.w	r2, [r1, #-1]
2000444c:	9b07      	ldr	r3, [sp, #28]
2000444e:	4283      	cmp	r3, r0
20004450:	d96a      	bls.n	20004528 <_vfprintf_r+0x18ec>
20004452:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20004456:	3303      	adds	r3, #3
20004458:	e001      	b.n	2000445e <_vfprintf_r+0x1822>
2000445a:	f811 2b01 	ldrb.w	r2, [r1], #1
2000445e:	f803 2c01 	strb.w	r2, [r3, #-1]
20004462:	461a      	mov	r2, r3
20004464:	f8dd c01c 	ldr.w	ip, [sp, #28]
20004468:	3301      	adds	r3, #1
2000446a:	458c      	cmp	ip, r1
2000446c:	d8f5      	bhi.n	2000445a <_vfprintf_r+0x181e>
2000446e:	e625      	b.n	200040bc <_vfprintf_r+0x1480>
20004470:	222d      	movs	r2, #45	; 0x2d
20004472:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20004476:	9217      	str	r2, [sp, #92]	; 0x5c
20004478:	e598      	b.n	20003fac <_vfprintf_r+0x1370>
2000447a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000447e:	9010      	str	r0, [sp, #64]	; 0x40
20004480:	e603      	b.n	2000408a <_vfprintf_r+0x144e>
20004482:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004484:	991a      	ldr	r1, [sp, #104]	; 0x68
20004486:	2b00      	cmp	r3, #0
20004488:	bfda      	itte	le
2000448a:	9810      	ldrle	r0, [sp, #64]	; 0x40
2000448c:	f1c0 0302 	rsble	r3, r0, #2
20004490:	2301      	movgt	r3, #1
20004492:	185b      	adds	r3, r3, r1
20004494:	2267      	movs	r2, #103	; 0x67
20004496:	9310      	str	r3, [sp, #64]	; 0x40
20004498:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
2000449c:	9216      	str	r2, [sp, #88]	; 0x58
2000449e:	930c      	str	r3, [sp, #48]	; 0x30
200044a0:	e61d      	b.n	200040de <_vfprintf_r+0x14a2>
200044a2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200044a6:	2800      	cmp	r0, #0
200044a8:	9010      	str	r0, [sp, #64]	; 0x40
200044aa:	dd31      	ble.n	20004510 <_vfprintf_r+0x18d4>
200044ac:	b91f      	cbnz	r7, 200044b6 <_vfprintf_r+0x187a>
200044ae:	990a      	ldr	r1, [sp, #40]	; 0x28
200044b0:	f011 0f01 	tst.w	r1, #1
200044b4:	d00e      	beq.n	200044d4 <_vfprintf_r+0x1898>
200044b6:	9810      	ldr	r0, [sp, #64]	; 0x40
200044b8:	2166      	movs	r1, #102	; 0x66
200044ba:	9116      	str	r1, [sp, #88]	; 0x58
200044bc:	1c43      	adds	r3, r0, #1
200044be:	19db      	adds	r3, r3, r7
200044c0:	9310      	str	r3, [sp, #64]	; 0x40
200044c2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200044c6:	920c      	str	r2, [sp, #48]	; 0x30
200044c8:	e609      	b.n	200040de <_vfprintf_r+0x14a2>
200044ca:	9810      	ldr	r0, [sp, #64]	; 0x40
200044cc:	2167      	movs	r1, #103	; 0x67
200044ce:	9116      	str	r1, [sp, #88]	; 0x58
200044d0:	3001      	adds	r0, #1
200044d2:	9010      	str	r0, [sp, #64]	; 0x40
200044d4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200044d8:	920c      	str	r2, [sp, #48]	; 0x30
200044da:	e600      	b.n	200040de <_vfprintf_r+0x14a2>
200044dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044de:	781a      	ldrb	r2, [r3, #0]
200044e0:	680f      	ldr	r7, [r1, #0]
200044e2:	3104      	adds	r1, #4
200044e4:	910b      	str	r1, [sp, #44]	; 0x2c
200044e6:	2f00      	cmp	r7, #0
200044e8:	bfb8      	it	lt
200044ea:	f04f 37ff 	movlt.w	r7, #4294967295
200044ee:	f7fe bc50 	b.w	20002d92 <_vfprintf_r+0x156>
200044f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200044f4:	f012 0f01 	tst.w	r2, #1
200044f8:	bf04      	itt	eq
200044fa:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200044fe:	930c      	streq	r3, [sp, #48]	; 0x30
20004500:	f43f aded 	beq.w	200040de <_vfprintf_r+0x14a2>
20004504:	e5e5      	b.n	200040d2 <_vfprintf_r+0x1496>
20004506:	222d      	movs	r2, #45	; 0x2d
20004508:	425b      	negs	r3, r3
2000450a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000450e:	e5c9      	b.n	200040a4 <_vfprintf_r+0x1468>
20004510:	b977      	cbnz	r7, 20004530 <_vfprintf_r+0x18f4>
20004512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004514:	f013 0f01 	tst.w	r3, #1
20004518:	d10a      	bne.n	20004530 <_vfprintf_r+0x18f4>
2000451a:	f04f 0c01 	mov.w	ip, #1
2000451e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004522:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004526:	e5da      	b.n	200040de <_vfprintf_r+0x14a2>
20004528:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000452c:	3202      	adds	r2, #2
2000452e:	e5c5      	b.n	200040bc <_vfprintf_r+0x1480>
20004530:	3702      	adds	r7, #2
20004532:	2166      	movs	r1, #102	; 0x66
20004534:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004538:	9710      	str	r7, [sp, #64]	; 0x40
2000453a:	9116      	str	r1, [sp, #88]	; 0x58
2000453c:	920c      	str	r2, [sp, #48]	; 0x30
2000453e:	e5ce      	b.n	200040de <_vfprintf_r+0x14a2>
20004540:	2000884c 	.word	0x2000884c

20004544 <vfprintf>:
20004544:	b410      	push	{r4}
20004546:	f648 24c4 	movw	r4, #35524	; 0x8ac4
2000454a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000454e:	468c      	mov	ip, r1
20004550:	4613      	mov	r3, r2
20004552:	4601      	mov	r1, r0
20004554:	4662      	mov	r2, ip
20004556:	6820      	ldr	r0, [r4, #0]
20004558:	bc10      	pop	{r4}
2000455a:	f7fe bb6f 	b.w	20002c3c <_vfprintf_r>
2000455e:	bf00      	nop

20004560 <__swsetup_r>:
20004560:	b570      	push	{r4, r5, r6, lr}
20004562:	f648 25c4 	movw	r5, #35524	; 0x8ac4
20004566:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000456a:	4606      	mov	r6, r0
2000456c:	460c      	mov	r4, r1
2000456e:	6828      	ldr	r0, [r5, #0]
20004570:	b110      	cbz	r0, 20004578 <__swsetup_r+0x18>
20004572:	6983      	ldr	r3, [r0, #24]
20004574:	2b00      	cmp	r3, #0
20004576:	d036      	beq.n	200045e6 <__swsetup_r+0x86>
20004578:	f648 03b0 	movw	r3, #34992	; 0x88b0
2000457c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004580:	429c      	cmp	r4, r3
20004582:	d038      	beq.n	200045f6 <__swsetup_r+0x96>
20004584:	f648 03d0 	movw	r3, #35024	; 0x88d0
20004588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000458c:	429c      	cmp	r4, r3
2000458e:	d041      	beq.n	20004614 <__swsetup_r+0xb4>
20004590:	f648 03f0 	movw	r3, #35056	; 0x88f0
20004594:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004598:	429c      	cmp	r4, r3
2000459a:	bf04      	itt	eq
2000459c:	682b      	ldreq	r3, [r5, #0]
2000459e:	68dc      	ldreq	r4, [r3, #12]
200045a0:	89a2      	ldrh	r2, [r4, #12]
200045a2:	4611      	mov	r1, r2
200045a4:	b293      	uxth	r3, r2
200045a6:	f013 0f08 	tst.w	r3, #8
200045aa:	4618      	mov	r0, r3
200045ac:	bf18      	it	ne
200045ae:	6922      	ldrne	r2, [r4, #16]
200045b0:	d033      	beq.n	2000461a <__swsetup_r+0xba>
200045b2:	b31a      	cbz	r2, 200045fc <__swsetup_r+0x9c>
200045b4:	f013 0101 	ands.w	r1, r3, #1
200045b8:	d007      	beq.n	200045ca <__swsetup_r+0x6a>
200045ba:	6963      	ldr	r3, [r4, #20]
200045bc:	2100      	movs	r1, #0
200045be:	60a1      	str	r1, [r4, #8]
200045c0:	425b      	negs	r3, r3
200045c2:	61a3      	str	r3, [r4, #24]
200045c4:	b142      	cbz	r2, 200045d8 <__swsetup_r+0x78>
200045c6:	2000      	movs	r0, #0
200045c8:	bd70      	pop	{r4, r5, r6, pc}
200045ca:	f013 0f02 	tst.w	r3, #2
200045ce:	bf08      	it	eq
200045d0:	6961      	ldreq	r1, [r4, #20]
200045d2:	60a1      	str	r1, [r4, #8]
200045d4:	2a00      	cmp	r2, #0
200045d6:	d1f6      	bne.n	200045c6 <__swsetup_r+0x66>
200045d8:	89a3      	ldrh	r3, [r4, #12]
200045da:	f013 0f80 	tst.w	r3, #128	; 0x80
200045de:	d0f2      	beq.n	200045c6 <__swsetup_r+0x66>
200045e0:	f04f 30ff 	mov.w	r0, #4294967295
200045e4:	bd70      	pop	{r4, r5, r6, pc}
200045e6:	f001 f98b 	bl	20005900 <__sinit>
200045ea:	f648 03b0 	movw	r3, #34992	; 0x88b0
200045ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200045f2:	429c      	cmp	r4, r3
200045f4:	d1c6      	bne.n	20004584 <__swsetup_r+0x24>
200045f6:	682b      	ldr	r3, [r5, #0]
200045f8:	685c      	ldr	r4, [r3, #4]
200045fa:	e7d1      	b.n	200045a0 <__swsetup_r+0x40>
200045fc:	f403 7120 	and.w	r1, r3, #640	; 0x280
20004600:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20004604:	d0d6      	beq.n	200045b4 <__swsetup_r+0x54>
20004606:	4630      	mov	r0, r6
20004608:	4621      	mov	r1, r4
2000460a:	f001 fd01 	bl	20006010 <__smakebuf_r>
2000460e:	89a3      	ldrh	r3, [r4, #12]
20004610:	6922      	ldr	r2, [r4, #16]
20004612:	e7cf      	b.n	200045b4 <__swsetup_r+0x54>
20004614:	682b      	ldr	r3, [r5, #0]
20004616:	689c      	ldr	r4, [r3, #8]
20004618:	e7c2      	b.n	200045a0 <__swsetup_r+0x40>
2000461a:	f013 0f10 	tst.w	r3, #16
2000461e:	d0df      	beq.n	200045e0 <__swsetup_r+0x80>
20004620:	f013 0f04 	tst.w	r3, #4
20004624:	bf08      	it	eq
20004626:	6922      	ldreq	r2, [r4, #16]
20004628:	d017      	beq.n	2000465a <__swsetup_r+0xfa>
2000462a:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000462c:	b151      	cbz	r1, 20004644 <__swsetup_r+0xe4>
2000462e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20004632:	4299      	cmp	r1, r3
20004634:	d003      	beq.n	2000463e <__swsetup_r+0xde>
20004636:	4630      	mov	r0, r6
20004638:	f001 f9e6 	bl	20005a08 <_free_r>
2000463c:	89a2      	ldrh	r2, [r4, #12]
2000463e:	b290      	uxth	r0, r2
20004640:	2300      	movs	r3, #0
20004642:	6363      	str	r3, [r4, #52]	; 0x34
20004644:	6922      	ldr	r2, [r4, #16]
20004646:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000464a:	f2c0 0100 	movt	r1, #0
2000464e:	2300      	movs	r3, #0
20004650:	ea00 0101 	and.w	r1, r0, r1
20004654:	6063      	str	r3, [r4, #4]
20004656:	81a1      	strh	r1, [r4, #12]
20004658:	6022      	str	r2, [r4, #0]
2000465a:	f041 0308 	orr.w	r3, r1, #8
2000465e:	81a3      	strh	r3, [r4, #12]
20004660:	b29b      	uxth	r3, r3
20004662:	e7a6      	b.n	200045b2 <__swsetup_r+0x52>
20004664:	0000      	lsls	r0, r0, #0
	...

20004668 <quorem>:
20004668:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000466c:	6903      	ldr	r3, [r0, #16]
2000466e:	690e      	ldr	r6, [r1, #16]
20004670:	4682      	mov	sl, r0
20004672:	4689      	mov	r9, r1
20004674:	429e      	cmp	r6, r3
20004676:	f300 8083 	bgt.w	20004780 <quorem+0x118>
2000467a:	1cf2      	adds	r2, r6, #3
2000467c:	f101 0514 	add.w	r5, r1, #20
20004680:	f100 0414 	add.w	r4, r0, #20
20004684:	3e01      	subs	r6, #1
20004686:	0092      	lsls	r2, r2, #2
20004688:	188b      	adds	r3, r1, r2
2000468a:	1812      	adds	r2, r2, r0
2000468c:	f103 0804 	add.w	r8, r3, #4
20004690:	6859      	ldr	r1, [r3, #4]
20004692:	6850      	ldr	r0, [r2, #4]
20004694:	3101      	adds	r1, #1
20004696:	f003 faf7 	bl	20007c88 <__aeabi_uidiv>
2000469a:	4607      	mov	r7, r0
2000469c:	2800      	cmp	r0, #0
2000469e:	d039      	beq.n	20004714 <quorem+0xac>
200046a0:	2300      	movs	r3, #0
200046a2:	469c      	mov	ip, r3
200046a4:	461a      	mov	r2, r3
200046a6:	58e9      	ldr	r1, [r5, r3]
200046a8:	58e0      	ldr	r0, [r4, r3]
200046aa:	fa1f fe81 	uxth.w	lr, r1
200046ae:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200046b2:	b281      	uxth	r1, r0
200046b4:	fb0e ce07 	mla	lr, lr, r7, ip
200046b8:	1851      	adds	r1, r2, r1
200046ba:	fb0b fc07 	mul.w	ip, fp, r7
200046be:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200046c2:	fa1f fe8e 	uxth.w	lr, lr
200046c6:	ebce 0101 	rsb	r1, lr, r1
200046ca:	fa1f f28c 	uxth.w	r2, ip
200046ce:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200046d2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200046d6:	fa1f fe81 	uxth.w	lr, r1
200046da:	eb02 4221 	add.w	r2, r2, r1, asr #16
200046de:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200046e2:	50e1      	str	r1, [r4, r3]
200046e4:	3304      	adds	r3, #4
200046e6:	1412      	asrs	r2, r2, #16
200046e8:	1959      	adds	r1, r3, r5
200046ea:	4588      	cmp	r8, r1
200046ec:	d2db      	bcs.n	200046a6 <quorem+0x3e>
200046ee:	1d32      	adds	r2, r6, #4
200046f0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200046f4:	6859      	ldr	r1, [r3, #4]
200046f6:	b969      	cbnz	r1, 20004714 <quorem+0xac>
200046f8:	429c      	cmp	r4, r3
200046fa:	d209      	bcs.n	20004710 <quorem+0xa8>
200046fc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20004700:	b112      	cbz	r2, 20004708 <quorem+0xa0>
20004702:	e005      	b.n	20004710 <quorem+0xa8>
20004704:	681a      	ldr	r2, [r3, #0]
20004706:	b91a      	cbnz	r2, 20004710 <quorem+0xa8>
20004708:	3b04      	subs	r3, #4
2000470a:	3e01      	subs	r6, #1
2000470c:	429c      	cmp	r4, r3
2000470e:	d3f9      	bcc.n	20004704 <quorem+0x9c>
20004710:	f8ca 6010 	str.w	r6, [sl, #16]
20004714:	4649      	mov	r1, r9
20004716:	4650      	mov	r0, sl
20004718:	f002 f9e8 	bl	20006aec <__mcmp>
2000471c:	2800      	cmp	r0, #0
2000471e:	db2c      	blt.n	2000477a <quorem+0x112>
20004720:	2300      	movs	r3, #0
20004722:	3701      	adds	r7, #1
20004724:	469c      	mov	ip, r3
20004726:	58ea      	ldr	r2, [r5, r3]
20004728:	58e0      	ldr	r0, [r4, r3]
2000472a:	b291      	uxth	r1, r2
2000472c:	0c12      	lsrs	r2, r2, #16
2000472e:	fa1f f980 	uxth.w	r9, r0
20004732:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20004736:	ebc1 0109 	rsb	r1, r1, r9
2000473a:	4461      	add	r1, ip
2000473c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20004740:	b289      	uxth	r1, r1
20004742:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20004746:	50e1      	str	r1, [r4, r3]
20004748:	3304      	adds	r3, #4
2000474a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000474e:	195a      	adds	r2, r3, r5
20004750:	4590      	cmp	r8, r2
20004752:	d2e8      	bcs.n	20004726 <quorem+0xbe>
20004754:	1d32      	adds	r2, r6, #4
20004756:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000475a:	6859      	ldr	r1, [r3, #4]
2000475c:	b969      	cbnz	r1, 2000477a <quorem+0x112>
2000475e:	429c      	cmp	r4, r3
20004760:	d209      	bcs.n	20004776 <quorem+0x10e>
20004762:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20004766:	b112      	cbz	r2, 2000476e <quorem+0x106>
20004768:	e005      	b.n	20004776 <quorem+0x10e>
2000476a:	681a      	ldr	r2, [r3, #0]
2000476c:	b91a      	cbnz	r2, 20004776 <quorem+0x10e>
2000476e:	3b04      	subs	r3, #4
20004770:	3e01      	subs	r6, #1
20004772:	429c      	cmp	r4, r3
20004774:	d3f9      	bcc.n	2000476a <quorem+0x102>
20004776:	f8ca 6010 	str.w	r6, [sl, #16]
2000477a:	4638      	mov	r0, r7
2000477c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004780:	2000      	movs	r0, #0
20004782:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004786:	bf00      	nop

20004788 <_dtoa_r>:
20004788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000478c:	6a46      	ldr	r6, [r0, #36]	; 0x24
2000478e:	b0a1      	sub	sp, #132	; 0x84
20004790:	4604      	mov	r4, r0
20004792:	4690      	mov	r8, r2
20004794:	4699      	mov	r9, r3
20004796:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20004798:	2e00      	cmp	r6, #0
2000479a:	f000 8423 	beq.w	20004fe4 <_dtoa_r+0x85c>
2000479e:	6832      	ldr	r2, [r6, #0]
200047a0:	b182      	cbz	r2, 200047c4 <_dtoa_r+0x3c>
200047a2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200047a4:	f04f 0c01 	mov.w	ip, #1
200047a8:	6876      	ldr	r6, [r6, #4]
200047aa:	4620      	mov	r0, r4
200047ac:	680b      	ldr	r3, [r1, #0]
200047ae:	6056      	str	r6, [r2, #4]
200047b0:	684a      	ldr	r2, [r1, #4]
200047b2:	4619      	mov	r1, r3
200047b4:	fa0c f202 	lsl.w	r2, ip, r2
200047b8:	609a      	str	r2, [r3, #8]
200047ba:	f002 fad1 	bl	20006d60 <_Bfree>
200047be:	6a63      	ldr	r3, [r4, #36]	; 0x24
200047c0:	2200      	movs	r2, #0
200047c2:	601a      	str	r2, [r3, #0]
200047c4:	f1b9 0600 	subs.w	r6, r9, #0
200047c8:	db38      	blt.n	2000483c <_dtoa_r+0xb4>
200047ca:	2300      	movs	r3, #0
200047cc:	602b      	str	r3, [r5, #0]
200047ce:	f240 0300 	movw	r3, #0
200047d2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200047d6:	461a      	mov	r2, r3
200047d8:	ea06 0303 	and.w	r3, r6, r3
200047dc:	4293      	cmp	r3, r2
200047de:	d017      	beq.n	20004810 <_dtoa_r+0x88>
200047e0:	2200      	movs	r2, #0
200047e2:	2300      	movs	r3, #0
200047e4:	4640      	mov	r0, r8
200047e6:	4649      	mov	r1, r9
200047e8:	e9cd 8906 	strd	r8, r9, [sp, #24]
200047ec:	f7fd fe42 	bl	20002474 <__aeabi_dcmpeq>
200047f0:	2800      	cmp	r0, #0
200047f2:	d029      	beq.n	20004848 <_dtoa_r+0xc0>
200047f4:	982c      	ldr	r0, [sp, #176]	; 0xb0
200047f6:	2301      	movs	r3, #1
200047f8:	992e      	ldr	r1, [sp, #184]	; 0xb8
200047fa:	6003      	str	r3, [r0, #0]
200047fc:	2900      	cmp	r1, #0
200047fe:	f000 80d0 	beq.w	200049a2 <_dtoa_r+0x21a>
20004802:	4b79      	ldr	r3, [pc, #484]	; (200049e8 <_dtoa_r+0x260>)
20004804:	1e58      	subs	r0, r3, #1
20004806:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004808:	6013      	str	r3, [r2, #0]
2000480a:	b021      	add	sp, #132	; 0x84
2000480c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004810:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004812:	f242 730f 	movw	r3, #9999	; 0x270f
20004816:	6003      	str	r3, [r0, #0]
20004818:	f1b8 0f00 	cmp.w	r8, #0
2000481c:	f000 8095 	beq.w	2000494a <_dtoa_r+0x1c2>
20004820:	f648 00ac 	movw	r0, #34988	; 0x88ac
20004824:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004828:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000482a:	2900      	cmp	r1, #0
2000482c:	d0ed      	beq.n	2000480a <_dtoa_r+0x82>
2000482e:	78c2      	ldrb	r2, [r0, #3]
20004830:	1cc3      	adds	r3, r0, #3
20004832:	2a00      	cmp	r2, #0
20004834:	d0e7      	beq.n	20004806 <_dtoa_r+0x7e>
20004836:	f100 0308 	add.w	r3, r0, #8
2000483a:	e7e4      	b.n	20004806 <_dtoa_r+0x7e>
2000483c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20004840:	2301      	movs	r3, #1
20004842:	46b1      	mov	r9, r6
20004844:	602b      	str	r3, [r5, #0]
20004846:	e7c2      	b.n	200047ce <_dtoa_r+0x46>
20004848:	4620      	mov	r0, r4
2000484a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000484e:	a91e      	add	r1, sp, #120	; 0x78
20004850:	9100      	str	r1, [sp, #0]
20004852:	a91f      	add	r1, sp, #124	; 0x7c
20004854:	9101      	str	r1, [sp, #4]
20004856:	f002 fad5 	bl	20006e04 <__d2b>
2000485a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000485e:	4683      	mov	fp, r0
20004860:	2d00      	cmp	r5, #0
20004862:	d07e      	beq.n	20004962 <_dtoa_r+0x1da>
20004864:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004868:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000486c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000486e:	3d07      	subs	r5, #7
20004870:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20004874:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004878:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000487c:	2300      	movs	r3, #0
2000487e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20004882:	9319      	str	r3, [sp, #100]	; 0x64
20004884:	f240 0300 	movw	r3, #0
20004888:	2200      	movs	r2, #0
2000488a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
2000488e:	f7fd f9d5 	bl	20001c3c <__aeabi_dsub>
20004892:	a34f      	add	r3, pc, #316	; (adr r3, 200049d0 <_dtoa_r+0x248>)
20004894:	e9d3 2300 	ldrd	r2, r3, [r3]
20004898:	f7fd fb84 	bl	20001fa4 <__aeabi_dmul>
2000489c:	a34e      	add	r3, pc, #312	; (adr r3, 200049d8 <_dtoa_r+0x250>)
2000489e:	e9d3 2300 	ldrd	r2, r3, [r3]
200048a2:	f7fd f9cd 	bl	20001c40 <__adddf3>
200048a6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200048aa:	4628      	mov	r0, r5
200048ac:	f7fd fb14 	bl	20001ed8 <__aeabi_i2d>
200048b0:	a34b      	add	r3, pc, #300	; (adr r3, 200049e0 <_dtoa_r+0x258>)
200048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
200048b6:	f7fd fb75 	bl	20001fa4 <__aeabi_dmul>
200048ba:	4602      	mov	r2, r0
200048bc:	460b      	mov	r3, r1
200048be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200048c2:	f7fd f9bd 	bl	20001c40 <__adddf3>
200048c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200048ca:	f003 fb1b 	bl	20007f04 <__aeabi_d2iz>
200048ce:	2200      	movs	r2, #0
200048d0:	2300      	movs	r3, #0
200048d2:	4606      	mov	r6, r0
200048d4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200048d8:	f7fd fdd6 	bl	20002488 <__aeabi_dcmplt>
200048dc:	b140      	cbz	r0, 200048f0 <_dtoa_r+0x168>
200048de:	4630      	mov	r0, r6
200048e0:	f7fd fafa 	bl	20001ed8 <__aeabi_i2d>
200048e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200048e8:	f7fd fdc4 	bl	20002474 <__aeabi_dcmpeq>
200048ec:	b900      	cbnz	r0, 200048f0 <_dtoa_r+0x168>
200048ee:	3e01      	subs	r6, #1
200048f0:	2e16      	cmp	r6, #22
200048f2:	d95b      	bls.n	200049ac <_dtoa_r+0x224>
200048f4:	2301      	movs	r3, #1
200048f6:	9318      	str	r3, [sp, #96]	; 0x60
200048f8:	3f01      	subs	r7, #1
200048fa:	ebb7 0a05 	subs.w	sl, r7, r5
200048fe:	bf42      	ittt	mi
20004900:	f1ca 0a00 	rsbmi	sl, sl, #0
20004904:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20004908:	f04f 0a00 	movmi.w	sl, #0
2000490c:	d401      	bmi.n	20004912 <_dtoa_r+0x18a>
2000490e:	2200      	movs	r2, #0
20004910:	920f      	str	r2, [sp, #60]	; 0x3c
20004912:	2e00      	cmp	r6, #0
20004914:	f2c0 8371 	blt.w	20004ffa <_dtoa_r+0x872>
20004918:	44b2      	add	sl, r6
2000491a:	2300      	movs	r3, #0
2000491c:	9617      	str	r6, [sp, #92]	; 0x5c
2000491e:	9315      	str	r3, [sp, #84]	; 0x54
20004920:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20004922:	2b09      	cmp	r3, #9
20004924:	d862      	bhi.n	200049ec <_dtoa_r+0x264>
20004926:	2b05      	cmp	r3, #5
20004928:	f340 8677 	ble.w	2000561a <_dtoa_r+0xe92>
2000492c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000492e:	2700      	movs	r7, #0
20004930:	3804      	subs	r0, #4
20004932:	902a      	str	r0, [sp, #168]	; 0xa8
20004934:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004936:	1e8b      	subs	r3, r1, #2
20004938:	2b03      	cmp	r3, #3
2000493a:	f200 83dd 	bhi.w	200050f8 <_dtoa_r+0x970>
2000493e:	e8df f013 	tbh	[pc, r3, lsl #1]
20004942:	03a5      	.short	0x03a5
20004944:	03d503d8 	.word	0x03d503d8
20004948:	03c4      	.short	0x03c4
2000494a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000494e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20004952:	2e00      	cmp	r6, #0
20004954:	f47f af64 	bne.w	20004820 <_dtoa_r+0x98>
20004958:	f648 00a0 	movw	r0, #34976	; 0x88a0
2000495c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004960:	e762      	b.n	20004828 <_dtoa_r+0xa0>
20004962:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004964:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004966:	18fb      	adds	r3, r7, r3
20004968:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000496c:	1c9d      	adds	r5, r3, #2
2000496e:	2d20      	cmp	r5, #32
20004970:	bfdc      	itt	le
20004972:	f1c5 0020 	rsble	r0, r5, #32
20004976:	fa08 f000 	lslle.w	r0, r8, r0
2000497a:	dd08      	ble.n	2000498e <_dtoa_r+0x206>
2000497c:	3b1e      	subs	r3, #30
2000497e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20004982:	fa16 f202 	lsls.w	r2, r6, r2
20004986:	fa28 f303 	lsr.w	r3, r8, r3
2000498a:	ea42 0003 	orr.w	r0, r2, r3
2000498e:	f7fd fa93 	bl	20001eb8 <__aeabi_ui2d>
20004992:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20004996:	2201      	movs	r2, #1
20004998:	3d03      	subs	r5, #3
2000499a:	9219      	str	r2, [sp, #100]	; 0x64
2000499c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200049a0:	e770      	b.n	20004884 <_dtoa_r+0xfc>
200049a2:	f648 009c 	movw	r0, #34972	; 0x889c
200049a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200049aa:	e72e      	b.n	2000480a <_dtoa_r+0x82>
200049ac:	f648 1358 	movw	r3, #35160	; 0x8958
200049b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200049b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200049b8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200049bc:	e9d3 2300 	ldrd	r2, r3, [r3]
200049c0:	f7fd fd62 	bl	20002488 <__aeabi_dcmplt>
200049c4:	2800      	cmp	r0, #0
200049c6:	f040 8320 	bne.w	2000500a <_dtoa_r+0x882>
200049ca:	9018      	str	r0, [sp, #96]	; 0x60
200049cc:	e794      	b.n	200048f8 <_dtoa_r+0x170>
200049ce:	bf00      	nop
200049d0:	636f4361 	.word	0x636f4361
200049d4:	3fd287a7 	.word	0x3fd287a7
200049d8:	8b60c8b3 	.word	0x8b60c8b3
200049dc:	3fc68a28 	.word	0x3fc68a28
200049e0:	509f79fb 	.word	0x509f79fb
200049e4:	3fd34413 	.word	0x3fd34413
200049e8:	2000889d 	.word	0x2000889d
200049ec:	2300      	movs	r3, #0
200049ee:	f04f 30ff 	mov.w	r0, #4294967295
200049f2:	461f      	mov	r7, r3
200049f4:	2101      	movs	r1, #1
200049f6:	932a      	str	r3, [sp, #168]	; 0xa8
200049f8:	9011      	str	r0, [sp, #68]	; 0x44
200049fa:	9116      	str	r1, [sp, #88]	; 0x58
200049fc:	9008      	str	r0, [sp, #32]
200049fe:	932b      	str	r3, [sp, #172]	; 0xac
20004a00:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004a02:	2300      	movs	r3, #0
20004a04:	606b      	str	r3, [r5, #4]
20004a06:	4620      	mov	r0, r4
20004a08:	6869      	ldr	r1, [r5, #4]
20004a0a:	f002 f9c5 	bl	20006d98 <_Balloc>
20004a0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004a10:	6028      	str	r0, [r5, #0]
20004a12:	681b      	ldr	r3, [r3, #0]
20004a14:	9310      	str	r3, [sp, #64]	; 0x40
20004a16:	2f00      	cmp	r7, #0
20004a18:	f000 815b 	beq.w	20004cd2 <_dtoa_r+0x54a>
20004a1c:	2e00      	cmp	r6, #0
20004a1e:	f340 842a 	ble.w	20005276 <_dtoa_r+0xaee>
20004a22:	f648 1358 	movw	r3, #35160	; 0x8958
20004a26:	f006 020f 	and.w	r2, r6, #15
20004a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a2e:	1135      	asrs	r5, r6, #4
20004a30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20004a34:	f015 0f10 	tst.w	r5, #16
20004a38:	e9d3 0100 	ldrd	r0, r1, [r3]
20004a3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004a40:	f000 82e7 	beq.w	20005012 <_dtoa_r+0x88a>
20004a44:	f648 2330 	movw	r3, #35376	; 0x8a30
20004a48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a50:	f005 050f 	and.w	r5, r5, #15
20004a54:	f04f 0803 	mov.w	r8, #3
20004a58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20004a5c:	f7fd fbcc 	bl	200021f8 <__aeabi_ddiv>
20004a60:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20004a64:	b1bd      	cbz	r5, 20004a96 <_dtoa_r+0x30e>
20004a66:	f648 2730 	movw	r7, #35376	; 0x8a30
20004a6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004a6e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004a72:	f015 0f01 	tst.w	r5, #1
20004a76:	4610      	mov	r0, r2
20004a78:	4619      	mov	r1, r3
20004a7a:	d007      	beq.n	20004a8c <_dtoa_r+0x304>
20004a7c:	e9d7 2300 	ldrd	r2, r3, [r7]
20004a80:	f108 0801 	add.w	r8, r8, #1
20004a84:	f7fd fa8e 	bl	20001fa4 <__aeabi_dmul>
20004a88:	4602      	mov	r2, r0
20004a8a:	460b      	mov	r3, r1
20004a8c:	3708      	adds	r7, #8
20004a8e:	106d      	asrs	r5, r5, #1
20004a90:	d1ef      	bne.n	20004a72 <_dtoa_r+0x2ea>
20004a92:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20004a96:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004a9a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20004a9e:	f7fd fbab 	bl	200021f8 <__aeabi_ddiv>
20004aa2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004aa6:	9918      	ldr	r1, [sp, #96]	; 0x60
20004aa8:	2900      	cmp	r1, #0
20004aaa:	f000 80de 	beq.w	20004c6a <_dtoa_r+0x4e2>
20004aae:	f240 0300 	movw	r3, #0
20004ab2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004ab6:	2200      	movs	r2, #0
20004ab8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20004abc:	f04f 0500 	mov.w	r5, #0
20004ac0:	f7fd fce2 	bl	20002488 <__aeabi_dcmplt>
20004ac4:	b108      	cbz	r0, 20004aca <_dtoa_r+0x342>
20004ac6:	f04f 0501 	mov.w	r5, #1
20004aca:	9a08      	ldr	r2, [sp, #32]
20004acc:	2a00      	cmp	r2, #0
20004ace:	bfd4      	ite	le
20004ad0:	2500      	movle	r5, #0
20004ad2:	f005 0501 	andgt.w	r5, r5, #1
20004ad6:	2d00      	cmp	r5, #0
20004ad8:	f000 80c7 	beq.w	20004c6a <_dtoa_r+0x4e2>
20004adc:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004ade:	2b00      	cmp	r3, #0
20004ae0:	f340 80f5 	ble.w	20004cce <_dtoa_r+0x546>
20004ae4:	f240 0300 	movw	r3, #0
20004ae8:	2200      	movs	r2, #0
20004aea:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004aee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004af2:	f7fd fa57 	bl	20001fa4 <__aeabi_dmul>
20004af6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004afa:	f108 0001 	add.w	r0, r8, #1
20004afe:	1e71      	subs	r1, r6, #1
20004b00:	9112      	str	r1, [sp, #72]	; 0x48
20004b02:	f7fd f9e9 	bl	20001ed8 <__aeabi_i2d>
20004b06:	4602      	mov	r2, r0
20004b08:	460b      	mov	r3, r1
20004b0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b0e:	f7fd fa49 	bl	20001fa4 <__aeabi_dmul>
20004b12:	f240 0300 	movw	r3, #0
20004b16:	2200      	movs	r2, #0
20004b18:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004b1c:	f7fd f890 	bl	20001c40 <__adddf3>
20004b20:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20004b24:	4680      	mov	r8, r0
20004b26:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20004b2a:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004b2c:	2b00      	cmp	r3, #0
20004b2e:	f000 83ad 	beq.w	2000528c <_dtoa_r+0xb04>
20004b32:	f648 1358 	movw	r3, #35160	; 0x8958
20004b36:	f240 0100 	movw	r1, #0
20004b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b3e:	2000      	movs	r0, #0
20004b40:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20004b44:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004b48:	f8cd c00c 	str.w	ip, [sp, #12]
20004b4c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20004b50:	f7fd fb52 	bl	200021f8 <__aeabi_ddiv>
20004b54:	4642      	mov	r2, r8
20004b56:	464b      	mov	r3, r9
20004b58:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004b5a:	f7fd f86f 	bl	20001c3c <__aeabi_dsub>
20004b5e:	4680      	mov	r8, r0
20004b60:	4689      	mov	r9, r1
20004b62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b66:	f003 f9cd 	bl	20007f04 <__aeabi_d2iz>
20004b6a:	4607      	mov	r7, r0
20004b6c:	f7fd f9b4 	bl	20001ed8 <__aeabi_i2d>
20004b70:	4602      	mov	r2, r0
20004b72:	460b      	mov	r3, r1
20004b74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b78:	f7fd f860 	bl	20001c3c <__aeabi_dsub>
20004b7c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004b80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004b84:	4640      	mov	r0, r8
20004b86:	f805 3b01 	strb.w	r3, [r5], #1
20004b8a:	4649      	mov	r1, r9
20004b8c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004b90:	f7fd fc98 	bl	200024c4 <__aeabi_dcmpgt>
20004b94:	2800      	cmp	r0, #0
20004b96:	f040 8213 	bne.w	20004fc0 <_dtoa_r+0x838>
20004b9a:	f240 0100 	movw	r1, #0
20004b9e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004ba2:	2000      	movs	r0, #0
20004ba4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004ba8:	f7fd f848 	bl	20001c3c <__aeabi_dsub>
20004bac:	4602      	mov	r2, r0
20004bae:	460b      	mov	r3, r1
20004bb0:	4640      	mov	r0, r8
20004bb2:	4649      	mov	r1, r9
20004bb4:	f7fd fc86 	bl	200024c4 <__aeabi_dcmpgt>
20004bb8:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004bbc:	2800      	cmp	r0, #0
20004bbe:	f040 83e7 	bne.w	20005390 <_dtoa_r+0xc08>
20004bc2:	f1bc 0f01 	cmp.w	ip, #1
20004bc6:	f340 8082 	ble.w	20004cce <_dtoa_r+0x546>
20004bca:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20004bce:	2701      	movs	r7, #1
20004bd0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20004bd4:	961d      	str	r6, [sp, #116]	; 0x74
20004bd6:	4666      	mov	r6, ip
20004bd8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20004bdc:	940c      	str	r4, [sp, #48]	; 0x30
20004bde:	e010      	b.n	20004c02 <_dtoa_r+0x47a>
20004be0:	f240 0100 	movw	r1, #0
20004be4:	2000      	movs	r0, #0
20004be6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004bea:	f7fd f827 	bl	20001c3c <__aeabi_dsub>
20004bee:	4642      	mov	r2, r8
20004bf0:	464b      	mov	r3, r9
20004bf2:	f7fd fc49 	bl	20002488 <__aeabi_dcmplt>
20004bf6:	2800      	cmp	r0, #0
20004bf8:	f040 83c7 	bne.w	2000538a <_dtoa_r+0xc02>
20004bfc:	42b7      	cmp	r7, r6
20004bfe:	f280 848b 	bge.w	20005518 <_dtoa_r+0xd90>
20004c02:	f240 0300 	movw	r3, #0
20004c06:	4640      	mov	r0, r8
20004c08:	4649      	mov	r1, r9
20004c0a:	2200      	movs	r2, #0
20004c0c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004c10:	3501      	adds	r5, #1
20004c12:	f7fd f9c7 	bl	20001fa4 <__aeabi_dmul>
20004c16:	f240 0300 	movw	r3, #0
20004c1a:	2200      	movs	r2, #0
20004c1c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004c20:	4680      	mov	r8, r0
20004c22:	4689      	mov	r9, r1
20004c24:	4650      	mov	r0, sl
20004c26:	4659      	mov	r1, fp
20004c28:	f7fd f9bc 	bl	20001fa4 <__aeabi_dmul>
20004c2c:	468b      	mov	fp, r1
20004c2e:	4682      	mov	sl, r0
20004c30:	f003 f968 	bl	20007f04 <__aeabi_d2iz>
20004c34:	4604      	mov	r4, r0
20004c36:	f7fd f94f 	bl	20001ed8 <__aeabi_i2d>
20004c3a:	3430      	adds	r4, #48	; 0x30
20004c3c:	4602      	mov	r2, r0
20004c3e:	460b      	mov	r3, r1
20004c40:	4650      	mov	r0, sl
20004c42:	4659      	mov	r1, fp
20004c44:	f7fc fffa 	bl	20001c3c <__aeabi_dsub>
20004c48:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004c4a:	464b      	mov	r3, r9
20004c4c:	55d4      	strb	r4, [r2, r7]
20004c4e:	4642      	mov	r2, r8
20004c50:	3701      	adds	r7, #1
20004c52:	4682      	mov	sl, r0
20004c54:	468b      	mov	fp, r1
20004c56:	f7fd fc17 	bl	20002488 <__aeabi_dcmplt>
20004c5a:	4652      	mov	r2, sl
20004c5c:	465b      	mov	r3, fp
20004c5e:	2800      	cmp	r0, #0
20004c60:	d0be      	beq.n	20004be0 <_dtoa_r+0x458>
20004c62:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004c66:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004c68:	e1aa      	b.n	20004fc0 <_dtoa_r+0x838>
20004c6a:	4640      	mov	r0, r8
20004c6c:	f7fd f934 	bl	20001ed8 <__aeabi_i2d>
20004c70:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004c74:	f7fd f996 	bl	20001fa4 <__aeabi_dmul>
20004c78:	f240 0300 	movw	r3, #0
20004c7c:	2200      	movs	r2, #0
20004c7e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004c82:	f7fc ffdd 	bl	20001c40 <__adddf3>
20004c86:	9a08      	ldr	r2, [sp, #32]
20004c88:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20004c8c:	4680      	mov	r8, r0
20004c8e:	46a9      	mov	r9, r5
20004c90:	2a00      	cmp	r2, #0
20004c92:	f040 82ec 	bne.w	2000526e <_dtoa_r+0xae6>
20004c96:	f240 0300 	movw	r3, #0
20004c9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004c9e:	2200      	movs	r2, #0
20004ca0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004ca4:	f7fc ffca 	bl	20001c3c <__aeabi_dsub>
20004ca8:	4642      	mov	r2, r8
20004caa:	462b      	mov	r3, r5
20004cac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004cb0:	f7fd fc08 	bl	200024c4 <__aeabi_dcmpgt>
20004cb4:	2800      	cmp	r0, #0
20004cb6:	f040 824a 	bne.w	2000514e <_dtoa_r+0x9c6>
20004cba:	4642      	mov	r2, r8
20004cbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004cc0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20004cc4:	f7fd fbe0 	bl	20002488 <__aeabi_dcmplt>
20004cc8:	2800      	cmp	r0, #0
20004cca:	f040 81d5 	bne.w	20005078 <_dtoa_r+0x8f0>
20004cce:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20004cd2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004cd4:	ea6f 0703 	mvn.w	r7, r3
20004cd8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20004cdc:	2e0e      	cmp	r6, #14
20004cde:	bfcc      	ite	gt
20004ce0:	2700      	movgt	r7, #0
20004ce2:	f007 0701 	andle.w	r7, r7, #1
20004ce6:	2f00      	cmp	r7, #0
20004ce8:	f000 80b7 	beq.w	20004e5a <_dtoa_r+0x6d2>
20004cec:	982b      	ldr	r0, [sp, #172]	; 0xac
20004cee:	f648 1358 	movw	r3, #35160	; 0x8958
20004cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004cf6:	9908      	ldr	r1, [sp, #32]
20004cf8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004cfc:	0fc2      	lsrs	r2, r0, #31
20004cfe:	2900      	cmp	r1, #0
20004d00:	bfcc      	ite	gt
20004d02:	2200      	movgt	r2, #0
20004d04:	f002 0201 	andle.w	r2, r2, #1
20004d08:	e9d3 0100 	ldrd	r0, r1, [r3]
20004d0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20004d10:	2a00      	cmp	r2, #0
20004d12:	f040 81a0 	bne.w	20005056 <_dtoa_r+0x8ce>
20004d16:	4602      	mov	r2, r0
20004d18:	460b      	mov	r3, r1
20004d1a:	4640      	mov	r0, r8
20004d1c:	4649      	mov	r1, r9
20004d1e:	f7fd fa6b 	bl	200021f8 <__aeabi_ddiv>
20004d22:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004d24:	f003 f8ee 	bl	20007f04 <__aeabi_d2iz>
20004d28:	4682      	mov	sl, r0
20004d2a:	f7fd f8d5 	bl	20001ed8 <__aeabi_i2d>
20004d2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004d32:	f7fd f937 	bl	20001fa4 <__aeabi_dmul>
20004d36:	4602      	mov	r2, r0
20004d38:	460b      	mov	r3, r1
20004d3a:	4640      	mov	r0, r8
20004d3c:	4649      	mov	r1, r9
20004d3e:	f7fc ff7d 	bl	20001c3c <__aeabi_dsub>
20004d42:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20004d46:	f805 3b01 	strb.w	r3, [r5], #1
20004d4a:	9a08      	ldr	r2, [sp, #32]
20004d4c:	2a01      	cmp	r2, #1
20004d4e:	4680      	mov	r8, r0
20004d50:	4689      	mov	r9, r1
20004d52:	d052      	beq.n	20004dfa <_dtoa_r+0x672>
20004d54:	f240 0300 	movw	r3, #0
20004d58:	2200      	movs	r2, #0
20004d5a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004d5e:	f7fd f921 	bl	20001fa4 <__aeabi_dmul>
20004d62:	2200      	movs	r2, #0
20004d64:	2300      	movs	r3, #0
20004d66:	e9cd 0106 	strd	r0, r1, [sp, #24]
20004d6a:	f7fd fb83 	bl	20002474 <__aeabi_dcmpeq>
20004d6e:	2800      	cmp	r0, #0
20004d70:	f040 81eb 	bne.w	2000514a <_dtoa_r+0x9c2>
20004d74:	9810      	ldr	r0, [sp, #64]	; 0x40
20004d76:	f04f 0801 	mov.w	r8, #1
20004d7a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20004d7e:	46a3      	mov	fp, r4
20004d80:	1c87      	adds	r7, r0, #2
20004d82:	960f      	str	r6, [sp, #60]	; 0x3c
20004d84:	f8dd 9020 	ldr.w	r9, [sp, #32]
20004d88:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20004d8c:	e00a      	b.n	20004da4 <_dtoa_r+0x61c>
20004d8e:	f7fd f909 	bl	20001fa4 <__aeabi_dmul>
20004d92:	2200      	movs	r2, #0
20004d94:	2300      	movs	r3, #0
20004d96:	4604      	mov	r4, r0
20004d98:	460d      	mov	r5, r1
20004d9a:	f7fd fb6b 	bl	20002474 <__aeabi_dcmpeq>
20004d9e:	2800      	cmp	r0, #0
20004da0:	f040 81ce 	bne.w	20005140 <_dtoa_r+0x9b8>
20004da4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004da8:	4620      	mov	r0, r4
20004daa:	4629      	mov	r1, r5
20004dac:	f108 0801 	add.w	r8, r8, #1
20004db0:	f7fd fa22 	bl	200021f8 <__aeabi_ddiv>
20004db4:	463e      	mov	r6, r7
20004db6:	f003 f8a5 	bl	20007f04 <__aeabi_d2iz>
20004dba:	4682      	mov	sl, r0
20004dbc:	f7fd f88c 	bl	20001ed8 <__aeabi_i2d>
20004dc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004dc4:	f7fd f8ee 	bl	20001fa4 <__aeabi_dmul>
20004dc8:	4602      	mov	r2, r0
20004dca:	460b      	mov	r3, r1
20004dcc:	4620      	mov	r0, r4
20004dce:	4629      	mov	r1, r5
20004dd0:	f7fc ff34 	bl	20001c3c <__aeabi_dsub>
20004dd4:	2200      	movs	r2, #0
20004dd6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20004dda:	f807 cc01 	strb.w	ip, [r7, #-1]
20004dde:	3701      	adds	r7, #1
20004de0:	45c1      	cmp	r9, r8
20004de2:	f240 0300 	movw	r3, #0
20004de6:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004dea:	d1d0      	bne.n	20004d8e <_dtoa_r+0x606>
20004dec:	4635      	mov	r5, r6
20004dee:	465c      	mov	r4, fp
20004df0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004df2:	4680      	mov	r8, r0
20004df4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20004df8:	4689      	mov	r9, r1
20004dfa:	4642      	mov	r2, r8
20004dfc:	464b      	mov	r3, r9
20004dfe:	4640      	mov	r0, r8
20004e00:	4649      	mov	r1, r9
20004e02:	f7fc ff1d 	bl	20001c40 <__adddf3>
20004e06:	4680      	mov	r8, r0
20004e08:	4689      	mov	r9, r1
20004e0a:	4642      	mov	r2, r8
20004e0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004e10:	464b      	mov	r3, r9
20004e12:	f7fd fb39 	bl	20002488 <__aeabi_dcmplt>
20004e16:	b960      	cbnz	r0, 20004e32 <_dtoa_r+0x6aa>
20004e18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004e1c:	4642      	mov	r2, r8
20004e1e:	464b      	mov	r3, r9
20004e20:	f7fd fb28 	bl	20002474 <__aeabi_dcmpeq>
20004e24:	2800      	cmp	r0, #0
20004e26:	f000 8190 	beq.w	2000514a <_dtoa_r+0x9c2>
20004e2a:	f01a 0f01 	tst.w	sl, #1
20004e2e:	f000 818c 	beq.w	2000514a <_dtoa_r+0x9c2>
20004e32:	9910      	ldr	r1, [sp, #64]	; 0x40
20004e34:	e000      	b.n	20004e38 <_dtoa_r+0x6b0>
20004e36:	461d      	mov	r5, r3
20004e38:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004e3c:	1e6b      	subs	r3, r5, #1
20004e3e:	2a39      	cmp	r2, #57	; 0x39
20004e40:	f040 8367 	bne.w	20005512 <_dtoa_r+0xd8a>
20004e44:	428b      	cmp	r3, r1
20004e46:	d1f6      	bne.n	20004e36 <_dtoa_r+0x6ae>
20004e48:	9910      	ldr	r1, [sp, #64]	; 0x40
20004e4a:	2330      	movs	r3, #48	; 0x30
20004e4c:	3601      	adds	r6, #1
20004e4e:	2231      	movs	r2, #49	; 0x31
20004e50:	700b      	strb	r3, [r1, #0]
20004e52:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004e54:	701a      	strb	r2, [r3, #0]
20004e56:	9612      	str	r6, [sp, #72]	; 0x48
20004e58:	e0b2      	b.n	20004fc0 <_dtoa_r+0x838>
20004e5a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004e5c:	2a00      	cmp	r2, #0
20004e5e:	f040 80df 	bne.w	20005020 <_dtoa_r+0x898>
20004e62:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004e64:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004e66:	920c      	str	r2, [sp, #48]	; 0x30
20004e68:	2d00      	cmp	r5, #0
20004e6a:	bfd4      	ite	le
20004e6c:	2300      	movle	r3, #0
20004e6e:	2301      	movgt	r3, #1
20004e70:	f1ba 0f00 	cmp.w	sl, #0
20004e74:	bfd4      	ite	le
20004e76:	2300      	movle	r3, #0
20004e78:	f003 0301 	andgt.w	r3, r3, #1
20004e7c:	b14b      	cbz	r3, 20004e92 <_dtoa_r+0x70a>
20004e7e:	45aa      	cmp	sl, r5
20004e80:	bfb4      	ite	lt
20004e82:	4653      	movlt	r3, sl
20004e84:	462b      	movge	r3, r5
20004e86:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004e88:	ebc3 0a0a 	rsb	sl, r3, sl
20004e8c:	1aed      	subs	r5, r5, r3
20004e8e:	1ac0      	subs	r0, r0, r3
20004e90:	900f      	str	r0, [sp, #60]	; 0x3c
20004e92:	9915      	ldr	r1, [sp, #84]	; 0x54
20004e94:	2900      	cmp	r1, #0
20004e96:	dd1c      	ble.n	20004ed2 <_dtoa_r+0x74a>
20004e98:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004e9a:	2a00      	cmp	r2, #0
20004e9c:	f000 82e9 	beq.w	20005472 <_dtoa_r+0xcea>
20004ea0:	2f00      	cmp	r7, #0
20004ea2:	dd12      	ble.n	20004eca <_dtoa_r+0x742>
20004ea4:	990c      	ldr	r1, [sp, #48]	; 0x30
20004ea6:	463a      	mov	r2, r7
20004ea8:	4620      	mov	r0, r4
20004eaa:	f002 f9d5 	bl	20007258 <__pow5mult>
20004eae:	465a      	mov	r2, fp
20004eb0:	900c      	str	r0, [sp, #48]	; 0x30
20004eb2:	4620      	mov	r0, r4
20004eb4:	990c      	ldr	r1, [sp, #48]	; 0x30
20004eb6:	f002 f8e7 	bl	20007088 <__multiply>
20004eba:	4659      	mov	r1, fp
20004ebc:	4603      	mov	r3, r0
20004ebe:	4620      	mov	r0, r4
20004ec0:	9303      	str	r3, [sp, #12]
20004ec2:	f001 ff4d 	bl	20006d60 <_Bfree>
20004ec6:	9b03      	ldr	r3, [sp, #12]
20004ec8:	469b      	mov	fp, r3
20004eca:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004ecc:	1bda      	subs	r2, r3, r7
20004ece:	f040 8311 	bne.w	200054f4 <_dtoa_r+0xd6c>
20004ed2:	2101      	movs	r1, #1
20004ed4:	4620      	mov	r0, r4
20004ed6:	f002 f971 	bl	200071bc <__i2b>
20004eda:	9006      	str	r0, [sp, #24]
20004edc:	9817      	ldr	r0, [sp, #92]	; 0x5c
20004ede:	2800      	cmp	r0, #0
20004ee0:	dd05      	ble.n	20004eee <_dtoa_r+0x766>
20004ee2:	9906      	ldr	r1, [sp, #24]
20004ee4:	4620      	mov	r0, r4
20004ee6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004ee8:	f002 f9b6 	bl	20007258 <__pow5mult>
20004eec:	9006      	str	r0, [sp, #24]
20004eee:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004ef0:	2901      	cmp	r1, #1
20004ef2:	f340 810a 	ble.w	2000510a <_dtoa_r+0x982>
20004ef6:	2700      	movs	r7, #0
20004ef8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004efa:	2b00      	cmp	r3, #0
20004efc:	f040 8261 	bne.w	200053c2 <_dtoa_r+0xc3a>
20004f00:	2301      	movs	r3, #1
20004f02:	4453      	add	r3, sl
20004f04:	f013 031f 	ands.w	r3, r3, #31
20004f08:	f040 812a 	bne.w	20005160 <_dtoa_r+0x9d8>
20004f0c:	231c      	movs	r3, #28
20004f0e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004f10:	449a      	add	sl, r3
20004f12:	18ed      	adds	r5, r5, r3
20004f14:	18d2      	adds	r2, r2, r3
20004f16:	920f      	str	r2, [sp, #60]	; 0x3c
20004f18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004f1a:	2b00      	cmp	r3, #0
20004f1c:	dd05      	ble.n	20004f2a <_dtoa_r+0x7a2>
20004f1e:	4659      	mov	r1, fp
20004f20:	461a      	mov	r2, r3
20004f22:	4620      	mov	r0, r4
20004f24:	f002 f852 	bl	20006fcc <__lshift>
20004f28:	4683      	mov	fp, r0
20004f2a:	f1ba 0f00 	cmp.w	sl, #0
20004f2e:	dd05      	ble.n	20004f3c <_dtoa_r+0x7b4>
20004f30:	9906      	ldr	r1, [sp, #24]
20004f32:	4652      	mov	r2, sl
20004f34:	4620      	mov	r0, r4
20004f36:	f002 f849 	bl	20006fcc <__lshift>
20004f3a:	9006      	str	r0, [sp, #24]
20004f3c:	9818      	ldr	r0, [sp, #96]	; 0x60
20004f3e:	2800      	cmp	r0, #0
20004f40:	f040 8229 	bne.w	20005396 <_dtoa_r+0xc0e>
20004f44:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004f46:	9908      	ldr	r1, [sp, #32]
20004f48:	2802      	cmp	r0, #2
20004f4a:	bfd4      	ite	le
20004f4c:	2300      	movle	r3, #0
20004f4e:	2301      	movgt	r3, #1
20004f50:	2900      	cmp	r1, #0
20004f52:	bfcc      	ite	gt
20004f54:	2300      	movgt	r3, #0
20004f56:	f003 0301 	andle.w	r3, r3, #1
20004f5a:	2b00      	cmp	r3, #0
20004f5c:	f000 810c 	beq.w	20005178 <_dtoa_r+0x9f0>
20004f60:	2900      	cmp	r1, #0
20004f62:	f040 808c 	bne.w	2000507e <_dtoa_r+0x8f6>
20004f66:	2205      	movs	r2, #5
20004f68:	9906      	ldr	r1, [sp, #24]
20004f6a:	9b08      	ldr	r3, [sp, #32]
20004f6c:	4620      	mov	r0, r4
20004f6e:	f002 f92f 	bl	200071d0 <__multadd>
20004f72:	9006      	str	r0, [sp, #24]
20004f74:	4658      	mov	r0, fp
20004f76:	9906      	ldr	r1, [sp, #24]
20004f78:	f001 fdb8 	bl	20006aec <__mcmp>
20004f7c:	2800      	cmp	r0, #0
20004f7e:	dd7e      	ble.n	2000507e <_dtoa_r+0x8f6>
20004f80:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004f82:	3601      	adds	r6, #1
20004f84:	2700      	movs	r7, #0
20004f86:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004f8a:	2331      	movs	r3, #49	; 0x31
20004f8c:	f805 3b01 	strb.w	r3, [r5], #1
20004f90:	9906      	ldr	r1, [sp, #24]
20004f92:	4620      	mov	r0, r4
20004f94:	f001 fee4 	bl	20006d60 <_Bfree>
20004f98:	f1ba 0f00 	cmp.w	sl, #0
20004f9c:	f000 80d5 	beq.w	2000514a <_dtoa_r+0x9c2>
20004fa0:	1e3b      	subs	r3, r7, #0
20004fa2:	bf18      	it	ne
20004fa4:	2301      	movne	r3, #1
20004fa6:	4557      	cmp	r7, sl
20004fa8:	bf0c      	ite	eq
20004faa:	2300      	moveq	r3, #0
20004fac:	f003 0301 	andne.w	r3, r3, #1
20004fb0:	2b00      	cmp	r3, #0
20004fb2:	f040 80d0 	bne.w	20005156 <_dtoa_r+0x9ce>
20004fb6:	4651      	mov	r1, sl
20004fb8:	4620      	mov	r0, r4
20004fba:	f001 fed1 	bl	20006d60 <_Bfree>
20004fbe:	9612      	str	r6, [sp, #72]	; 0x48
20004fc0:	4620      	mov	r0, r4
20004fc2:	4659      	mov	r1, fp
20004fc4:	f001 fecc 	bl	20006d60 <_Bfree>
20004fc8:	9a12      	ldr	r2, [sp, #72]	; 0x48
20004fca:	1c53      	adds	r3, r2, #1
20004fcc:	2200      	movs	r2, #0
20004fce:	702a      	strb	r2, [r5, #0]
20004fd0:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004fd2:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004fd4:	6003      	str	r3, [r0, #0]
20004fd6:	2900      	cmp	r1, #0
20004fd8:	f000 81d4 	beq.w	20005384 <_dtoa_r+0xbfc>
20004fdc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004fde:	9810      	ldr	r0, [sp, #64]	; 0x40
20004fe0:	6015      	str	r5, [r2, #0]
20004fe2:	e412      	b.n	2000480a <_dtoa_r+0x82>
20004fe4:	2010      	movs	r0, #16
20004fe6:	f001 f889 	bl	200060fc <malloc>
20004fea:	60c6      	str	r6, [r0, #12]
20004fec:	6046      	str	r6, [r0, #4]
20004fee:	6086      	str	r6, [r0, #8]
20004ff0:	6006      	str	r6, [r0, #0]
20004ff2:	4606      	mov	r6, r0
20004ff4:	6260      	str	r0, [r4, #36]	; 0x24
20004ff6:	f7ff bbd2 	b.w	2000479e <_dtoa_r+0x16>
20004ffa:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004ffc:	4271      	negs	r1, r6
20004ffe:	2200      	movs	r2, #0
20005000:	9115      	str	r1, [sp, #84]	; 0x54
20005002:	1b80      	subs	r0, r0, r6
20005004:	9217      	str	r2, [sp, #92]	; 0x5c
20005006:	900f      	str	r0, [sp, #60]	; 0x3c
20005008:	e48a      	b.n	20004920 <_dtoa_r+0x198>
2000500a:	2100      	movs	r1, #0
2000500c:	3e01      	subs	r6, #1
2000500e:	9118      	str	r1, [sp, #96]	; 0x60
20005010:	e472      	b.n	200048f8 <_dtoa_r+0x170>
20005012:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005016:	f04f 0802 	mov.w	r8, #2
2000501a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000501e:	e521      	b.n	20004a64 <_dtoa_r+0x2dc>
20005020:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005022:	2801      	cmp	r0, #1
20005024:	f340 826c 	ble.w	20005500 <_dtoa_r+0xd78>
20005028:	9a08      	ldr	r2, [sp, #32]
2000502a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000502c:	1e53      	subs	r3, r2, #1
2000502e:	4298      	cmp	r0, r3
20005030:	f2c0 8258 	blt.w	200054e4 <_dtoa_r+0xd5c>
20005034:	1ac7      	subs	r7, r0, r3
20005036:	9b08      	ldr	r3, [sp, #32]
20005038:	2b00      	cmp	r3, #0
2000503a:	bfa8      	it	ge
2000503c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000503e:	f2c0 8273 	blt.w	20005528 <_dtoa_r+0xda0>
20005042:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005044:	4620      	mov	r0, r4
20005046:	2101      	movs	r1, #1
20005048:	449a      	add	sl, r3
2000504a:	18d2      	adds	r2, r2, r3
2000504c:	920f      	str	r2, [sp, #60]	; 0x3c
2000504e:	f002 f8b5 	bl	200071bc <__i2b>
20005052:	900c      	str	r0, [sp, #48]	; 0x30
20005054:	e708      	b.n	20004e68 <_dtoa_r+0x6e0>
20005056:	9b08      	ldr	r3, [sp, #32]
20005058:	b973      	cbnz	r3, 20005078 <_dtoa_r+0x8f0>
2000505a:	f240 0300 	movw	r3, #0
2000505e:	2200      	movs	r2, #0
20005060:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005064:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005068:	f7fc ff9c 	bl	20001fa4 <__aeabi_dmul>
2000506c:	4642      	mov	r2, r8
2000506e:	464b      	mov	r3, r9
20005070:	f7fd fa1e 	bl	200024b0 <__aeabi_dcmpge>
20005074:	2800      	cmp	r0, #0
20005076:	d06a      	beq.n	2000514e <_dtoa_r+0x9c6>
20005078:	2200      	movs	r2, #0
2000507a:	9206      	str	r2, [sp, #24]
2000507c:	920c      	str	r2, [sp, #48]	; 0x30
2000507e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005080:	2700      	movs	r7, #0
20005082:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005086:	43de      	mvns	r6, r3
20005088:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000508a:	e781      	b.n	20004f90 <_dtoa_r+0x808>
2000508c:	2100      	movs	r1, #0
2000508e:	9116      	str	r1, [sp, #88]	; 0x58
20005090:	982b      	ldr	r0, [sp, #172]	; 0xac
20005092:	2800      	cmp	r0, #0
20005094:	f340 819f 	ble.w	200053d6 <_dtoa_r+0xc4e>
20005098:	982b      	ldr	r0, [sp, #172]	; 0xac
2000509a:	4601      	mov	r1, r0
2000509c:	9011      	str	r0, [sp, #68]	; 0x44
2000509e:	9008      	str	r0, [sp, #32]
200050a0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200050a2:	2200      	movs	r2, #0
200050a4:	2917      	cmp	r1, #23
200050a6:	606a      	str	r2, [r5, #4]
200050a8:	f240 82ab 	bls.w	20005602 <_dtoa_r+0xe7a>
200050ac:	2304      	movs	r3, #4
200050ae:	005b      	lsls	r3, r3, #1
200050b0:	3201      	adds	r2, #1
200050b2:	f103 0014 	add.w	r0, r3, #20
200050b6:	4288      	cmp	r0, r1
200050b8:	d9f9      	bls.n	200050ae <_dtoa_r+0x926>
200050ba:	9b08      	ldr	r3, [sp, #32]
200050bc:	606a      	str	r2, [r5, #4]
200050be:	2b0e      	cmp	r3, #14
200050c0:	bf8c      	ite	hi
200050c2:	2700      	movhi	r7, #0
200050c4:	f007 0701 	andls.w	r7, r7, #1
200050c8:	e49d      	b.n	20004a06 <_dtoa_r+0x27e>
200050ca:	2201      	movs	r2, #1
200050cc:	9216      	str	r2, [sp, #88]	; 0x58
200050ce:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200050d0:	18f3      	adds	r3, r6, r3
200050d2:	9311      	str	r3, [sp, #68]	; 0x44
200050d4:	1c59      	adds	r1, r3, #1
200050d6:	2900      	cmp	r1, #0
200050d8:	bfc8      	it	gt
200050da:	9108      	strgt	r1, [sp, #32]
200050dc:	dce0      	bgt.n	200050a0 <_dtoa_r+0x918>
200050de:	290e      	cmp	r1, #14
200050e0:	bf8c      	ite	hi
200050e2:	2700      	movhi	r7, #0
200050e4:	f007 0701 	andls.w	r7, r7, #1
200050e8:	9108      	str	r1, [sp, #32]
200050ea:	e489      	b.n	20004a00 <_dtoa_r+0x278>
200050ec:	2301      	movs	r3, #1
200050ee:	9316      	str	r3, [sp, #88]	; 0x58
200050f0:	e7ce      	b.n	20005090 <_dtoa_r+0x908>
200050f2:	2200      	movs	r2, #0
200050f4:	9216      	str	r2, [sp, #88]	; 0x58
200050f6:	e7ea      	b.n	200050ce <_dtoa_r+0x946>
200050f8:	f04f 33ff 	mov.w	r3, #4294967295
200050fc:	2700      	movs	r7, #0
200050fe:	2001      	movs	r0, #1
20005100:	9311      	str	r3, [sp, #68]	; 0x44
20005102:	9016      	str	r0, [sp, #88]	; 0x58
20005104:	9308      	str	r3, [sp, #32]
20005106:	972b      	str	r7, [sp, #172]	; 0xac
20005108:	e47a      	b.n	20004a00 <_dtoa_r+0x278>
2000510a:	f1b8 0f00 	cmp.w	r8, #0
2000510e:	f47f aef2 	bne.w	20004ef6 <_dtoa_r+0x76e>
20005112:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20005116:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000511a:	2b00      	cmp	r3, #0
2000511c:	f47f aeeb 	bne.w	20004ef6 <_dtoa_r+0x76e>
20005120:	f240 0300 	movw	r3, #0
20005124:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005128:	ea09 0303 	and.w	r3, r9, r3
2000512c:	2b00      	cmp	r3, #0
2000512e:	f43f aee2 	beq.w	20004ef6 <_dtoa_r+0x76e>
20005132:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005134:	f10a 0a01 	add.w	sl, sl, #1
20005138:	2701      	movs	r7, #1
2000513a:	3201      	adds	r2, #1
2000513c:	920f      	str	r2, [sp, #60]	; 0x3c
2000513e:	e6db      	b.n	20004ef8 <_dtoa_r+0x770>
20005140:	4635      	mov	r5, r6
20005142:	465c      	mov	r4, fp
20005144:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20005146:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000514a:	9612      	str	r6, [sp, #72]	; 0x48
2000514c:	e738      	b.n	20004fc0 <_dtoa_r+0x838>
2000514e:	2000      	movs	r0, #0
20005150:	9006      	str	r0, [sp, #24]
20005152:	900c      	str	r0, [sp, #48]	; 0x30
20005154:	e714      	b.n	20004f80 <_dtoa_r+0x7f8>
20005156:	4639      	mov	r1, r7
20005158:	4620      	mov	r0, r4
2000515a:	f001 fe01 	bl	20006d60 <_Bfree>
2000515e:	e72a      	b.n	20004fb6 <_dtoa_r+0x82e>
20005160:	f1c3 0320 	rsb	r3, r3, #32
20005164:	2b04      	cmp	r3, #4
20005166:	f340 8254 	ble.w	20005612 <_dtoa_r+0xe8a>
2000516a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000516c:	3b04      	subs	r3, #4
2000516e:	449a      	add	sl, r3
20005170:	18ed      	adds	r5, r5, r3
20005172:	18c9      	adds	r1, r1, r3
20005174:	910f      	str	r1, [sp, #60]	; 0x3c
20005176:	e6cf      	b.n	20004f18 <_dtoa_r+0x790>
20005178:	9916      	ldr	r1, [sp, #88]	; 0x58
2000517a:	2900      	cmp	r1, #0
2000517c:	f000 8131 	beq.w	200053e2 <_dtoa_r+0xc5a>
20005180:	2d00      	cmp	r5, #0
20005182:	dd05      	ble.n	20005190 <_dtoa_r+0xa08>
20005184:	990c      	ldr	r1, [sp, #48]	; 0x30
20005186:	462a      	mov	r2, r5
20005188:	4620      	mov	r0, r4
2000518a:	f001 ff1f 	bl	20006fcc <__lshift>
2000518e:	900c      	str	r0, [sp, #48]	; 0x30
20005190:	2f00      	cmp	r7, #0
20005192:	f040 81ea 	bne.w	2000556a <_dtoa_r+0xde2>
20005196:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000519a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000519c:	2301      	movs	r3, #1
2000519e:	f008 0001 	and.w	r0, r8, #1
200051a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200051a4:	9011      	str	r0, [sp, #68]	; 0x44
200051a6:	950f      	str	r5, [sp, #60]	; 0x3c
200051a8:	461d      	mov	r5, r3
200051aa:	960c      	str	r6, [sp, #48]	; 0x30
200051ac:	9906      	ldr	r1, [sp, #24]
200051ae:	4658      	mov	r0, fp
200051b0:	f7ff fa5a 	bl	20004668 <quorem>
200051b4:	4639      	mov	r1, r7
200051b6:	3030      	adds	r0, #48	; 0x30
200051b8:	900b      	str	r0, [sp, #44]	; 0x2c
200051ba:	4658      	mov	r0, fp
200051bc:	f001 fc96 	bl	20006aec <__mcmp>
200051c0:	9906      	ldr	r1, [sp, #24]
200051c2:	4652      	mov	r2, sl
200051c4:	4606      	mov	r6, r0
200051c6:	4620      	mov	r0, r4
200051c8:	f001 fe84 	bl	20006ed4 <__mdiff>
200051cc:	68c3      	ldr	r3, [r0, #12]
200051ce:	4680      	mov	r8, r0
200051d0:	2b00      	cmp	r3, #0
200051d2:	d03d      	beq.n	20005250 <_dtoa_r+0xac8>
200051d4:	f04f 0901 	mov.w	r9, #1
200051d8:	4641      	mov	r1, r8
200051da:	4620      	mov	r0, r4
200051dc:	f001 fdc0 	bl	20006d60 <_Bfree>
200051e0:	992a      	ldr	r1, [sp, #168]	; 0xa8
200051e2:	ea59 0101 	orrs.w	r1, r9, r1
200051e6:	d103      	bne.n	200051f0 <_dtoa_r+0xa68>
200051e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
200051ea:	2a00      	cmp	r2, #0
200051ec:	f000 81eb 	beq.w	200055c6 <_dtoa_r+0xe3e>
200051f0:	2e00      	cmp	r6, #0
200051f2:	f2c0 819e 	blt.w	20005532 <_dtoa_r+0xdaa>
200051f6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
200051f8:	4332      	orrs	r2, r6
200051fa:	d103      	bne.n	20005204 <_dtoa_r+0xa7c>
200051fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
200051fe:	2b00      	cmp	r3, #0
20005200:	f000 8197 	beq.w	20005532 <_dtoa_r+0xdaa>
20005204:	f1b9 0f00 	cmp.w	r9, #0
20005208:	f300 81ce 	bgt.w	200055a8 <_dtoa_r+0xe20>
2000520c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000520e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005210:	f801 2b01 	strb.w	r2, [r1], #1
20005214:	9b08      	ldr	r3, [sp, #32]
20005216:	910f      	str	r1, [sp, #60]	; 0x3c
20005218:	429d      	cmp	r5, r3
2000521a:	f000 81c2 	beq.w	200055a2 <_dtoa_r+0xe1a>
2000521e:	4659      	mov	r1, fp
20005220:	220a      	movs	r2, #10
20005222:	2300      	movs	r3, #0
20005224:	4620      	mov	r0, r4
20005226:	f001 ffd3 	bl	200071d0 <__multadd>
2000522a:	4557      	cmp	r7, sl
2000522c:	4639      	mov	r1, r7
2000522e:	4683      	mov	fp, r0
20005230:	d014      	beq.n	2000525c <_dtoa_r+0xad4>
20005232:	220a      	movs	r2, #10
20005234:	2300      	movs	r3, #0
20005236:	4620      	mov	r0, r4
20005238:	3501      	adds	r5, #1
2000523a:	f001 ffc9 	bl	200071d0 <__multadd>
2000523e:	4651      	mov	r1, sl
20005240:	220a      	movs	r2, #10
20005242:	2300      	movs	r3, #0
20005244:	4607      	mov	r7, r0
20005246:	4620      	mov	r0, r4
20005248:	f001 ffc2 	bl	200071d0 <__multadd>
2000524c:	4682      	mov	sl, r0
2000524e:	e7ad      	b.n	200051ac <_dtoa_r+0xa24>
20005250:	4658      	mov	r0, fp
20005252:	4641      	mov	r1, r8
20005254:	f001 fc4a 	bl	20006aec <__mcmp>
20005258:	4681      	mov	r9, r0
2000525a:	e7bd      	b.n	200051d8 <_dtoa_r+0xa50>
2000525c:	4620      	mov	r0, r4
2000525e:	220a      	movs	r2, #10
20005260:	2300      	movs	r3, #0
20005262:	3501      	adds	r5, #1
20005264:	f001 ffb4 	bl	200071d0 <__multadd>
20005268:	4607      	mov	r7, r0
2000526a:	4682      	mov	sl, r0
2000526c:	e79e      	b.n	200051ac <_dtoa_r+0xa24>
2000526e:	9612      	str	r6, [sp, #72]	; 0x48
20005270:	f8dd c020 	ldr.w	ip, [sp, #32]
20005274:	e459      	b.n	20004b2a <_dtoa_r+0x3a2>
20005276:	4275      	negs	r5, r6
20005278:	2d00      	cmp	r5, #0
2000527a:	f040 8101 	bne.w	20005480 <_dtoa_r+0xcf8>
2000527e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005282:	f04f 0802 	mov.w	r8, #2
20005286:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000528a:	e40c      	b.n	20004aa6 <_dtoa_r+0x31e>
2000528c:	f648 1158 	movw	r1, #35160	; 0x8958
20005290:	4642      	mov	r2, r8
20005292:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005296:	464b      	mov	r3, r9
20005298:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
2000529c:	f8cd c00c 	str.w	ip, [sp, #12]
200052a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200052a2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200052a6:	f7fc fe7d 	bl	20001fa4 <__aeabi_dmul>
200052aa:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200052ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200052b2:	f002 fe27 	bl	20007f04 <__aeabi_d2iz>
200052b6:	4607      	mov	r7, r0
200052b8:	f7fc fe0e 	bl	20001ed8 <__aeabi_i2d>
200052bc:	460b      	mov	r3, r1
200052be:	4602      	mov	r2, r0
200052c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200052c4:	f7fc fcba 	bl	20001c3c <__aeabi_dsub>
200052c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
200052cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200052d0:	f805 3b01 	strb.w	r3, [r5], #1
200052d4:	f8dd c00c 	ldr.w	ip, [sp, #12]
200052d8:	f1bc 0f01 	cmp.w	ip, #1
200052dc:	d029      	beq.n	20005332 <_dtoa_r+0xbaa>
200052de:	46d1      	mov	r9, sl
200052e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200052e4:	46b2      	mov	sl, r6
200052e6:	9e10      	ldr	r6, [sp, #64]	; 0x40
200052e8:	951c      	str	r5, [sp, #112]	; 0x70
200052ea:	2701      	movs	r7, #1
200052ec:	4665      	mov	r5, ip
200052ee:	46a0      	mov	r8, r4
200052f0:	f240 0300 	movw	r3, #0
200052f4:	2200      	movs	r2, #0
200052f6:	f2c4 0324 	movt	r3, #16420	; 0x4024
200052fa:	f7fc fe53 	bl	20001fa4 <__aeabi_dmul>
200052fe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005302:	f002 fdff 	bl	20007f04 <__aeabi_d2iz>
20005306:	4604      	mov	r4, r0
20005308:	f7fc fde6 	bl	20001ed8 <__aeabi_i2d>
2000530c:	3430      	adds	r4, #48	; 0x30
2000530e:	4602      	mov	r2, r0
20005310:	460b      	mov	r3, r1
20005312:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005316:	f7fc fc91 	bl	20001c3c <__aeabi_dsub>
2000531a:	55f4      	strb	r4, [r6, r7]
2000531c:	3701      	adds	r7, #1
2000531e:	42af      	cmp	r7, r5
20005320:	d1e6      	bne.n	200052f0 <_dtoa_r+0xb68>
20005322:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20005324:	3f01      	subs	r7, #1
20005326:	4656      	mov	r6, sl
20005328:	4644      	mov	r4, r8
2000532a:	46ca      	mov	sl, r9
2000532c:	19ed      	adds	r5, r5, r7
2000532e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005332:	f240 0300 	movw	r3, #0
20005336:	2200      	movs	r2, #0
20005338:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000533c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20005340:	f7fc fc7e 	bl	20001c40 <__adddf3>
20005344:	4602      	mov	r2, r0
20005346:	460b      	mov	r3, r1
20005348:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000534c:	f7fd f8ba 	bl	200024c4 <__aeabi_dcmpgt>
20005350:	b9f0      	cbnz	r0, 20005390 <_dtoa_r+0xc08>
20005352:	f240 0100 	movw	r1, #0
20005356:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000535a:	2000      	movs	r0, #0
2000535c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005360:	f7fc fc6c 	bl	20001c3c <__aeabi_dsub>
20005364:	4602      	mov	r2, r0
20005366:	460b      	mov	r3, r1
20005368:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000536c:	f7fd f88c 	bl	20002488 <__aeabi_dcmplt>
20005370:	2800      	cmp	r0, #0
20005372:	f43f acac 	beq.w	20004cce <_dtoa_r+0x546>
20005376:	462b      	mov	r3, r5
20005378:	461d      	mov	r5, r3
2000537a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000537e:	2a30      	cmp	r2, #48	; 0x30
20005380:	d0fa      	beq.n	20005378 <_dtoa_r+0xbf0>
20005382:	e61d      	b.n	20004fc0 <_dtoa_r+0x838>
20005384:	9810      	ldr	r0, [sp, #64]	; 0x40
20005386:	f7ff ba40 	b.w	2000480a <_dtoa_r+0x82>
2000538a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000538e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005390:	9e12      	ldr	r6, [sp, #72]	; 0x48
20005392:	9910      	ldr	r1, [sp, #64]	; 0x40
20005394:	e550      	b.n	20004e38 <_dtoa_r+0x6b0>
20005396:	4658      	mov	r0, fp
20005398:	9906      	ldr	r1, [sp, #24]
2000539a:	f001 fba7 	bl	20006aec <__mcmp>
2000539e:	2800      	cmp	r0, #0
200053a0:	f6bf add0 	bge.w	20004f44 <_dtoa_r+0x7bc>
200053a4:	4659      	mov	r1, fp
200053a6:	4620      	mov	r0, r4
200053a8:	220a      	movs	r2, #10
200053aa:	2300      	movs	r3, #0
200053ac:	f001 ff10 	bl	200071d0 <__multadd>
200053b0:	9916      	ldr	r1, [sp, #88]	; 0x58
200053b2:	3e01      	subs	r6, #1
200053b4:	4683      	mov	fp, r0
200053b6:	2900      	cmp	r1, #0
200053b8:	f040 8119 	bne.w	200055ee <_dtoa_r+0xe66>
200053bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
200053be:	9208      	str	r2, [sp, #32]
200053c0:	e5c0      	b.n	20004f44 <_dtoa_r+0x7bc>
200053c2:	9806      	ldr	r0, [sp, #24]
200053c4:	6903      	ldr	r3, [r0, #16]
200053c6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200053ca:	6918      	ldr	r0, [r3, #16]
200053cc:	f001 fb3c 	bl	20006a48 <__hi0bits>
200053d0:	f1c0 0320 	rsb	r3, r0, #32
200053d4:	e595      	b.n	20004f02 <_dtoa_r+0x77a>
200053d6:	2101      	movs	r1, #1
200053d8:	9111      	str	r1, [sp, #68]	; 0x44
200053da:	9108      	str	r1, [sp, #32]
200053dc:	912b      	str	r1, [sp, #172]	; 0xac
200053de:	f7ff bb0f 	b.w	20004a00 <_dtoa_r+0x278>
200053e2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200053e4:	46b1      	mov	r9, r6
200053e6:	9f16      	ldr	r7, [sp, #88]	; 0x58
200053e8:	46aa      	mov	sl, r5
200053ea:	f8dd 8018 	ldr.w	r8, [sp, #24]
200053ee:	9e08      	ldr	r6, [sp, #32]
200053f0:	e002      	b.n	200053f8 <_dtoa_r+0xc70>
200053f2:	f001 feed 	bl	200071d0 <__multadd>
200053f6:	4683      	mov	fp, r0
200053f8:	4641      	mov	r1, r8
200053fa:	4658      	mov	r0, fp
200053fc:	f7ff f934 	bl	20004668 <quorem>
20005400:	3501      	adds	r5, #1
20005402:	220a      	movs	r2, #10
20005404:	2300      	movs	r3, #0
20005406:	4659      	mov	r1, fp
20005408:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000540c:	f80a c007 	strb.w	ip, [sl, r7]
20005410:	3701      	adds	r7, #1
20005412:	4620      	mov	r0, r4
20005414:	42be      	cmp	r6, r7
20005416:	dcec      	bgt.n	200053f2 <_dtoa_r+0xc6a>
20005418:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000541c:	464e      	mov	r6, r9
2000541e:	2700      	movs	r7, #0
20005420:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005424:	4659      	mov	r1, fp
20005426:	2201      	movs	r2, #1
20005428:	4620      	mov	r0, r4
2000542a:	f001 fdcf 	bl	20006fcc <__lshift>
2000542e:	9906      	ldr	r1, [sp, #24]
20005430:	4683      	mov	fp, r0
20005432:	f001 fb5b 	bl	20006aec <__mcmp>
20005436:	2800      	cmp	r0, #0
20005438:	dd0f      	ble.n	2000545a <_dtoa_r+0xcd2>
2000543a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000543c:	e000      	b.n	20005440 <_dtoa_r+0xcb8>
2000543e:	461d      	mov	r5, r3
20005440:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005444:	1e6b      	subs	r3, r5, #1
20005446:	2a39      	cmp	r2, #57	; 0x39
20005448:	f040 808c 	bne.w	20005564 <_dtoa_r+0xddc>
2000544c:	428b      	cmp	r3, r1
2000544e:	d1f6      	bne.n	2000543e <_dtoa_r+0xcb6>
20005450:	9910      	ldr	r1, [sp, #64]	; 0x40
20005452:	2331      	movs	r3, #49	; 0x31
20005454:	3601      	adds	r6, #1
20005456:	700b      	strb	r3, [r1, #0]
20005458:	e59a      	b.n	20004f90 <_dtoa_r+0x808>
2000545a:	d103      	bne.n	20005464 <_dtoa_r+0xcdc>
2000545c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000545e:	f010 0f01 	tst.w	r0, #1
20005462:	d1ea      	bne.n	2000543a <_dtoa_r+0xcb2>
20005464:	462b      	mov	r3, r5
20005466:	461d      	mov	r5, r3
20005468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000546c:	2a30      	cmp	r2, #48	; 0x30
2000546e:	d0fa      	beq.n	20005466 <_dtoa_r+0xcde>
20005470:	e58e      	b.n	20004f90 <_dtoa_r+0x808>
20005472:	4659      	mov	r1, fp
20005474:	9a15      	ldr	r2, [sp, #84]	; 0x54
20005476:	4620      	mov	r0, r4
20005478:	f001 feee 	bl	20007258 <__pow5mult>
2000547c:	4683      	mov	fp, r0
2000547e:	e528      	b.n	20004ed2 <_dtoa_r+0x74a>
20005480:	f005 030f 	and.w	r3, r5, #15
20005484:	f648 1258 	movw	r2, #35160	; 0x8958
20005488:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000548c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005490:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20005494:	e9d3 2300 	ldrd	r2, r3, [r3]
20005498:	f7fc fd84 	bl	20001fa4 <__aeabi_dmul>
2000549c:	112d      	asrs	r5, r5, #4
2000549e:	bf08      	it	eq
200054a0:	f04f 0802 	moveq.w	r8, #2
200054a4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200054a8:	f43f aafd 	beq.w	20004aa6 <_dtoa_r+0x31e>
200054ac:	f648 2730 	movw	r7, #35376	; 0x8a30
200054b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200054b4:	f04f 0802 	mov.w	r8, #2
200054b8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200054bc:	f015 0f01 	tst.w	r5, #1
200054c0:	4610      	mov	r0, r2
200054c2:	4619      	mov	r1, r3
200054c4:	d007      	beq.n	200054d6 <_dtoa_r+0xd4e>
200054c6:	e9d7 2300 	ldrd	r2, r3, [r7]
200054ca:	f108 0801 	add.w	r8, r8, #1
200054ce:	f7fc fd69 	bl	20001fa4 <__aeabi_dmul>
200054d2:	4602      	mov	r2, r0
200054d4:	460b      	mov	r3, r1
200054d6:	3708      	adds	r7, #8
200054d8:	106d      	asrs	r5, r5, #1
200054da:	d1ef      	bne.n	200054bc <_dtoa_r+0xd34>
200054dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200054e0:	f7ff bae1 	b.w	20004aa6 <_dtoa_r+0x31e>
200054e4:	9915      	ldr	r1, [sp, #84]	; 0x54
200054e6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200054e8:	1a5b      	subs	r3, r3, r1
200054ea:	18c9      	adds	r1, r1, r3
200054ec:	18d2      	adds	r2, r2, r3
200054ee:	9115      	str	r1, [sp, #84]	; 0x54
200054f0:	9217      	str	r2, [sp, #92]	; 0x5c
200054f2:	e5a0      	b.n	20005036 <_dtoa_r+0x8ae>
200054f4:	4659      	mov	r1, fp
200054f6:	4620      	mov	r0, r4
200054f8:	f001 feae 	bl	20007258 <__pow5mult>
200054fc:	4683      	mov	fp, r0
200054fe:	e4e8      	b.n	20004ed2 <_dtoa_r+0x74a>
20005500:	9919      	ldr	r1, [sp, #100]	; 0x64
20005502:	2900      	cmp	r1, #0
20005504:	d047      	beq.n	20005596 <_dtoa_r+0xe0e>
20005506:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000550a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000550c:	3303      	adds	r3, #3
2000550e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005510:	e597      	b.n	20005042 <_dtoa_r+0x8ba>
20005512:	3201      	adds	r2, #1
20005514:	b2d2      	uxtb	r2, r2
20005516:	e49d      	b.n	20004e54 <_dtoa_r+0x6cc>
20005518:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000551c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20005520:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20005522:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005524:	f7ff bbd3 	b.w	20004cce <_dtoa_r+0x546>
20005528:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000552a:	2300      	movs	r3, #0
2000552c:	9808      	ldr	r0, [sp, #32]
2000552e:	1a0d      	subs	r5, r1, r0
20005530:	e587      	b.n	20005042 <_dtoa_r+0x8ba>
20005532:	f1b9 0f00 	cmp.w	r9, #0
20005536:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005538:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000553a:	dd0f      	ble.n	2000555c <_dtoa_r+0xdd4>
2000553c:	4659      	mov	r1, fp
2000553e:	2201      	movs	r2, #1
20005540:	4620      	mov	r0, r4
20005542:	f001 fd43 	bl	20006fcc <__lshift>
20005546:	9906      	ldr	r1, [sp, #24]
20005548:	4683      	mov	fp, r0
2000554a:	f001 facf 	bl	20006aec <__mcmp>
2000554e:	2800      	cmp	r0, #0
20005550:	dd47      	ble.n	200055e2 <_dtoa_r+0xe5a>
20005552:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005554:	2939      	cmp	r1, #57	; 0x39
20005556:	d031      	beq.n	200055bc <_dtoa_r+0xe34>
20005558:	3101      	adds	r1, #1
2000555a:	910b      	str	r1, [sp, #44]	; 0x2c
2000555c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000555e:	f805 2b01 	strb.w	r2, [r5], #1
20005562:	e515      	b.n	20004f90 <_dtoa_r+0x808>
20005564:	3201      	adds	r2, #1
20005566:	701a      	strb	r2, [r3, #0]
20005568:	e512      	b.n	20004f90 <_dtoa_r+0x808>
2000556a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000556c:	4620      	mov	r0, r4
2000556e:	6851      	ldr	r1, [r2, #4]
20005570:	f001 fc12 	bl	20006d98 <_Balloc>
20005574:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20005576:	f103 010c 	add.w	r1, r3, #12
2000557a:	691a      	ldr	r2, [r3, #16]
2000557c:	3202      	adds	r2, #2
2000557e:	0092      	lsls	r2, r2, #2
20005580:	4605      	mov	r5, r0
20005582:	300c      	adds	r0, #12
20005584:	f001 f8ce 	bl	20006724 <memcpy>
20005588:	4620      	mov	r0, r4
2000558a:	4629      	mov	r1, r5
2000558c:	2201      	movs	r2, #1
2000558e:	f001 fd1d 	bl	20006fcc <__lshift>
20005592:	4682      	mov	sl, r0
20005594:	e601      	b.n	2000519a <_dtoa_r+0xa12>
20005596:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20005598:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000559a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000559c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200055a0:	e54f      	b.n	20005042 <_dtoa_r+0x8ba>
200055a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200055a4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200055a6:	e73d      	b.n	20005424 <_dtoa_r+0xc9c>
200055a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200055aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200055ac:	2b39      	cmp	r3, #57	; 0x39
200055ae:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200055b0:	d004      	beq.n	200055bc <_dtoa_r+0xe34>
200055b2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200055b4:	1c43      	adds	r3, r0, #1
200055b6:	f805 3b01 	strb.w	r3, [r5], #1
200055ba:	e4e9      	b.n	20004f90 <_dtoa_r+0x808>
200055bc:	2339      	movs	r3, #57	; 0x39
200055be:	f805 3b01 	strb.w	r3, [r5], #1
200055c2:	9910      	ldr	r1, [sp, #64]	; 0x40
200055c4:	e73c      	b.n	20005440 <_dtoa_r+0xcb8>
200055c6:	980b      	ldr	r0, [sp, #44]	; 0x2c
200055c8:	4633      	mov	r3, r6
200055ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200055cc:	2839      	cmp	r0, #57	; 0x39
200055ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200055d0:	d0f4      	beq.n	200055bc <_dtoa_r+0xe34>
200055d2:	2b00      	cmp	r3, #0
200055d4:	dd01      	ble.n	200055da <_dtoa_r+0xe52>
200055d6:	3001      	adds	r0, #1
200055d8:	900b      	str	r0, [sp, #44]	; 0x2c
200055da:	990b      	ldr	r1, [sp, #44]	; 0x2c
200055dc:	f805 1b01 	strb.w	r1, [r5], #1
200055e0:	e4d6      	b.n	20004f90 <_dtoa_r+0x808>
200055e2:	d1bb      	bne.n	2000555c <_dtoa_r+0xdd4>
200055e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200055e6:	f010 0f01 	tst.w	r0, #1
200055ea:	d0b7      	beq.n	2000555c <_dtoa_r+0xdd4>
200055ec:	e7b1      	b.n	20005552 <_dtoa_r+0xdca>
200055ee:	2300      	movs	r3, #0
200055f0:	990c      	ldr	r1, [sp, #48]	; 0x30
200055f2:	4620      	mov	r0, r4
200055f4:	220a      	movs	r2, #10
200055f6:	f001 fdeb 	bl	200071d0 <__multadd>
200055fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
200055fc:	9308      	str	r3, [sp, #32]
200055fe:	900c      	str	r0, [sp, #48]	; 0x30
20005600:	e4a0      	b.n	20004f44 <_dtoa_r+0x7bc>
20005602:	9908      	ldr	r1, [sp, #32]
20005604:	290e      	cmp	r1, #14
20005606:	bf8c      	ite	hi
20005608:	2700      	movhi	r7, #0
2000560a:	f007 0701 	andls.w	r7, r7, #1
2000560e:	f7ff b9fa 	b.w	20004a06 <_dtoa_r+0x27e>
20005612:	f43f ac81 	beq.w	20004f18 <_dtoa_r+0x790>
20005616:	331c      	adds	r3, #28
20005618:	e479      	b.n	20004f0e <_dtoa_r+0x786>
2000561a:	2701      	movs	r7, #1
2000561c:	f7ff b98a 	b.w	20004934 <_dtoa_r+0x1ac>

20005620 <_fflush_r>:
20005620:	690b      	ldr	r3, [r1, #16]
20005622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005626:	460c      	mov	r4, r1
20005628:	4680      	mov	r8, r0
2000562a:	2b00      	cmp	r3, #0
2000562c:	d071      	beq.n	20005712 <_fflush_r+0xf2>
2000562e:	b110      	cbz	r0, 20005636 <_fflush_r+0x16>
20005630:	6983      	ldr	r3, [r0, #24]
20005632:	2b00      	cmp	r3, #0
20005634:	d078      	beq.n	20005728 <_fflush_r+0x108>
20005636:	f648 03b0 	movw	r3, #34992	; 0x88b0
2000563a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000563e:	429c      	cmp	r4, r3
20005640:	bf08      	it	eq
20005642:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20005646:	d010      	beq.n	2000566a <_fflush_r+0x4a>
20005648:	f648 03d0 	movw	r3, #35024	; 0x88d0
2000564c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005650:	429c      	cmp	r4, r3
20005652:	bf08      	it	eq
20005654:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20005658:	d007      	beq.n	2000566a <_fflush_r+0x4a>
2000565a:	f648 03f0 	movw	r3, #35056	; 0x88f0
2000565e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005662:	429c      	cmp	r4, r3
20005664:	bf08      	it	eq
20005666:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000566a:	89a3      	ldrh	r3, [r4, #12]
2000566c:	b21a      	sxth	r2, r3
2000566e:	f012 0f08 	tst.w	r2, #8
20005672:	d135      	bne.n	200056e0 <_fflush_r+0xc0>
20005674:	6862      	ldr	r2, [r4, #4]
20005676:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000567a:	81a3      	strh	r3, [r4, #12]
2000567c:	2a00      	cmp	r2, #0
2000567e:	dd5e      	ble.n	2000573e <_fflush_r+0x11e>
20005680:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20005682:	2e00      	cmp	r6, #0
20005684:	d045      	beq.n	20005712 <_fflush_r+0xf2>
20005686:	b29b      	uxth	r3, r3
20005688:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
2000568c:	bf18      	it	ne
2000568e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20005690:	d059      	beq.n	20005746 <_fflush_r+0x126>
20005692:	f013 0f04 	tst.w	r3, #4
20005696:	d14a      	bne.n	2000572e <_fflush_r+0x10e>
20005698:	2300      	movs	r3, #0
2000569a:	4640      	mov	r0, r8
2000569c:	6a21      	ldr	r1, [r4, #32]
2000569e:	462a      	mov	r2, r5
200056a0:	47b0      	blx	r6
200056a2:	4285      	cmp	r5, r0
200056a4:	d138      	bne.n	20005718 <_fflush_r+0xf8>
200056a6:	89a1      	ldrh	r1, [r4, #12]
200056a8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200056ac:	6922      	ldr	r2, [r4, #16]
200056ae:	f2c0 0300 	movt	r3, #0
200056b2:	ea01 0303 	and.w	r3, r1, r3
200056b6:	2100      	movs	r1, #0
200056b8:	6061      	str	r1, [r4, #4]
200056ba:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200056be:	6b61      	ldr	r1, [r4, #52]	; 0x34
200056c0:	81a3      	strh	r3, [r4, #12]
200056c2:	6022      	str	r2, [r4, #0]
200056c4:	bf18      	it	ne
200056c6:	6565      	strne	r5, [r4, #84]	; 0x54
200056c8:	b319      	cbz	r1, 20005712 <_fflush_r+0xf2>
200056ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
200056ce:	4299      	cmp	r1, r3
200056d0:	d002      	beq.n	200056d8 <_fflush_r+0xb8>
200056d2:	4640      	mov	r0, r8
200056d4:	f000 f998 	bl	20005a08 <_free_r>
200056d8:	2000      	movs	r0, #0
200056da:	6360      	str	r0, [r4, #52]	; 0x34
200056dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200056e0:	6926      	ldr	r6, [r4, #16]
200056e2:	b1b6      	cbz	r6, 20005712 <_fflush_r+0xf2>
200056e4:	6825      	ldr	r5, [r4, #0]
200056e6:	6026      	str	r6, [r4, #0]
200056e8:	1bad      	subs	r5, r5, r6
200056ea:	f012 0f03 	tst.w	r2, #3
200056ee:	bf0c      	ite	eq
200056f0:	6963      	ldreq	r3, [r4, #20]
200056f2:	2300      	movne	r3, #0
200056f4:	60a3      	str	r3, [r4, #8]
200056f6:	e00a      	b.n	2000570e <_fflush_r+0xee>
200056f8:	4632      	mov	r2, r6
200056fa:	462b      	mov	r3, r5
200056fc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200056fe:	4640      	mov	r0, r8
20005700:	6a21      	ldr	r1, [r4, #32]
20005702:	47b8      	blx	r7
20005704:	2800      	cmp	r0, #0
20005706:	ebc0 0505 	rsb	r5, r0, r5
2000570a:	4406      	add	r6, r0
2000570c:	dd04      	ble.n	20005718 <_fflush_r+0xf8>
2000570e:	2d00      	cmp	r5, #0
20005710:	dcf2      	bgt.n	200056f8 <_fflush_r+0xd8>
20005712:	2000      	movs	r0, #0
20005714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005718:	89a3      	ldrh	r3, [r4, #12]
2000571a:	f04f 30ff 	mov.w	r0, #4294967295
2000571e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005722:	81a3      	strh	r3, [r4, #12]
20005724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005728:	f000 f8ea 	bl	20005900 <__sinit>
2000572c:	e783      	b.n	20005636 <_fflush_r+0x16>
2000572e:	6862      	ldr	r2, [r4, #4]
20005730:	6b63      	ldr	r3, [r4, #52]	; 0x34
20005732:	1aad      	subs	r5, r5, r2
20005734:	2b00      	cmp	r3, #0
20005736:	d0af      	beq.n	20005698 <_fflush_r+0x78>
20005738:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000573a:	1aed      	subs	r5, r5, r3
2000573c:	e7ac      	b.n	20005698 <_fflush_r+0x78>
2000573e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20005740:	2a00      	cmp	r2, #0
20005742:	dc9d      	bgt.n	20005680 <_fflush_r+0x60>
20005744:	e7e5      	b.n	20005712 <_fflush_r+0xf2>
20005746:	2301      	movs	r3, #1
20005748:	4640      	mov	r0, r8
2000574a:	6a21      	ldr	r1, [r4, #32]
2000574c:	47b0      	blx	r6
2000574e:	f1b0 3fff 	cmp.w	r0, #4294967295
20005752:	4605      	mov	r5, r0
20005754:	d002      	beq.n	2000575c <_fflush_r+0x13c>
20005756:	89a3      	ldrh	r3, [r4, #12]
20005758:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000575a:	e79a      	b.n	20005692 <_fflush_r+0x72>
2000575c:	f8d8 3000 	ldr.w	r3, [r8]
20005760:	2b1d      	cmp	r3, #29
20005762:	d0d6      	beq.n	20005712 <_fflush_r+0xf2>
20005764:	89a3      	ldrh	r3, [r4, #12]
20005766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000576a:	81a3      	strh	r3, [r4, #12]
2000576c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20005770 <fflush>:
20005770:	4601      	mov	r1, r0
20005772:	b128      	cbz	r0, 20005780 <fflush+0x10>
20005774:	f648 23c4 	movw	r3, #35524	; 0x8ac4
20005778:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000577c:	6818      	ldr	r0, [r3, #0]
2000577e:	e74f      	b.n	20005620 <_fflush_r>
20005780:	f648 0334 	movw	r3, #34868	; 0x8834
20005784:	f245 6121 	movw	r1, #22049	; 0x5621
20005788:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000578c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005790:	6818      	ldr	r0, [r3, #0]
20005792:	f000 bbb3 	b.w	20005efc <_fwalk_reent>
20005796:	bf00      	nop

20005798 <__sfp_lock_acquire>:
20005798:	4770      	bx	lr
2000579a:	bf00      	nop

2000579c <__sfp_lock_release>:
2000579c:	4770      	bx	lr
2000579e:	bf00      	nop

200057a0 <__sinit_lock_acquire>:
200057a0:	4770      	bx	lr
200057a2:	bf00      	nop

200057a4 <__sinit_lock_release>:
200057a4:	4770      	bx	lr
200057a6:	bf00      	nop

200057a8 <__fp_lock>:
200057a8:	2000      	movs	r0, #0
200057aa:	4770      	bx	lr

200057ac <__fp_unlock>:
200057ac:	2000      	movs	r0, #0
200057ae:	4770      	bx	lr

200057b0 <__fp_unlock_all>:
200057b0:	f648 23c4 	movw	r3, #35524	; 0x8ac4
200057b4:	f245 71ad 	movw	r1, #22445	; 0x57ad
200057b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200057c0:	6818      	ldr	r0, [r3, #0]
200057c2:	f000 bbc5 	b.w	20005f50 <_fwalk>
200057c6:	bf00      	nop

200057c8 <__fp_lock_all>:
200057c8:	f648 23c4 	movw	r3, #35524	; 0x8ac4
200057cc:	f245 71a9 	movw	r1, #22441	; 0x57a9
200057d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057d4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200057d8:	6818      	ldr	r0, [r3, #0]
200057da:	f000 bbb9 	b.w	20005f50 <_fwalk>
200057de:	bf00      	nop

200057e0 <_cleanup_r>:
200057e0:	f647 31c9 	movw	r1, #31689	; 0x7bc9
200057e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200057e8:	f000 bbb2 	b.w	20005f50 <_fwalk>

200057ec <_cleanup>:
200057ec:	f648 0334 	movw	r3, #34868	; 0x8834
200057f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057f4:	6818      	ldr	r0, [r3, #0]
200057f6:	e7f3      	b.n	200057e0 <_cleanup_r>

200057f8 <std>:
200057f8:	b510      	push	{r4, lr}
200057fa:	4604      	mov	r4, r0
200057fc:	2300      	movs	r3, #0
200057fe:	305c      	adds	r0, #92	; 0x5c
20005800:	81a1      	strh	r1, [r4, #12]
20005802:	4619      	mov	r1, r3
20005804:	81e2      	strh	r2, [r4, #14]
20005806:	2208      	movs	r2, #8
20005808:	6023      	str	r3, [r4, #0]
2000580a:	6063      	str	r3, [r4, #4]
2000580c:	60a3      	str	r3, [r4, #8]
2000580e:	6663      	str	r3, [r4, #100]	; 0x64
20005810:	6123      	str	r3, [r4, #16]
20005812:	6163      	str	r3, [r4, #20]
20005814:	61a3      	str	r3, [r4, #24]
20005816:	f001 f8a9 	bl	2000696c <memset>
2000581a:	f647 0029 	movw	r0, #30761	; 0x7829
2000581e:	f247 71ed 	movw	r1, #30701	; 0x77ed
20005822:	f247 72c5 	movw	r2, #30661	; 0x77c5
20005826:	f247 73bd 	movw	r3, #30653	; 0x77bd
2000582a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000582e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005832:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000583a:	6260      	str	r0, [r4, #36]	; 0x24
2000583c:	62a1      	str	r1, [r4, #40]	; 0x28
2000583e:	62e2      	str	r2, [r4, #44]	; 0x2c
20005840:	6323      	str	r3, [r4, #48]	; 0x30
20005842:	6224      	str	r4, [r4, #32]
20005844:	bd10      	pop	{r4, pc}
20005846:	bf00      	nop

20005848 <__sfmoreglue>:
20005848:	b570      	push	{r4, r5, r6, lr}
2000584a:	2568      	movs	r5, #104	; 0x68
2000584c:	460e      	mov	r6, r1
2000584e:	fb05 f501 	mul.w	r5, r5, r1
20005852:	f105 010c 	add.w	r1, r5, #12
20005856:	f000 fc59 	bl	2000610c <_malloc_r>
2000585a:	4604      	mov	r4, r0
2000585c:	b148      	cbz	r0, 20005872 <__sfmoreglue+0x2a>
2000585e:	f100 030c 	add.w	r3, r0, #12
20005862:	2100      	movs	r1, #0
20005864:	6046      	str	r6, [r0, #4]
20005866:	462a      	mov	r2, r5
20005868:	4618      	mov	r0, r3
2000586a:	6021      	str	r1, [r4, #0]
2000586c:	60a3      	str	r3, [r4, #8]
2000586e:	f001 f87d 	bl	2000696c <memset>
20005872:	4620      	mov	r0, r4
20005874:	bd70      	pop	{r4, r5, r6, pc}
20005876:	bf00      	nop

20005878 <__sfp>:
20005878:	f648 0334 	movw	r3, #34868	; 0x8834
2000587c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005880:	b570      	push	{r4, r5, r6, lr}
20005882:	681d      	ldr	r5, [r3, #0]
20005884:	4606      	mov	r6, r0
20005886:	69ab      	ldr	r3, [r5, #24]
20005888:	2b00      	cmp	r3, #0
2000588a:	d02a      	beq.n	200058e2 <__sfp+0x6a>
2000588c:	35d8      	adds	r5, #216	; 0xd8
2000588e:	686b      	ldr	r3, [r5, #4]
20005890:	68ac      	ldr	r4, [r5, #8]
20005892:	3b01      	subs	r3, #1
20005894:	d503      	bpl.n	2000589e <__sfp+0x26>
20005896:	e020      	b.n	200058da <__sfp+0x62>
20005898:	3468      	adds	r4, #104	; 0x68
2000589a:	3b01      	subs	r3, #1
2000589c:	d41d      	bmi.n	200058da <__sfp+0x62>
2000589e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200058a2:	2a00      	cmp	r2, #0
200058a4:	d1f8      	bne.n	20005898 <__sfp+0x20>
200058a6:	2500      	movs	r5, #0
200058a8:	f04f 33ff 	mov.w	r3, #4294967295
200058ac:	6665      	str	r5, [r4, #100]	; 0x64
200058ae:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200058b2:	81e3      	strh	r3, [r4, #14]
200058b4:	4629      	mov	r1, r5
200058b6:	f04f 0301 	mov.w	r3, #1
200058ba:	6025      	str	r5, [r4, #0]
200058bc:	81a3      	strh	r3, [r4, #12]
200058be:	2208      	movs	r2, #8
200058c0:	60a5      	str	r5, [r4, #8]
200058c2:	6065      	str	r5, [r4, #4]
200058c4:	6125      	str	r5, [r4, #16]
200058c6:	6165      	str	r5, [r4, #20]
200058c8:	61a5      	str	r5, [r4, #24]
200058ca:	f001 f84f 	bl	2000696c <memset>
200058ce:	64e5      	str	r5, [r4, #76]	; 0x4c
200058d0:	6365      	str	r5, [r4, #52]	; 0x34
200058d2:	63a5      	str	r5, [r4, #56]	; 0x38
200058d4:	64a5      	str	r5, [r4, #72]	; 0x48
200058d6:	4620      	mov	r0, r4
200058d8:	bd70      	pop	{r4, r5, r6, pc}
200058da:	6828      	ldr	r0, [r5, #0]
200058dc:	b128      	cbz	r0, 200058ea <__sfp+0x72>
200058de:	4605      	mov	r5, r0
200058e0:	e7d5      	b.n	2000588e <__sfp+0x16>
200058e2:	4628      	mov	r0, r5
200058e4:	f000 f80c 	bl	20005900 <__sinit>
200058e8:	e7d0      	b.n	2000588c <__sfp+0x14>
200058ea:	4630      	mov	r0, r6
200058ec:	2104      	movs	r1, #4
200058ee:	f7ff ffab 	bl	20005848 <__sfmoreglue>
200058f2:	6028      	str	r0, [r5, #0]
200058f4:	2800      	cmp	r0, #0
200058f6:	d1f2      	bne.n	200058de <__sfp+0x66>
200058f8:	230c      	movs	r3, #12
200058fa:	4604      	mov	r4, r0
200058fc:	6033      	str	r3, [r6, #0]
200058fe:	e7ea      	b.n	200058d6 <__sfp+0x5e>

20005900 <__sinit>:
20005900:	b570      	push	{r4, r5, r6, lr}
20005902:	6986      	ldr	r6, [r0, #24]
20005904:	4604      	mov	r4, r0
20005906:	b106      	cbz	r6, 2000590a <__sinit+0xa>
20005908:	bd70      	pop	{r4, r5, r6, pc}
2000590a:	f245 73e1 	movw	r3, #22497	; 0x57e1
2000590e:	2501      	movs	r5, #1
20005910:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005914:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20005918:	6283      	str	r3, [r0, #40]	; 0x28
2000591a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000591e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20005922:	6185      	str	r5, [r0, #24]
20005924:	f7ff ffa8 	bl	20005878 <__sfp>
20005928:	6060      	str	r0, [r4, #4]
2000592a:	4620      	mov	r0, r4
2000592c:	f7ff ffa4 	bl	20005878 <__sfp>
20005930:	60a0      	str	r0, [r4, #8]
20005932:	4620      	mov	r0, r4
20005934:	f7ff ffa0 	bl	20005878 <__sfp>
20005938:	4632      	mov	r2, r6
2000593a:	2104      	movs	r1, #4
2000593c:	4623      	mov	r3, r4
2000593e:	60e0      	str	r0, [r4, #12]
20005940:	6860      	ldr	r0, [r4, #4]
20005942:	f7ff ff59 	bl	200057f8 <std>
20005946:	462a      	mov	r2, r5
20005948:	68a0      	ldr	r0, [r4, #8]
2000594a:	2109      	movs	r1, #9
2000594c:	4623      	mov	r3, r4
2000594e:	f7ff ff53 	bl	200057f8 <std>
20005952:	4623      	mov	r3, r4
20005954:	68e0      	ldr	r0, [r4, #12]
20005956:	2112      	movs	r1, #18
20005958:	2202      	movs	r2, #2
2000595a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000595e:	e74b      	b.n	200057f8 <std>

20005960 <_malloc_trim_r>:
20005960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20005962:	f648 34b8 	movw	r4, #35768	; 0x8bb8
20005966:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000596a:	460f      	mov	r7, r1
2000596c:	4605      	mov	r5, r0
2000596e:	f001 f867 	bl	20006a40 <__malloc_lock>
20005972:	68a3      	ldr	r3, [r4, #8]
20005974:	685e      	ldr	r6, [r3, #4]
20005976:	f026 0603 	bic.w	r6, r6, #3
2000597a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000597e:	330f      	adds	r3, #15
20005980:	1bdf      	subs	r7, r3, r7
20005982:	0b3f      	lsrs	r7, r7, #12
20005984:	3f01      	subs	r7, #1
20005986:	033f      	lsls	r7, r7, #12
20005988:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
2000598c:	db07      	blt.n	2000599e <_malloc_trim_r+0x3e>
2000598e:	2100      	movs	r1, #0
20005990:	4628      	mov	r0, r5
20005992:	f001 feff 	bl	20007794 <_sbrk_r>
20005996:	68a3      	ldr	r3, [r4, #8]
20005998:	18f3      	adds	r3, r6, r3
2000599a:	4283      	cmp	r3, r0
2000599c:	d004      	beq.n	200059a8 <_malloc_trim_r+0x48>
2000599e:	4628      	mov	r0, r5
200059a0:	f001 f850 	bl	20006a44 <__malloc_unlock>
200059a4:	2000      	movs	r0, #0
200059a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200059a8:	4279      	negs	r1, r7
200059aa:	4628      	mov	r0, r5
200059ac:	f001 fef2 	bl	20007794 <_sbrk_r>
200059b0:	f1b0 3fff 	cmp.w	r0, #4294967295
200059b4:	d010      	beq.n	200059d8 <_malloc_trim_r+0x78>
200059b6:	68a2      	ldr	r2, [r4, #8]
200059b8:	f648 73dc 	movw	r3, #36828	; 0x8fdc
200059bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059c0:	1bf6      	subs	r6, r6, r7
200059c2:	f046 0601 	orr.w	r6, r6, #1
200059c6:	4628      	mov	r0, r5
200059c8:	6056      	str	r6, [r2, #4]
200059ca:	681a      	ldr	r2, [r3, #0]
200059cc:	1bd7      	subs	r7, r2, r7
200059ce:	601f      	str	r7, [r3, #0]
200059d0:	f001 f838 	bl	20006a44 <__malloc_unlock>
200059d4:	2001      	movs	r0, #1
200059d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200059d8:	2100      	movs	r1, #0
200059da:	4628      	mov	r0, r5
200059dc:	f001 feda 	bl	20007794 <_sbrk_r>
200059e0:	68a3      	ldr	r3, [r4, #8]
200059e2:	1ac2      	subs	r2, r0, r3
200059e4:	2a0f      	cmp	r2, #15
200059e6:	ddda      	ble.n	2000599e <_malloc_trim_r+0x3e>
200059e8:	f648 74c0 	movw	r4, #36800	; 0x8fc0
200059ec:	f648 71dc 	movw	r1, #36828	; 0x8fdc
200059f0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200059f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200059f8:	f042 0201 	orr.w	r2, r2, #1
200059fc:	6824      	ldr	r4, [r4, #0]
200059fe:	1b00      	subs	r0, r0, r4
20005a00:	6008      	str	r0, [r1, #0]
20005a02:	605a      	str	r2, [r3, #4]
20005a04:	e7cb      	b.n	2000599e <_malloc_trim_r+0x3e>
20005a06:	bf00      	nop

20005a08 <_free_r>:
20005a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005a0c:	4605      	mov	r5, r0
20005a0e:	460c      	mov	r4, r1
20005a10:	2900      	cmp	r1, #0
20005a12:	f000 8088 	beq.w	20005b26 <_free_r+0x11e>
20005a16:	f001 f813 	bl	20006a40 <__malloc_lock>
20005a1a:	f1a4 0208 	sub.w	r2, r4, #8
20005a1e:	f648 30b8 	movw	r0, #35768	; 0x8bb8
20005a22:	6856      	ldr	r6, [r2, #4]
20005a24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005a28:	f026 0301 	bic.w	r3, r6, #1
20005a2c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20005a30:	18d1      	adds	r1, r2, r3
20005a32:	458c      	cmp	ip, r1
20005a34:	684f      	ldr	r7, [r1, #4]
20005a36:	f027 0703 	bic.w	r7, r7, #3
20005a3a:	f000 8095 	beq.w	20005b68 <_free_r+0x160>
20005a3e:	f016 0601 	ands.w	r6, r6, #1
20005a42:	604f      	str	r7, [r1, #4]
20005a44:	d05f      	beq.n	20005b06 <_free_r+0xfe>
20005a46:	2600      	movs	r6, #0
20005a48:	19cc      	adds	r4, r1, r7
20005a4a:	6864      	ldr	r4, [r4, #4]
20005a4c:	f014 0f01 	tst.w	r4, #1
20005a50:	d106      	bne.n	20005a60 <_free_r+0x58>
20005a52:	19db      	adds	r3, r3, r7
20005a54:	2e00      	cmp	r6, #0
20005a56:	d07a      	beq.n	20005b4e <_free_r+0x146>
20005a58:	688c      	ldr	r4, [r1, #8]
20005a5a:	68c9      	ldr	r1, [r1, #12]
20005a5c:	608c      	str	r4, [r1, #8]
20005a5e:	60e1      	str	r1, [r4, #12]
20005a60:	f043 0101 	orr.w	r1, r3, #1
20005a64:	50d3      	str	r3, [r2, r3]
20005a66:	6051      	str	r1, [r2, #4]
20005a68:	2e00      	cmp	r6, #0
20005a6a:	d147      	bne.n	20005afc <_free_r+0xf4>
20005a6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005a70:	d35b      	bcc.n	20005b2a <_free_r+0x122>
20005a72:	0a59      	lsrs	r1, r3, #9
20005a74:	2904      	cmp	r1, #4
20005a76:	bf9e      	ittt	ls
20005a78:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20005a7c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20005a80:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005a84:	d928      	bls.n	20005ad8 <_free_r+0xd0>
20005a86:	2914      	cmp	r1, #20
20005a88:	bf9c      	itt	ls
20005a8a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20005a8e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005a92:	d921      	bls.n	20005ad8 <_free_r+0xd0>
20005a94:	2954      	cmp	r1, #84	; 0x54
20005a96:	bf9e      	ittt	ls
20005a98:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20005a9c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20005aa0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005aa4:	d918      	bls.n	20005ad8 <_free_r+0xd0>
20005aa6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20005aaa:	bf9e      	ittt	ls
20005aac:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20005ab0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20005ab4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005ab8:	d90e      	bls.n	20005ad8 <_free_r+0xd0>
20005aba:	f240 5c54 	movw	ip, #1364	; 0x554
20005abe:	4561      	cmp	r1, ip
20005ac0:	bf95      	itete	ls
20005ac2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20005ac6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20005aca:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20005ace:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20005ad2:	bf98      	it	ls
20005ad4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005ad8:	1904      	adds	r4, r0, r4
20005ada:	68a1      	ldr	r1, [r4, #8]
20005adc:	42a1      	cmp	r1, r4
20005ade:	d103      	bne.n	20005ae8 <_free_r+0xe0>
20005ae0:	e064      	b.n	20005bac <_free_r+0x1a4>
20005ae2:	6889      	ldr	r1, [r1, #8]
20005ae4:	428c      	cmp	r4, r1
20005ae6:	d004      	beq.n	20005af2 <_free_r+0xea>
20005ae8:	6848      	ldr	r0, [r1, #4]
20005aea:	f020 0003 	bic.w	r0, r0, #3
20005aee:	4283      	cmp	r3, r0
20005af0:	d3f7      	bcc.n	20005ae2 <_free_r+0xda>
20005af2:	68cb      	ldr	r3, [r1, #12]
20005af4:	60d3      	str	r3, [r2, #12]
20005af6:	6091      	str	r1, [r2, #8]
20005af8:	60ca      	str	r2, [r1, #12]
20005afa:	609a      	str	r2, [r3, #8]
20005afc:	4628      	mov	r0, r5
20005afe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20005b02:	f000 bf9f 	b.w	20006a44 <__malloc_unlock>
20005b06:	f854 4c08 	ldr.w	r4, [r4, #-8]
20005b0a:	f100 0c08 	add.w	ip, r0, #8
20005b0e:	1b12      	subs	r2, r2, r4
20005b10:	191b      	adds	r3, r3, r4
20005b12:	6894      	ldr	r4, [r2, #8]
20005b14:	4564      	cmp	r4, ip
20005b16:	d047      	beq.n	20005ba8 <_free_r+0x1a0>
20005b18:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20005b1c:	f8cc 4008 	str.w	r4, [ip, #8]
20005b20:	f8c4 c00c 	str.w	ip, [r4, #12]
20005b24:	e790      	b.n	20005a48 <_free_r+0x40>
20005b26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005b2a:	08db      	lsrs	r3, r3, #3
20005b2c:	f04f 0c01 	mov.w	ip, #1
20005b30:	6846      	ldr	r6, [r0, #4]
20005b32:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20005b36:	109b      	asrs	r3, r3, #2
20005b38:	fa0c f303 	lsl.w	r3, ip, r3
20005b3c:	60d1      	str	r1, [r2, #12]
20005b3e:	688c      	ldr	r4, [r1, #8]
20005b40:	ea46 0303 	orr.w	r3, r6, r3
20005b44:	6043      	str	r3, [r0, #4]
20005b46:	6094      	str	r4, [r2, #8]
20005b48:	60e2      	str	r2, [r4, #12]
20005b4a:	608a      	str	r2, [r1, #8]
20005b4c:	e7d6      	b.n	20005afc <_free_r+0xf4>
20005b4e:	688c      	ldr	r4, [r1, #8]
20005b50:	4f1c      	ldr	r7, [pc, #112]	; (20005bc4 <_free_r+0x1bc>)
20005b52:	42bc      	cmp	r4, r7
20005b54:	d181      	bne.n	20005a5a <_free_r+0x52>
20005b56:	50d3      	str	r3, [r2, r3]
20005b58:	f043 0301 	orr.w	r3, r3, #1
20005b5c:	60e2      	str	r2, [r4, #12]
20005b5e:	60a2      	str	r2, [r4, #8]
20005b60:	6053      	str	r3, [r2, #4]
20005b62:	6094      	str	r4, [r2, #8]
20005b64:	60d4      	str	r4, [r2, #12]
20005b66:	e7c9      	b.n	20005afc <_free_r+0xf4>
20005b68:	18fb      	adds	r3, r7, r3
20005b6a:	f016 0f01 	tst.w	r6, #1
20005b6e:	d107      	bne.n	20005b80 <_free_r+0x178>
20005b70:	f854 1c08 	ldr.w	r1, [r4, #-8]
20005b74:	1a52      	subs	r2, r2, r1
20005b76:	185b      	adds	r3, r3, r1
20005b78:	68d4      	ldr	r4, [r2, #12]
20005b7a:	6891      	ldr	r1, [r2, #8]
20005b7c:	60a1      	str	r1, [r4, #8]
20005b7e:	60cc      	str	r4, [r1, #12]
20005b80:	f648 71c4 	movw	r1, #36804	; 0x8fc4
20005b84:	6082      	str	r2, [r0, #8]
20005b86:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005b8a:	f043 0001 	orr.w	r0, r3, #1
20005b8e:	6050      	str	r0, [r2, #4]
20005b90:	680a      	ldr	r2, [r1, #0]
20005b92:	4293      	cmp	r3, r2
20005b94:	d3b2      	bcc.n	20005afc <_free_r+0xf4>
20005b96:	f648 73d8 	movw	r3, #36824	; 0x8fd8
20005b9a:	4628      	mov	r0, r5
20005b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ba0:	6819      	ldr	r1, [r3, #0]
20005ba2:	f7ff fedd 	bl	20005960 <_malloc_trim_r>
20005ba6:	e7a9      	b.n	20005afc <_free_r+0xf4>
20005ba8:	2601      	movs	r6, #1
20005baa:	e74d      	b.n	20005a48 <_free_r+0x40>
20005bac:	2601      	movs	r6, #1
20005bae:	6844      	ldr	r4, [r0, #4]
20005bb0:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005bb4:	460b      	mov	r3, r1
20005bb6:	fa06 fc0c 	lsl.w	ip, r6, ip
20005bba:	ea44 040c 	orr.w	r4, r4, ip
20005bbe:	6044      	str	r4, [r0, #4]
20005bc0:	e798      	b.n	20005af4 <_free_r+0xec>
20005bc2:	bf00      	nop
20005bc4:	20008bc0 	.word	0x20008bc0

20005bc8 <__sfvwrite_r>:
20005bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005bcc:	6893      	ldr	r3, [r2, #8]
20005bce:	b085      	sub	sp, #20
20005bd0:	4690      	mov	r8, r2
20005bd2:	460c      	mov	r4, r1
20005bd4:	9003      	str	r0, [sp, #12]
20005bd6:	2b00      	cmp	r3, #0
20005bd8:	d064      	beq.n	20005ca4 <__sfvwrite_r+0xdc>
20005bda:	8988      	ldrh	r0, [r1, #12]
20005bdc:	fa1f fa80 	uxth.w	sl, r0
20005be0:	f01a 0f08 	tst.w	sl, #8
20005be4:	f000 80a0 	beq.w	20005d28 <__sfvwrite_r+0x160>
20005be8:	690b      	ldr	r3, [r1, #16]
20005bea:	2b00      	cmp	r3, #0
20005bec:	f000 809c 	beq.w	20005d28 <__sfvwrite_r+0x160>
20005bf0:	f01a 0b02 	ands.w	fp, sl, #2
20005bf4:	f8d8 5000 	ldr.w	r5, [r8]
20005bf8:	bf1c      	itt	ne
20005bfa:	f04f 0a00 	movne.w	sl, #0
20005bfe:	4657      	movne	r7, sl
20005c00:	d136      	bne.n	20005c70 <__sfvwrite_r+0xa8>
20005c02:	f01a 0a01 	ands.w	sl, sl, #1
20005c06:	bf1d      	ittte	ne
20005c08:	46dc      	movne	ip, fp
20005c0a:	46d9      	movne	r9, fp
20005c0c:	465f      	movne	r7, fp
20005c0e:	4656      	moveq	r6, sl
20005c10:	d152      	bne.n	20005cb8 <__sfvwrite_r+0xf0>
20005c12:	b326      	cbz	r6, 20005c5e <__sfvwrite_r+0x96>
20005c14:	b280      	uxth	r0, r0
20005c16:	68a7      	ldr	r7, [r4, #8]
20005c18:	f410 7f00 	tst.w	r0, #512	; 0x200
20005c1c:	f000 808f 	beq.w	20005d3e <__sfvwrite_r+0x176>
20005c20:	42be      	cmp	r6, r7
20005c22:	46bb      	mov	fp, r7
20005c24:	f080 80a7 	bcs.w	20005d76 <__sfvwrite_r+0x1ae>
20005c28:	6820      	ldr	r0, [r4, #0]
20005c2a:	4637      	mov	r7, r6
20005c2c:	46b3      	mov	fp, r6
20005c2e:	465a      	mov	r2, fp
20005c30:	4651      	mov	r1, sl
20005c32:	f000 fe3f 	bl	200068b4 <memmove>
20005c36:	68a2      	ldr	r2, [r4, #8]
20005c38:	6823      	ldr	r3, [r4, #0]
20005c3a:	46b1      	mov	r9, r6
20005c3c:	1bd7      	subs	r7, r2, r7
20005c3e:	60a7      	str	r7, [r4, #8]
20005c40:	4637      	mov	r7, r6
20005c42:	445b      	add	r3, fp
20005c44:	6023      	str	r3, [r4, #0]
20005c46:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005c4a:	ebc9 0606 	rsb	r6, r9, r6
20005c4e:	44ca      	add	sl, r9
20005c50:	1bdf      	subs	r7, r3, r7
20005c52:	f8c8 7008 	str.w	r7, [r8, #8]
20005c56:	b32f      	cbz	r7, 20005ca4 <__sfvwrite_r+0xdc>
20005c58:	89a0      	ldrh	r0, [r4, #12]
20005c5a:	2e00      	cmp	r6, #0
20005c5c:	d1da      	bne.n	20005c14 <__sfvwrite_r+0x4c>
20005c5e:	f8d5 a000 	ldr.w	sl, [r5]
20005c62:	686e      	ldr	r6, [r5, #4]
20005c64:	3508      	adds	r5, #8
20005c66:	e7d4      	b.n	20005c12 <__sfvwrite_r+0x4a>
20005c68:	f8d5 a000 	ldr.w	sl, [r5]
20005c6c:	686f      	ldr	r7, [r5, #4]
20005c6e:	3508      	adds	r5, #8
20005c70:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20005c74:	bf34      	ite	cc
20005c76:	463b      	movcc	r3, r7
20005c78:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20005c7c:	4652      	mov	r2, sl
20005c7e:	9803      	ldr	r0, [sp, #12]
20005c80:	2f00      	cmp	r7, #0
20005c82:	d0f1      	beq.n	20005c68 <__sfvwrite_r+0xa0>
20005c84:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005c86:	6a21      	ldr	r1, [r4, #32]
20005c88:	47b0      	blx	r6
20005c8a:	2800      	cmp	r0, #0
20005c8c:	4482      	add	sl, r0
20005c8e:	ebc0 0707 	rsb	r7, r0, r7
20005c92:	f340 80ec 	ble.w	20005e6e <__sfvwrite_r+0x2a6>
20005c96:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005c9a:	1a18      	subs	r0, r3, r0
20005c9c:	f8c8 0008 	str.w	r0, [r8, #8]
20005ca0:	2800      	cmp	r0, #0
20005ca2:	d1e5      	bne.n	20005c70 <__sfvwrite_r+0xa8>
20005ca4:	2000      	movs	r0, #0
20005ca6:	b005      	add	sp, #20
20005ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005cac:	f8d5 9000 	ldr.w	r9, [r5]
20005cb0:	f04f 0c00 	mov.w	ip, #0
20005cb4:	686f      	ldr	r7, [r5, #4]
20005cb6:	3508      	adds	r5, #8
20005cb8:	2f00      	cmp	r7, #0
20005cba:	d0f7      	beq.n	20005cac <__sfvwrite_r+0xe4>
20005cbc:	f1bc 0f00 	cmp.w	ip, #0
20005cc0:	f000 80b5 	beq.w	20005e2e <__sfvwrite_r+0x266>
20005cc4:	6963      	ldr	r3, [r4, #20]
20005cc6:	45bb      	cmp	fp, r7
20005cc8:	bf34      	ite	cc
20005cca:	46da      	movcc	sl, fp
20005ccc:	46ba      	movcs	sl, r7
20005cce:	68a6      	ldr	r6, [r4, #8]
20005cd0:	6820      	ldr	r0, [r4, #0]
20005cd2:	6922      	ldr	r2, [r4, #16]
20005cd4:	199e      	adds	r6, r3, r6
20005cd6:	4290      	cmp	r0, r2
20005cd8:	bf94      	ite	ls
20005cda:	2200      	movls	r2, #0
20005cdc:	2201      	movhi	r2, #1
20005cde:	45b2      	cmp	sl, r6
20005ce0:	bfd4      	ite	le
20005ce2:	2200      	movle	r2, #0
20005ce4:	f002 0201 	andgt.w	r2, r2, #1
20005ce8:	2a00      	cmp	r2, #0
20005cea:	f040 80ae 	bne.w	20005e4a <__sfvwrite_r+0x282>
20005cee:	459a      	cmp	sl, r3
20005cf0:	f2c0 8082 	blt.w	20005df8 <__sfvwrite_r+0x230>
20005cf4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005cf6:	464a      	mov	r2, r9
20005cf8:	f8cd c004 	str.w	ip, [sp, #4]
20005cfc:	9803      	ldr	r0, [sp, #12]
20005cfe:	6a21      	ldr	r1, [r4, #32]
20005d00:	47b0      	blx	r6
20005d02:	f8dd c004 	ldr.w	ip, [sp, #4]
20005d06:	1e06      	subs	r6, r0, #0
20005d08:	f340 80b1 	ble.w	20005e6e <__sfvwrite_r+0x2a6>
20005d0c:	ebbb 0b06 	subs.w	fp, fp, r6
20005d10:	f000 8086 	beq.w	20005e20 <__sfvwrite_r+0x258>
20005d14:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005d18:	44b1      	add	r9, r6
20005d1a:	1bbf      	subs	r7, r7, r6
20005d1c:	1b9e      	subs	r6, r3, r6
20005d1e:	f8c8 6008 	str.w	r6, [r8, #8]
20005d22:	2e00      	cmp	r6, #0
20005d24:	d1c8      	bne.n	20005cb8 <__sfvwrite_r+0xf0>
20005d26:	e7bd      	b.n	20005ca4 <__sfvwrite_r+0xdc>
20005d28:	9803      	ldr	r0, [sp, #12]
20005d2a:	4621      	mov	r1, r4
20005d2c:	f7fe fc18 	bl	20004560 <__swsetup_r>
20005d30:	2800      	cmp	r0, #0
20005d32:	f040 80d4 	bne.w	20005ede <__sfvwrite_r+0x316>
20005d36:	89a0      	ldrh	r0, [r4, #12]
20005d38:	fa1f fa80 	uxth.w	sl, r0
20005d3c:	e758      	b.n	20005bf0 <__sfvwrite_r+0x28>
20005d3e:	6820      	ldr	r0, [r4, #0]
20005d40:	46b9      	mov	r9, r7
20005d42:	6923      	ldr	r3, [r4, #16]
20005d44:	4298      	cmp	r0, r3
20005d46:	bf94      	ite	ls
20005d48:	2300      	movls	r3, #0
20005d4a:	2301      	movhi	r3, #1
20005d4c:	42b7      	cmp	r7, r6
20005d4e:	bf2c      	ite	cs
20005d50:	2300      	movcs	r3, #0
20005d52:	f003 0301 	andcc.w	r3, r3, #1
20005d56:	2b00      	cmp	r3, #0
20005d58:	f040 809d 	bne.w	20005e96 <__sfvwrite_r+0x2ce>
20005d5c:	6963      	ldr	r3, [r4, #20]
20005d5e:	429e      	cmp	r6, r3
20005d60:	f0c0 808c 	bcc.w	20005e7c <__sfvwrite_r+0x2b4>
20005d64:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005d66:	4652      	mov	r2, sl
20005d68:	9803      	ldr	r0, [sp, #12]
20005d6a:	6a21      	ldr	r1, [r4, #32]
20005d6c:	47b8      	blx	r7
20005d6e:	1e07      	subs	r7, r0, #0
20005d70:	dd7d      	ble.n	20005e6e <__sfvwrite_r+0x2a6>
20005d72:	46b9      	mov	r9, r7
20005d74:	e767      	b.n	20005c46 <__sfvwrite_r+0x7e>
20005d76:	f410 6f90 	tst.w	r0, #1152	; 0x480
20005d7a:	bf08      	it	eq
20005d7c:	6820      	ldreq	r0, [r4, #0]
20005d7e:	f43f af56 	beq.w	20005c2e <__sfvwrite_r+0x66>
20005d82:	6962      	ldr	r2, [r4, #20]
20005d84:	6921      	ldr	r1, [r4, #16]
20005d86:	6823      	ldr	r3, [r4, #0]
20005d88:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20005d8c:	1a5b      	subs	r3, r3, r1
20005d8e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20005d92:	f103 0c01 	add.w	ip, r3, #1
20005d96:	44b4      	add	ip, r6
20005d98:	ea4f 0969 	mov.w	r9, r9, asr #1
20005d9c:	45e1      	cmp	r9, ip
20005d9e:	464a      	mov	r2, r9
20005da0:	bf3c      	itt	cc
20005da2:	46e1      	movcc	r9, ip
20005da4:	464a      	movcc	r2, r9
20005da6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20005daa:	f000 8083 	beq.w	20005eb4 <__sfvwrite_r+0x2ec>
20005dae:	4611      	mov	r1, r2
20005db0:	9803      	ldr	r0, [sp, #12]
20005db2:	9302      	str	r3, [sp, #8]
20005db4:	f000 f9aa 	bl	2000610c <_malloc_r>
20005db8:	9b02      	ldr	r3, [sp, #8]
20005dba:	2800      	cmp	r0, #0
20005dbc:	f000 8099 	beq.w	20005ef2 <__sfvwrite_r+0x32a>
20005dc0:	461a      	mov	r2, r3
20005dc2:	6921      	ldr	r1, [r4, #16]
20005dc4:	9302      	str	r3, [sp, #8]
20005dc6:	9001      	str	r0, [sp, #4]
20005dc8:	f000 fcac 	bl	20006724 <memcpy>
20005dcc:	89a2      	ldrh	r2, [r4, #12]
20005dce:	9b02      	ldr	r3, [sp, #8]
20005dd0:	f8dd c004 	ldr.w	ip, [sp, #4]
20005dd4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20005dd8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005ddc:	81a2      	strh	r2, [r4, #12]
20005dde:	ebc3 0209 	rsb	r2, r3, r9
20005de2:	eb0c 0003 	add.w	r0, ip, r3
20005de6:	4637      	mov	r7, r6
20005de8:	46b3      	mov	fp, r6
20005dea:	60a2      	str	r2, [r4, #8]
20005dec:	f8c4 c010 	str.w	ip, [r4, #16]
20005df0:	6020      	str	r0, [r4, #0]
20005df2:	f8c4 9014 	str.w	r9, [r4, #20]
20005df6:	e71a      	b.n	20005c2e <__sfvwrite_r+0x66>
20005df8:	4652      	mov	r2, sl
20005dfa:	4649      	mov	r1, r9
20005dfc:	4656      	mov	r6, sl
20005dfe:	f8cd c004 	str.w	ip, [sp, #4]
20005e02:	f000 fd57 	bl	200068b4 <memmove>
20005e06:	68a2      	ldr	r2, [r4, #8]
20005e08:	6823      	ldr	r3, [r4, #0]
20005e0a:	ebbb 0b06 	subs.w	fp, fp, r6
20005e0e:	ebca 0202 	rsb	r2, sl, r2
20005e12:	f8dd c004 	ldr.w	ip, [sp, #4]
20005e16:	4453      	add	r3, sl
20005e18:	60a2      	str	r2, [r4, #8]
20005e1a:	6023      	str	r3, [r4, #0]
20005e1c:	f47f af7a 	bne.w	20005d14 <__sfvwrite_r+0x14c>
20005e20:	9803      	ldr	r0, [sp, #12]
20005e22:	4621      	mov	r1, r4
20005e24:	f7ff fbfc 	bl	20005620 <_fflush_r>
20005e28:	bb08      	cbnz	r0, 20005e6e <__sfvwrite_r+0x2a6>
20005e2a:	46dc      	mov	ip, fp
20005e2c:	e772      	b.n	20005d14 <__sfvwrite_r+0x14c>
20005e2e:	4648      	mov	r0, r9
20005e30:	210a      	movs	r1, #10
20005e32:	463a      	mov	r2, r7
20005e34:	f000 fc3c 	bl	200066b0 <memchr>
20005e38:	2800      	cmp	r0, #0
20005e3a:	d04b      	beq.n	20005ed4 <__sfvwrite_r+0x30c>
20005e3c:	f100 0b01 	add.w	fp, r0, #1
20005e40:	f04f 0c01 	mov.w	ip, #1
20005e44:	ebc9 0b0b 	rsb	fp, r9, fp
20005e48:	e73c      	b.n	20005cc4 <__sfvwrite_r+0xfc>
20005e4a:	4649      	mov	r1, r9
20005e4c:	4632      	mov	r2, r6
20005e4e:	f8cd c004 	str.w	ip, [sp, #4]
20005e52:	f000 fd2f 	bl	200068b4 <memmove>
20005e56:	6823      	ldr	r3, [r4, #0]
20005e58:	4621      	mov	r1, r4
20005e5a:	9803      	ldr	r0, [sp, #12]
20005e5c:	199b      	adds	r3, r3, r6
20005e5e:	6023      	str	r3, [r4, #0]
20005e60:	f7ff fbde 	bl	20005620 <_fflush_r>
20005e64:	f8dd c004 	ldr.w	ip, [sp, #4]
20005e68:	2800      	cmp	r0, #0
20005e6a:	f43f af4f 	beq.w	20005d0c <__sfvwrite_r+0x144>
20005e6e:	89a3      	ldrh	r3, [r4, #12]
20005e70:	f04f 30ff 	mov.w	r0, #4294967295
20005e74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005e78:	81a3      	strh	r3, [r4, #12]
20005e7a:	e714      	b.n	20005ca6 <__sfvwrite_r+0xde>
20005e7c:	4632      	mov	r2, r6
20005e7e:	4651      	mov	r1, sl
20005e80:	f000 fd18 	bl	200068b4 <memmove>
20005e84:	68a2      	ldr	r2, [r4, #8]
20005e86:	6823      	ldr	r3, [r4, #0]
20005e88:	4637      	mov	r7, r6
20005e8a:	1b92      	subs	r2, r2, r6
20005e8c:	46b1      	mov	r9, r6
20005e8e:	199b      	adds	r3, r3, r6
20005e90:	60a2      	str	r2, [r4, #8]
20005e92:	6023      	str	r3, [r4, #0]
20005e94:	e6d7      	b.n	20005c46 <__sfvwrite_r+0x7e>
20005e96:	4651      	mov	r1, sl
20005e98:	463a      	mov	r2, r7
20005e9a:	f000 fd0b 	bl	200068b4 <memmove>
20005e9e:	6823      	ldr	r3, [r4, #0]
20005ea0:	9803      	ldr	r0, [sp, #12]
20005ea2:	4621      	mov	r1, r4
20005ea4:	19db      	adds	r3, r3, r7
20005ea6:	6023      	str	r3, [r4, #0]
20005ea8:	f7ff fbba 	bl	20005620 <_fflush_r>
20005eac:	2800      	cmp	r0, #0
20005eae:	f43f aeca 	beq.w	20005c46 <__sfvwrite_r+0x7e>
20005eb2:	e7dc      	b.n	20005e6e <__sfvwrite_r+0x2a6>
20005eb4:	9803      	ldr	r0, [sp, #12]
20005eb6:	9302      	str	r3, [sp, #8]
20005eb8:	f001 fa72 	bl	200073a0 <_realloc_r>
20005ebc:	9b02      	ldr	r3, [sp, #8]
20005ebe:	4684      	mov	ip, r0
20005ec0:	2800      	cmp	r0, #0
20005ec2:	d18c      	bne.n	20005dde <__sfvwrite_r+0x216>
20005ec4:	6921      	ldr	r1, [r4, #16]
20005ec6:	9803      	ldr	r0, [sp, #12]
20005ec8:	f7ff fd9e 	bl	20005a08 <_free_r>
20005ecc:	9903      	ldr	r1, [sp, #12]
20005ece:	230c      	movs	r3, #12
20005ed0:	600b      	str	r3, [r1, #0]
20005ed2:	e7cc      	b.n	20005e6e <__sfvwrite_r+0x2a6>
20005ed4:	f107 0b01 	add.w	fp, r7, #1
20005ed8:	f04f 0c01 	mov.w	ip, #1
20005edc:	e6f2      	b.n	20005cc4 <__sfvwrite_r+0xfc>
20005ede:	9903      	ldr	r1, [sp, #12]
20005ee0:	2209      	movs	r2, #9
20005ee2:	89a3      	ldrh	r3, [r4, #12]
20005ee4:	f04f 30ff 	mov.w	r0, #4294967295
20005ee8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005eec:	600a      	str	r2, [r1, #0]
20005eee:	81a3      	strh	r3, [r4, #12]
20005ef0:	e6d9      	b.n	20005ca6 <__sfvwrite_r+0xde>
20005ef2:	9a03      	ldr	r2, [sp, #12]
20005ef4:	230c      	movs	r3, #12
20005ef6:	6013      	str	r3, [r2, #0]
20005ef8:	e7b9      	b.n	20005e6e <__sfvwrite_r+0x2a6>
20005efa:	bf00      	nop

20005efc <_fwalk_reent>:
20005efc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20005f00:	4607      	mov	r7, r0
20005f02:	468a      	mov	sl, r1
20005f04:	f7ff fc48 	bl	20005798 <__sfp_lock_acquire>
20005f08:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20005f0c:	bf08      	it	eq
20005f0e:	46b0      	moveq	r8, r6
20005f10:	d018      	beq.n	20005f44 <_fwalk_reent+0x48>
20005f12:	f04f 0800 	mov.w	r8, #0
20005f16:	6875      	ldr	r5, [r6, #4]
20005f18:	68b4      	ldr	r4, [r6, #8]
20005f1a:	3d01      	subs	r5, #1
20005f1c:	d40f      	bmi.n	20005f3e <_fwalk_reent+0x42>
20005f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005f22:	b14b      	cbz	r3, 20005f38 <_fwalk_reent+0x3c>
20005f24:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005f28:	4621      	mov	r1, r4
20005f2a:	4638      	mov	r0, r7
20005f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
20005f30:	d002      	beq.n	20005f38 <_fwalk_reent+0x3c>
20005f32:	47d0      	blx	sl
20005f34:	ea48 0800 	orr.w	r8, r8, r0
20005f38:	3468      	adds	r4, #104	; 0x68
20005f3a:	3d01      	subs	r5, #1
20005f3c:	d5ef      	bpl.n	20005f1e <_fwalk_reent+0x22>
20005f3e:	6836      	ldr	r6, [r6, #0]
20005f40:	2e00      	cmp	r6, #0
20005f42:	d1e8      	bne.n	20005f16 <_fwalk_reent+0x1a>
20005f44:	f7ff fc2a 	bl	2000579c <__sfp_lock_release>
20005f48:	4640      	mov	r0, r8
20005f4a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20005f4e:	bf00      	nop

20005f50 <_fwalk>:
20005f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005f54:	4606      	mov	r6, r0
20005f56:	4688      	mov	r8, r1
20005f58:	f7ff fc1e 	bl	20005798 <__sfp_lock_acquire>
20005f5c:	36d8      	adds	r6, #216	; 0xd8
20005f5e:	bf08      	it	eq
20005f60:	4637      	moveq	r7, r6
20005f62:	d015      	beq.n	20005f90 <_fwalk+0x40>
20005f64:	2700      	movs	r7, #0
20005f66:	6875      	ldr	r5, [r6, #4]
20005f68:	68b4      	ldr	r4, [r6, #8]
20005f6a:	3d01      	subs	r5, #1
20005f6c:	d40d      	bmi.n	20005f8a <_fwalk+0x3a>
20005f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005f72:	b13b      	cbz	r3, 20005f84 <_fwalk+0x34>
20005f74:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005f78:	4620      	mov	r0, r4
20005f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
20005f7e:	d001      	beq.n	20005f84 <_fwalk+0x34>
20005f80:	47c0      	blx	r8
20005f82:	4307      	orrs	r7, r0
20005f84:	3468      	adds	r4, #104	; 0x68
20005f86:	3d01      	subs	r5, #1
20005f88:	d5f1      	bpl.n	20005f6e <_fwalk+0x1e>
20005f8a:	6836      	ldr	r6, [r6, #0]
20005f8c:	2e00      	cmp	r6, #0
20005f8e:	d1ea      	bne.n	20005f66 <_fwalk+0x16>
20005f90:	f7ff fc04 	bl	2000579c <__sfp_lock_release>
20005f94:	4638      	mov	r0, r7
20005f96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005f9a:	bf00      	nop

20005f9c <__locale_charset>:
20005f9c:	f648 1310 	movw	r3, #35088	; 0x8910
20005fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fa4:	6818      	ldr	r0, [r3, #0]
20005fa6:	4770      	bx	lr

20005fa8 <_localeconv_r>:
20005fa8:	4800      	ldr	r0, [pc, #0]	; (20005fac <_localeconv_r+0x4>)
20005faa:	4770      	bx	lr
20005fac:	20008914 	.word	0x20008914

20005fb0 <localeconv>:
20005fb0:	4800      	ldr	r0, [pc, #0]	; (20005fb4 <localeconv+0x4>)
20005fb2:	4770      	bx	lr
20005fb4:	20008914 	.word	0x20008914

20005fb8 <_setlocale_r>:
20005fb8:	b570      	push	{r4, r5, r6, lr}
20005fba:	4605      	mov	r5, r0
20005fbc:	460e      	mov	r6, r1
20005fbe:	4614      	mov	r4, r2
20005fc0:	b172      	cbz	r2, 20005fe0 <_setlocale_r+0x28>
20005fc2:	f648 0138 	movw	r1, #34872	; 0x8838
20005fc6:	4610      	mov	r0, r2
20005fc8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005fcc:	f001 fc3e 	bl	2000784c <strcmp>
20005fd0:	b958      	cbnz	r0, 20005fea <_setlocale_r+0x32>
20005fd2:	f648 0038 	movw	r0, #34872	; 0x8838
20005fd6:	622c      	str	r4, [r5, #32]
20005fd8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005fdc:	61ee      	str	r6, [r5, #28]
20005fde:	bd70      	pop	{r4, r5, r6, pc}
20005fe0:	f648 0038 	movw	r0, #34872	; 0x8838
20005fe4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005fe8:	bd70      	pop	{r4, r5, r6, pc}
20005fea:	f648 016c 	movw	r1, #34924	; 0x886c
20005fee:	4620      	mov	r0, r4
20005ff0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005ff4:	f001 fc2a 	bl	2000784c <strcmp>
20005ff8:	2800      	cmp	r0, #0
20005ffa:	d0ea      	beq.n	20005fd2 <_setlocale_r+0x1a>
20005ffc:	2000      	movs	r0, #0
20005ffe:	bd70      	pop	{r4, r5, r6, pc}

20006000 <setlocale>:
20006000:	f648 23c4 	movw	r3, #35524	; 0x8ac4
20006004:	460a      	mov	r2, r1
20006006:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000600a:	4601      	mov	r1, r0
2000600c:	6818      	ldr	r0, [r3, #0]
2000600e:	e7d3      	b.n	20005fb8 <_setlocale_r>

20006010 <__smakebuf_r>:
20006010:	898b      	ldrh	r3, [r1, #12]
20006012:	b5f0      	push	{r4, r5, r6, r7, lr}
20006014:	460c      	mov	r4, r1
20006016:	b29a      	uxth	r2, r3
20006018:	b091      	sub	sp, #68	; 0x44
2000601a:	f012 0f02 	tst.w	r2, #2
2000601e:	4605      	mov	r5, r0
20006020:	d141      	bne.n	200060a6 <__smakebuf_r+0x96>
20006022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006026:	2900      	cmp	r1, #0
20006028:	db18      	blt.n	2000605c <__smakebuf_r+0x4c>
2000602a:	aa01      	add	r2, sp, #4
2000602c:	f001 fdd4 	bl	20007bd8 <_fstat_r>
20006030:	2800      	cmp	r0, #0
20006032:	db11      	blt.n	20006058 <__smakebuf_r+0x48>
20006034:	9b02      	ldr	r3, [sp, #8]
20006036:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000603a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000603e:	bf14      	ite	ne
20006040:	2700      	movne	r7, #0
20006042:	2701      	moveq	r7, #1
20006044:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20006048:	d040      	beq.n	200060cc <__smakebuf_r+0xbc>
2000604a:	89a3      	ldrh	r3, [r4, #12]
2000604c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20006050:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006054:	81a3      	strh	r3, [r4, #12]
20006056:	e00b      	b.n	20006070 <__smakebuf_r+0x60>
20006058:	89a3      	ldrh	r3, [r4, #12]
2000605a:	b29a      	uxth	r2, r3
2000605c:	f012 0f80 	tst.w	r2, #128	; 0x80
20006060:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006064:	bf0c      	ite	eq
20006066:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000606a:	2640      	movne	r6, #64	; 0x40
2000606c:	2700      	movs	r7, #0
2000606e:	81a3      	strh	r3, [r4, #12]
20006070:	4628      	mov	r0, r5
20006072:	4631      	mov	r1, r6
20006074:	f000 f84a 	bl	2000610c <_malloc_r>
20006078:	b170      	cbz	r0, 20006098 <__smakebuf_r+0x88>
2000607a:	89a1      	ldrh	r1, [r4, #12]
2000607c:	f245 72e1 	movw	r2, #22497	; 0x57e1
20006080:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006084:	6120      	str	r0, [r4, #16]
20006086:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000608a:	6166      	str	r6, [r4, #20]
2000608c:	62aa      	str	r2, [r5, #40]	; 0x28
2000608e:	81a1      	strh	r1, [r4, #12]
20006090:	6020      	str	r0, [r4, #0]
20006092:	b97f      	cbnz	r7, 200060b4 <__smakebuf_r+0xa4>
20006094:	b011      	add	sp, #68	; 0x44
20006096:	bdf0      	pop	{r4, r5, r6, r7, pc}
20006098:	89a3      	ldrh	r3, [r4, #12]
2000609a:	f413 7f00 	tst.w	r3, #512	; 0x200
2000609e:	d1f9      	bne.n	20006094 <__smakebuf_r+0x84>
200060a0:	f043 0302 	orr.w	r3, r3, #2
200060a4:	81a3      	strh	r3, [r4, #12]
200060a6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200060aa:	6123      	str	r3, [r4, #16]
200060ac:	6023      	str	r3, [r4, #0]
200060ae:	2301      	movs	r3, #1
200060b0:	6163      	str	r3, [r4, #20]
200060b2:	e7ef      	b.n	20006094 <__smakebuf_r+0x84>
200060b4:	4628      	mov	r0, r5
200060b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200060ba:	f001 fda3 	bl	20007c04 <_isatty_r>
200060be:	2800      	cmp	r0, #0
200060c0:	d0e8      	beq.n	20006094 <__smakebuf_r+0x84>
200060c2:	89a3      	ldrh	r3, [r4, #12]
200060c4:	f043 0301 	orr.w	r3, r3, #1
200060c8:	81a3      	strh	r3, [r4, #12]
200060ca:	e7e3      	b.n	20006094 <__smakebuf_r+0x84>
200060cc:	f247 73c5 	movw	r3, #30661	; 0x77c5
200060d0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200060d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200060d6:	429a      	cmp	r2, r3
200060d8:	d1b7      	bne.n	2000604a <__smakebuf_r+0x3a>
200060da:	89a2      	ldrh	r2, [r4, #12]
200060dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
200060e0:	461e      	mov	r6, r3
200060e2:	6523      	str	r3, [r4, #80]	; 0x50
200060e4:	ea42 0303 	orr.w	r3, r2, r3
200060e8:	81a3      	strh	r3, [r4, #12]
200060ea:	e7c1      	b.n	20006070 <__smakebuf_r+0x60>

200060ec <free>:
200060ec:	f648 23c4 	movw	r3, #35524	; 0x8ac4
200060f0:	4601      	mov	r1, r0
200060f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200060f6:	6818      	ldr	r0, [r3, #0]
200060f8:	f7ff bc86 	b.w	20005a08 <_free_r>

200060fc <malloc>:
200060fc:	f648 23c4 	movw	r3, #35524	; 0x8ac4
20006100:	4601      	mov	r1, r0
20006102:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006106:	6818      	ldr	r0, [r3, #0]
20006108:	f000 b800 	b.w	2000610c <_malloc_r>

2000610c <_malloc_r>:
2000610c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006110:	f101 040b 	add.w	r4, r1, #11
20006114:	2c16      	cmp	r4, #22
20006116:	b083      	sub	sp, #12
20006118:	4606      	mov	r6, r0
2000611a:	d82f      	bhi.n	2000617c <_malloc_r+0x70>
2000611c:	2300      	movs	r3, #0
2000611e:	2410      	movs	r4, #16
20006120:	428c      	cmp	r4, r1
20006122:	bf2c      	ite	cs
20006124:	4619      	movcs	r1, r3
20006126:	f043 0101 	orrcc.w	r1, r3, #1
2000612a:	2900      	cmp	r1, #0
2000612c:	d130      	bne.n	20006190 <_malloc_r+0x84>
2000612e:	4630      	mov	r0, r6
20006130:	f000 fc86 	bl	20006a40 <__malloc_lock>
20006134:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20006138:	d22e      	bcs.n	20006198 <_malloc_r+0x8c>
2000613a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000613e:	f648 35b8 	movw	r5, #35768	; 0x8bb8
20006142:	f2c2 0500 	movt	r5, #8192	; 0x2000
20006146:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000614a:	68d3      	ldr	r3, [r2, #12]
2000614c:	4293      	cmp	r3, r2
2000614e:	f000 8206 	beq.w	2000655e <_malloc_r+0x452>
20006152:	685a      	ldr	r2, [r3, #4]
20006154:	f103 0508 	add.w	r5, r3, #8
20006158:	68d9      	ldr	r1, [r3, #12]
2000615a:	4630      	mov	r0, r6
2000615c:	f022 0c03 	bic.w	ip, r2, #3
20006160:	689a      	ldr	r2, [r3, #8]
20006162:	4463      	add	r3, ip
20006164:	685c      	ldr	r4, [r3, #4]
20006166:	608a      	str	r2, [r1, #8]
20006168:	f044 0401 	orr.w	r4, r4, #1
2000616c:	60d1      	str	r1, [r2, #12]
2000616e:	605c      	str	r4, [r3, #4]
20006170:	f000 fc68 	bl	20006a44 <__malloc_unlock>
20006174:	4628      	mov	r0, r5
20006176:	b003      	add	sp, #12
20006178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000617c:	f024 0407 	bic.w	r4, r4, #7
20006180:	0fe3      	lsrs	r3, r4, #31
20006182:	428c      	cmp	r4, r1
20006184:	bf2c      	ite	cs
20006186:	4619      	movcs	r1, r3
20006188:	f043 0101 	orrcc.w	r1, r3, #1
2000618c:	2900      	cmp	r1, #0
2000618e:	d0ce      	beq.n	2000612e <_malloc_r+0x22>
20006190:	230c      	movs	r3, #12
20006192:	2500      	movs	r5, #0
20006194:	6033      	str	r3, [r6, #0]
20006196:	e7ed      	b.n	20006174 <_malloc_r+0x68>
20006198:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000619c:	bf04      	itt	eq
2000619e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200061a2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200061a6:	f040 8090 	bne.w	200062ca <_malloc_r+0x1be>
200061aa:	f648 35b8 	movw	r5, #35768	; 0x8bb8
200061ae:	f2c2 0500 	movt	r5, #8192	; 0x2000
200061b2:	1828      	adds	r0, r5, r0
200061b4:	68c3      	ldr	r3, [r0, #12]
200061b6:	4298      	cmp	r0, r3
200061b8:	d106      	bne.n	200061c8 <_malloc_r+0xbc>
200061ba:	e00d      	b.n	200061d8 <_malloc_r+0xcc>
200061bc:	2a00      	cmp	r2, #0
200061be:	f280 816f 	bge.w	200064a0 <_malloc_r+0x394>
200061c2:	68db      	ldr	r3, [r3, #12]
200061c4:	4298      	cmp	r0, r3
200061c6:	d007      	beq.n	200061d8 <_malloc_r+0xcc>
200061c8:	6859      	ldr	r1, [r3, #4]
200061ca:	f021 0103 	bic.w	r1, r1, #3
200061ce:	1b0a      	subs	r2, r1, r4
200061d0:	2a0f      	cmp	r2, #15
200061d2:	ddf3      	ble.n	200061bc <_malloc_r+0xb0>
200061d4:	f10e 3eff 	add.w	lr, lr, #4294967295
200061d8:	f10e 0e01 	add.w	lr, lr, #1
200061dc:	f648 37b8 	movw	r7, #35768	; 0x8bb8
200061e0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200061e4:	f107 0108 	add.w	r1, r7, #8
200061e8:	688b      	ldr	r3, [r1, #8]
200061ea:	4299      	cmp	r1, r3
200061ec:	bf08      	it	eq
200061ee:	687a      	ldreq	r2, [r7, #4]
200061f0:	d026      	beq.n	20006240 <_malloc_r+0x134>
200061f2:	685a      	ldr	r2, [r3, #4]
200061f4:	f022 0c03 	bic.w	ip, r2, #3
200061f8:	ebc4 020c 	rsb	r2, r4, ip
200061fc:	2a0f      	cmp	r2, #15
200061fe:	f300 8194 	bgt.w	2000652a <_malloc_r+0x41e>
20006202:	2a00      	cmp	r2, #0
20006204:	60c9      	str	r1, [r1, #12]
20006206:	6089      	str	r1, [r1, #8]
20006208:	f280 8099 	bge.w	2000633e <_malloc_r+0x232>
2000620c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20006210:	f080 8165 	bcs.w	200064de <_malloc_r+0x3d2>
20006214:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20006218:	f04f 0a01 	mov.w	sl, #1
2000621c:	687a      	ldr	r2, [r7, #4]
2000621e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20006222:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006226:	fa0a fc0c 	lsl.w	ip, sl, ip
2000622a:	60d8      	str	r0, [r3, #12]
2000622c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20006230:	ea4c 0202 	orr.w	r2, ip, r2
20006234:	607a      	str	r2, [r7, #4]
20006236:	f8c3 8008 	str.w	r8, [r3, #8]
2000623a:	f8c8 300c 	str.w	r3, [r8, #12]
2000623e:	6083      	str	r3, [r0, #8]
20006240:	f04f 0c01 	mov.w	ip, #1
20006244:	ea4f 03ae 	mov.w	r3, lr, asr #2
20006248:	fa0c fc03 	lsl.w	ip, ip, r3
2000624c:	4594      	cmp	ip, r2
2000624e:	f200 8082 	bhi.w	20006356 <_malloc_r+0x24a>
20006252:	ea12 0f0c 	tst.w	r2, ip
20006256:	d108      	bne.n	2000626a <_malloc_r+0x15e>
20006258:	f02e 0e03 	bic.w	lr, lr, #3
2000625c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006260:	f10e 0e04 	add.w	lr, lr, #4
20006264:	ea12 0f0c 	tst.w	r2, ip
20006268:	d0f8      	beq.n	2000625c <_malloc_r+0x150>
2000626a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000626e:	46f2      	mov	sl, lr
20006270:	46c8      	mov	r8, r9
20006272:	f8d8 300c 	ldr.w	r3, [r8, #12]
20006276:	4598      	cmp	r8, r3
20006278:	d107      	bne.n	2000628a <_malloc_r+0x17e>
2000627a:	e168      	b.n	2000654e <_malloc_r+0x442>
2000627c:	2a00      	cmp	r2, #0
2000627e:	f280 8178 	bge.w	20006572 <_malloc_r+0x466>
20006282:	68db      	ldr	r3, [r3, #12]
20006284:	4598      	cmp	r8, r3
20006286:	f000 8162 	beq.w	2000654e <_malloc_r+0x442>
2000628a:	6858      	ldr	r0, [r3, #4]
2000628c:	f020 0003 	bic.w	r0, r0, #3
20006290:	1b02      	subs	r2, r0, r4
20006292:	2a0f      	cmp	r2, #15
20006294:	ddf2      	ble.n	2000627c <_malloc_r+0x170>
20006296:	461d      	mov	r5, r3
20006298:	191f      	adds	r7, r3, r4
2000629a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000629e:	f044 0e01 	orr.w	lr, r4, #1
200062a2:	f855 4f08 	ldr.w	r4, [r5, #8]!
200062a6:	4630      	mov	r0, r6
200062a8:	50ba      	str	r2, [r7, r2]
200062aa:	f042 0201 	orr.w	r2, r2, #1
200062ae:	f8c3 e004 	str.w	lr, [r3, #4]
200062b2:	f8cc 4008 	str.w	r4, [ip, #8]
200062b6:	f8c4 c00c 	str.w	ip, [r4, #12]
200062ba:	608f      	str	r7, [r1, #8]
200062bc:	60cf      	str	r7, [r1, #12]
200062be:	607a      	str	r2, [r7, #4]
200062c0:	60b9      	str	r1, [r7, #8]
200062c2:	60f9      	str	r1, [r7, #12]
200062c4:	f000 fbbe 	bl	20006a44 <__malloc_unlock>
200062c8:	e754      	b.n	20006174 <_malloc_r+0x68>
200062ca:	f1be 0f04 	cmp.w	lr, #4
200062ce:	bf9e      	ittt	ls
200062d0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200062d4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200062d8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200062dc:	f67f af65 	bls.w	200061aa <_malloc_r+0x9e>
200062e0:	f1be 0f14 	cmp.w	lr, #20
200062e4:	bf9c      	itt	ls
200062e6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200062ea:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200062ee:	f67f af5c 	bls.w	200061aa <_malloc_r+0x9e>
200062f2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200062f6:	bf9e      	ittt	ls
200062f8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200062fc:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20006300:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006304:	f67f af51 	bls.w	200061aa <_malloc_r+0x9e>
20006308:	f5be 7faa 	cmp.w	lr, #340	; 0x154
2000630c:	bf9e      	ittt	ls
2000630e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20006312:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20006316:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000631a:	f67f af46 	bls.w	200061aa <_malloc_r+0x9e>
2000631e:	f240 5354 	movw	r3, #1364	; 0x554
20006322:	459e      	cmp	lr, r3
20006324:	bf95      	itete	ls
20006326:	ea4f 4e94 	movls.w	lr, r4, lsr #18
2000632a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000632e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20006332:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20006336:	bf98      	it	ls
20006338:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000633c:	e735      	b.n	200061aa <_malloc_r+0x9e>
2000633e:	eb03 020c 	add.w	r2, r3, ip
20006342:	f103 0508 	add.w	r5, r3, #8
20006346:	4630      	mov	r0, r6
20006348:	6853      	ldr	r3, [r2, #4]
2000634a:	f043 0301 	orr.w	r3, r3, #1
2000634e:	6053      	str	r3, [r2, #4]
20006350:	f000 fb78 	bl	20006a44 <__malloc_unlock>
20006354:	e70e      	b.n	20006174 <_malloc_r+0x68>
20006356:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000635a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000635e:	f023 0903 	bic.w	r9, r3, #3
20006362:	ebc4 0209 	rsb	r2, r4, r9
20006366:	454c      	cmp	r4, r9
20006368:	bf94      	ite	ls
2000636a:	2300      	movls	r3, #0
2000636c:	2301      	movhi	r3, #1
2000636e:	2a0f      	cmp	r2, #15
20006370:	bfd8      	it	le
20006372:	f043 0301 	orrle.w	r3, r3, #1
20006376:	2b00      	cmp	r3, #0
20006378:	f000 80a1 	beq.w	200064be <_malloc_r+0x3b2>
2000637c:	f648 7bd8 	movw	fp, #36824	; 0x8fd8
20006380:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20006384:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20006388:	f8db 3000 	ldr.w	r3, [fp]
2000638c:	3310      	adds	r3, #16
2000638e:	191b      	adds	r3, r3, r4
20006390:	f1b2 3fff 	cmp.w	r2, #4294967295
20006394:	d006      	beq.n	200063a4 <_malloc_r+0x298>
20006396:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000639a:	331f      	adds	r3, #31
2000639c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200063a0:	f023 031f 	bic.w	r3, r3, #31
200063a4:	4619      	mov	r1, r3
200063a6:	4630      	mov	r0, r6
200063a8:	9301      	str	r3, [sp, #4]
200063aa:	f001 f9f3 	bl	20007794 <_sbrk_r>
200063ae:	9b01      	ldr	r3, [sp, #4]
200063b0:	f1b0 3fff 	cmp.w	r0, #4294967295
200063b4:	4682      	mov	sl, r0
200063b6:	f000 80f4 	beq.w	200065a2 <_malloc_r+0x496>
200063ba:	eb08 0109 	add.w	r1, r8, r9
200063be:	4281      	cmp	r1, r0
200063c0:	f200 80ec 	bhi.w	2000659c <_malloc_r+0x490>
200063c4:	f8db 2004 	ldr.w	r2, [fp, #4]
200063c8:	189a      	adds	r2, r3, r2
200063ca:	4551      	cmp	r1, sl
200063cc:	f8cb 2004 	str.w	r2, [fp, #4]
200063d0:	f000 8145 	beq.w	2000665e <_malloc_r+0x552>
200063d4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200063d8:	f648 30b8 	movw	r0, #35768	; 0x8bb8
200063dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200063e0:	f1b5 3fff 	cmp.w	r5, #4294967295
200063e4:	bf08      	it	eq
200063e6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200063ea:	d003      	beq.n	200063f4 <_malloc_r+0x2e8>
200063ec:	4452      	add	r2, sl
200063ee:	1a51      	subs	r1, r2, r1
200063f0:	f8cb 1004 	str.w	r1, [fp, #4]
200063f4:	f01a 0507 	ands.w	r5, sl, #7
200063f8:	4630      	mov	r0, r6
200063fa:	bf17      	itett	ne
200063fc:	f1c5 0508 	rsbne	r5, r5, #8
20006400:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20006404:	44aa      	addne	sl, r5
20006406:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
2000640a:	4453      	add	r3, sl
2000640c:	051b      	lsls	r3, r3, #20
2000640e:	0d1b      	lsrs	r3, r3, #20
20006410:	1aed      	subs	r5, r5, r3
20006412:	4629      	mov	r1, r5
20006414:	f001 f9be 	bl	20007794 <_sbrk_r>
20006418:	f1b0 3fff 	cmp.w	r0, #4294967295
2000641c:	f000 812c 	beq.w	20006678 <_malloc_r+0x56c>
20006420:	ebca 0100 	rsb	r1, sl, r0
20006424:	1949      	adds	r1, r1, r5
20006426:	f041 0101 	orr.w	r1, r1, #1
2000642a:	f8db 2004 	ldr.w	r2, [fp, #4]
2000642e:	f648 73d8 	movw	r3, #36824	; 0x8fd8
20006432:	f8c7 a008 	str.w	sl, [r7, #8]
20006436:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000643a:	18aa      	adds	r2, r5, r2
2000643c:	45b8      	cmp	r8, r7
2000643e:	f8cb 2004 	str.w	r2, [fp, #4]
20006442:	f8ca 1004 	str.w	r1, [sl, #4]
20006446:	d017      	beq.n	20006478 <_malloc_r+0x36c>
20006448:	f1b9 0f0f 	cmp.w	r9, #15
2000644c:	f240 80df 	bls.w	2000660e <_malloc_r+0x502>
20006450:	f1a9 010c 	sub.w	r1, r9, #12
20006454:	2505      	movs	r5, #5
20006456:	f021 0107 	bic.w	r1, r1, #7
2000645a:	eb08 0001 	add.w	r0, r8, r1
2000645e:	290f      	cmp	r1, #15
20006460:	6085      	str	r5, [r0, #8]
20006462:	6045      	str	r5, [r0, #4]
20006464:	f8d8 0004 	ldr.w	r0, [r8, #4]
20006468:	f000 0001 	and.w	r0, r0, #1
2000646c:	ea41 0000 	orr.w	r0, r1, r0
20006470:	f8c8 0004 	str.w	r0, [r8, #4]
20006474:	f200 80ac 	bhi.w	200065d0 <_malloc_r+0x4c4>
20006478:	46d0      	mov	r8, sl
2000647a:	f648 73d8 	movw	r3, #36824	; 0x8fd8
2000647e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20006482:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006486:	428a      	cmp	r2, r1
20006488:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
2000648c:	bf88      	it	hi
2000648e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20006490:	f648 73d8 	movw	r3, #36824	; 0x8fd8
20006494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006498:	428a      	cmp	r2, r1
2000649a:	bf88      	it	hi
2000649c:	631a      	strhi	r2, [r3, #48]	; 0x30
2000649e:	e082      	b.n	200065a6 <_malloc_r+0x49a>
200064a0:	185c      	adds	r4, r3, r1
200064a2:	689a      	ldr	r2, [r3, #8]
200064a4:	68d9      	ldr	r1, [r3, #12]
200064a6:	4630      	mov	r0, r6
200064a8:	6866      	ldr	r6, [r4, #4]
200064aa:	f103 0508 	add.w	r5, r3, #8
200064ae:	608a      	str	r2, [r1, #8]
200064b0:	f046 0301 	orr.w	r3, r6, #1
200064b4:	60d1      	str	r1, [r2, #12]
200064b6:	6063      	str	r3, [r4, #4]
200064b8:	f000 fac4 	bl	20006a44 <__malloc_unlock>
200064bc:	e65a      	b.n	20006174 <_malloc_r+0x68>
200064be:	eb08 0304 	add.w	r3, r8, r4
200064c2:	f042 0201 	orr.w	r2, r2, #1
200064c6:	f044 0401 	orr.w	r4, r4, #1
200064ca:	4630      	mov	r0, r6
200064cc:	f8c8 4004 	str.w	r4, [r8, #4]
200064d0:	f108 0508 	add.w	r5, r8, #8
200064d4:	605a      	str	r2, [r3, #4]
200064d6:	60bb      	str	r3, [r7, #8]
200064d8:	f000 fab4 	bl	20006a44 <__malloc_unlock>
200064dc:	e64a      	b.n	20006174 <_malloc_r+0x68>
200064de:	ea4f 225c 	mov.w	r2, ip, lsr #9
200064e2:	2a04      	cmp	r2, #4
200064e4:	d954      	bls.n	20006590 <_malloc_r+0x484>
200064e6:	2a14      	cmp	r2, #20
200064e8:	f200 8089 	bhi.w	200065fe <_malloc_r+0x4f2>
200064ec:	325b      	adds	r2, #91	; 0x5b
200064ee:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200064f2:	44a8      	add	r8, r5
200064f4:	f648 37b8 	movw	r7, #35768	; 0x8bb8
200064f8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200064fc:	f8d8 0008 	ldr.w	r0, [r8, #8]
20006500:	4540      	cmp	r0, r8
20006502:	d103      	bne.n	2000650c <_malloc_r+0x400>
20006504:	e06f      	b.n	200065e6 <_malloc_r+0x4da>
20006506:	6880      	ldr	r0, [r0, #8]
20006508:	4580      	cmp	r8, r0
2000650a:	d004      	beq.n	20006516 <_malloc_r+0x40a>
2000650c:	6842      	ldr	r2, [r0, #4]
2000650e:	f022 0203 	bic.w	r2, r2, #3
20006512:	4594      	cmp	ip, r2
20006514:	d3f7      	bcc.n	20006506 <_malloc_r+0x3fa>
20006516:	f8d0 c00c 	ldr.w	ip, [r0, #12]
2000651a:	f8c3 c00c 	str.w	ip, [r3, #12]
2000651e:	6098      	str	r0, [r3, #8]
20006520:	687a      	ldr	r2, [r7, #4]
20006522:	60c3      	str	r3, [r0, #12]
20006524:	f8cc 3008 	str.w	r3, [ip, #8]
20006528:	e68a      	b.n	20006240 <_malloc_r+0x134>
2000652a:	191f      	adds	r7, r3, r4
2000652c:	4630      	mov	r0, r6
2000652e:	f044 0401 	orr.w	r4, r4, #1
20006532:	60cf      	str	r7, [r1, #12]
20006534:	605c      	str	r4, [r3, #4]
20006536:	f103 0508 	add.w	r5, r3, #8
2000653a:	50ba      	str	r2, [r7, r2]
2000653c:	f042 0201 	orr.w	r2, r2, #1
20006540:	608f      	str	r7, [r1, #8]
20006542:	607a      	str	r2, [r7, #4]
20006544:	60b9      	str	r1, [r7, #8]
20006546:	60f9      	str	r1, [r7, #12]
20006548:	f000 fa7c 	bl	20006a44 <__malloc_unlock>
2000654c:	e612      	b.n	20006174 <_malloc_r+0x68>
2000654e:	f10a 0a01 	add.w	sl, sl, #1
20006552:	f01a 0f03 	tst.w	sl, #3
20006556:	d05f      	beq.n	20006618 <_malloc_r+0x50c>
20006558:	f103 0808 	add.w	r8, r3, #8
2000655c:	e689      	b.n	20006272 <_malloc_r+0x166>
2000655e:	f103 0208 	add.w	r2, r3, #8
20006562:	68d3      	ldr	r3, [r2, #12]
20006564:	429a      	cmp	r2, r3
20006566:	bf08      	it	eq
20006568:	f10e 0e02 	addeq.w	lr, lr, #2
2000656c:	f43f ae36 	beq.w	200061dc <_malloc_r+0xd0>
20006570:	e5ef      	b.n	20006152 <_malloc_r+0x46>
20006572:	461d      	mov	r5, r3
20006574:	1819      	adds	r1, r3, r0
20006576:	68da      	ldr	r2, [r3, #12]
20006578:	4630      	mov	r0, r6
2000657a:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000657e:	684c      	ldr	r4, [r1, #4]
20006580:	6093      	str	r3, [r2, #8]
20006582:	f044 0401 	orr.w	r4, r4, #1
20006586:	60da      	str	r2, [r3, #12]
20006588:	604c      	str	r4, [r1, #4]
2000658a:	f000 fa5b 	bl	20006a44 <__malloc_unlock>
2000658e:	e5f1      	b.n	20006174 <_malloc_r+0x68>
20006590:	ea4f 129c 	mov.w	r2, ip, lsr #6
20006594:	3238      	adds	r2, #56	; 0x38
20006596:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000659a:	e7aa      	b.n	200064f2 <_malloc_r+0x3e6>
2000659c:	45b8      	cmp	r8, r7
2000659e:	f43f af11 	beq.w	200063c4 <_malloc_r+0x2b8>
200065a2:	f8d7 8008 	ldr.w	r8, [r7, #8]
200065a6:	f8d8 2004 	ldr.w	r2, [r8, #4]
200065aa:	f022 0203 	bic.w	r2, r2, #3
200065ae:	4294      	cmp	r4, r2
200065b0:	bf94      	ite	ls
200065b2:	2300      	movls	r3, #0
200065b4:	2301      	movhi	r3, #1
200065b6:	1b12      	subs	r2, r2, r4
200065b8:	2a0f      	cmp	r2, #15
200065ba:	bfd8      	it	le
200065bc:	f043 0301 	orrle.w	r3, r3, #1
200065c0:	2b00      	cmp	r3, #0
200065c2:	f43f af7c 	beq.w	200064be <_malloc_r+0x3b2>
200065c6:	4630      	mov	r0, r6
200065c8:	2500      	movs	r5, #0
200065ca:	f000 fa3b 	bl	20006a44 <__malloc_unlock>
200065ce:	e5d1      	b.n	20006174 <_malloc_r+0x68>
200065d0:	f108 0108 	add.w	r1, r8, #8
200065d4:	4630      	mov	r0, r6
200065d6:	9301      	str	r3, [sp, #4]
200065d8:	f7ff fa16 	bl	20005a08 <_free_r>
200065dc:	9b01      	ldr	r3, [sp, #4]
200065de:	f8d7 8008 	ldr.w	r8, [r7, #8]
200065e2:	685a      	ldr	r2, [r3, #4]
200065e4:	e749      	b.n	2000647a <_malloc_r+0x36e>
200065e6:	f04f 0a01 	mov.w	sl, #1
200065ea:	f8d7 8004 	ldr.w	r8, [r7, #4]
200065ee:	1092      	asrs	r2, r2, #2
200065f0:	4684      	mov	ip, r0
200065f2:	fa0a f202 	lsl.w	r2, sl, r2
200065f6:	ea48 0202 	orr.w	r2, r8, r2
200065fa:	607a      	str	r2, [r7, #4]
200065fc:	e78d      	b.n	2000651a <_malloc_r+0x40e>
200065fe:	2a54      	cmp	r2, #84	; 0x54
20006600:	d824      	bhi.n	2000664c <_malloc_r+0x540>
20006602:	ea4f 321c 	mov.w	r2, ip, lsr #12
20006606:	326e      	adds	r2, #110	; 0x6e
20006608:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000660c:	e771      	b.n	200064f2 <_malloc_r+0x3e6>
2000660e:	2301      	movs	r3, #1
20006610:	46d0      	mov	r8, sl
20006612:	f8ca 3004 	str.w	r3, [sl, #4]
20006616:	e7c6      	b.n	200065a6 <_malloc_r+0x49a>
20006618:	464a      	mov	r2, r9
2000661a:	f01e 0f03 	tst.w	lr, #3
2000661e:	4613      	mov	r3, r2
20006620:	f10e 3eff 	add.w	lr, lr, #4294967295
20006624:	d033      	beq.n	2000668e <_malloc_r+0x582>
20006626:	f853 2908 	ldr.w	r2, [r3], #-8
2000662a:	429a      	cmp	r2, r3
2000662c:	d0f5      	beq.n	2000661a <_malloc_r+0x50e>
2000662e:	687b      	ldr	r3, [r7, #4]
20006630:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006634:	459c      	cmp	ip, r3
20006636:	f63f ae8e 	bhi.w	20006356 <_malloc_r+0x24a>
2000663a:	f1bc 0f00 	cmp.w	ip, #0
2000663e:	f43f ae8a 	beq.w	20006356 <_malloc_r+0x24a>
20006642:	ea1c 0f03 	tst.w	ip, r3
20006646:	d027      	beq.n	20006698 <_malloc_r+0x58c>
20006648:	46d6      	mov	lr, sl
2000664a:	e60e      	b.n	2000626a <_malloc_r+0x15e>
2000664c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20006650:	d815      	bhi.n	2000667e <_malloc_r+0x572>
20006652:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20006656:	3277      	adds	r2, #119	; 0x77
20006658:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000665c:	e749      	b.n	200064f2 <_malloc_r+0x3e6>
2000665e:	0508      	lsls	r0, r1, #20
20006660:	0d00      	lsrs	r0, r0, #20
20006662:	2800      	cmp	r0, #0
20006664:	f47f aeb6 	bne.w	200063d4 <_malloc_r+0x2c8>
20006668:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000666c:	444b      	add	r3, r9
2000666e:	f043 0301 	orr.w	r3, r3, #1
20006672:	f8c8 3004 	str.w	r3, [r8, #4]
20006676:	e700      	b.n	2000647a <_malloc_r+0x36e>
20006678:	2101      	movs	r1, #1
2000667a:	2500      	movs	r5, #0
2000667c:	e6d5      	b.n	2000642a <_malloc_r+0x31e>
2000667e:	f240 5054 	movw	r0, #1364	; 0x554
20006682:	4282      	cmp	r2, r0
20006684:	d90d      	bls.n	200066a2 <_malloc_r+0x596>
20006686:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
2000668a:	227e      	movs	r2, #126	; 0x7e
2000668c:	e731      	b.n	200064f2 <_malloc_r+0x3e6>
2000668e:	687b      	ldr	r3, [r7, #4]
20006690:	ea23 030c 	bic.w	r3, r3, ip
20006694:	607b      	str	r3, [r7, #4]
20006696:	e7cb      	b.n	20006630 <_malloc_r+0x524>
20006698:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000669c:	f10a 0a04 	add.w	sl, sl, #4
200066a0:	e7cf      	b.n	20006642 <_malloc_r+0x536>
200066a2:	ea4f 429c 	mov.w	r2, ip, lsr #18
200066a6:	327c      	adds	r2, #124	; 0x7c
200066a8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200066ac:	e721      	b.n	200064f2 <_malloc_r+0x3e6>
200066ae:	bf00      	nop

200066b0 <memchr>:
200066b0:	f010 0f03 	tst.w	r0, #3
200066b4:	b2c9      	uxtb	r1, r1
200066b6:	b410      	push	{r4}
200066b8:	d010      	beq.n	200066dc <memchr+0x2c>
200066ba:	2a00      	cmp	r2, #0
200066bc:	d02f      	beq.n	2000671e <memchr+0x6e>
200066be:	7803      	ldrb	r3, [r0, #0]
200066c0:	428b      	cmp	r3, r1
200066c2:	d02a      	beq.n	2000671a <memchr+0x6a>
200066c4:	3a01      	subs	r2, #1
200066c6:	e005      	b.n	200066d4 <memchr+0x24>
200066c8:	2a00      	cmp	r2, #0
200066ca:	d028      	beq.n	2000671e <memchr+0x6e>
200066cc:	7803      	ldrb	r3, [r0, #0]
200066ce:	3a01      	subs	r2, #1
200066d0:	428b      	cmp	r3, r1
200066d2:	d022      	beq.n	2000671a <memchr+0x6a>
200066d4:	3001      	adds	r0, #1
200066d6:	f010 0f03 	tst.w	r0, #3
200066da:	d1f5      	bne.n	200066c8 <memchr+0x18>
200066dc:	2a03      	cmp	r2, #3
200066de:	d911      	bls.n	20006704 <memchr+0x54>
200066e0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
200066e4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
200066e8:	6803      	ldr	r3, [r0, #0]
200066ea:	ea84 0303 	eor.w	r3, r4, r3
200066ee:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
200066f2:	ea2c 0303 	bic.w	r3, ip, r3
200066f6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200066fa:	d103      	bne.n	20006704 <memchr+0x54>
200066fc:	3a04      	subs	r2, #4
200066fe:	3004      	adds	r0, #4
20006700:	2a03      	cmp	r2, #3
20006702:	d8f1      	bhi.n	200066e8 <memchr+0x38>
20006704:	b15a      	cbz	r2, 2000671e <memchr+0x6e>
20006706:	7803      	ldrb	r3, [r0, #0]
20006708:	428b      	cmp	r3, r1
2000670a:	d006      	beq.n	2000671a <memchr+0x6a>
2000670c:	3a01      	subs	r2, #1
2000670e:	b132      	cbz	r2, 2000671e <memchr+0x6e>
20006710:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20006714:	3a01      	subs	r2, #1
20006716:	428b      	cmp	r3, r1
20006718:	d1f9      	bne.n	2000670e <memchr+0x5e>
2000671a:	bc10      	pop	{r4}
2000671c:	4770      	bx	lr
2000671e:	2000      	movs	r0, #0
20006720:	e7fb      	b.n	2000671a <memchr+0x6a>
20006722:	bf00      	nop

20006724 <memcpy>:
20006724:	2a03      	cmp	r2, #3
20006726:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000672a:	d80b      	bhi.n	20006744 <memcpy+0x20>
2000672c:	b13a      	cbz	r2, 2000673e <memcpy+0x1a>
2000672e:	2300      	movs	r3, #0
20006730:	f811 c003 	ldrb.w	ip, [r1, r3]
20006734:	f800 c003 	strb.w	ip, [r0, r3]
20006738:	3301      	adds	r3, #1
2000673a:	4293      	cmp	r3, r2
2000673c:	d1f8      	bne.n	20006730 <memcpy+0xc>
2000673e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20006742:	4770      	bx	lr
20006744:	1882      	adds	r2, r0, r2
20006746:	460c      	mov	r4, r1
20006748:	4603      	mov	r3, r0
2000674a:	e003      	b.n	20006754 <memcpy+0x30>
2000674c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20006750:	f803 1c01 	strb.w	r1, [r3, #-1]
20006754:	f003 0603 	and.w	r6, r3, #3
20006758:	4619      	mov	r1, r3
2000675a:	46a4      	mov	ip, r4
2000675c:	3301      	adds	r3, #1
2000675e:	3401      	adds	r4, #1
20006760:	2e00      	cmp	r6, #0
20006762:	d1f3      	bne.n	2000674c <memcpy+0x28>
20006764:	f01c 0403 	ands.w	r4, ip, #3
20006768:	4663      	mov	r3, ip
2000676a:	bf08      	it	eq
2000676c:	ebc1 0c02 	rsbeq	ip, r1, r2
20006770:	d068      	beq.n	20006844 <memcpy+0x120>
20006772:	4265      	negs	r5, r4
20006774:	f1c4 0a04 	rsb	sl, r4, #4
20006778:	eb0c 0705 	add.w	r7, ip, r5
2000677c:	4633      	mov	r3, r6
2000677e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20006782:	f85c 6005 	ldr.w	r6, [ip, r5]
20006786:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000678a:	1a55      	subs	r5, r2, r1
2000678c:	e008      	b.n	200067a0 <memcpy+0x7c>
2000678e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20006792:	4626      	mov	r6, r4
20006794:	fa04 f40a 	lsl.w	r4, r4, sl
20006798:	ea49 0404 	orr.w	r4, r9, r4
2000679c:	50cc      	str	r4, [r1, r3]
2000679e:	3304      	adds	r3, #4
200067a0:	185c      	adds	r4, r3, r1
200067a2:	2d03      	cmp	r5, #3
200067a4:	fa26 f908 	lsr.w	r9, r6, r8
200067a8:	f1a5 0504 	sub.w	r5, r5, #4
200067ac:	eb0c 0603 	add.w	r6, ip, r3
200067b0:	dced      	bgt.n	2000678e <memcpy+0x6a>
200067b2:	2300      	movs	r3, #0
200067b4:	e002      	b.n	200067bc <memcpy+0x98>
200067b6:	5cf1      	ldrb	r1, [r6, r3]
200067b8:	54e1      	strb	r1, [r4, r3]
200067ba:	3301      	adds	r3, #1
200067bc:	1919      	adds	r1, r3, r4
200067be:	4291      	cmp	r1, r2
200067c0:	d3f9      	bcc.n	200067b6 <memcpy+0x92>
200067c2:	e7bc      	b.n	2000673e <memcpy+0x1a>
200067c4:	f853 4c40 	ldr.w	r4, [r3, #-64]
200067c8:	f841 4c40 	str.w	r4, [r1, #-64]
200067cc:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200067d0:	f841 4c3c 	str.w	r4, [r1, #-60]
200067d4:	f853 4c38 	ldr.w	r4, [r3, #-56]
200067d8:	f841 4c38 	str.w	r4, [r1, #-56]
200067dc:	f853 4c34 	ldr.w	r4, [r3, #-52]
200067e0:	f841 4c34 	str.w	r4, [r1, #-52]
200067e4:	f853 4c30 	ldr.w	r4, [r3, #-48]
200067e8:	f841 4c30 	str.w	r4, [r1, #-48]
200067ec:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200067f0:	f841 4c2c 	str.w	r4, [r1, #-44]
200067f4:	f853 4c28 	ldr.w	r4, [r3, #-40]
200067f8:	f841 4c28 	str.w	r4, [r1, #-40]
200067fc:	f853 4c24 	ldr.w	r4, [r3, #-36]
20006800:	f841 4c24 	str.w	r4, [r1, #-36]
20006804:	f853 4c20 	ldr.w	r4, [r3, #-32]
20006808:	f841 4c20 	str.w	r4, [r1, #-32]
2000680c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20006810:	f841 4c1c 	str.w	r4, [r1, #-28]
20006814:	f853 4c18 	ldr.w	r4, [r3, #-24]
20006818:	f841 4c18 	str.w	r4, [r1, #-24]
2000681c:	f853 4c14 	ldr.w	r4, [r3, #-20]
20006820:	f841 4c14 	str.w	r4, [r1, #-20]
20006824:	f853 4c10 	ldr.w	r4, [r3, #-16]
20006828:	f841 4c10 	str.w	r4, [r1, #-16]
2000682c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20006830:	f841 4c0c 	str.w	r4, [r1, #-12]
20006834:	f853 4c08 	ldr.w	r4, [r3, #-8]
20006838:	f841 4c08 	str.w	r4, [r1, #-8]
2000683c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006840:	f841 4c04 	str.w	r4, [r1, #-4]
20006844:	461c      	mov	r4, r3
20006846:	460d      	mov	r5, r1
20006848:	3340      	adds	r3, #64	; 0x40
2000684a:	3140      	adds	r1, #64	; 0x40
2000684c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20006850:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20006854:	dcb6      	bgt.n	200067c4 <memcpy+0xa0>
20006856:	4621      	mov	r1, r4
20006858:	462b      	mov	r3, r5
2000685a:	1b54      	subs	r4, r2, r5
2000685c:	e00f      	b.n	2000687e <memcpy+0x15a>
2000685e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20006862:	f843 5c10 	str.w	r5, [r3, #-16]
20006866:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000686a:	f843 5c0c 	str.w	r5, [r3, #-12]
2000686e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20006872:	f843 5c08 	str.w	r5, [r3, #-8]
20006876:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000687a:	f843 5c04 	str.w	r5, [r3, #-4]
2000687e:	2c0f      	cmp	r4, #15
20006880:	460d      	mov	r5, r1
20006882:	469c      	mov	ip, r3
20006884:	f101 0110 	add.w	r1, r1, #16
20006888:	f103 0310 	add.w	r3, r3, #16
2000688c:	f1a4 0410 	sub.w	r4, r4, #16
20006890:	dce5      	bgt.n	2000685e <memcpy+0x13a>
20006892:	ebcc 0102 	rsb	r1, ip, r2
20006896:	2300      	movs	r3, #0
20006898:	e003      	b.n	200068a2 <memcpy+0x17e>
2000689a:	58ec      	ldr	r4, [r5, r3]
2000689c:	f84c 4003 	str.w	r4, [ip, r3]
200068a0:	3304      	adds	r3, #4
200068a2:	195e      	adds	r6, r3, r5
200068a4:	2903      	cmp	r1, #3
200068a6:	eb03 040c 	add.w	r4, r3, ip
200068aa:	f1a1 0104 	sub.w	r1, r1, #4
200068ae:	dcf4      	bgt.n	2000689a <memcpy+0x176>
200068b0:	e77f      	b.n	200067b2 <memcpy+0x8e>
200068b2:	bf00      	nop

200068b4 <memmove>:
200068b4:	4288      	cmp	r0, r1
200068b6:	468c      	mov	ip, r1
200068b8:	b470      	push	{r4, r5, r6}
200068ba:	4605      	mov	r5, r0
200068bc:	4614      	mov	r4, r2
200068be:	d90e      	bls.n	200068de <memmove+0x2a>
200068c0:	188b      	adds	r3, r1, r2
200068c2:	4298      	cmp	r0, r3
200068c4:	d20b      	bcs.n	200068de <memmove+0x2a>
200068c6:	b142      	cbz	r2, 200068da <memmove+0x26>
200068c8:	ebc2 0c03 	rsb	ip, r2, r3
200068cc:	4601      	mov	r1, r0
200068ce:	1e53      	subs	r3, r2, #1
200068d0:	f81c 2003 	ldrb.w	r2, [ip, r3]
200068d4:	54ca      	strb	r2, [r1, r3]
200068d6:	3b01      	subs	r3, #1
200068d8:	d2fa      	bcs.n	200068d0 <memmove+0x1c>
200068da:	bc70      	pop	{r4, r5, r6}
200068dc:	4770      	bx	lr
200068de:	2a0f      	cmp	r2, #15
200068e0:	d809      	bhi.n	200068f6 <memmove+0x42>
200068e2:	2c00      	cmp	r4, #0
200068e4:	d0f9      	beq.n	200068da <memmove+0x26>
200068e6:	2300      	movs	r3, #0
200068e8:	f81c 2003 	ldrb.w	r2, [ip, r3]
200068ec:	54ea      	strb	r2, [r5, r3]
200068ee:	3301      	adds	r3, #1
200068f0:	42a3      	cmp	r3, r4
200068f2:	d1f9      	bne.n	200068e8 <memmove+0x34>
200068f4:	e7f1      	b.n	200068da <memmove+0x26>
200068f6:	ea41 0300 	orr.w	r3, r1, r0
200068fa:	f013 0f03 	tst.w	r3, #3
200068fe:	d1f0      	bne.n	200068e2 <memmove+0x2e>
20006900:	4694      	mov	ip, r2
20006902:	460c      	mov	r4, r1
20006904:	4603      	mov	r3, r0
20006906:	6825      	ldr	r5, [r4, #0]
20006908:	f1ac 0c10 	sub.w	ip, ip, #16
2000690c:	601d      	str	r5, [r3, #0]
2000690e:	6865      	ldr	r5, [r4, #4]
20006910:	605d      	str	r5, [r3, #4]
20006912:	68a5      	ldr	r5, [r4, #8]
20006914:	609d      	str	r5, [r3, #8]
20006916:	68e5      	ldr	r5, [r4, #12]
20006918:	3410      	adds	r4, #16
2000691a:	60dd      	str	r5, [r3, #12]
2000691c:	3310      	adds	r3, #16
2000691e:	f1bc 0f0f 	cmp.w	ip, #15
20006922:	d8f0      	bhi.n	20006906 <memmove+0x52>
20006924:	3a10      	subs	r2, #16
20006926:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000692a:	f10c 0501 	add.w	r5, ip, #1
2000692e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20006932:	012d      	lsls	r5, r5, #4
20006934:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20006938:	eb01 0c05 	add.w	ip, r1, r5
2000693c:	1945      	adds	r5, r0, r5
2000693e:	2e03      	cmp	r6, #3
20006940:	4634      	mov	r4, r6
20006942:	d9ce      	bls.n	200068e2 <memmove+0x2e>
20006944:	2300      	movs	r3, #0
20006946:	f85c 2003 	ldr.w	r2, [ip, r3]
2000694a:	50ea      	str	r2, [r5, r3]
2000694c:	3304      	adds	r3, #4
2000694e:	1af2      	subs	r2, r6, r3
20006950:	2a03      	cmp	r2, #3
20006952:	d8f8      	bhi.n	20006946 <memmove+0x92>
20006954:	3e04      	subs	r6, #4
20006956:	08b3      	lsrs	r3, r6, #2
20006958:	1c5a      	adds	r2, r3, #1
2000695a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000695e:	0092      	lsls	r2, r2, #2
20006960:	4494      	add	ip, r2
20006962:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20006966:	18ad      	adds	r5, r5, r2
20006968:	e7bb      	b.n	200068e2 <memmove+0x2e>
2000696a:	bf00      	nop

2000696c <memset>:
2000696c:	2a03      	cmp	r2, #3
2000696e:	b2c9      	uxtb	r1, r1
20006970:	b430      	push	{r4, r5}
20006972:	d807      	bhi.n	20006984 <memset+0x18>
20006974:	b122      	cbz	r2, 20006980 <memset+0x14>
20006976:	2300      	movs	r3, #0
20006978:	54c1      	strb	r1, [r0, r3]
2000697a:	3301      	adds	r3, #1
2000697c:	4293      	cmp	r3, r2
2000697e:	d1fb      	bne.n	20006978 <memset+0xc>
20006980:	bc30      	pop	{r4, r5}
20006982:	4770      	bx	lr
20006984:	eb00 0c02 	add.w	ip, r0, r2
20006988:	4603      	mov	r3, r0
2000698a:	e001      	b.n	20006990 <memset+0x24>
2000698c:	f803 1c01 	strb.w	r1, [r3, #-1]
20006990:	f003 0403 	and.w	r4, r3, #3
20006994:	461a      	mov	r2, r3
20006996:	3301      	adds	r3, #1
20006998:	2c00      	cmp	r4, #0
2000699a:	d1f7      	bne.n	2000698c <memset+0x20>
2000699c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200069a0:	ebc2 040c 	rsb	r4, r2, ip
200069a4:	fb03 f301 	mul.w	r3, r3, r1
200069a8:	e01f      	b.n	200069ea <memset+0x7e>
200069aa:	f842 3c40 	str.w	r3, [r2, #-64]
200069ae:	f842 3c3c 	str.w	r3, [r2, #-60]
200069b2:	f842 3c38 	str.w	r3, [r2, #-56]
200069b6:	f842 3c34 	str.w	r3, [r2, #-52]
200069ba:	f842 3c30 	str.w	r3, [r2, #-48]
200069be:	f842 3c2c 	str.w	r3, [r2, #-44]
200069c2:	f842 3c28 	str.w	r3, [r2, #-40]
200069c6:	f842 3c24 	str.w	r3, [r2, #-36]
200069ca:	f842 3c20 	str.w	r3, [r2, #-32]
200069ce:	f842 3c1c 	str.w	r3, [r2, #-28]
200069d2:	f842 3c18 	str.w	r3, [r2, #-24]
200069d6:	f842 3c14 	str.w	r3, [r2, #-20]
200069da:	f842 3c10 	str.w	r3, [r2, #-16]
200069de:	f842 3c0c 	str.w	r3, [r2, #-12]
200069e2:	f842 3c08 	str.w	r3, [r2, #-8]
200069e6:	f842 3c04 	str.w	r3, [r2, #-4]
200069ea:	4615      	mov	r5, r2
200069ec:	3240      	adds	r2, #64	; 0x40
200069ee:	2c3f      	cmp	r4, #63	; 0x3f
200069f0:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
200069f4:	dcd9      	bgt.n	200069aa <memset+0x3e>
200069f6:	462a      	mov	r2, r5
200069f8:	ebc5 040c 	rsb	r4, r5, ip
200069fc:	e007      	b.n	20006a0e <memset+0xa2>
200069fe:	f842 3c10 	str.w	r3, [r2, #-16]
20006a02:	f842 3c0c 	str.w	r3, [r2, #-12]
20006a06:	f842 3c08 	str.w	r3, [r2, #-8]
20006a0a:	f842 3c04 	str.w	r3, [r2, #-4]
20006a0e:	4615      	mov	r5, r2
20006a10:	3210      	adds	r2, #16
20006a12:	2c0f      	cmp	r4, #15
20006a14:	f1a4 0410 	sub.w	r4, r4, #16
20006a18:	dcf1      	bgt.n	200069fe <memset+0x92>
20006a1a:	462a      	mov	r2, r5
20006a1c:	ebc5 050c 	rsb	r5, r5, ip
20006a20:	e001      	b.n	20006a26 <memset+0xba>
20006a22:	f842 3c04 	str.w	r3, [r2, #-4]
20006a26:	4614      	mov	r4, r2
20006a28:	3204      	adds	r2, #4
20006a2a:	2d03      	cmp	r5, #3
20006a2c:	f1a5 0504 	sub.w	r5, r5, #4
20006a30:	dcf7      	bgt.n	20006a22 <memset+0xb6>
20006a32:	e001      	b.n	20006a38 <memset+0xcc>
20006a34:	f804 1b01 	strb.w	r1, [r4], #1
20006a38:	4564      	cmp	r4, ip
20006a3a:	d3fb      	bcc.n	20006a34 <memset+0xc8>
20006a3c:	e7a0      	b.n	20006980 <memset+0x14>
20006a3e:	bf00      	nop

20006a40 <__malloc_lock>:
20006a40:	4770      	bx	lr
20006a42:	bf00      	nop

20006a44 <__malloc_unlock>:
20006a44:	4770      	bx	lr
20006a46:	bf00      	nop

20006a48 <__hi0bits>:
20006a48:	0c02      	lsrs	r2, r0, #16
20006a4a:	4603      	mov	r3, r0
20006a4c:	0412      	lsls	r2, r2, #16
20006a4e:	b1b2      	cbz	r2, 20006a7e <__hi0bits+0x36>
20006a50:	2000      	movs	r0, #0
20006a52:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20006a56:	d101      	bne.n	20006a5c <__hi0bits+0x14>
20006a58:	3008      	adds	r0, #8
20006a5a:	021b      	lsls	r3, r3, #8
20006a5c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20006a60:	d101      	bne.n	20006a66 <__hi0bits+0x1e>
20006a62:	3004      	adds	r0, #4
20006a64:	011b      	lsls	r3, r3, #4
20006a66:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20006a6a:	d101      	bne.n	20006a70 <__hi0bits+0x28>
20006a6c:	3002      	adds	r0, #2
20006a6e:	009b      	lsls	r3, r3, #2
20006a70:	2b00      	cmp	r3, #0
20006a72:	db03      	blt.n	20006a7c <__hi0bits+0x34>
20006a74:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20006a78:	d004      	beq.n	20006a84 <__hi0bits+0x3c>
20006a7a:	3001      	adds	r0, #1
20006a7c:	4770      	bx	lr
20006a7e:	0403      	lsls	r3, r0, #16
20006a80:	2010      	movs	r0, #16
20006a82:	e7e6      	b.n	20006a52 <__hi0bits+0xa>
20006a84:	2020      	movs	r0, #32
20006a86:	4770      	bx	lr

20006a88 <__lo0bits>:
20006a88:	6803      	ldr	r3, [r0, #0]
20006a8a:	4602      	mov	r2, r0
20006a8c:	f013 0007 	ands.w	r0, r3, #7
20006a90:	d009      	beq.n	20006aa6 <__lo0bits+0x1e>
20006a92:	f013 0f01 	tst.w	r3, #1
20006a96:	d121      	bne.n	20006adc <__lo0bits+0x54>
20006a98:	f013 0f02 	tst.w	r3, #2
20006a9c:	d122      	bne.n	20006ae4 <__lo0bits+0x5c>
20006a9e:	089b      	lsrs	r3, r3, #2
20006aa0:	2002      	movs	r0, #2
20006aa2:	6013      	str	r3, [r2, #0]
20006aa4:	4770      	bx	lr
20006aa6:	b299      	uxth	r1, r3
20006aa8:	b909      	cbnz	r1, 20006aae <__lo0bits+0x26>
20006aaa:	0c1b      	lsrs	r3, r3, #16
20006aac:	2010      	movs	r0, #16
20006aae:	f013 0fff 	tst.w	r3, #255	; 0xff
20006ab2:	d101      	bne.n	20006ab8 <__lo0bits+0x30>
20006ab4:	3008      	adds	r0, #8
20006ab6:	0a1b      	lsrs	r3, r3, #8
20006ab8:	f013 0f0f 	tst.w	r3, #15
20006abc:	d101      	bne.n	20006ac2 <__lo0bits+0x3a>
20006abe:	3004      	adds	r0, #4
20006ac0:	091b      	lsrs	r3, r3, #4
20006ac2:	f013 0f03 	tst.w	r3, #3
20006ac6:	d101      	bne.n	20006acc <__lo0bits+0x44>
20006ac8:	3002      	adds	r0, #2
20006aca:	089b      	lsrs	r3, r3, #2
20006acc:	f013 0f01 	tst.w	r3, #1
20006ad0:	d102      	bne.n	20006ad8 <__lo0bits+0x50>
20006ad2:	085b      	lsrs	r3, r3, #1
20006ad4:	d004      	beq.n	20006ae0 <__lo0bits+0x58>
20006ad6:	3001      	adds	r0, #1
20006ad8:	6013      	str	r3, [r2, #0]
20006ada:	4770      	bx	lr
20006adc:	2000      	movs	r0, #0
20006ade:	4770      	bx	lr
20006ae0:	2020      	movs	r0, #32
20006ae2:	4770      	bx	lr
20006ae4:	085b      	lsrs	r3, r3, #1
20006ae6:	2001      	movs	r0, #1
20006ae8:	6013      	str	r3, [r2, #0]
20006aea:	4770      	bx	lr

20006aec <__mcmp>:
20006aec:	4603      	mov	r3, r0
20006aee:	690a      	ldr	r2, [r1, #16]
20006af0:	6900      	ldr	r0, [r0, #16]
20006af2:	b410      	push	{r4}
20006af4:	1a80      	subs	r0, r0, r2
20006af6:	d111      	bne.n	20006b1c <__mcmp+0x30>
20006af8:	3204      	adds	r2, #4
20006afa:	f103 0c14 	add.w	ip, r3, #20
20006afe:	0092      	lsls	r2, r2, #2
20006b00:	189b      	adds	r3, r3, r2
20006b02:	1889      	adds	r1, r1, r2
20006b04:	3104      	adds	r1, #4
20006b06:	3304      	adds	r3, #4
20006b08:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006b0c:	3b04      	subs	r3, #4
20006b0e:	f851 2c04 	ldr.w	r2, [r1, #-4]
20006b12:	3904      	subs	r1, #4
20006b14:	4294      	cmp	r4, r2
20006b16:	d103      	bne.n	20006b20 <__mcmp+0x34>
20006b18:	459c      	cmp	ip, r3
20006b1a:	d3f5      	bcc.n	20006b08 <__mcmp+0x1c>
20006b1c:	bc10      	pop	{r4}
20006b1e:	4770      	bx	lr
20006b20:	bf38      	it	cc
20006b22:	f04f 30ff 	movcc.w	r0, #4294967295
20006b26:	d3f9      	bcc.n	20006b1c <__mcmp+0x30>
20006b28:	2001      	movs	r0, #1
20006b2a:	e7f7      	b.n	20006b1c <__mcmp+0x30>

20006b2c <__ulp>:
20006b2c:	f240 0300 	movw	r3, #0
20006b30:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006b34:	ea01 0303 	and.w	r3, r1, r3
20006b38:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20006b3c:	2b00      	cmp	r3, #0
20006b3e:	dd02      	ble.n	20006b46 <__ulp+0x1a>
20006b40:	4619      	mov	r1, r3
20006b42:	2000      	movs	r0, #0
20006b44:	4770      	bx	lr
20006b46:	425b      	negs	r3, r3
20006b48:	151b      	asrs	r3, r3, #20
20006b4a:	2b13      	cmp	r3, #19
20006b4c:	dd0e      	ble.n	20006b6c <__ulp+0x40>
20006b4e:	3b14      	subs	r3, #20
20006b50:	2b1e      	cmp	r3, #30
20006b52:	dd03      	ble.n	20006b5c <__ulp+0x30>
20006b54:	2301      	movs	r3, #1
20006b56:	2100      	movs	r1, #0
20006b58:	4618      	mov	r0, r3
20006b5a:	4770      	bx	lr
20006b5c:	2201      	movs	r2, #1
20006b5e:	f1c3 031f 	rsb	r3, r3, #31
20006b62:	2100      	movs	r1, #0
20006b64:	fa12 f303 	lsls.w	r3, r2, r3
20006b68:	4618      	mov	r0, r3
20006b6a:	4770      	bx	lr
20006b6c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20006b70:	2000      	movs	r0, #0
20006b72:	fa52 f103 	asrs.w	r1, r2, r3
20006b76:	4770      	bx	lr

20006b78 <__b2d>:
20006b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006b7c:	6904      	ldr	r4, [r0, #16]
20006b7e:	f100 0614 	add.w	r6, r0, #20
20006b82:	460f      	mov	r7, r1
20006b84:	3404      	adds	r4, #4
20006b86:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20006b8a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006b8e:	46a0      	mov	r8, r4
20006b90:	4628      	mov	r0, r5
20006b92:	f7ff ff59 	bl	20006a48 <__hi0bits>
20006b96:	280a      	cmp	r0, #10
20006b98:	f1c0 0320 	rsb	r3, r0, #32
20006b9c:	603b      	str	r3, [r7, #0]
20006b9e:	dc14      	bgt.n	20006bca <__b2d+0x52>
20006ba0:	42a6      	cmp	r6, r4
20006ba2:	f1c0 030b 	rsb	r3, r0, #11
20006ba6:	d237      	bcs.n	20006c18 <__b2d+0xa0>
20006ba8:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006bac:	40d9      	lsrs	r1, r3
20006bae:	fa25 fc03 	lsr.w	ip, r5, r3
20006bb2:	3015      	adds	r0, #21
20006bb4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20006bb8:	4085      	lsls	r5, r0
20006bba:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20006bbe:	ea41 0205 	orr.w	r2, r1, r5
20006bc2:	4610      	mov	r0, r2
20006bc4:	4619      	mov	r1, r3
20006bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006bca:	42a6      	cmp	r6, r4
20006bcc:	d320      	bcc.n	20006c10 <__b2d+0x98>
20006bce:	2100      	movs	r1, #0
20006bd0:	380b      	subs	r0, #11
20006bd2:	bf02      	ittt	eq
20006bd4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20006bd8:	460a      	moveq	r2, r1
20006bda:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20006bde:	d0f0      	beq.n	20006bc2 <__b2d+0x4a>
20006be0:	42b4      	cmp	r4, r6
20006be2:	f1c0 0320 	rsb	r3, r0, #32
20006be6:	d919      	bls.n	20006c1c <__b2d+0xa4>
20006be8:	f854 4c04 	ldr.w	r4, [r4, #-4]
20006bec:	40dc      	lsrs	r4, r3
20006bee:	4085      	lsls	r5, r0
20006bf0:	fa21 fc03 	lsr.w	ip, r1, r3
20006bf4:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20006bf8:	fa11 f000 	lsls.w	r0, r1, r0
20006bfc:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20006c00:	ea44 0200 	orr.w	r2, r4, r0
20006c04:	ea45 030c 	orr.w	r3, r5, ip
20006c08:	4610      	mov	r0, r2
20006c0a:	4619      	mov	r1, r3
20006c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006c10:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006c14:	3c04      	subs	r4, #4
20006c16:	e7db      	b.n	20006bd0 <__b2d+0x58>
20006c18:	2100      	movs	r1, #0
20006c1a:	e7c8      	b.n	20006bae <__b2d+0x36>
20006c1c:	2400      	movs	r4, #0
20006c1e:	e7e6      	b.n	20006bee <__b2d+0x76>

20006c20 <__ratio>:
20006c20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20006c24:	b083      	sub	sp, #12
20006c26:	460e      	mov	r6, r1
20006c28:	a901      	add	r1, sp, #4
20006c2a:	4607      	mov	r7, r0
20006c2c:	f7ff ffa4 	bl	20006b78 <__b2d>
20006c30:	460d      	mov	r5, r1
20006c32:	4604      	mov	r4, r0
20006c34:	4669      	mov	r1, sp
20006c36:	4630      	mov	r0, r6
20006c38:	f7ff ff9e 	bl	20006b78 <__b2d>
20006c3c:	f8dd c004 	ldr.w	ip, [sp, #4]
20006c40:	46a9      	mov	r9, r5
20006c42:	46a0      	mov	r8, r4
20006c44:	460b      	mov	r3, r1
20006c46:	4602      	mov	r2, r0
20006c48:	6931      	ldr	r1, [r6, #16]
20006c4a:	4616      	mov	r6, r2
20006c4c:	6938      	ldr	r0, [r7, #16]
20006c4e:	461f      	mov	r7, r3
20006c50:	1a40      	subs	r0, r0, r1
20006c52:	9900      	ldr	r1, [sp, #0]
20006c54:	ebc1 010c 	rsb	r1, r1, ip
20006c58:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20006c5c:	2900      	cmp	r1, #0
20006c5e:	bfc9      	itett	gt
20006c60:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20006c64:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20006c68:	4624      	movgt	r4, r4
20006c6a:	464d      	movgt	r5, r9
20006c6c:	bfdc      	itt	le
20006c6e:	4612      	movle	r2, r2
20006c70:	463b      	movle	r3, r7
20006c72:	4620      	mov	r0, r4
20006c74:	4629      	mov	r1, r5
20006c76:	f7fb fabf 	bl	200021f8 <__aeabi_ddiv>
20006c7a:	b003      	add	sp, #12
20006c7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20006c80 <_mprec_log10>:
20006c80:	2817      	cmp	r0, #23
20006c82:	b510      	push	{r4, lr}
20006c84:	4604      	mov	r4, r0
20006c86:	dd0e      	ble.n	20006ca6 <_mprec_log10+0x26>
20006c88:	f240 0100 	movw	r1, #0
20006c8c:	2000      	movs	r0, #0
20006c8e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006c92:	f240 0300 	movw	r3, #0
20006c96:	2200      	movs	r2, #0
20006c98:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006c9c:	f7fb f982 	bl	20001fa4 <__aeabi_dmul>
20006ca0:	3c01      	subs	r4, #1
20006ca2:	d1f6      	bne.n	20006c92 <_mprec_log10+0x12>
20006ca4:	bd10      	pop	{r4, pc}
20006ca6:	f648 1358 	movw	r3, #35160	; 0x8958
20006caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006cae:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20006cb2:	e9d3 0100 	ldrd	r0, r1, [r3]
20006cb6:	bd10      	pop	{r4, pc}

20006cb8 <__copybits>:
20006cb8:	6913      	ldr	r3, [r2, #16]
20006cba:	3901      	subs	r1, #1
20006cbc:	f102 0c14 	add.w	ip, r2, #20
20006cc0:	b410      	push	{r4}
20006cc2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20006cc6:	114c      	asrs	r4, r1, #5
20006cc8:	3214      	adds	r2, #20
20006cca:	3401      	adds	r4, #1
20006ccc:	4594      	cmp	ip, r2
20006cce:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006cd2:	d20f      	bcs.n	20006cf4 <__copybits+0x3c>
20006cd4:	2300      	movs	r3, #0
20006cd6:	f85c 1003 	ldr.w	r1, [ip, r3]
20006cda:	50c1      	str	r1, [r0, r3]
20006cdc:	3304      	adds	r3, #4
20006cde:	eb03 010c 	add.w	r1, r3, ip
20006ce2:	428a      	cmp	r2, r1
20006ce4:	d8f7      	bhi.n	20006cd6 <__copybits+0x1e>
20006ce6:	ea6f 0c0c 	mvn.w	ip, ip
20006cea:	4462      	add	r2, ip
20006cec:	f022 0203 	bic.w	r2, r2, #3
20006cf0:	3204      	adds	r2, #4
20006cf2:	1880      	adds	r0, r0, r2
20006cf4:	4284      	cmp	r4, r0
20006cf6:	d904      	bls.n	20006d02 <__copybits+0x4a>
20006cf8:	2300      	movs	r3, #0
20006cfa:	f840 3b04 	str.w	r3, [r0], #4
20006cfe:	4284      	cmp	r4, r0
20006d00:	d8fb      	bhi.n	20006cfa <__copybits+0x42>
20006d02:	bc10      	pop	{r4}
20006d04:	4770      	bx	lr
20006d06:	bf00      	nop

20006d08 <__any_on>:
20006d08:	6902      	ldr	r2, [r0, #16]
20006d0a:	114b      	asrs	r3, r1, #5
20006d0c:	429a      	cmp	r2, r3
20006d0e:	db10      	blt.n	20006d32 <__any_on+0x2a>
20006d10:	dd0e      	ble.n	20006d30 <__any_on+0x28>
20006d12:	f011 011f 	ands.w	r1, r1, #31
20006d16:	d00b      	beq.n	20006d30 <__any_on+0x28>
20006d18:	461a      	mov	r2, r3
20006d1a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006d1e:	695b      	ldr	r3, [r3, #20]
20006d20:	fa23 fc01 	lsr.w	ip, r3, r1
20006d24:	fa0c f101 	lsl.w	r1, ip, r1
20006d28:	4299      	cmp	r1, r3
20006d2a:	d002      	beq.n	20006d32 <__any_on+0x2a>
20006d2c:	2001      	movs	r0, #1
20006d2e:	4770      	bx	lr
20006d30:	461a      	mov	r2, r3
20006d32:	3204      	adds	r2, #4
20006d34:	f100 0114 	add.w	r1, r0, #20
20006d38:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20006d3c:	f103 0c04 	add.w	ip, r3, #4
20006d40:	4561      	cmp	r1, ip
20006d42:	d20b      	bcs.n	20006d5c <__any_on+0x54>
20006d44:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20006d48:	2a00      	cmp	r2, #0
20006d4a:	d1ef      	bne.n	20006d2c <__any_on+0x24>
20006d4c:	4299      	cmp	r1, r3
20006d4e:	d205      	bcs.n	20006d5c <__any_on+0x54>
20006d50:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20006d54:	2a00      	cmp	r2, #0
20006d56:	d1e9      	bne.n	20006d2c <__any_on+0x24>
20006d58:	4299      	cmp	r1, r3
20006d5a:	d3f9      	bcc.n	20006d50 <__any_on+0x48>
20006d5c:	2000      	movs	r0, #0
20006d5e:	4770      	bx	lr

20006d60 <_Bfree>:
20006d60:	b530      	push	{r4, r5, lr}
20006d62:	6a45      	ldr	r5, [r0, #36]	; 0x24
20006d64:	b083      	sub	sp, #12
20006d66:	4604      	mov	r4, r0
20006d68:	b155      	cbz	r5, 20006d80 <_Bfree+0x20>
20006d6a:	b139      	cbz	r1, 20006d7c <_Bfree+0x1c>
20006d6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006d6e:	684a      	ldr	r2, [r1, #4]
20006d70:	68db      	ldr	r3, [r3, #12]
20006d72:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20006d76:	6008      	str	r0, [r1, #0]
20006d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20006d7c:	b003      	add	sp, #12
20006d7e:	bd30      	pop	{r4, r5, pc}
20006d80:	2010      	movs	r0, #16
20006d82:	9101      	str	r1, [sp, #4]
20006d84:	f7ff f9ba 	bl	200060fc <malloc>
20006d88:	9901      	ldr	r1, [sp, #4]
20006d8a:	6260      	str	r0, [r4, #36]	; 0x24
20006d8c:	60c5      	str	r5, [r0, #12]
20006d8e:	6045      	str	r5, [r0, #4]
20006d90:	6085      	str	r5, [r0, #8]
20006d92:	6005      	str	r5, [r0, #0]
20006d94:	e7e9      	b.n	20006d6a <_Bfree+0xa>
20006d96:	bf00      	nop

20006d98 <_Balloc>:
20006d98:	b570      	push	{r4, r5, r6, lr}
20006d9a:	6a44      	ldr	r4, [r0, #36]	; 0x24
20006d9c:	4606      	mov	r6, r0
20006d9e:	460d      	mov	r5, r1
20006da0:	b164      	cbz	r4, 20006dbc <_Balloc+0x24>
20006da2:	68e2      	ldr	r2, [r4, #12]
20006da4:	b1a2      	cbz	r2, 20006dd0 <_Balloc+0x38>
20006da6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20006daa:	b1eb      	cbz	r3, 20006de8 <_Balloc+0x50>
20006dac:	6819      	ldr	r1, [r3, #0]
20006dae:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20006db2:	2200      	movs	r2, #0
20006db4:	60da      	str	r2, [r3, #12]
20006db6:	611a      	str	r2, [r3, #16]
20006db8:	4618      	mov	r0, r3
20006dba:	bd70      	pop	{r4, r5, r6, pc}
20006dbc:	2010      	movs	r0, #16
20006dbe:	f7ff f99d 	bl	200060fc <malloc>
20006dc2:	2300      	movs	r3, #0
20006dc4:	4604      	mov	r4, r0
20006dc6:	6270      	str	r0, [r6, #36]	; 0x24
20006dc8:	60c3      	str	r3, [r0, #12]
20006dca:	6043      	str	r3, [r0, #4]
20006dcc:	6083      	str	r3, [r0, #8]
20006dce:	6003      	str	r3, [r0, #0]
20006dd0:	2210      	movs	r2, #16
20006dd2:	4630      	mov	r0, r6
20006dd4:	2104      	movs	r1, #4
20006dd6:	f000 fe57 	bl	20007a88 <_calloc_r>
20006dda:	6a73      	ldr	r3, [r6, #36]	; 0x24
20006ddc:	60e0      	str	r0, [r4, #12]
20006dde:	68da      	ldr	r2, [r3, #12]
20006de0:	2a00      	cmp	r2, #0
20006de2:	d1e0      	bne.n	20006da6 <_Balloc+0xe>
20006de4:	4613      	mov	r3, r2
20006de6:	e7e7      	b.n	20006db8 <_Balloc+0x20>
20006de8:	2401      	movs	r4, #1
20006dea:	4630      	mov	r0, r6
20006dec:	4621      	mov	r1, r4
20006dee:	40ac      	lsls	r4, r5
20006df0:	1d62      	adds	r2, r4, #5
20006df2:	0092      	lsls	r2, r2, #2
20006df4:	f000 fe48 	bl	20007a88 <_calloc_r>
20006df8:	4603      	mov	r3, r0
20006dfa:	2800      	cmp	r0, #0
20006dfc:	d0dc      	beq.n	20006db8 <_Balloc+0x20>
20006dfe:	6045      	str	r5, [r0, #4]
20006e00:	6084      	str	r4, [r0, #8]
20006e02:	e7d6      	b.n	20006db2 <_Balloc+0x1a>

20006e04 <__d2b>:
20006e04:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006e08:	b083      	sub	sp, #12
20006e0a:	2101      	movs	r1, #1
20006e0c:	461d      	mov	r5, r3
20006e0e:	4614      	mov	r4, r2
20006e10:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20006e12:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20006e14:	f7ff ffc0 	bl	20006d98 <_Balloc>
20006e18:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20006e1c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20006e20:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006e24:	4615      	mov	r5, r2
20006e26:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20006e2a:	9300      	str	r3, [sp, #0]
20006e2c:	bf1c      	itt	ne
20006e2e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20006e32:	9300      	strne	r3, [sp, #0]
20006e34:	4680      	mov	r8, r0
20006e36:	2c00      	cmp	r4, #0
20006e38:	d023      	beq.n	20006e82 <__d2b+0x7e>
20006e3a:	a802      	add	r0, sp, #8
20006e3c:	f840 4d04 	str.w	r4, [r0, #-4]!
20006e40:	f7ff fe22 	bl	20006a88 <__lo0bits>
20006e44:	4603      	mov	r3, r0
20006e46:	2800      	cmp	r0, #0
20006e48:	d137      	bne.n	20006eba <__d2b+0xb6>
20006e4a:	9901      	ldr	r1, [sp, #4]
20006e4c:	9a00      	ldr	r2, [sp, #0]
20006e4e:	f8c8 1014 	str.w	r1, [r8, #20]
20006e52:	2a00      	cmp	r2, #0
20006e54:	bf14      	ite	ne
20006e56:	2402      	movne	r4, #2
20006e58:	2401      	moveq	r4, #1
20006e5a:	f8c8 2018 	str.w	r2, [r8, #24]
20006e5e:	f8c8 4010 	str.w	r4, [r8, #16]
20006e62:	f1ba 0f00 	cmp.w	sl, #0
20006e66:	d01b      	beq.n	20006ea0 <__d2b+0x9c>
20006e68:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20006e6c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20006e70:	f1aa 0a03 	sub.w	sl, sl, #3
20006e74:	4453      	add	r3, sl
20006e76:	603b      	str	r3, [r7, #0]
20006e78:	6032      	str	r2, [r6, #0]
20006e7a:	4640      	mov	r0, r8
20006e7c:	b003      	add	sp, #12
20006e7e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20006e82:	4668      	mov	r0, sp
20006e84:	f7ff fe00 	bl	20006a88 <__lo0bits>
20006e88:	2301      	movs	r3, #1
20006e8a:	461c      	mov	r4, r3
20006e8c:	f8c8 3010 	str.w	r3, [r8, #16]
20006e90:	9b00      	ldr	r3, [sp, #0]
20006e92:	f8c8 3014 	str.w	r3, [r8, #20]
20006e96:	f100 0320 	add.w	r3, r0, #32
20006e9a:	f1ba 0f00 	cmp.w	sl, #0
20006e9e:	d1e3      	bne.n	20006e68 <__d2b+0x64>
20006ea0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20006ea4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20006ea8:	3b02      	subs	r3, #2
20006eaa:	603b      	str	r3, [r7, #0]
20006eac:	6910      	ldr	r0, [r2, #16]
20006eae:	f7ff fdcb 	bl	20006a48 <__hi0bits>
20006eb2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20006eb6:	6030      	str	r0, [r6, #0]
20006eb8:	e7df      	b.n	20006e7a <__d2b+0x76>
20006eba:	9a00      	ldr	r2, [sp, #0]
20006ebc:	f1c0 0120 	rsb	r1, r0, #32
20006ec0:	fa12 f101 	lsls.w	r1, r2, r1
20006ec4:	40c2      	lsrs	r2, r0
20006ec6:	9801      	ldr	r0, [sp, #4]
20006ec8:	4301      	orrs	r1, r0
20006eca:	f8c8 1014 	str.w	r1, [r8, #20]
20006ece:	9200      	str	r2, [sp, #0]
20006ed0:	e7bf      	b.n	20006e52 <__d2b+0x4e>
20006ed2:	bf00      	nop

20006ed4 <__mdiff>:
20006ed4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006ed8:	6913      	ldr	r3, [r2, #16]
20006eda:	690f      	ldr	r7, [r1, #16]
20006edc:	460c      	mov	r4, r1
20006ede:	4615      	mov	r5, r2
20006ee0:	1aff      	subs	r7, r7, r3
20006ee2:	2f00      	cmp	r7, #0
20006ee4:	d04f      	beq.n	20006f86 <__mdiff+0xb2>
20006ee6:	db6a      	blt.n	20006fbe <__mdiff+0xea>
20006ee8:	2700      	movs	r7, #0
20006eea:	f101 0614 	add.w	r6, r1, #20
20006eee:	6861      	ldr	r1, [r4, #4]
20006ef0:	f7ff ff52 	bl	20006d98 <_Balloc>
20006ef4:	f8d5 8010 	ldr.w	r8, [r5, #16]
20006ef8:	f8d4 c010 	ldr.w	ip, [r4, #16]
20006efc:	f105 0114 	add.w	r1, r5, #20
20006f00:	2200      	movs	r2, #0
20006f02:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20006f06:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20006f0a:	f105 0814 	add.w	r8, r5, #20
20006f0e:	3414      	adds	r4, #20
20006f10:	f100 0314 	add.w	r3, r0, #20
20006f14:	60c7      	str	r7, [r0, #12]
20006f16:	f851 7b04 	ldr.w	r7, [r1], #4
20006f1a:	f856 5b04 	ldr.w	r5, [r6], #4
20006f1e:	46bb      	mov	fp, r7
20006f20:	fa1f fa87 	uxth.w	sl, r7
20006f24:	0c3f      	lsrs	r7, r7, #16
20006f26:	fa1f f985 	uxth.w	r9, r5
20006f2a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20006f2e:	ebca 0a09 	rsb	sl, sl, r9
20006f32:	4452      	add	r2, sl
20006f34:	eb07 4722 	add.w	r7, r7, r2, asr #16
20006f38:	b292      	uxth	r2, r2
20006f3a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20006f3e:	f843 2b04 	str.w	r2, [r3], #4
20006f42:	143a      	asrs	r2, r7, #16
20006f44:	4588      	cmp	r8, r1
20006f46:	d8e6      	bhi.n	20006f16 <__mdiff+0x42>
20006f48:	42a6      	cmp	r6, r4
20006f4a:	d20e      	bcs.n	20006f6a <__mdiff+0x96>
20006f4c:	f856 1b04 	ldr.w	r1, [r6], #4
20006f50:	b28d      	uxth	r5, r1
20006f52:	0c09      	lsrs	r1, r1, #16
20006f54:	1952      	adds	r2, r2, r5
20006f56:	eb01 4122 	add.w	r1, r1, r2, asr #16
20006f5a:	b292      	uxth	r2, r2
20006f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20006f60:	f843 2b04 	str.w	r2, [r3], #4
20006f64:	140a      	asrs	r2, r1, #16
20006f66:	42b4      	cmp	r4, r6
20006f68:	d8f0      	bhi.n	20006f4c <__mdiff+0x78>
20006f6a:	f853 2c04 	ldr.w	r2, [r3, #-4]
20006f6e:	b932      	cbnz	r2, 20006f7e <__mdiff+0xaa>
20006f70:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006f74:	f10c 3cff 	add.w	ip, ip, #4294967295
20006f78:	3b04      	subs	r3, #4
20006f7a:	2a00      	cmp	r2, #0
20006f7c:	d0f8      	beq.n	20006f70 <__mdiff+0x9c>
20006f7e:	f8c0 c010 	str.w	ip, [r0, #16]
20006f82:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006f86:	3304      	adds	r3, #4
20006f88:	f101 0614 	add.w	r6, r1, #20
20006f8c:	009b      	lsls	r3, r3, #2
20006f8e:	18d2      	adds	r2, r2, r3
20006f90:	18cb      	adds	r3, r1, r3
20006f92:	3304      	adds	r3, #4
20006f94:	3204      	adds	r2, #4
20006f96:	f853 cc04 	ldr.w	ip, [r3, #-4]
20006f9a:	3b04      	subs	r3, #4
20006f9c:	f852 1c04 	ldr.w	r1, [r2, #-4]
20006fa0:	3a04      	subs	r2, #4
20006fa2:	458c      	cmp	ip, r1
20006fa4:	d10a      	bne.n	20006fbc <__mdiff+0xe8>
20006fa6:	429e      	cmp	r6, r3
20006fa8:	d3f5      	bcc.n	20006f96 <__mdiff+0xc2>
20006faa:	2100      	movs	r1, #0
20006fac:	f7ff fef4 	bl	20006d98 <_Balloc>
20006fb0:	2301      	movs	r3, #1
20006fb2:	6103      	str	r3, [r0, #16]
20006fb4:	2300      	movs	r3, #0
20006fb6:	6143      	str	r3, [r0, #20]
20006fb8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006fbc:	d297      	bcs.n	20006eee <__mdiff+0x1a>
20006fbe:	4623      	mov	r3, r4
20006fc0:	462c      	mov	r4, r5
20006fc2:	2701      	movs	r7, #1
20006fc4:	461d      	mov	r5, r3
20006fc6:	f104 0614 	add.w	r6, r4, #20
20006fca:	e790      	b.n	20006eee <__mdiff+0x1a>

20006fcc <__lshift>:
20006fcc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006fd0:	690d      	ldr	r5, [r1, #16]
20006fd2:	688b      	ldr	r3, [r1, #8]
20006fd4:	1156      	asrs	r6, r2, #5
20006fd6:	3501      	adds	r5, #1
20006fd8:	460c      	mov	r4, r1
20006fda:	19ad      	adds	r5, r5, r6
20006fdc:	4690      	mov	r8, r2
20006fde:	429d      	cmp	r5, r3
20006fe0:	4682      	mov	sl, r0
20006fe2:	6849      	ldr	r1, [r1, #4]
20006fe4:	dd03      	ble.n	20006fee <__lshift+0x22>
20006fe6:	005b      	lsls	r3, r3, #1
20006fe8:	3101      	adds	r1, #1
20006fea:	429d      	cmp	r5, r3
20006fec:	dcfb      	bgt.n	20006fe6 <__lshift+0x1a>
20006fee:	4650      	mov	r0, sl
20006ff0:	f7ff fed2 	bl	20006d98 <_Balloc>
20006ff4:	2e00      	cmp	r6, #0
20006ff6:	4607      	mov	r7, r0
20006ff8:	f100 0214 	add.w	r2, r0, #20
20006ffc:	dd0a      	ble.n	20007014 <__lshift+0x48>
20006ffe:	2300      	movs	r3, #0
20007000:	4619      	mov	r1, r3
20007002:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20007006:	3301      	adds	r3, #1
20007008:	42b3      	cmp	r3, r6
2000700a:	d1fa      	bne.n	20007002 <__lshift+0x36>
2000700c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20007010:	f103 0214 	add.w	r2, r3, #20
20007014:	6920      	ldr	r0, [r4, #16]
20007016:	f104 0314 	add.w	r3, r4, #20
2000701a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000701e:	3014      	adds	r0, #20
20007020:	f018 081f 	ands.w	r8, r8, #31
20007024:	d01b      	beq.n	2000705e <__lshift+0x92>
20007026:	f1c8 0e20 	rsb	lr, r8, #32
2000702a:	2100      	movs	r1, #0
2000702c:	681e      	ldr	r6, [r3, #0]
2000702e:	fa06 fc08 	lsl.w	ip, r6, r8
20007032:	ea41 010c 	orr.w	r1, r1, ip
20007036:	f842 1b04 	str.w	r1, [r2], #4
2000703a:	f853 1b04 	ldr.w	r1, [r3], #4
2000703e:	4298      	cmp	r0, r3
20007040:	fa21 f10e 	lsr.w	r1, r1, lr
20007044:	d8f2      	bhi.n	2000702c <__lshift+0x60>
20007046:	6011      	str	r1, [r2, #0]
20007048:	b101      	cbz	r1, 2000704c <__lshift+0x80>
2000704a:	3501      	adds	r5, #1
2000704c:	4650      	mov	r0, sl
2000704e:	3d01      	subs	r5, #1
20007050:	4621      	mov	r1, r4
20007052:	613d      	str	r5, [r7, #16]
20007054:	f7ff fe84 	bl	20006d60 <_Bfree>
20007058:	4638      	mov	r0, r7
2000705a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000705e:	f853 1008 	ldr.w	r1, [r3, r8]
20007062:	f842 1008 	str.w	r1, [r2, r8]
20007066:	f108 0804 	add.w	r8, r8, #4
2000706a:	eb08 0103 	add.w	r1, r8, r3
2000706e:	4288      	cmp	r0, r1
20007070:	d9ec      	bls.n	2000704c <__lshift+0x80>
20007072:	f853 1008 	ldr.w	r1, [r3, r8]
20007076:	f842 1008 	str.w	r1, [r2, r8]
2000707a:	f108 0804 	add.w	r8, r8, #4
2000707e:	eb08 0103 	add.w	r1, r8, r3
20007082:	4288      	cmp	r0, r1
20007084:	d8eb      	bhi.n	2000705e <__lshift+0x92>
20007086:	e7e1      	b.n	2000704c <__lshift+0x80>

20007088 <__multiply>:
20007088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000708c:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007090:	6917      	ldr	r7, [r2, #16]
20007092:	460d      	mov	r5, r1
20007094:	4616      	mov	r6, r2
20007096:	b087      	sub	sp, #28
20007098:	45b8      	cmp	r8, r7
2000709a:	bfb5      	itete	lt
2000709c:	4615      	movlt	r5, r2
2000709e:	463b      	movge	r3, r7
200070a0:	460b      	movlt	r3, r1
200070a2:	4647      	movge	r7, r8
200070a4:	bfb4      	ite	lt
200070a6:	461e      	movlt	r6, r3
200070a8:	4698      	movge	r8, r3
200070aa:	68ab      	ldr	r3, [r5, #8]
200070ac:	eb08 0407 	add.w	r4, r8, r7
200070b0:	6869      	ldr	r1, [r5, #4]
200070b2:	429c      	cmp	r4, r3
200070b4:	bfc8      	it	gt
200070b6:	3101      	addgt	r1, #1
200070b8:	f7ff fe6e 	bl	20006d98 <_Balloc>
200070bc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
200070c0:	f100 0b14 	add.w	fp, r0, #20
200070c4:	3314      	adds	r3, #20
200070c6:	9003      	str	r0, [sp, #12]
200070c8:	459b      	cmp	fp, r3
200070ca:	9304      	str	r3, [sp, #16]
200070cc:	d206      	bcs.n	200070dc <__multiply+0x54>
200070ce:	9904      	ldr	r1, [sp, #16]
200070d0:	465b      	mov	r3, fp
200070d2:	2200      	movs	r2, #0
200070d4:	f843 2b04 	str.w	r2, [r3], #4
200070d8:	4299      	cmp	r1, r3
200070da:	d8fb      	bhi.n	200070d4 <__multiply+0x4c>
200070dc:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200070e0:	f106 0914 	add.w	r9, r6, #20
200070e4:	f108 0814 	add.w	r8, r8, #20
200070e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
200070ec:	3514      	adds	r5, #20
200070ee:	45c1      	cmp	r9, r8
200070f0:	f8cd 8004 	str.w	r8, [sp, #4]
200070f4:	f10c 0c14 	add.w	ip, ip, #20
200070f8:	9502      	str	r5, [sp, #8]
200070fa:	d24b      	bcs.n	20007194 <__multiply+0x10c>
200070fc:	f04f 0a00 	mov.w	sl, #0
20007100:	9405      	str	r4, [sp, #20]
20007102:	f859 400a 	ldr.w	r4, [r9, sl]
20007106:	eb0a 080b 	add.w	r8, sl, fp
2000710a:	b2a0      	uxth	r0, r4
2000710c:	b1d8      	cbz	r0, 20007146 <__multiply+0xbe>
2000710e:	9a02      	ldr	r2, [sp, #8]
20007110:	4643      	mov	r3, r8
20007112:	2400      	movs	r4, #0
20007114:	f852 5b04 	ldr.w	r5, [r2], #4
20007118:	6819      	ldr	r1, [r3, #0]
2000711a:	b2af      	uxth	r7, r5
2000711c:	0c2d      	lsrs	r5, r5, #16
2000711e:	b28e      	uxth	r6, r1
20007120:	0c09      	lsrs	r1, r1, #16
20007122:	fb00 6607 	mla	r6, r0, r7, r6
20007126:	fb00 1105 	mla	r1, r0, r5, r1
2000712a:	1936      	adds	r6, r6, r4
2000712c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007130:	b2b6      	uxth	r6, r6
20007132:	0c0c      	lsrs	r4, r1, #16
20007134:	4594      	cmp	ip, r2
20007136:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000713a:	f843 6b04 	str.w	r6, [r3], #4
2000713e:	d8e9      	bhi.n	20007114 <__multiply+0x8c>
20007140:	601c      	str	r4, [r3, #0]
20007142:	f859 400a 	ldr.w	r4, [r9, sl]
20007146:	0c24      	lsrs	r4, r4, #16
20007148:	d01c      	beq.n	20007184 <__multiply+0xfc>
2000714a:	f85b 200a 	ldr.w	r2, [fp, sl]
2000714e:	4641      	mov	r1, r8
20007150:	9b02      	ldr	r3, [sp, #8]
20007152:	2500      	movs	r5, #0
20007154:	4610      	mov	r0, r2
20007156:	881e      	ldrh	r6, [r3, #0]
20007158:	b297      	uxth	r7, r2
2000715a:	fb06 5504 	mla	r5, r6, r4, r5
2000715e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007162:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20007166:	600f      	str	r7, [r1, #0]
20007168:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000716c:	f853 2b04 	ldr.w	r2, [r3], #4
20007170:	b286      	uxth	r6, r0
20007172:	0c12      	lsrs	r2, r2, #16
20007174:	fb02 6204 	mla	r2, r2, r4, r6
20007178:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000717c:	0c15      	lsrs	r5, r2, #16
2000717e:	459c      	cmp	ip, r3
20007180:	d8e9      	bhi.n	20007156 <__multiply+0xce>
20007182:	600a      	str	r2, [r1, #0]
20007184:	f10a 0a04 	add.w	sl, sl, #4
20007188:	9a01      	ldr	r2, [sp, #4]
2000718a:	eb0a 0309 	add.w	r3, sl, r9
2000718e:	429a      	cmp	r2, r3
20007190:	d8b7      	bhi.n	20007102 <__multiply+0x7a>
20007192:	9c05      	ldr	r4, [sp, #20]
20007194:	2c00      	cmp	r4, #0
20007196:	dd0b      	ble.n	200071b0 <__multiply+0x128>
20007198:	9a04      	ldr	r2, [sp, #16]
2000719a:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000719e:	b93b      	cbnz	r3, 200071b0 <__multiply+0x128>
200071a0:	4613      	mov	r3, r2
200071a2:	e003      	b.n	200071ac <__multiply+0x124>
200071a4:	f853 2c08 	ldr.w	r2, [r3, #-8]
200071a8:	3b04      	subs	r3, #4
200071aa:	b90a      	cbnz	r2, 200071b0 <__multiply+0x128>
200071ac:	3c01      	subs	r4, #1
200071ae:	d1f9      	bne.n	200071a4 <__multiply+0x11c>
200071b0:	9b03      	ldr	r3, [sp, #12]
200071b2:	4618      	mov	r0, r3
200071b4:	611c      	str	r4, [r3, #16]
200071b6:	b007      	add	sp, #28
200071b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

200071bc <__i2b>:
200071bc:	b510      	push	{r4, lr}
200071be:	460c      	mov	r4, r1
200071c0:	2101      	movs	r1, #1
200071c2:	f7ff fde9 	bl	20006d98 <_Balloc>
200071c6:	2201      	movs	r2, #1
200071c8:	6144      	str	r4, [r0, #20]
200071ca:	6102      	str	r2, [r0, #16]
200071cc:	bd10      	pop	{r4, pc}
200071ce:	bf00      	nop

200071d0 <__multadd>:
200071d0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200071d4:	460d      	mov	r5, r1
200071d6:	2100      	movs	r1, #0
200071d8:	4606      	mov	r6, r0
200071da:	692c      	ldr	r4, [r5, #16]
200071dc:	b083      	sub	sp, #12
200071de:	f105 0814 	add.w	r8, r5, #20
200071e2:	4608      	mov	r0, r1
200071e4:	f858 7001 	ldr.w	r7, [r8, r1]
200071e8:	3001      	adds	r0, #1
200071ea:	fa1f fa87 	uxth.w	sl, r7
200071ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
200071f2:	fb0a 3302 	mla	r3, sl, r2, r3
200071f6:	fb0c fc02 	mul.w	ip, ip, r2
200071fa:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
200071fe:	b29b      	uxth	r3, r3
20007200:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007204:	f848 3001 	str.w	r3, [r8, r1]
20007208:	3104      	adds	r1, #4
2000720a:	4284      	cmp	r4, r0
2000720c:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007210:	dce8      	bgt.n	200071e4 <__multadd+0x14>
20007212:	b13b      	cbz	r3, 20007224 <__multadd+0x54>
20007214:	68aa      	ldr	r2, [r5, #8]
20007216:	4294      	cmp	r4, r2
20007218:	da08      	bge.n	2000722c <__multadd+0x5c>
2000721a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000721e:	3401      	adds	r4, #1
20007220:	612c      	str	r4, [r5, #16]
20007222:	6153      	str	r3, [r2, #20]
20007224:	4628      	mov	r0, r5
20007226:	b003      	add	sp, #12
20007228:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000722c:	6869      	ldr	r1, [r5, #4]
2000722e:	4630      	mov	r0, r6
20007230:	9301      	str	r3, [sp, #4]
20007232:	3101      	adds	r1, #1
20007234:	f7ff fdb0 	bl	20006d98 <_Balloc>
20007238:	692a      	ldr	r2, [r5, #16]
2000723a:	f105 010c 	add.w	r1, r5, #12
2000723e:	3202      	adds	r2, #2
20007240:	0092      	lsls	r2, r2, #2
20007242:	4607      	mov	r7, r0
20007244:	300c      	adds	r0, #12
20007246:	f7ff fa6d 	bl	20006724 <memcpy>
2000724a:	4629      	mov	r1, r5
2000724c:	4630      	mov	r0, r6
2000724e:	463d      	mov	r5, r7
20007250:	f7ff fd86 	bl	20006d60 <_Bfree>
20007254:	9b01      	ldr	r3, [sp, #4]
20007256:	e7e0      	b.n	2000721a <__multadd+0x4a>

20007258 <__pow5mult>:
20007258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000725c:	4615      	mov	r5, r2
2000725e:	f012 0203 	ands.w	r2, r2, #3
20007262:	4604      	mov	r4, r0
20007264:	4688      	mov	r8, r1
20007266:	d12c      	bne.n	200072c2 <__pow5mult+0x6a>
20007268:	10ad      	asrs	r5, r5, #2
2000726a:	d01e      	beq.n	200072aa <__pow5mult+0x52>
2000726c:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000726e:	2e00      	cmp	r6, #0
20007270:	d034      	beq.n	200072dc <__pow5mult+0x84>
20007272:	68b7      	ldr	r7, [r6, #8]
20007274:	2f00      	cmp	r7, #0
20007276:	d03b      	beq.n	200072f0 <__pow5mult+0x98>
20007278:	f015 0f01 	tst.w	r5, #1
2000727c:	d108      	bne.n	20007290 <__pow5mult+0x38>
2000727e:	106d      	asrs	r5, r5, #1
20007280:	d013      	beq.n	200072aa <__pow5mult+0x52>
20007282:	683e      	ldr	r6, [r7, #0]
20007284:	b1a6      	cbz	r6, 200072b0 <__pow5mult+0x58>
20007286:	4630      	mov	r0, r6
20007288:	4607      	mov	r7, r0
2000728a:	f015 0f01 	tst.w	r5, #1
2000728e:	d0f6      	beq.n	2000727e <__pow5mult+0x26>
20007290:	4641      	mov	r1, r8
20007292:	463a      	mov	r2, r7
20007294:	4620      	mov	r0, r4
20007296:	f7ff fef7 	bl	20007088 <__multiply>
2000729a:	4641      	mov	r1, r8
2000729c:	4606      	mov	r6, r0
2000729e:	4620      	mov	r0, r4
200072a0:	f7ff fd5e 	bl	20006d60 <_Bfree>
200072a4:	106d      	asrs	r5, r5, #1
200072a6:	46b0      	mov	r8, r6
200072a8:	d1eb      	bne.n	20007282 <__pow5mult+0x2a>
200072aa:	4640      	mov	r0, r8
200072ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200072b0:	4639      	mov	r1, r7
200072b2:	463a      	mov	r2, r7
200072b4:	4620      	mov	r0, r4
200072b6:	f7ff fee7 	bl	20007088 <__multiply>
200072ba:	6038      	str	r0, [r7, #0]
200072bc:	4607      	mov	r7, r0
200072be:	6006      	str	r6, [r0, #0]
200072c0:	e7e3      	b.n	2000728a <__pow5mult+0x32>
200072c2:	f648 1c58 	movw	ip, #35160	; 0x8958
200072c6:	2300      	movs	r3, #0
200072c8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200072cc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
200072d0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
200072d4:	f7ff ff7c 	bl	200071d0 <__multadd>
200072d8:	4680      	mov	r8, r0
200072da:	e7c5      	b.n	20007268 <__pow5mult+0x10>
200072dc:	2010      	movs	r0, #16
200072de:	f7fe ff0d 	bl	200060fc <malloc>
200072e2:	2300      	movs	r3, #0
200072e4:	4606      	mov	r6, r0
200072e6:	6260      	str	r0, [r4, #36]	; 0x24
200072e8:	60c3      	str	r3, [r0, #12]
200072ea:	6043      	str	r3, [r0, #4]
200072ec:	6083      	str	r3, [r0, #8]
200072ee:	6003      	str	r3, [r0, #0]
200072f0:	4620      	mov	r0, r4
200072f2:	f240 2171 	movw	r1, #625	; 0x271
200072f6:	f7ff ff61 	bl	200071bc <__i2b>
200072fa:	2300      	movs	r3, #0
200072fc:	60b0      	str	r0, [r6, #8]
200072fe:	4607      	mov	r7, r0
20007300:	6003      	str	r3, [r0, #0]
20007302:	e7b9      	b.n	20007278 <__pow5mult+0x20>

20007304 <__s2b>:
20007304:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007308:	461e      	mov	r6, r3
2000730a:	f648 6339 	movw	r3, #36409	; 0x8e39
2000730e:	f106 0c08 	add.w	ip, r6, #8
20007312:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007316:	4688      	mov	r8, r1
20007318:	4605      	mov	r5, r0
2000731a:	4617      	mov	r7, r2
2000731c:	fb83 130c 	smull	r1, r3, r3, ip
20007320:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007324:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007328:	f1bc 0f01 	cmp.w	ip, #1
2000732c:	dd35      	ble.n	2000739a <__s2b+0x96>
2000732e:	2100      	movs	r1, #0
20007330:	2201      	movs	r2, #1
20007332:	0052      	lsls	r2, r2, #1
20007334:	3101      	adds	r1, #1
20007336:	4594      	cmp	ip, r2
20007338:	dcfb      	bgt.n	20007332 <__s2b+0x2e>
2000733a:	4628      	mov	r0, r5
2000733c:	f7ff fd2c 	bl	20006d98 <_Balloc>
20007340:	9b08      	ldr	r3, [sp, #32]
20007342:	6143      	str	r3, [r0, #20]
20007344:	2301      	movs	r3, #1
20007346:	2f09      	cmp	r7, #9
20007348:	6103      	str	r3, [r0, #16]
2000734a:	dd22      	ble.n	20007392 <__s2b+0x8e>
2000734c:	f108 0a09 	add.w	sl, r8, #9
20007350:	2409      	movs	r4, #9
20007352:	f818 3004 	ldrb.w	r3, [r8, r4]
20007356:	4601      	mov	r1, r0
20007358:	220a      	movs	r2, #10
2000735a:	3401      	adds	r4, #1
2000735c:	3b30      	subs	r3, #48	; 0x30
2000735e:	4628      	mov	r0, r5
20007360:	f7ff ff36 	bl	200071d0 <__multadd>
20007364:	42a7      	cmp	r7, r4
20007366:	dcf4      	bgt.n	20007352 <__s2b+0x4e>
20007368:	eb0a 0807 	add.w	r8, sl, r7
2000736c:	f1a8 0808 	sub.w	r8, r8, #8
20007370:	42be      	cmp	r6, r7
20007372:	dd0c      	ble.n	2000738e <__s2b+0x8a>
20007374:	2400      	movs	r4, #0
20007376:	f818 3004 	ldrb.w	r3, [r8, r4]
2000737a:	4601      	mov	r1, r0
2000737c:	3401      	adds	r4, #1
2000737e:	220a      	movs	r2, #10
20007380:	3b30      	subs	r3, #48	; 0x30
20007382:	4628      	mov	r0, r5
20007384:	f7ff ff24 	bl	200071d0 <__multadd>
20007388:	19e3      	adds	r3, r4, r7
2000738a:	429e      	cmp	r6, r3
2000738c:	dcf3      	bgt.n	20007376 <__s2b+0x72>
2000738e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007392:	f108 080a 	add.w	r8, r8, #10
20007396:	2709      	movs	r7, #9
20007398:	e7ea      	b.n	20007370 <__s2b+0x6c>
2000739a:	2100      	movs	r1, #0
2000739c:	e7cd      	b.n	2000733a <__s2b+0x36>
2000739e:	bf00      	nop

200073a0 <_realloc_r>:
200073a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200073a4:	4691      	mov	r9, r2
200073a6:	b083      	sub	sp, #12
200073a8:	4607      	mov	r7, r0
200073aa:	460e      	mov	r6, r1
200073ac:	2900      	cmp	r1, #0
200073ae:	f000 813a 	beq.w	20007626 <_realloc_r+0x286>
200073b2:	f1a1 0808 	sub.w	r8, r1, #8
200073b6:	f109 040b 	add.w	r4, r9, #11
200073ba:	f7ff fb41 	bl	20006a40 <__malloc_lock>
200073be:	2c16      	cmp	r4, #22
200073c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
200073c4:	460b      	mov	r3, r1
200073c6:	f200 80a0 	bhi.w	2000750a <_realloc_r+0x16a>
200073ca:	2210      	movs	r2, #16
200073cc:	2500      	movs	r5, #0
200073ce:	4614      	mov	r4, r2
200073d0:	454c      	cmp	r4, r9
200073d2:	bf38      	it	cc
200073d4:	f045 0501 	orrcc.w	r5, r5, #1
200073d8:	2d00      	cmp	r5, #0
200073da:	f040 812a 	bne.w	20007632 <_realloc_r+0x292>
200073de:	f021 0a03 	bic.w	sl, r1, #3
200073e2:	4592      	cmp	sl, r2
200073e4:	bfa2      	ittt	ge
200073e6:	4640      	movge	r0, r8
200073e8:	4655      	movge	r5, sl
200073ea:	f108 0808 	addge.w	r8, r8, #8
200073ee:	da75      	bge.n	200074dc <_realloc_r+0x13c>
200073f0:	f648 33b8 	movw	r3, #35768	; 0x8bb8
200073f4:	eb08 000a 	add.w	r0, r8, sl
200073f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200073fc:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007400:	4586      	cmp	lr, r0
20007402:	f000 811a 	beq.w	2000763a <_realloc_r+0x29a>
20007406:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000740a:	f02c 0b01 	bic.w	fp, ip, #1
2000740e:	4483      	add	fp, r0
20007410:	f8db b004 	ldr.w	fp, [fp, #4]
20007414:	f01b 0f01 	tst.w	fp, #1
20007418:	d07c      	beq.n	20007514 <_realloc_r+0x174>
2000741a:	46ac      	mov	ip, r5
2000741c:	4628      	mov	r0, r5
2000741e:	f011 0f01 	tst.w	r1, #1
20007422:	f040 809b 	bne.w	2000755c <_realloc_r+0x1bc>
20007426:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000742a:	ebc1 0b08 	rsb	fp, r1, r8
2000742e:	f8db 5004 	ldr.w	r5, [fp, #4]
20007432:	f025 0503 	bic.w	r5, r5, #3
20007436:	2800      	cmp	r0, #0
20007438:	f000 80dd 	beq.w	200075f6 <_realloc_r+0x256>
2000743c:	4570      	cmp	r0, lr
2000743e:	f000 811f 	beq.w	20007680 <_realloc_r+0x2e0>
20007442:	eb05 030a 	add.w	r3, r5, sl
20007446:	eb0c 0503 	add.w	r5, ip, r3
2000744a:	4295      	cmp	r5, r2
2000744c:	bfb8      	it	lt
2000744e:	461d      	movlt	r5, r3
20007450:	f2c0 80d2 	blt.w	200075f8 <_realloc_r+0x258>
20007454:	6881      	ldr	r1, [r0, #8]
20007456:	465b      	mov	r3, fp
20007458:	68c0      	ldr	r0, [r0, #12]
2000745a:	f1aa 0204 	sub.w	r2, sl, #4
2000745e:	2a24      	cmp	r2, #36	; 0x24
20007460:	6081      	str	r1, [r0, #8]
20007462:	60c8      	str	r0, [r1, #12]
20007464:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007468:	f8db 000c 	ldr.w	r0, [fp, #12]
2000746c:	6081      	str	r1, [r0, #8]
2000746e:	60c8      	str	r0, [r1, #12]
20007470:	f200 80d0 	bhi.w	20007614 <_realloc_r+0x274>
20007474:	2a13      	cmp	r2, #19
20007476:	469c      	mov	ip, r3
20007478:	d921      	bls.n	200074be <_realloc_r+0x11e>
2000747a:	4631      	mov	r1, r6
2000747c:	f10b 0c10 	add.w	ip, fp, #16
20007480:	f851 0b04 	ldr.w	r0, [r1], #4
20007484:	f8cb 0008 	str.w	r0, [fp, #8]
20007488:	6870      	ldr	r0, [r6, #4]
2000748a:	1d0e      	adds	r6, r1, #4
2000748c:	2a1b      	cmp	r2, #27
2000748e:	f8cb 000c 	str.w	r0, [fp, #12]
20007492:	d914      	bls.n	200074be <_realloc_r+0x11e>
20007494:	6848      	ldr	r0, [r1, #4]
20007496:	1d31      	adds	r1, r6, #4
20007498:	f10b 0c18 	add.w	ip, fp, #24
2000749c:	f8cb 0010 	str.w	r0, [fp, #16]
200074a0:	6870      	ldr	r0, [r6, #4]
200074a2:	1d0e      	adds	r6, r1, #4
200074a4:	2a24      	cmp	r2, #36	; 0x24
200074a6:	f8cb 0014 	str.w	r0, [fp, #20]
200074aa:	d108      	bne.n	200074be <_realloc_r+0x11e>
200074ac:	684a      	ldr	r2, [r1, #4]
200074ae:	f10b 0c20 	add.w	ip, fp, #32
200074b2:	f8cb 2018 	str.w	r2, [fp, #24]
200074b6:	6872      	ldr	r2, [r6, #4]
200074b8:	3608      	adds	r6, #8
200074ba:	f8cb 201c 	str.w	r2, [fp, #28]
200074be:	4631      	mov	r1, r6
200074c0:	4698      	mov	r8, r3
200074c2:	4662      	mov	r2, ip
200074c4:	4658      	mov	r0, fp
200074c6:	f851 3b04 	ldr.w	r3, [r1], #4
200074ca:	f842 3b04 	str.w	r3, [r2], #4
200074ce:	6873      	ldr	r3, [r6, #4]
200074d0:	f8cc 3004 	str.w	r3, [ip, #4]
200074d4:	684b      	ldr	r3, [r1, #4]
200074d6:	6053      	str	r3, [r2, #4]
200074d8:	f8db 3004 	ldr.w	r3, [fp, #4]
200074dc:	ebc4 0c05 	rsb	ip, r4, r5
200074e0:	f1bc 0f0f 	cmp.w	ip, #15
200074e4:	d826      	bhi.n	20007534 <_realloc_r+0x194>
200074e6:	1942      	adds	r2, r0, r5
200074e8:	f003 0301 	and.w	r3, r3, #1
200074ec:	ea43 0505 	orr.w	r5, r3, r5
200074f0:	6045      	str	r5, [r0, #4]
200074f2:	6853      	ldr	r3, [r2, #4]
200074f4:	f043 0301 	orr.w	r3, r3, #1
200074f8:	6053      	str	r3, [r2, #4]
200074fa:	4638      	mov	r0, r7
200074fc:	4645      	mov	r5, r8
200074fe:	f7ff faa1 	bl	20006a44 <__malloc_unlock>
20007502:	4628      	mov	r0, r5
20007504:	b003      	add	sp, #12
20007506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000750a:	f024 0407 	bic.w	r4, r4, #7
2000750e:	4622      	mov	r2, r4
20007510:	0fe5      	lsrs	r5, r4, #31
20007512:	e75d      	b.n	200073d0 <_realloc_r+0x30>
20007514:	f02c 0c03 	bic.w	ip, ip, #3
20007518:	eb0c 050a 	add.w	r5, ip, sl
2000751c:	4295      	cmp	r5, r2
2000751e:	f6ff af7e 	blt.w	2000741e <_realloc_r+0x7e>
20007522:	6882      	ldr	r2, [r0, #8]
20007524:	460b      	mov	r3, r1
20007526:	68c1      	ldr	r1, [r0, #12]
20007528:	4640      	mov	r0, r8
2000752a:	f108 0808 	add.w	r8, r8, #8
2000752e:	608a      	str	r2, [r1, #8]
20007530:	60d1      	str	r1, [r2, #12]
20007532:	e7d3      	b.n	200074dc <_realloc_r+0x13c>
20007534:	1901      	adds	r1, r0, r4
20007536:	f003 0301 	and.w	r3, r3, #1
2000753a:	eb01 020c 	add.w	r2, r1, ip
2000753e:	ea43 0404 	orr.w	r4, r3, r4
20007542:	f04c 0301 	orr.w	r3, ip, #1
20007546:	6044      	str	r4, [r0, #4]
20007548:	604b      	str	r3, [r1, #4]
2000754a:	4638      	mov	r0, r7
2000754c:	6853      	ldr	r3, [r2, #4]
2000754e:	3108      	adds	r1, #8
20007550:	f043 0301 	orr.w	r3, r3, #1
20007554:	6053      	str	r3, [r2, #4]
20007556:	f7fe fa57 	bl	20005a08 <_free_r>
2000755a:	e7ce      	b.n	200074fa <_realloc_r+0x15a>
2000755c:	4649      	mov	r1, r9
2000755e:	4638      	mov	r0, r7
20007560:	f7fe fdd4 	bl	2000610c <_malloc_r>
20007564:	4605      	mov	r5, r0
20007566:	2800      	cmp	r0, #0
20007568:	d041      	beq.n	200075ee <_realloc_r+0x24e>
2000756a:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000756e:	f1a0 0208 	sub.w	r2, r0, #8
20007572:	f023 0101 	bic.w	r1, r3, #1
20007576:	4441      	add	r1, r8
20007578:	428a      	cmp	r2, r1
2000757a:	f000 80d7 	beq.w	2000772c <_realloc_r+0x38c>
2000757e:	f1aa 0204 	sub.w	r2, sl, #4
20007582:	4631      	mov	r1, r6
20007584:	2a24      	cmp	r2, #36	; 0x24
20007586:	d878      	bhi.n	2000767a <_realloc_r+0x2da>
20007588:	2a13      	cmp	r2, #19
2000758a:	4603      	mov	r3, r0
2000758c:	d921      	bls.n	200075d2 <_realloc_r+0x232>
2000758e:	4634      	mov	r4, r6
20007590:	f854 3b04 	ldr.w	r3, [r4], #4
20007594:	1d21      	adds	r1, r4, #4
20007596:	f840 3b04 	str.w	r3, [r0], #4
2000759a:	1d03      	adds	r3, r0, #4
2000759c:	f8d6 c004 	ldr.w	ip, [r6, #4]
200075a0:	2a1b      	cmp	r2, #27
200075a2:	f8c5 c004 	str.w	ip, [r5, #4]
200075a6:	d914      	bls.n	200075d2 <_realloc_r+0x232>
200075a8:	f8d4 e004 	ldr.w	lr, [r4, #4]
200075ac:	1d1c      	adds	r4, r3, #4
200075ae:	f101 0c04 	add.w	ip, r1, #4
200075b2:	f8c0 e004 	str.w	lr, [r0, #4]
200075b6:	6848      	ldr	r0, [r1, #4]
200075b8:	f10c 0104 	add.w	r1, ip, #4
200075bc:	6058      	str	r0, [r3, #4]
200075be:	1d23      	adds	r3, r4, #4
200075c0:	2a24      	cmp	r2, #36	; 0x24
200075c2:	d106      	bne.n	200075d2 <_realloc_r+0x232>
200075c4:	f8dc 2004 	ldr.w	r2, [ip, #4]
200075c8:	6062      	str	r2, [r4, #4]
200075ca:	684a      	ldr	r2, [r1, #4]
200075cc:	3108      	adds	r1, #8
200075ce:	605a      	str	r2, [r3, #4]
200075d0:	3308      	adds	r3, #8
200075d2:	4608      	mov	r0, r1
200075d4:	461a      	mov	r2, r3
200075d6:	f850 4b04 	ldr.w	r4, [r0], #4
200075da:	f842 4b04 	str.w	r4, [r2], #4
200075de:	6849      	ldr	r1, [r1, #4]
200075e0:	6059      	str	r1, [r3, #4]
200075e2:	6843      	ldr	r3, [r0, #4]
200075e4:	6053      	str	r3, [r2, #4]
200075e6:	4631      	mov	r1, r6
200075e8:	4638      	mov	r0, r7
200075ea:	f7fe fa0d 	bl	20005a08 <_free_r>
200075ee:	4638      	mov	r0, r7
200075f0:	f7ff fa28 	bl	20006a44 <__malloc_unlock>
200075f4:	e785      	b.n	20007502 <_realloc_r+0x162>
200075f6:	4455      	add	r5, sl
200075f8:	4295      	cmp	r5, r2
200075fa:	dbaf      	blt.n	2000755c <_realloc_r+0x1bc>
200075fc:	465b      	mov	r3, fp
200075fe:	f8db 000c 	ldr.w	r0, [fp, #12]
20007602:	f1aa 0204 	sub.w	r2, sl, #4
20007606:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000760a:	2a24      	cmp	r2, #36	; 0x24
2000760c:	6081      	str	r1, [r0, #8]
2000760e:	60c8      	str	r0, [r1, #12]
20007610:	f67f af30 	bls.w	20007474 <_realloc_r+0xd4>
20007614:	4618      	mov	r0, r3
20007616:	4631      	mov	r1, r6
20007618:	4698      	mov	r8, r3
2000761a:	f7ff f94b 	bl	200068b4 <memmove>
2000761e:	4658      	mov	r0, fp
20007620:	f8db 3004 	ldr.w	r3, [fp, #4]
20007624:	e75a      	b.n	200074dc <_realloc_r+0x13c>
20007626:	4611      	mov	r1, r2
20007628:	b003      	add	sp, #12
2000762a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000762e:	f7fe bd6d 	b.w	2000610c <_malloc_r>
20007632:	230c      	movs	r3, #12
20007634:	2500      	movs	r5, #0
20007636:	603b      	str	r3, [r7, #0]
20007638:	e763      	b.n	20007502 <_realloc_r+0x162>
2000763a:	f8de 5004 	ldr.w	r5, [lr, #4]
2000763e:	f104 0b10 	add.w	fp, r4, #16
20007642:	f025 0c03 	bic.w	ip, r5, #3
20007646:	eb0c 000a 	add.w	r0, ip, sl
2000764a:	4558      	cmp	r0, fp
2000764c:	bfb8      	it	lt
2000764e:	4670      	movlt	r0, lr
20007650:	f6ff aee5 	blt.w	2000741e <_realloc_r+0x7e>
20007654:	eb08 0204 	add.w	r2, r8, r4
20007658:	1b01      	subs	r1, r0, r4
2000765a:	f041 0101 	orr.w	r1, r1, #1
2000765e:	609a      	str	r2, [r3, #8]
20007660:	6051      	str	r1, [r2, #4]
20007662:	4638      	mov	r0, r7
20007664:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007668:	4635      	mov	r5, r6
2000766a:	f001 0301 	and.w	r3, r1, #1
2000766e:	431c      	orrs	r4, r3
20007670:	f8c8 4004 	str.w	r4, [r8, #4]
20007674:	f7ff f9e6 	bl	20006a44 <__malloc_unlock>
20007678:	e743      	b.n	20007502 <_realloc_r+0x162>
2000767a:	f7ff f91b 	bl	200068b4 <memmove>
2000767e:	e7b2      	b.n	200075e6 <_realloc_r+0x246>
20007680:	4455      	add	r5, sl
20007682:	f104 0110 	add.w	r1, r4, #16
20007686:	44ac      	add	ip, r5
20007688:	458c      	cmp	ip, r1
2000768a:	dbb5      	blt.n	200075f8 <_realloc_r+0x258>
2000768c:	465d      	mov	r5, fp
2000768e:	f8db 000c 	ldr.w	r0, [fp, #12]
20007692:	f1aa 0204 	sub.w	r2, sl, #4
20007696:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000769a:	2a24      	cmp	r2, #36	; 0x24
2000769c:	6081      	str	r1, [r0, #8]
2000769e:	60c8      	str	r0, [r1, #12]
200076a0:	d84c      	bhi.n	2000773c <_realloc_r+0x39c>
200076a2:	2a13      	cmp	r2, #19
200076a4:	4628      	mov	r0, r5
200076a6:	d924      	bls.n	200076f2 <_realloc_r+0x352>
200076a8:	4631      	mov	r1, r6
200076aa:	f10b 0010 	add.w	r0, fp, #16
200076ae:	f851 eb04 	ldr.w	lr, [r1], #4
200076b2:	f8cb e008 	str.w	lr, [fp, #8]
200076b6:	f8d6 e004 	ldr.w	lr, [r6, #4]
200076ba:	1d0e      	adds	r6, r1, #4
200076bc:	2a1b      	cmp	r2, #27
200076be:	f8cb e00c 	str.w	lr, [fp, #12]
200076c2:	d916      	bls.n	200076f2 <_realloc_r+0x352>
200076c4:	f8d1 e004 	ldr.w	lr, [r1, #4]
200076c8:	1d31      	adds	r1, r6, #4
200076ca:	f10b 0018 	add.w	r0, fp, #24
200076ce:	f8cb e010 	str.w	lr, [fp, #16]
200076d2:	f8d6 e004 	ldr.w	lr, [r6, #4]
200076d6:	1d0e      	adds	r6, r1, #4
200076d8:	2a24      	cmp	r2, #36	; 0x24
200076da:	f8cb e014 	str.w	lr, [fp, #20]
200076de:	d108      	bne.n	200076f2 <_realloc_r+0x352>
200076e0:	684a      	ldr	r2, [r1, #4]
200076e2:	f10b 0020 	add.w	r0, fp, #32
200076e6:	f8cb 2018 	str.w	r2, [fp, #24]
200076ea:	6872      	ldr	r2, [r6, #4]
200076ec:	3608      	adds	r6, #8
200076ee:	f8cb 201c 	str.w	r2, [fp, #28]
200076f2:	4631      	mov	r1, r6
200076f4:	4602      	mov	r2, r0
200076f6:	f851 eb04 	ldr.w	lr, [r1], #4
200076fa:	f842 eb04 	str.w	lr, [r2], #4
200076fe:	6876      	ldr	r6, [r6, #4]
20007700:	6046      	str	r6, [r0, #4]
20007702:	6849      	ldr	r1, [r1, #4]
20007704:	6051      	str	r1, [r2, #4]
20007706:	eb0b 0204 	add.w	r2, fp, r4
2000770a:	ebc4 010c 	rsb	r1, r4, ip
2000770e:	f041 0101 	orr.w	r1, r1, #1
20007712:	609a      	str	r2, [r3, #8]
20007714:	6051      	str	r1, [r2, #4]
20007716:	4638      	mov	r0, r7
20007718:	f8db 1004 	ldr.w	r1, [fp, #4]
2000771c:	f001 0301 	and.w	r3, r1, #1
20007720:	431c      	orrs	r4, r3
20007722:	f8cb 4004 	str.w	r4, [fp, #4]
20007726:	f7ff f98d 	bl	20006a44 <__malloc_unlock>
2000772a:	e6ea      	b.n	20007502 <_realloc_r+0x162>
2000772c:	6855      	ldr	r5, [r2, #4]
2000772e:	4640      	mov	r0, r8
20007730:	f108 0808 	add.w	r8, r8, #8
20007734:	f025 0503 	bic.w	r5, r5, #3
20007738:	4455      	add	r5, sl
2000773a:	e6cf      	b.n	200074dc <_realloc_r+0x13c>
2000773c:	4631      	mov	r1, r6
2000773e:	4628      	mov	r0, r5
20007740:	9300      	str	r3, [sp, #0]
20007742:	f8cd c004 	str.w	ip, [sp, #4]
20007746:	f7ff f8b5 	bl	200068b4 <memmove>
2000774a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000774e:	9b00      	ldr	r3, [sp, #0]
20007750:	e7d9      	b.n	20007706 <_realloc_r+0x366>
20007752:	bf00      	nop

20007754 <__isinfd>:
20007754:	4602      	mov	r2, r0
20007756:	4240      	negs	r0, r0
20007758:	ea40 0302 	orr.w	r3, r0, r2
2000775c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007760:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20007764:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20007768:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000776c:	4258      	negs	r0, r3
2000776e:	ea40 0303 	orr.w	r3, r0, r3
20007772:	17d8      	asrs	r0, r3, #31
20007774:	3001      	adds	r0, #1
20007776:	4770      	bx	lr

20007778 <__isnand>:
20007778:	4602      	mov	r2, r0
2000777a:	4240      	negs	r0, r0
2000777c:	4310      	orrs	r0, r2
2000777e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007782:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20007786:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000778a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000778e:	0fc0      	lsrs	r0, r0, #31
20007790:	4770      	bx	lr
20007792:	bf00      	nop

20007794 <_sbrk_r>:
20007794:	b538      	push	{r3, r4, r5, lr}
20007796:	f249 045c 	movw	r4, #36956	; 0x905c
2000779a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000779e:	4605      	mov	r5, r0
200077a0:	4608      	mov	r0, r1
200077a2:	2300      	movs	r3, #0
200077a4:	6023      	str	r3, [r4, #0]
200077a6:	f7f9 fca9 	bl	200010fc <_sbrk>
200077aa:	f1b0 3fff 	cmp.w	r0, #4294967295
200077ae:	d000      	beq.n	200077b2 <_sbrk_r+0x1e>
200077b0:	bd38      	pop	{r3, r4, r5, pc}
200077b2:	6823      	ldr	r3, [r4, #0]
200077b4:	2b00      	cmp	r3, #0
200077b6:	d0fb      	beq.n	200077b0 <_sbrk_r+0x1c>
200077b8:	602b      	str	r3, [r5, #0]
200077ba:	bd38      	pop	{r3, r4, r5, pc}

200077bc <__sclose>:
200077bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200077c0:	f000 b990 	b.w	20007ae4 <_close_r>

200077c4 <__sseek>:
200077c4:	b510      	push	{r4, lr}
200077c6:	460c      	mov	r4, r1
200077c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200077cc:	f000 fa2e 	bl	20007c2c <_lseek_r>
200077d0:	89a3      	ldrh	r3, [r4, #12]
200077d2:	f1b0 3fff 	cmp.w	r0, #4294967295
200077d6:	bf15      	itete	ne
200077d8:	6560      	strne	r0, [r4, #84]	; 0x54
200077da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200077de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200077e2:	81a3      	strheq	r3, [r4, #12]
200077e4:	bf18      	it	ne
200077e6:	81a3      	strhne	r3, [r4, #12]
200077e8:	bd10      	pop	{r4, pc}
200077ea:	bf00      	nop

200077ec <__swrite>:
200077ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200077f0:	461d      	mov	r5, r3
200077f2:	898b      	ldrh	r3, [r1, #12]
200077f4:	460c      	mov	r4, r1
200077f6:	4616      	mov	r6, r2
200077f8:	4607      	mov	r7, r0
200077fa:	f413 7f80 	tst.w	r3, #256	; 0x100
200077fe:	d006      	beq.n	2000780e <__swrite+0x22>
20007800:	2302      	movs	r3, #2
20007802:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007806:	2200      	movs	r2, #0
20007808:	f000 fa10 	bl	20007c2c <_lseek_r>
2000780c:	89a3      	ldrh	r3, [r4, #12]
2000780e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007812:	4638      	mov	r0, r7
20007814:	81a3      	strh	r3, [r4, #12]
20007816:	4632      	mov	r2, r6
20007818:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000781c:	462b      	mov	r3, r5
2000781e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007822:	f7f9 bc47 	b.w	200010b4 <_write_r>
20007826:	bf00      	nop

20007828 <__sread>:
20007828:	b510      	push	{r4, lr}
2000782a:	460c      	mov	r4, r1
2000782c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007830:	f000 fa12 	bl	20007c58 <_read_r>
20007834:	2800      	cmp	r0, #0
20007836:	db03      	blt.n	20007840 <__sread+0x18>
20007838:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000783a:	181b      	adds	r3, r3, r0
2000783c:	6563      	str	r3, [r4, #84]	; 0x54
2000783e:	bd10      	pop	{r4, pc}
20007840:	89a3      	ldrh	r3, [r4, #12]
20007842:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007846:	81a3      	strh	r3, [r4, #12]
20007848:	bd10      	pop	{r4, pc}
2000784a:	bf00      	nop

2000784c <strcmp>:
2000784c:	ea80 0201 	eor.w	r2, r0, r1
20007850:	f012 0f03 	tst.w	r2, #3
20007854:	d13a      	bne.n	200078cc <strcmp_unaligned>
20007856:	f010 0203 	ands.w	r2, r0, #3
2000785a:	f020 0003 	bic.w	r0, r0, #3
2000785e:	f021 0103 	bic.w	r1, r1, #3
20007862:	f850 cb04 	ldr.w	ip, [r0], #4
20007866:	bf08      	it	eq
20007868:	f851 3b04 	ldreq.w	r3, [r1], #4
2000786c:	d00d      	beq.n	2000788a <strcmp+0x3e>
2000786e:	f082 0203 	eor.w	r2, r2, #3
20007872:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20007876:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000787a:	fa23 f202 	lsr.w	r2, r3, r2
2000787e:	f851 3b04 	ldr.w	r3, [r1], #4
20007882:	ea4c 0c02 	orr.w	ip, ip, r2
20007886:	ea43 0302 	orr.w	r3, r3, r2
2000788a:	bf00      	nop
2000788c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20007890:	459c      	cmp	ip, r3
20007892:	bf01      	itttt	eq
20007894:	ea22 020c 	biceq.w	r2, r2, ip
20007898:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000789c:	f850 cb04 	ldreq.w	ip, [r0], #4
200078a0:	f851 3b04 	ldreq.w	r3, [r1], #4
200078a4:	d0f2      	beq.n	2000788c <strcmp+0x40>
200078a6:	ea4f 600c 	mov.w	r0, ip, lsl #24
200078aa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
200078ae:	2801      	cmp	r0, #1
200078b0:	bf28      	it	cs
200078b2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
200078b6:	bf08      	it	eq
200078b8:	0a1b      	lsreq	r3, r3, #8
200078ba:	d0f4      	beq.n	200078a6 <strcmp+0x5a>
200078bc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200078c0:	ea4f 6010 	mov.w	r0, r0, lsr #24
200078c4:	eba0 0003 	sub.w	r0, r0, r3
200078c8:	4770      	bx	lr
200078ca:	bf00      	nop

200078cc <strcmp_unaligned>:
200078cc:	f010 0f03 	tst.w	r0, #3
200078d0:	d00a      	beq.n	200078e8 <strcmp_unaligned+0x1c>
200078d2:	f810 2b01 	ldrb.w	r2, [r0], #1
200078d6:	f811 3b01 	ldrb.w	r3, [r1], #1
200078da:	2a01      	cmp	r2, #1
200078dc:	bf28      	it	cs
200078de:	429a      	cmpcs	r2, r3
200078e0:	d0f4      	beq.n	200078cc <strcmp_unaligned>
200078e2:	eba2 0003 	sub.w	r0, r2, r3
200078e6:	4770      	bx	lr
200078e8:	f84d 5d04 	str.w	r5, [sp, #-4]!
200078ec:	f84d 4d04 	str.w	r4, [sp, #-4]!
200078f0:	f04f 0201 	mov.w	r2, #1
200078f4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
200078f8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
200078fc:	f001 0c03 	and.w	ip, r1, #3
20007900:	f021 0103 	bic.w	r1, r1, #3
20007904:	f850 4b04 	ldr.w	r4, [r0], #4
20007908:	f851 5b04 	ldr.w	r5, [r1], #4
2000790c:	f1bc 0f02 	cmp.w	ip, #2
20007910:	d026      	beq.n	20007960 <strcmp_unaligned+0x94>
20007912:	d84b      	bhi.n	200079ac <strcmp_unaligned+0xe0>
20007914:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20007918:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000791c:	eba4 0302 	sub.w	r3, r4, r2
20007920:	ea23 0304 	bic.w	r3, r3, r4
20007924:	d10d      	bne.n	20007942 <strcmp_unaligned+0x76>
20007926:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000792a:	bf08      	it	eq
2000792c:	f851 5b04 	ldreq.w	r5, [r1], #4
20007930:	d10a      	bne.n	20007948 <strcmp_unaligned+0x7c>
20007932:	ea8c 0c04 	eor.w	ip, ip, r4
20007936:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000793a:	d10c      	bne.n	20007956 <strcmp_unaligned+0x8a>
2000793c:	f850 4b04 	ldr.w	r4, [r0], #4
20007940:	e7e8      	b.n	20007914 <strcmp_unaligned+0x48>
20007942:	ea4f 2515 	mov.w	r5, r5, lsr #8
20007946:	e05c      	b.n	20007a02 <strcmp_unaligned+0x136>
20007948:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000794c:	d152      	bne.n	200079f4 <strcmp_unaligned+0x128>
2000794e:	780d      	ldrb	r5, [r1, #0]
20007950:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20007954:	e055      	b.n	20007a02 <strcmp_unaligned+0x136>
20007956:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000795a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000795e:	e050      	b.n	20007a02 <strcmp_unaligned+0x136>
20007960:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20007964:	eba4 0302 	sub.w	r3, r4, r2
20007968:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000796c:	ea23 0304 	bic.w	r3, r3, r4
20007970:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20007974:	d117      	bne.n	200079a6 <strcmp_unaligned+0xda>
20007976:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000797a:	bf08      	it	eq
2000797c:	f851 5b04 	ldreq.w	r5, [r1], #4
20007980:	d107      	bne.n	20007992 <strcmp_unaligned+0xc6>
20007982:	ea8c 0c04 	eor.w	ip, ip, r4
20007986:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000798a:	d108      	bne.n	2000799e <strcmp_unaligned+0xd2>
2000798c:	f850 4b04 	ldr.w	r4, [r0], #4
20007990:	e7e6      	b.n	20007960 <strcmp_unaligned+0x94>
20007992:	041b      	lsls	r3, r3, #16
20007994:	d12e      	bne.n	200079f4 <strcmp_unaligned+0x128>
20007996:	880d      	ldrh	r5, [r1, #0]
20007998:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000799c:	e031      	b.n	20007a02 <strcmp_unaligned+0x136>
2000799e:	ea4f 4505 	mov.w	r5, r5, lsl #16
200079a2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
200079a6:	ea4f 4515 	mov.w	r5, r5, lsr #16
200079aa:	e02a      	b.n	20007a02 <strcmp_unaligned+0x136>
200079ac:	f004 0cff 	and.w	ip, r4, #255	; 0xff
200079b0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
200079b4:	eba4 0302 	sub.w	r3, r4, r2
200079b8:	ea23 0304 	bic.w	r3, r3, r4
200079bc:	d10d      	bne.n	200079da <strcmp_unaligned+0x10e>
200079be:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200079c2:	bf08      	it	eq
200079c4:	f851 5b04 	ldreq.w	r5, [r1], #4
200079c8:	d10a      	bne.n	200079e0 <strcmp_unaligned+0x114>
200079ca:	ea8c 0c04 	eor.w	ip, ip, r4
200079ce:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
200079d2:	d10a      	bne.n	200079ea <strcmp_unaligned+0x11e>
200079d4:	f850 4b04 	ldr.w	r4, [r0], #4
200079d8:	e7e8      	b.n	200079ac <strcmp_unaligned+0xe0>
200079da:	ea4f 6515 	mov.w	r5, r5, lsr #24
200079de:	e010      	b.n	20007a02 <strcmp_unaligned+0x136>
200079e0:	f014 0fff 	tst.w	r4, #255	; 0xff
200079e4:	d006      	beq.n	200079f4 <strcmp_unaligned+0x128>
200079e6:	f851 5b04 	ldr.w	r5, [r1], #4
200079ea:	ea4f 2c14 	mov.w	ip, r4, lsr #8
200079ee:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
200079f2:	e006      	b.n	20007a02 <strcmp_unaligned+0x136>
200079f4:	f04f 0000 	mov.w	r0, #0
200079f8:	f85d 4b04 	ldr.w	r4, [sp], #4
200079fc:	f85d 5b04 	ldr.w	r5, [sp], #4
20007a00:	4770      	bx	lr
20007a02:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20007a06:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20007a0a:	2801      	cmp	r0, #1
20007a0c:	bf28      	it	cs
20007a0e:	4290      	cmpcs	r0, r2
20007a10:	bf04      	itt	eq
20007a12:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20007a16:	0a2d      	lsreq	r5, r5, #8
20007a18:	d0f3      	beq.n	20007a02 <strcmp_unaligned+0x136>
20007a1a:	eba2 0000 	sub.w	r0, r2, r0
20007a1e:	f85d 4b04 	ldr.w	r4, [sp], #4
20007a22:	f85d 5b04 	ldr.w	r5, [sp], #4
20007a26:	4770      	bx	lr

20007a28 <strlen>:
20007a28:	f020 0103 	bic.w	r1, r0, #3
20007a2c:	f010 0003 	ands.w	r0, r0, #3
20007a30:	f1c0 0000 	rsb	r0, r0, #0
20007a34:	f851 3b04 	ldr.w	r3, [r1], #4
20007a38:	f100 0c04 	add.w	ip, r0, #4
20007a3c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20007a40:	f06f 0200 	mvn.w	r2, #0
20007a44:	bf1c      	itt	ne
20007a46:	fa22 f20c 	lsrne.w	r2, r2, ip
20007a4a:	4313      	orrne	r3, r2
20007a4c:	f04f 0c01 	mov.w	ip, #1
20007a50:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20007a54:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20007a58:	eba3 020c 	sub.w	r2, r3, ip
20007a5c:	ea22 0203 	bic.w	r2, r2, r3
20007a60:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20007a64:	bf04      	itt	eq
20007a66:	f851 3b04 	ldreq.w	r3, [r1], #4
20007a6a:	3004      	addeq	r0, #4
20007a6c:	d0f4      	beq.n	20007a58 <strlen+0x30>
20007a6e:	f013 0fff 	tst.w	r3, #255	; 0xff
20007a72:	bf1f      	itttt	ne
20007a74:	3001      	addne	r0, #1
20007a76:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20007a7a:	3001      	addne	r0, #1
20007a7c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20007a80:	bf18      	it	ne
20007a82:	3001      	addne	r0, #1
20007a84:	4770      	bx	lr
20007a86:	bf00      	nop

20007a88 <_calloc_r>:
20007a88:	b538      	push	{r3, r4, r5, lr}
20007a8a:	fb01 f102 	mul.w	r1, r1, r2
20007a8e:	f7fe fb3d 	bl	2000610c <_malloc_r>
20007a92:	4604      	mov	r4, r0
20007a94:	b1f8      	cbz	r0, 20007ad6 <_calloc_r+0x4e>
20007a96:	f850 2c04 	ldr.w	r2, [r0, #-4]
20007a9a:	f022 0203 	bic.w	r2, r2, #3
20007a9e:	3a04      	subs	r2, #4
20007aa0:	2a24      	cmp	r2, #36	; 0x24
20007aa2:	d81a      	bhi.n	20007ada <_calloc_r+0x52>
20007aa4:	2a13      	cmp	r2, #19
20007aa6:	4603      	mov	r3, r0
20007aa8:	d90f      	bls.n	20007aca <_calloc_r+0x42>
20007aaa:	2100      	movs	r1, #0
20007aac:	f840 1b04 	str.w	r1, [r0], #4
20007ab0:	1d03      	adds	r3, r0, #4
20007ab2:	2a1b      	cmp	r2, #27
20007ab4:	6061      	str	r1, [r4, #4]
20007ab6:	d908      	bls.n	20007aca <_calloc_r+0x42>
20007ab8:	1d1d      	adds	r5, r3, #4
20007aba:	6041      	str	r1, [r0, #4]
20007abc:	6059      	str	r1, [r3, #4]
20007abe:	1d2b      	adds	r3, r5, #4
20007ac0:	2a24      	cmp	r2, #36	; 0x24
20007ac2:	bf02      	ittt	eq
20007ac4:	6069      	streq	r1, [r5, #4]
20007ac6:	6059      	streq	r1, [r3, #4]
20007ac8:	3308      	addeq	r3, #8
20007aca:	461a      	mov	r2, r3
20007acc:	2100      	movs	r1, #0
20007ace:	f842 1b04 	str.w	r1, [r2], #4
20007ad2:	6059      	str	r1, [r3, #4]
20007ad4:	6051      	str	r1, [r2, #4]
20007ad6:	4620      	mov	r0, r4
20007ad8:	bd38      	pop	{r3, r4, r5, pc}
20007ada:	2100      	movs	r1, #0
20007adc:	f7fe ff46 	bl	2000696c <memset>
20007ae0:	4620      	mov	r0, r4
20007ae2:	bd38      	pop	{r3, r4, r5, pc}

20007ae4 <_close_r>:
20007ae4:	b538      	push	{r3, r4, r5, lr}
20007ae6:	f249 045c 	movw	r4, #36956	; 0x905c
20007aea:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007aee:	4605      	mov	r5, r0
20007af0:	4608      	mov	r0, r1
20007af2:	2300      	movs	r3, #0
20007af4:	6023      	str	r3, [r4, #0]
20007af6:	f7f9 fa77 	bl	20000fe8 <_close>
20007afa:	f1b0 3fff 	cmp.w	r0, #4294967295
20007afe:	d000      	beq.n	20007b02 <_close_r+0x1e>
20007b00:	bd38      	pop	{r3, r4, r5, pc}
20007b02:	6823      	ldr	r3, [r4, #0]
20007b04:	2b00      	cmp	r3, #0
20007b06:	d0fb      	beq.n	20007b00 <_close_r+0x1c>
20007b08:	602b      	str	r3, [r5, #0]
20007b0a:	bd38      	pop	{r3, r4, r5, pc}

20007b0c <_fclose_r>:
20007b0c:	b570      	push	{r4, r5, r6, lr}
20007b0e:	4605      	mov	r5, r0
20007b10:	460c      	mov	r4, r1
20007b12:	2900      	cmp	r1, #0
20007b14:	d04b      	beq.n	20007bae <_fclose_r+0xa2>
20007b16:	f7fd fe3f 	bl	20005798 <__sfp_lock_acquire>
20007b1a:	b115      	cbz	r5, 20007b22 <_fclose_r+0x16>
20007b1c:	69ab      	ldr	r3, [r5, #24]
20007b1e:	2b00      	cmp	r3, #0
20007b20:	d048      	beq.n	20007bb4 <_fclose_r+0xa8>
20007b22:	f648 03b0 	movw	r3, #34992	; 0x88b0
20007b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b2a:	429c      	cmp	r4, r3
20007b2c:	bf08      	it	eq
20007b2e:	686c      	ldreq	r4, [r5, #4]
20007b30:	d00e      	beq.n	20007b50 <_fclose_r+0x44>
20007b32:	f648 03d0 	movw	r3, #35024	; 0x88d0
20007b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b3a:	429c      	cmp	r4, r3
20007b3c:	bf08      	it	eq
20007b3e:	68ac      	ldreq	r4, [r5, #8]
20007b40:	d006      	beq.n	20007b50 <_fclose_r+0x44>
20007b42:	f648 03f0 	movw	r3, #35056	; 0x88f0
20007b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007b4a:	429c      	cmp	r4, r3
20007b4c:	bf08      	it	eq
20007b4e:	68ec      	ldreq	r4, [r5, #12]
20007b50:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20007b54:	b33e      	cbz	r6, 20007ba6 <_fclose_r+0x9a>
20007b56:	4628      	mov	r0, r5
20007b58:	4621      	mov	r1, r4
20007b5a:	f7fd fd61 	bl	20005620 <_fflush_r>
20007b5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20007b60:	4606      	mov	r6, r0
20007b62:	b13b      	cbz	r3, 20007b74 <_fclose_r+0x68>
20007b64:	4628      	mov	r0, r5
20007b66:	6a21      	ldr	r1, [r4, #32]
20007b68:	4798      	blx	r3
20007b6a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20007b6e:	bf28      	it	cs
20007b70:	f04f 36ff 	movcs.w	r6, #4294967295
20007b74:	89a3      	ldrh	r3, [r4, #12]
20007b76:	f013 0f80 	tst.w	r3, #128	; 0x80
20007b7a:	d11f      	bne.n	20007bbc <_fclose_r+0xb0>
20007b7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007b7e:	b141      	cbz	r1, 20007b92 <_fclose_r+0x86>
20007b80:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007b84:	4299      	cmp	r1, r3
20007b86:	d002      	beq.n	20007b8e <_fclose_r+0x82>
20007b88:	4628      	mov	r0, r5
20007b8a:	f7fd ff3d 	bl	20005a08 <_free_r>
20007b8e:	2300      	movs	r3, #0
20007b90:	6363      	str	r3, [r4, #52]	; 0x34
20007b92:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20007b94:	b121      	cbz	r1, 20007ba0 <_fclose_r+0x94>
20007b96:	4628      	mov	r0, r5
20007b98:	f7fd ff36 	bl	20005a08 <_free_r>
20007b9c:	2300      	movs	r3, #0
20007b9e:	64a3      	str	r3, [r4, #72]	; 0x48
20007ba0:	f04f 0300 	mov.w	r3, #0
20007ba4:	81a3      	strh	r3, [r4, #12]
20007ba6:	f7fd fdf9 	bl	2000579c <__sfp_lock_release>
20007baa:	4630      	mov	r0, r6
20007bac:	bd70      	pop	{r4, r5, r6, pc}
20007bae:	460e      	mov	r6, r1
20007bb0:	4630      	mov	r0, r6
20007bb2:	bd70      	pop	{r4, r5, r6, pc}
20007bb4:	4628      	mov	r0, r5
20007bb6:	f7fd fea3 	bl	20005900 <__sinit>
20007bba:	e7b2      	b.n	20007b22 <_fclose_r+0x16>
20007bbc:	4628      	mov	r0, r5
20007bbe:	6921      	ldr	r1, [r4, #16]
20007bc0:	f7fd ff22 	bl	20005a08 <_free_r>
20007bc4:	e7da      	b.n	20007b7c <_fclose_r+0x70>
20007bc6:	bf00      	nop

20007bc8 <fclose>:
20007bc8:	f648 23c4 	movw	r3, #35524	; 0x8ac4
20007bcc:	4601      	mov	r1, r0
20007bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007bd2:	6818      	ldr	r0, [r3, #0]
20007bd4:	e79a      	b.n	20007b0c <_fclose_r>
20007bd6:	bf00      	nop

20007bd8 <_fstat_r>:
20007bd8:	b538      	push	{r3, r4, r5, lr}
20007bda:	f249 045c 	movw	r4, #36956	; 0x905c
20007bde:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007be2:	4605      	mov	r5, r0
20007be4:	4608      	mov	r0, r1
20007be6:	4611      	mov	r1, r2
20007be8:	2300      	movs	r3, #0
20007bea:	6023      	str	r3, [r4, #0]
20007bec:	f7f9 fa02 	bl	20000ff4 <_fstat>
20007bf0:	f1b0 3fff 	cmp.w	r0, #4294967295
20007bf4:	d000      	beq.n	20007bf8 <_fstat_r+0x20>
20007bf6:	bd38      	pop	{r3, r4, r5, pc}
20007bf8:	6823      	ldr	r3, [r4, #0]
20007bfa:	2b00      	cmp	r3, #0
20007bfc:	d0fb      	beq.n	20007bf6 <_fstat_r+0x1e>
20007bfe:	602b      	str	r3, [r5, #0]
20007c00:	bd38      	pop	{r3, r4, r5, pc}
20007c02:	bf00      	nop

20007c04 <_isatty_r>:
20007c04:	b538      	push	{r3, r4, r5, lr}
20007c06:	f249 045c 	movw	r4, #36956	; 0x905c
20007c0a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007c0e:	4605      	mov	r5, r0
20007c10:	4608      	mov	r0, r1
20007c12:	2300      	movs	r3, #0
20007c14:	6023      	str	r3, [r4, #0]
20007c16:	f7f9 f9f7 	bl	20001008 <_isatty>
20007c1a:	f1b0 3fff 	cmp.w	r0, #4294967295
20007c1e:	d000      	beq.n	20007c22 <_isatty_r+0x1e>
20007c20:	bd38      	pop	{r3, r4, r5, pc}
20007c22:	6823      	ldr	r3, [r4, #0]
20007c24:	2b00      	cmp	r3, #0
20007c26:	d0fb      	beq.n	20007c20 <_isatty_r+0x1c>
20007c28:	602b      	str	r3, [r5, #0]
20007c2a:	bd38      	pop	{r3, r4, r5, pc}

20007c2c <_lseek_r>:
20007c2c:	b538      	push	{r3, r4, r5, lr}
20007c2e:	f249 045c 	movw	r4, #36956	; 0x905c
20007c32:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007c36:	4605      	mov	r5, r0
20007c38:	4608      	mov	r0, r1
20007c3a:	4611      	mov	r1, r2
20007c3c:	461a      	mov	r2, r3
20007c3e:	2300      	movs	r3, #0
20007c40:	6023      	str	r3, [r4, #0]
20007c42:	f7f9 f9e5 	bl	20001010 <_lseek>
20007c46:	f1b0 3fff 	cmp.w	r0, #4294967295
20007c4a:	d000      	beq.n	20007c4e <_lseek_r+0x22>
20007c4c:	bd38      	pop	{r3, r4, r5, pc}
20007c4e:	6823      	ldr	r3, [r4, #0]
20007c50:	2b00      	cmp	r3, #0
20007c52:	d0fb      	beq.n	20007c4c <_lseek_r+0x20>
20007c54:	602b      	str	r3, [r5, #0]
20007c56:	bd38      	pop	{r3, r4, r5, pc}

20007c58 <_read_r>:
20007c58:	b538      	push	{r3, r4, r5, lr}
20007c5a:	f249 045c 	movw	r4, #36956	; 0x905c
20007c5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007c62:	4605      	mov	r5, r0
20007c64:	4608      	mov	r0, r1
20007c66:	4611      	mov	r1, r2
20007c68:	461a      	mov	r2, r3
20007c6a:	2300      	movs	r3, #0
20007c6c:	6023      	str	r3, [r4, #0]
20007c6e:	f7f9 f9d7 	bl	20001020 <_read>
20007c72:	f1b0 3fff 	cmp.w	r0, #4294967295
20007c76:	d000      	beq.n	20007c7a <_read_r+0x22>
20007c78:	bd38      	pop	{r3, r4, r5, pc}
20007c7a:	6823      	ldr	r3, [r4, #0]
20007c7c:	2b00      	cmp	r3, #0
20007c7e:	d0fb      	beq.n	20007c78 <_read_r+0x20>
20007c80:	602b      	str	r3, [r5, #0]
20007c82:	bd38      	pop	{r3, r4, r5, pc}
20007c84:	0000      	lsls	r0, r0, #0
	...

20007c88 <__aeabi_uidiv>:
20007c88:	1e4a      	subs	r2, r1, #1
20007c8a:	bf08      	it	eq
20007c8c:	4770      	bxeq	lr
20007c8e:	f0c0 8124 	bcc.w	20007eda <__aeabi_uidiv+0x252>
20007c92:	4288      	cmp	r0, r1
20007c94:	f240 8116 	bls.w	20007ec4 <__aeabi_uidiv+0x23c>
20007c98:	4211      	tst	r1, r2
20007c9a:	f000 8117 	beq.w	20007ecc <__aeabi_uidiv+0x244>
20007c9e:	fab0 f380 	clz	r3, r0
20007ca2:	fab1 f281 	clz	r2, r1
20007ca6:	eba2 0303 	sub.w	r3, r2, r3
20007caa:	f1c3 031f 	rsb	r3, r3, #31
20007cae:	a204      	add	r2, pc, #16	; (adr r2, 20007cc0 <__aeabi_uidiv+0x38>)
20007cb0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20007cb4:	f04f 0200 	mov.w	r2, #0
20007cb8:	469f      	mov	pc, r3
20007cba:	bf00      	nop
20007cbc:	f3af 8000 	nop.w
20007cc0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20007cc4:	bf00      	nop
20007cc6:	eb42 0202 	adc.w	r2, r2, r2
20007cca:	bf28      	it	cs
20007ccc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20007cd0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20007cd4:	bf00      	nop
20007cd6:	eb42 0202 	adc.w	r2, r2, r2
20007cda:	bf28      	it	cs
20007cdc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20007ce0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20007ce4:	bf00      	nop
20007ce6:	eb42 0202 	adc.w	r2, r2, r2
20007cea:	bf28      	it	cs
20007cec:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20007cf0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20007cf4:	bf00      	nop
20007cf6:	eb42 0202 	adc.w	r2, r2, r2
20007cfa:	bf28      	it	cs
20007cfc:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20007d00:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20007d04:	bf00      	nop
20007d06:	eb42 0202 	adc.w	r2, r2, r2
20007d0a:	bf28      	it	cs
20007d0c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20007d10:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20007d14:	bf00      	nop
20007d16:	eb42 0202 	adc.w	r2, r2, r2
20007d1a:	bf28      	it	cs
20007d1c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20007d20:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20007d24:	bf00      	nop
20007d26:	eb42 0202 	adc.w	r2, r2, r2
20007d2a:	bf28      	it	cs
20007d2c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20007d30:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20007d34:	bf00      	nop
20007d36:	eb42 0202 	adc.w	r2, r2, r2
20007d3a:	bf28      	it	cs
20007d3c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20007d40:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20007d44:	bf00      	nop
20007d46:	eb42 0202 	adc.w	r2, r2, r2
20007d4a:	bf28      	it	cs
20007d4c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20007d50:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20007d54:	bf00      	nop
20007d56:	eb42 0202 	adc.w	r2, r2, r2
20007d5a:	bf28      	it	cs
20007d5c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20007d60:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20007d64:	bf00      	nop
20007d66:	eb42 0202 	adc.w	r2, r2, r2
20007d6a:	bf28      	it	cs
20007d6c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20007d70:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20007d74:	bf00      	nop
20007d76:	eb42 0202 	adc.w	r2, r2, r2
20007d7a:	bf28      	it	cs
20007d7c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20007d80:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20007d84:	bf00      	nop
20007d86:	eb42 0202 	adc.w	r2, r2, r2
20007d8a:	bf28      	it	cs
20007d8c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20007d90:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20007d94:	bf00      	nop
20007d96:	eb42 0202 	adc.w	r2, r2, r2
20007d9a:	bf28      	it	cs
20007d9c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20007da0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20007da4:	bf00      	nop
20007da6:	eb42 0202 	adc.w	r2, r2, r2
20007daa:	bf28      	it	cs
20007dac:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20007db0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20007db4:	bf00      	nop
20007db6:	eb42 0202 	adc.w	r2, r2, r2
20007dba:	bf28      	it	cs
20007dbc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20007dc0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20007dc4:	bf00      	nop
20007dc6:	eb42 0202 	adc.w	r2, r2, r2
20007dca:	bf28      	it	cs
20007dcc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20007dd0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20007dd4:	bf00      	nop
20007dd6:	eb42 0202 	adc.w	r2, r2, r2
20007dda:	bf28      	it	cs
20007ddc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20007de0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20007de4:	bf00      	nop
20007de6:	eb42 0202 	adc.w	r2, r2, r2
20007dea:	bf28      	it	cs
20007dec:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20007df0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20007df4:	bf00      	nop
20007df6:	eb42 0202 	adc.w	r2, r2, r2
20007dfa:	bf28      	it	cs
20007dfc:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20007e00:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20007e04:	bf00      	nop
20007e06:	eb42 0202 	adc.w	r2, r2, r2
20007e0a:	bf28      	it	cs
20007e0c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20007e10:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20007e14:	bf00      	nop
20007e16:	eb42 0202 	adc.w	r2, r2, r2
20007e1a:	bf28      	it	cs
20007e1c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20007e20:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20007e24:	bf00      	nop
20007e26:	eb42 0202 	adc.w	r2, r2, r2
20007e2a:	bf28      	it	cs
20007e2c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20007e30:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20007e34:	bf00      	nop
20007e36:	eb42 0202 	adc.w	r2, r2, r2
20007e3a:	bf28      	it	cs
20007e3c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20007e40:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20007e44:	bf00      	nop
20007e46:	eb42 0202 	adc.w	r2, r2, r2
20007e4a:	bf28      	it	cs
20007e4c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20007e50:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20007e54:	bf00      	nop
20007e56:	eb42 0202 	adc.w	r2, r2, r2
20007e5a:	bf28      	it	cs
20007e5c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20007e60:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20007e64:	bf00      	nop
20007e66:	eb42 0202 	adc.w	r2, r2, r2
20007e6a:	bf28      	it	cs
20007e6c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20007e70:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20007e74:	bf00      	nop
20007e76:	eb42 0202 	adc.w	r2, r2, r2
20007e7a:	bf28      	it	cs
20007e7c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20007e80:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20007e84:	bf00      	nop
20007e86:	eb42 0202 	adc.w	r2, r2, r2
20007e8a:	bf28      	it	cs
20007e8c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20007e90:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20007e94:	bf00      	nop
20007e96:	eb42 0202 	adc.w	r2, r2, r2
20007e9a:	bf28      	it	cs
20007e9c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20007ea0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20007ea4:	bf00      	nop
20007ea6:	eb42 0202 	adc.w	r2, r2, r2
20007eaa:	bf28      	it	cs
20007eac:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20007eb0:	ebb0 0f01 	cmp.w	r0, r1
20007eb4:	bf00      	nop
20007eb6:	eb42 0202 	adc.w	r2, r2, r2
20007eba:	bf28      	it	cs
20007ebc:	eba0 0001 	subcs.w	r0, r0, r1
20007ec0:	4610      	mov	r0, r2
20007ec2:	4770      	bx	lr
20007ec4:	bf0c      	ite	eq
20007ec6:	2001      	moveq	r0, #1
20007ec8:	2000      	movne	r0, #0
20007eca:	4770      	bx	lr
20007ecc:	fab1 f281 	clz	r2, r1
20007ed0:	f1c2 021f 	rsb	r2, r2, #31
20007ed4:	fa20 f002 	lsr.w	r0, r0, r2
20007ed8:	4770      	bx	lr
20007eda:	b108      	cbz	r0, 20007ee0 <__aeabi_uidiv+0x258>
20007edc:	f04f 30ff 	mov.w	r0, #4294967295
20007ee0:	f000 b80e 	b.w	20007f00 <__aeabi_idiv0>

20007ee4 <__aeabi_uidivmod>:
20007ee4:	2900      	cmp	r1, #0
20007ee6:	d0f8      	beq.n	20007eda <__aeabi_uidiv+0x252>
20007ee8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20007eec:	f7ff fecc 	bl	20007c88 <__aeabi_uidiv>
20007ef0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20007ef4:	fb02 f300 	mul.w	r3, r2, r0
20007ef8:	eba1 0103 	sub.w	r1, r1, r3
20007efc:	4770      	bx	lr
20007efe:	bf00      	nop

20007f00 <__aeabi_idiv0>:
20007f00:	4770      	bx	lr
20007f02:	bf00      	nop

20007f04 <__aeabi_d2iz>:
20007f04:	ea4f 0241 	mov.w	r2, r1, lsl #1
20007f08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20007f0c:	d215      	bcs.n	20007f3a <__aeabi_d2iz+0x36>
20007f0e:	d511      	bpl.n	20007f34 <__aeabi_d2iz+0x30>
20007f10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20007f14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20007f18:	d912      	bls.n	20007f40 <__aeabi_d2iz+0x3c>
20007f1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20007f1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20007f22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20007f26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007f2a:	fa23 f002 	lsr.w	r0, r3, r2
20007f2e:	bf18      	it	ne
20007f30:	4240      	negne	r0, r0
20007f32:	4770      	bx	lr
20007f34:	f04f 0000 	mov.w	r0, #0
20007f38:	4770      	bx	lr
20007f3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20007f3e:	d105      	bne.n	20007f4c <__aeabi_d2iz+0x48>
20007f40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20007f44:	bf08      	it	eq
20007f46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20007f4a:	4770      	bx	lr
20007f4c:	f04f 0000 	mov.w	r0, #0
20007f50:	4770      	bx	lr
20007f52:	bf00      	nop

20007f54 <__aeabi_uldivmod>:
20007f54:	b94b      	cbnz	r3, 20007f6a <__aeabi_uldivmod+0x16>
20007f56:	b942      	cbnz	r2, 20007f6a <__aeabi_uldivmod+0x16>
20007f58:	2900      	cmp	r1, #0
20007f5a:	bf08      	it	eq
20007f5c:	2800      	cmpeq	r0, #0
20007f5e:	d002      	beq.n	20007f66 <__aeabi_uldivmod+0x12>
20007f60:	f04f 31ff 	mov.w	r1, #4294967295
20007f64:	4608      	mov	r0, r1
20007f66:	f7ff bfcb 	b.w	20007f00 <__aeabi_idiv0>
20007f6a:	b082      	sub	sp, #8
20007f6c:	46ec      	mov	ip, sp
20007f6e:	e92d 5000 	stmdb	sp!, {ip, lr}
20007f72:	f000 f805 	bl	20007f80 <__gnu_uldivmod_helper>
20007f76:	f8dd e004 	ldr.w	lr, [sp, #4]
20007f7a:	b002      	add	sp, #8
20007f7c:	bc0c      	pop	{r2, r3}
20007f7e:	4770      	bx	lr

20007f80 <__gnu_uldivmod_helper>:
20007f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007f82:	4614      	mov	r4, r2
20007f84:	461d      	mov	r5, r3
20007f86:	4606      	mov	r6, r0
20007f88:	460f      	mov	r7, r1
20007f8a:	f000 f9d7 	bl	2000833c <__udivdi3>
20007f8e:	fb00 f505 	mul.w	r5, r0, r5
20007f92:	fba0 2304 	umull	r2, r3, r0, r4
20007f96:	fb04 5401 	mla	r4, r4, r1, r5
20007f9a:	18e3      	adds	r3, r4, r3
20007f9c:	1ab6      	subs	r6, r6, r2
20007f9e:	eb67 0703 	sbc.w	r7, r7, r3
20007fa2:	9b06      	ldr	r3, [sp, #24]
20007fa4:	e9c3 6700 	strd	r6, r7, [r3]
20007fa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007faa:	bf00      	nop

20007fac <__gnu_ldivmod_helper>:
20007fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007fae:	4614      	mov	r4, r2
20007fb0:	461d      	mov	r5, r3
20007fb2:	4606      	mov	r6, r0
20007fb4:	460f      	mov	r7, r1
20007fb6:	f000 f80f 	bl	20007fd8 <__divdi3>
20007fba:	fb00 f505 	mul.w	r5, r0, r5
20007fbe:	fba0 2304 	umull	r2, r3, r0, r4
20007fc2:	fb04 5401 	mla	r4, r4, r1, r5
20007fc6:	18e3      	adds	r3, r4, r3
20007fc8:	1ab6      	subs	r6, r6, r2
20007fca:	eb67 0703 	sbc.w	r7, r7, r3
20007fce:	9b06      	ldr	r3, [sp, #24]
20007fd0:	e9c3 6700 	strd	r6, r7, [r3]
20007fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007fd6:	bf00      	nop

20007fd8 <__divdi3>:
20007fd8:	2900      	cmp	r1, #0
20007fda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007fde:	b085      	sub	sp, #20
20007fe0:	f2c0 80c8 	blt.w	20008174 <__divdi3+0x19c>
20007fe4:	2600      	movs	r6, #0
20007fe6:	2b00      	cmp	r3, #0
20007fe8:	f2c0 80bf 	blt.w	2000816a <__divdi3+0x192>
20007fec:	4689      	mov	r9, r1
20007fee:	4614      	mov	r4, r2
20007ff0:	4605      	mov	r5, r0
20007ff2:	469b      	mov	fp, r3
20007ff4:	2b00      	cmp	r3, #0
20007ff6:	d14a      	bne.n	2000808e <__divdi3+0xb6>
20007ff8:	428a      	cmp	r2, r1
20007ffa:	d957      	bls.n	200080ac <__divdi3+0xd4>
20007ffc:	fab2 f382 	clz	r3, r2
20008000:	b153      	cbz	r3, 20008018 <__divdi3+0x40>
20008002:	f1c3 0020 	rsb	r0, r3, #32
20008006:	fa01 f903 	lsl.w	r9, r1, r3
2000800a:	fa25 f800 	lsr.w	r8, r5, r0
2000800e:	fa12 f403 	lsls.w	r4, r2, r3
20008012:	409d      	lsls	r5, r3
20008014:	ea48 0909 	orr.w	r9, r8, r9
20008018:	0c27      	lsrs	r7, r4, #16
2000801a:	4648      	mov	r0, r9
2000801c:	4639      	mov	r1, r7
2000801e:	fa1f fb84 	uxth.w	fp, r4
20008022:	f7ff fe31 	bl	20007c88 <__aeabi_uidiv>
20008026:	4639      	mov	r1, r7
20008028:	4682      	mov	sl, r0
2000802a:	4648      	mov	r0, r9
2000802c:	f7ff ff5a 	bl	20007ee4 <__aeabi_uidivmod>
20008030:	0c2a      	lsrs	r2, r5, #16
20008032:	fb0b f30a 	mul.w	r3, fp, sl
20008036:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000803a:	454b      	cmp	r3, r9
2000803c:	d909      	bls.n	20008052 <__divdi3+0x7a>
2000803e:	eb19 0904 	adds.w	r9, r9, r4
20008042:	f10a 3aff 	add.w	sl, sl, #4294967295
20008046:	d204      	bcs.n	20008052 <__divdi3+0x7a>
20008048:	454b      	cmp	r3, r9
2000804a:	bf84      	itt	hi
2000804c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008050:	44a1      	addhi	r9, r4
20008052:	ebc3 0909 	rsb	r9, r3, r9
20008056:	4639      	mov	r1, r7
20008058:	4648      	mov	r0, r9
2000805a:	b2ad      	uxth	r5, r5
2000805c:	f7ff fe14 	bl	20007c88 <__aeabi_uidiv>
20008060:	4639      	mov	r1, r7
20008062:	4680      	mov	r8, r0
20008064:	4648      	mov	r0, r9
20008066:	f7ff ff3d 	bl	20007ee4 <__aeabi_uidivmod>
2000806a:	fb0b fb08 	mul.w	fp, fp, r8
2000806e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008072:	45ab      	cmp	fp, r5
20008074:	d907      	bls.n	20008086 <__divdi3+0xae>
20008076:	192d      	adds	r5, r5, r4
20008078:	f108 38ff 	add.w	r8, r8, #4294967295
2000807c:	d203      	bcs.n	20008086 <__divdi3+0xae>
2000807e:	45ab      	cmp	fp, r5
20008080:	bf88      	it	hi
20008082:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008086:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000808a:	2700      	movs	r7, #0
2000808c:	e003      	b.n	20008096 <__divdi3+0xbe>
2000808e:	428b      	cmp	r3, r1
20008090:	d957      	bls.n	20008142 <__divdi3+0x16a>
20008092:	2700      	movs	r7, #0
20008094:	46b8      	mov	r8, r7
20008096:	4642      	mov	r2, r8
20008098:	463b      	mov	r3, r7
2000809a:	b116      	cbz	r6, 200080a2 <__divdi3+0xca>
2000809c:	4252      	negs	r2, r2
2000809e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200080a2:	4619      	mov	r1, r3
200080a4:	4610      	mov	r0, r2
200080a6:	b005      	add	sp, #20
200080a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200080ac:	b922      	cbnz	r2, 200080b8 <__divdi3+0xe0>
200080ae:	4611      	mov	r1, r2
200080b0:	2001      	movs	r0, #1
200080b2:	f7ff fde9 	bl	20007c88 <__aeabi_uidiv>
200080b6:	4604      	mov	r4, r0
200080b8:	fab4 f884 	clz	r8, r4
200080bc:	f1b8 0f00 	cmp.w	r8, #0
200080c0:	d15e      	bne.n	20008180 <__divdi3+0x1a8>
200080c2:	ebc4 0809 	rsb	r8, r4, r9
200080c6:	0c27      	lsrs	r7, r4, #16
200080c8:	fa1f f984 	uxth.w	r9, r4
200080cc:	2101      	movs	r1, #1
200080ce:	9102      	str	r1, [sp, #8]
200080d0:	4639      	mov	r1, r7
200080d2:	4640      	mov	r0, r8
200080d4:	f7ff fdd8 	bl	20007c88 <__aeabi_uidiv>
200080d8:	4639      	mov	r1, r7
200080da:	4682      	mov	sl, r0
200080dc:	4640      	mov	r0, r8
200080de:	f7ff ff01 	bl	20007ee4 <__aeabi_uidivmod>
200080e2:	ea4f 4815 	mov.w	r8, r5, lsr #16
200080e6:	fb09 f30a 	mul.w	r3, r9, sl
200080ea:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200080ee:	455b      	cmp	r3, fp
200080f0:	d909      	bls.n	20008106 <__divdi3+0x12e>
200080f2:	eb1b 0b04 	adds.w	fp, fp, r4
200080f6:	f10a 3aff 	add.w	sl, sl, #4294967295
200080fa:	d204      	bcs.n	20008106 <__divdi3+0x12e>
200080fc:	455b      	cmp	r3, fp
200080fe:	bf84      	itt	hi
20008100:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008104:	44a3      	addhi	fp, r4
20008106:	ebc3 0b0b 	rsb	fp, r3, fp
2000810a:	4639      	mov	r1, r7
2000810c:	4658      	mov	r0, fp
2000810e:	b2ad      	uxth	r5, r5
20008110:	f7ff fdba 	bl	20007c88 <__aeabi_uidiv>
20008114:	4639      	mov	r1, r7
20008116:	4680      	mov	r8, r0
20008118:	4658      	mov	r0, fp
2000811a:	f7ff fee3 	bl	20007ee4 <__aeabi_uidivmod>
2000811e:	fb09 f908 	mul.w	r9, r9, r8
20008122:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008126:	45a9      	cmp	r9, r5
20008128:	d907      	bls.n	2000813a <__divdi3+0x162>
2000812a:	192d      	adds	r5, r5, r4
2000812c:	f108 38ff 	add.w	r8, r8, #4294967295
20008130:	d203      	bcs.n	2000813a <__divdi3+0x162>
20008132:	45a9      	cmp	r9, r5
20008134:	bf88      	it	hi
20008136:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000813a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000813e:	9f02      	ldr	r7, [sp, #8]
20008140:	e7a9      	b.n	20008096 <__divdi3+0xbe>
20008142:	fab3 f783 	clz	r7, r3
20008146:	2f00      	cmp	r7, #0
20008148:	d168      	bne.n	2000821c <__divdi3+0x244>
2000814a:	428b      	cmp	r3, r1
2000814c:	bf2c      	ite	cs
2000814e:	f04f 0900 	movcs.w	r9, #0
20008152:	f04f 0901 	movcc.w	r9, #1
20008156:	4282      	cmp	r2, r0
20008158:	bf8c      	ite	hi
2000815a:	464c      	movhi	r4, r9
2000815c:	f049 0401 	orrls.w	r4, r9, #1
20008160:	2c00      	cmp	r4, #0
20008162:	d096      	beq.n	20008092 <__divdi3+0xba>
20008164:	f04f 0801 	mov.w	r8, #1
20008168:	e795      	b.n	20008096 <__divdi3+0xbe>
2000816a:	4252      	negs	r2, r2
2000816c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008170:	43f6      	mvns	r6, r6
20008172:	e73b      	b.n	20007fec <__divdi3+0x14>
20008174:	4240      	negs	r0, r0
20008176:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000817a:	f04f 36ff 	mov.w	r6, #4294967295
2000817e:	e732      	b.n	20007fe6 <__divdi3+0xe>
20008180:	fa04 f408 	lsl.w	r4, r4, r8
20008184:	f1c8 0720 	rsb	r7, r8, #32
20008188:	fa35 f307 	lsrs.w	r3, r5, r7
2000818c:	fa29 fa07 	lsr.w	sl, r9, r7
20008190:	0c27      	lsrs	r7, r4, #16
20008192:	fa09 fb08 	lsl.w	fp, r9, r8
20008196:	4639      	mov	r1, r7
20008198:	4650      	mov	r0, sl
2000819a:	ea43 020b 	orr.w	r2, r3, fp
2000819e:	9202      	str	r2, [sp, #8]
200081a0:	f7ff fd72 	bl	20007c88 <__aeabi_uidiv>
200081a4:	4639      	mov	r1, r7
200081a6:	fa1f f984 	uxth.w	r9, r4
200081aa:	4683      	mov	fp, r0
200081ac:	4650      	mov	r0, sl
200081ae:	f7ff fe99 	bl	20007ee4 <__aeabi_uidivmod>
200081b2:	9802      	ldr	r0, [sp, #8]
200081b4:	fb09 f20b 	mul.w	r2, r9, fp
200081b8:	0c03      	lsrs	r3, r0, #16
200081ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200081be:	429a      	cmp	r2, r3
200081c0:	d904      	bls.n	200081cc <__divdi3+0x1f4>
200081c2:	191b      	adds	r3, r3, r4
200081c4:	f10b 3bff 	add.w	fp, fp, #4294967295
200081c8:	f0c0 80b1 	bcc.w	2000832e <__divdi3+0x356>
200081cc:	1a9b      	subs	r3, r3, r2
200081ce:	4639      	mov	r1, r7
200081d0:	4618      	mov	r0, r3
200081d2:	9301      	str	r3, [sp, #4]
200081d4:	f7ff fd58 	bl	20007c88 <__aeabi_uidiv>
200081d8:	9901      	ldr	r1, [sp, #4]
200081da:	4682      	mov	sl, r0
200081dc:	4608      	mov	r0, r1
200081de:	4639      	mov	r1, r7
200081e0:	f7ff fe80 	bl	20007ee4 <__aeabi_uidivmod>
200081e4:	f8dd c008 	ldr.w	ip, [sp, #8]
200081e8:	fb09 f30a 	mul.w	r3, r9, sl
200081ec:	fa1f f08c 	uxth.w	r0, ip
200081f0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
200081f4:	4293      	cmp	r3, r2
200081f6:	d908      	bls.n	2000820a <__divdi3+0x232>
200081f8:	1912      	adds	r2, r2, r4
200081fa:	f10a 3aff 	add.w	sl, sl, #4294967295
200081fe:	d204      	bcs.n	2000820a <__divdi3+0x232>
20008200:	4293      	cmp	r3, r2
20008202:	bf84      	itt	hi
20008204:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008208:	1912      	addhi	r2, r2, r4
2000820a:	fa05 f508 	lsl.w	r5, r5, r8
2000820e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20008212:	ebc3 0802 	rsb	r8, r3, r2
20008216:	f8cd e008 	str.w	lr, [sp, #8]
2000821a:	e759      	b.n	200080d0 <__divdi3+0xf8>
2000821c:	f1c7 0020 	rsb	r0, r7, #32
20008220:	fa03 fa07 	lsl.w	sl, r3, r7
20008224:	40c2      	lsrs	r2, r0
20008226:	fa35 f300 	lsrs.w	r3, r5, r0
2000822a:	ea42 0b0a 	orr.w	fp, r2, sl
2000822e:	fa21 f800 	lsr.w	r8, r1, r0
20008232:	fa01 f907 	lsl.w	r9, r1, r7
20008236:	4640      	mov	r0, r8
20008238:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000823c:	ea43 0109 	orr.w	r1, r3, r9
20008240:	9102      	str	r1, [sp, #8]
20008242:	4651      	mov	r1, sl
20008244:	fa1f f28b 	uxth.w	r2, fp
20008248:	9203      	str	r2, [sp, #12]
2000824a:	f7ff fd1d 	bl	20007c88 <__aeabi_uidiv>
2000824e:	4651      	mov	r1, sl
20008250:	4681      	mov	r9, r0
20008252:	4640      	mov	r0, r8
20008254:	f7ff fe46 	bl	20007ee4 <__aeabi_uidivmod>
20008258:	9b03      	ldr	r3, [sp, #12]
2000825a:	f8dd c008 	ldr.w	ip, [sp, #8]
2000825e:	fb03 f209 	mul.w	r2, r3, r9
20008262:	ea4f 401c 	mov.w	r0, ip, lsr #16
20008266:	fa14 f307 	lsls.w	r3, r4, r7
2000826a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000826e:	42a2      	cmp	r2, r4
20008270:	d904      	bls.n	2000827c <__divdi3+0x2a4>
20008272:	eb14 040b 	adds.w	r4, r4, fp
20008276:	f109 39ff 	add.w	r9, r9, #4294967295
2000827a:	d352      	bcc.n	20008322 <__divdi3+0x34a>
2000827c:	1aa4      	subs	r4, r4, r2
2000827e:	4651      	mov	r1, sl
20008280:	4620      	mov	r0, r4
20008282:	9301      	str	r3, [sp, #4]
20008284:	f7ff fd00 	bl	20007c88 <__aeabi_uidiv>
20008288:	4651      	mov	r1, sl
2000828a:	4680      	mov	r8, r0
2000828c:	4620      	mov	r0, r4
2000828e:	f7ff fe29 	bl	20007ee4 <__aeabi_uidivmod>
20008292:	9803      	ldr	r0, [sp, #12]
20008294:	f8dd c008 	ldr.w	ip, [sp, #8]
20008298:	fb00 f208 	mul.w	r2, r0, r8
2000829c:	fa1f f38c 	uxth.w	r3, ip
200082a0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
200082a4:	9b01      	ldr	r3, [sp, #4]
200082a6:	4282      	cmp	r2, r0
200082a8:	d904      	bls.n	200082b4 <__divdi3+0x2dc>
200082aa:	eb10 000b 	adds.w	r0, r0, fp
200082ae:	f108 38ff 	add.w	r8, r8, #4294967295
200082b2:	d330      	bcc.n	20008316 <__divdi3+0x33e>
200082b4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
200082b8:	fa1f fc83 	uxth.w	ip, r3
200082bc:	0c1b      	lsrs	r3, r3, #16
200082be:	1a80      	subs	r0, r0, r2
200082c0:	fa1f fe88 	uxth.w	lr, r8
200082c4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
200082c8:	fb0c f90e 	mul.w	r9, ip, lr
200082cc:	fb0c fc0a 	mul.w	ip, ip, sl
200082d0:	fb03 c10e 	mla	r1, r3, lr, ip
200082d4:	fb03 f20a 	mul.w	r2, r3, sl
200082d8:	eb01 4119 	add.w	r1, r1, r9, lsr #16
200082dc:	458c      	cmp	ip, r1
200082de:	bf88      	it	hi
200082e0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
200082e4:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
200082e8:	4570      	cmp	r0, lr
200082ea:	d310      	bcc.n	2000830e <__divdi3+0x336>
200082ec:	fa1f f989 	uxth.w	r9, r9
200082f0:	fa05 f707 	lsl.w	r7, r5, r7
200082f4:	eb09 4001 	add.w	r0, r9, r1, lsl #16
200082f8:	bf14      	ite	ne
200082fa:	2200      	movne	r2, #0
200082fc:	2201      	moveq	r2, #1
200082fe:	4287      	cmp	r7, r0
20008300:	bf2c      	ite	cs
20008302:	2700      	movcs	r7, #0
20008304:	f002 0701 	andcc.w	r7, r2, #1
20008308:	2f00      	cmp	r7, #0
2000830a:	f43f aec4 	beq.w	20008096 <__divdi3+0xbe>
2000830e:	f108 38ff 	add.w	r8, r8, #4294967295
20008312:	2700      	movs	r7, #0
20008314:	e6bf      	b.n	20008096 <__divdi3+0xbe>
20008316:	4282      	cmp	r2, r0
20008318:	bf84      	itt	hi
2000831a:	4458      	addhi	r0, fp
2000831c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008320:	e7c8      	b.n	200082b4 <__divdi3+0x2dc>
20008322:	42a2      	cmp	r2, r4
20008324:	bf84      	itt	hi
20008326:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000832a:	445c      	addhi	r4, fp
2000832c:	e7a6      	b.n	2000827c <__divdi3+0x2a4>
2000832e:	429a      	cmp	r2, r3
20008330:	bf84      	itt	hi
20008332:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008336:	191b      	addhi	r3, r3, r4
20008338:	e748      	b.n	200081cc <__divdi3+0x1f4>
2000833a:	bf00      	nop

2000833c <__udivdi3>:
2000833c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008340:	460c      	mov	r4, r1
20008342:	b083      	sub	sp, #12
20008344:	4680      	mov	r8, r0
20008346:	4616      	mov	r6, r2
20008348:	4689      	mov	r9, r1
2000834a:	461f      	mov	r7, r3
2000834c:	4615      	mov	r5, r2
2000834e:	468a      	mov	sl, r1
20008350:	2b00      	cmp	r3, #0
20008352:	d14b      	bne.n	200083ec <__udivdi3+0xb0>
20008354:	428a      	cmp	r2, r1
20008356:	d95c      	bls.n	20008412 <__udivdi3+0xd6>
20008358:	fab2 f382 	clz	r3, r2
2000835c:	b15b      	cbz	r3, 20008376 <__udivdi3+0x3a>
2000835e:	f1c3 0020 	rsb	r0, r3, #32
20008362:	fa01 fa03 	lsl.w	sl, r1, r3
20008366:	fa28 f200 	lsr.w	r2, r8, r0
2000836a:	fa16 f503 	lsls.w	r5, r6, r3
2000836e:	fa08 f803 	lsl.w	r8, r8, r3
20008372:	ea42 0a0a 	orr.w	sl, r2, sl
20008376:	0c2e      	lsrs	r6, r5, #16
20008378:	4650      	mov	r0, sl
2000837a:	4631      	mov	r1, r6
2000837c:	b2af      	uxth	r7, r5
2000837e:	f7ff fc83 	bl	20007c88 <__aeabi_uidiv>
20008382:	4631      	mov	r1, r6
20008384:	ea4f 4418 	mov.w	r4, r8, lsr #16
20008388:	4681      	mov	r9, r0
2000838a:	4650      	mov	r0, sl
2000838c:	f7ff fdaa 	bl	20007ee4 <__aeabi_uidivmod>
20008390:	fb07 f309 	mul.w	r3, r7, r9
20008394:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20008398:	4553      	cmp	r3, sl
2000839a:	d909      	bls.n	200083b0 <__udivdi3+0x74>
2000839c:	eb1a 0a05 	adds.w	sl, sl, r5
200083a0:	f109 39ff 	add.w	r9, r9, #4294967295
200083a4:	d204      	bcs.n	200083b0 <__udivdi3+0x74>
200083a6:	4553      	cmp	r3, sl
200083a8:	bf84      	itt	hi
200083aa:	f109 39ff 	addhi.w	r9, r9, #4294967295
200083ae:	44aa      	addhi	sl, r5
200083b0:	ebc3 0a0a 	rsb	sl, r3, sl
200083b4:	4631      	mov	r1, r6
200083b6:	4650      	mov	r0, sl
200083b8:	fa1f f888 	uxth.w	r8, r8
200083bc:	f7ff fc64 	bl	20007c88 <__aeabi_uidiv>
200083c0:	4631      	mov	r1, r6
200083c2:	4604      	mov	r4, r0
200083c4:	4650      	mov	r0, sl
200083c6:	f7ff fd8d 	bl	20007ee4 <__aeabi_uidivmod>
200083ca:	fb07 f704 	mul.w	r7, r7, r4
200083ce:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200083d2:	4547      	cmp	r7, r8
200083d4:	d906      	bls.n	200083e4 <__udivdi3+0xa8>
200083d6:	3c01      	subs	r4, #1
200083d8:	eb18 0805 	adds.w	r8, r8, r5
200083dc:	d202      	bcs.n	200083e4 <__udivdi3+0xa8>
200083de:	4547      	cmp	r7, r8
200083e0:	bf88      	it	hi
200083e2:	3c01      	subhi	r4, #1
200083e4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200083e8:	2600      	movs	r6, #0
200083ea:	e05c      	b.n	200084a6 <__udivdi3+0x16a>
200083ec:	428b      	cmp	r3, r1
200083ee:	d858      	bhi.n	200084a2 <__udivdi3+0x166>
200083f0:	fab3 f683 	clz	r6, r3
200083f4:	2e00      	cmp	r6, #0
200083f6:	d15b      	bne.n	200084b0 <__udivdi3+0x174>
200083f8:	428b      	cmp	r3, r1
200083fa:	bf2c      	ite	cs
200083fc:	2200      	movcs	r2, #0
200083fe:	2201      	movcc	r2, #1
20008400:	4285      	cmp	r5, r0
20008402:	bf8c      	ite	hi
20008404:	4615      	movhi	r5, r2
20008406:	f042 0501 	orrls.w	r5, r2, #1
2000840a:	2d00      	cmp	r5, #0
2000840c:	d049      	beq.n	200084a2 <__udivdi3+0x166>
2000840e:	2401      	movs	r4, #1
20008410:	e049      	b.n	200084a6 <__udivdi3+0x16a>
20008412:	b922      	cbnz	r2, 2000841e <__udivdi3+0xe2>
20008414:	4611      	mov	r1, r2
20008416:	2001      	movs	r0, #1
20008418:	f7ff fc36 	bl	20007c88 <__aeabi_uidiv>
2000841c:	4605      	mov	r5, r0
2000841e:	fab5 f685 	clz	r6, r5
20008422:	2e00      	cmp	r6, #0
20008424:	f040 80ba 	bne.w	2000859c <__udivdi3+0x260>
20008428:	1b64      	subs	r4, r4, r5
2000842a:	0c2f      	lsrs	r7, r5, #16
2000842c:	fa1f fa85 	uxth.w	sl, r5
20008430:	2601      	movs	r6, #1
20008432:	4639      	mov	r1, r7
20008434:	4620      	mov	r0, r4
20008436:	f7ff fc27 	bl	20007c88 <__aeabi_uidiv>
2000843a:	4639      	mov	r1, r7
2000843c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008440:	4681      	mov	r9, r0
20008442:	4620      	mov	r0, r4
20008444:	f7ff fd4e 	bl	20007ee4 <__aeabi_uidivmod>
20008448:	fb0a f309 	mul.w	r3, sl, r9
2000844c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20008450:	455b      	cmp	r3, fp
20008452:	d909      	bls.n	20008468 <__udivdi3+0x12c>
20008454:	eb1b 0b05 	adds.w	fp, fp, r5
20008458:	f109 39ff 	add.w	r9, r9, #4294967295
2000845c:	d204      	bcs.n	20008468 <__udivdi3+0x12c>
2000845e:	455b      	cmp	r3, fp
20008460:	bf84      	itt	hi
20008462:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008466:	44ab      	addhi	fp, r5
20008468:	ebc3 0b0b 	rsb	fp, r3, fp
2000846c:	4639      	mov	r1, r7
2000846e:	4658      	mov	r0, fp
20008470:	fa1f f888 	uxth.w	r8, r8
20008474:	f7ff fc08 	bl	20007c88 <__aeabi_uidiv>
20008478:	4639      	mov	r1, r7
2000847a:	4604      	mov	r4, r0
2000847c:	4658      	mov	r0, fp
2000847e:	f7ff fd31 	bl	20007ee4 <__aeabi_uidivmod>
20008482:	fb0a fa04 	mul.w	sl, sl, r4
20008486:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000848a:	45c2      	cmp	sl, r8
2000848c:	d906      	bls.n	2000849c <__udivdi3+0x160>
2000848e:	3c01      	subs	r4, #1
20008490:	eb18 0805 	adds.w	r8, r8, r5
20008494:	d202      	bcs.n	2000849c <__udivdi3+0x160>
20008496:	45c2      	cmp	sl, r8
20008498:	bf88      	it	hi
2000849a:	3c01      	subhi	r4, #1
2000849c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200084a0:	e001      	b.n	200084a6 <__udivdi3+0x16a>
200084a2:	2600      	movs	r6, #0
200084a4:	4634      	mov	r4, r6
200084a6:	4631      	mov	r1, r6
200084a8:	4620      	mov	r0, r4
200084aa:	b003      	add	sp, #12
200084ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200084b0:	f1c6 0020 	rsb	r0, r6, #32
200084b4:	40b3      	lsls	r3, r6
200084b6:	fa32 f700 	lsrs.w	r7, r2, r0
200084ba:	fa21 fb00 	lsr.w	fp, r1, r0
200084be:	431f      	orrs	r7, r3
200084c0:	fa14 f206 	lsls.w	r2, r4, r6
200084c4:	fa28 f100 	lsr.w	r1, r8, r0
200084c8:	4658      	mov	r0, fp
200084ca:	ea4f 4a17 	mov.w	sl, r7, lsr #16
200084ce:	4311      	orrs	r1, r2
200084d0:	9100      	str	r1, [sp, #0]
200084d2:	4651      	mov	r1, sl
200084d4:	b2bb      	uxth	r3, r7
200084d6:	9301      	str	r3, [sp, #4]
200084d8:	f7ff fbd6 	bl	20007c88 <__aeabi_uidiv>
200084dc:	4651      	mov	r1, sl
200084de:	40b5      	lsls	r5, r6
200084e0:	4681      	mov	r9, r0
200084e2:	4658      	mov	r0, fp
200084e4:	f7ff fcfe 	bl	20007ee4 <__aeabi_uidivmod>
200084e8:	9c01      	ldr	r4, [sp, #4]
200084ea:	9800      	ldr	r0, [sp, #0]
200084ec:	fb04 f309 	mul.w	r3, r4, r9
200084f0:	ea4f 4c10 	mov.w	ip, r0, lsr #16
200084f4:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
200084f8:	455b      	cmp	r3, fp
200084fa:	d905      	bls.n	20008508 <__udivdi3+0x1cc>
200084fc:	eb1b 0b07 	adds.w	fp, fp, r7
20008500:	f109 39ff 	add.w	r9, r9, #4294967295
20008504:	f0c0 808e 	bcc.w	20008624 <__udivdi3+0x2e8>
20008508:	ebc3 0b0b 	rsb	fp, r3, fp
2000850c:	4651      	mov	r1, sl
2000850e:	4658      	mov	r0, fp
20008510:	f7ff fbba 	bl	20007c88 <__aeabi_uidiv>
20008514:	4651      	mov	r1, sl
20008516:	4604      	mov	r4, r0
20008518:	4658      	mov	r0, fp
2000851a:	f7ff fce3 	bl	20007ee4 <__aeabi_uidivmod>
2000851e:	9801      	ldr	r0, [sp, #4]
20008520:	9a00      	ldr	r2, [sp, #0]
20008522:	fb00 f304 	mul.w	r3, r0, r4
20008526:	fa1f fc82 	uxth.w	ip, r2
2000852a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000852e:	4293      	cmp	r3, r2
20008530:	d906      	bls.n	20008540 <__udivdi3+0x204>
20008532:	3c01      	subs	r4, #1
20008534:	19d2      	adds	r2, r2, r7
20008536:	d203      	bcs.n	20008540 <__udivdi3+0x204>
20008538:	4293      	cmp	r3, r2
2000853a:	d901      	bls.n	20008540 <__udivdi3+0x204>
2000853c:	19d2      	adds	r2, r2, r7
2000853e:	3c01      	subs	r4, #1
20008540:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008544:	b2a8      	uxth	r0, r5
20008546:	1ad2      	subs	r2, r2, r3
20008548:	0c2d      	lsrs	r5, r5, #16
2000854a:	fa1f fc84 	uxth.w	ip, r4
2000854e:	0c23      	lsrs	r3, r4, #16
20008550:	fb00 f70c 	mul.w	r7, r0, ip
20008554:	fb00 fe03 	mul.w	lr, r0, r3
20008558:	fb05 e10c 	mla	r1, r5, ip, lr
2000855c:	fb05 f503 	mul.w	r5, r5, r3
20008560:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008564:	458e      	cmp	lr, r1
20008566:	bf88      	it	hi
20008568:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000856c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20008570:	42aa      	cmp	r2, r5
20008572:	d310      	bcc.n	20008596 <__udivdi3+0x25a>
20008574:	b2bf      	uxth	r7, r7
20008576:	fa08 f606 	lsl.w	r6, r8, r6
2000857a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000857e:	bf14      	ite	ne
20008580:	f04f 0e00 	movne.w	lr, #0
20008584:	f04f 0e01 	moveq.w	lr, #1
20008588:	4296      	cmp	r6, r2
2000858a:	bf2c      	ite	cs
2000858c:	2600      	movcs	r6, #0
2000858e:	f00e 0601 	andcc.w	r6, lr, #1
20008592:	2e00      	cmp	r6, #0
20008594:	d087      	beq.n	200084a6 <__udivdi3+0x16a>
20008596:	3c01      	subs	r4, #1
20008598:	2600      	movs	r6, #0
2000859a:	e784      	b.n	200084a6 <__udivdi3+0x16a>
2000859c:	40b5      	lsls	r5, r6
2000859e:	f1c6 0120 	rsb	r1, r6, #32
200085a2:	fa24 f901 	lsr.w	r9, r4, r1
200085a6:	fa28 f201 	lsr.w	r2, r8, r1
200085aa:	0c2f      	lsrs	r7, r5, #16
200085ac:	40b4      	lsls	r4, r6
200085ae:	4639      	mov	r1, r7
200085b0:	4648      	mov	r0, r9
200085b2:	4322      	orrs	r2, r4
200085b4:	9200      	str	r2, [sp, #0]
200085b6:	f7ff fb67 	bl	20007c88 <__aeabi_uidiv>
200085ba:	4639      	mov	r1, r7
200085bc:	fa1f fa85 	uxth.w	sl, r5
200085c0:	4683      	mov	fp, r0
200085c2:	4648      	mov	r0, r9
200085c4:	f7ff fc8e 	bl	20007ee4 <__aeabi_uidivmod>
200085c8:	9b00      	ldr	r3, [sp, #0]
200085ca:	0c1a      	lsrs	r2, r3, #16
200085cc:	fb0a f30b 	mul.w	r3, sl, fp
200085d0:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
200085d4:	42a3      	cmp	r3, r4
200085d6:	d903      	bls.n	200085e0 <__udivdi3+0x2a4>
200085d8:	1964      	adds	r4, r4, r5
200085da:	f10b 3bff 	add.w	fp, fp, #4294967295
200085de:	d327      	bcc.n	20008630 <__udivdi3+0x2f4>
200085e0:	1ae4      	subs	r4, r4, r3
200085e2:	4639      	mov	r1, r7
200085e4:	4620      	mov	r0, r4
200085e6:	f7ff fb4f 	bl	20007c88 <__aeabi_uidiv>
200085ea:	4639      	mov	r1, r7
200085ec:	4681      	mov	r9, r0
200085ee:	4620      	mov	r0, r4
200085f0:	f7ff fc78 	bl	20007ee4 <__aeabi_uidivmod>
200085f4:	9800      	ldr	r0, [sp, #0]
200085f6:	fb0a f309 	mul.w	r3, sl, r9
200085fa:	fa1f fc80 	uxth.w	ip, r0
200085fe:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20008602:	42a3      	cmp	r3, r4
20008604:	d908      	bls.n	20008618 <__udivdi3+0x2dc>
20008606:	1964      	adds	r4, r4, r5
20008608:	f109 39ff 	add.w	r9, r9, #4294967295
2000860c:	d204      	bcs.n	20008618 <__udivdi3+0x2dc>
2000860e:	42a3      	cmp	r3, r4
20008610:	bf84      	itt	hi
20008612:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008616:	1964      	addhi	r4, r4, r5
20008618:	fa08 f806 	lsl.w	r8, r8, r6
2000861c:	1ae4      	subs	r4, r4, r3
2000861e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20008622:	e706      	b.n	20008432 <__udivdi3+0xf6>
20008624:	455b      	cmp	r3, fp
20008626:	bf84      	itt	hi
20008628:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000862c:	44bb      	addhi	fp, r7
2000862e:	e76b      	b.n	20008508 <__udivdi3+0x1cc>
20008630:	42a3      	cmp	r3, r4
20008632:	bf84      	itt	hi
20008634:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008638:	1964      	addhi	r4, r4, r5
2000863a:	e7d1      	b.n	200085e0 <__udivdi3+0x2a4>
2000863c:	0000      	lsls	r0, r0, #0
	...

20008640 <floor>:
20008640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20008644:	f3c1 540a 	ubfx	r4, r1, #20, #11
20008648:	f5a4 747e 	sub.w	r4, r4, #1016	; 0x3f8
2000864c:	4602      	mov	r2, r0
2000864e:	3c07      	subs	r4, #7
20008650:	460b      	mov	r3, r1
20008652:	2c13      	cmp	r4, #19
20008654:	4606      	mov	r6, r0
20008656:	460f      	mov	r7, r1
20008658:	460d      	mov	r5, r1
2000865a:	468a      	mov	sl, r1
2000865c:	4680      	mov	r8, r0
2000865e:	dc21      	bgt.n	200086a4 <floor+0x64>
20008660:	2c00      	cmp	r4, #0
20008662:	db40      	blt.n	200086e6 <floor+0xa6>
20008664:	f64f 7cff 	movw	ip, #65535	; 0xffff
20008668:	f2c0 0c0f 	movt	ip, #15
2000866c:	fa4c f904 	asr.w	r9, ip, r4
20008670:	ea09 0501 	and.w	r5, r9, r1
20008674:	4305      	orrs	r5, r0
20008676:	d011      	beq.n	2000869c <floor+0x5c>
20008678:	a339      	add	r3, pc, #228	; (adr r3, 20008760 <floor+0x120>)
2000867a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000867e:	f7f9 fadf 	bl	20001c40 <__adddf3>
20008682:	2200      	movs	r2, #0
20008684:	2300      	movs	r3, #0
20008686:	f7f9 ff1d 	bl	200024c4 <__aeabi_dcmpgt>
2000868a:	2800      	cmp	r0, #0
2000868c:	d03c      	beq.n	20008708 <floor+0xc8>
2000868e:	2f00      	cmp	r7, #0
20008690:	db5d      	blt.n	2000874e <floor+0x10e>
20008692:	ea2a 0a09 	bic.w	sl, sl, r9
20008696:	2500      	movs	r5, #0
20008698:	4653      	mov	r3, sl
2000869a:	462a      	mov	r2, r5
2000869c:	4610      	mov	r0, r2
2000869e:	4619      	mov	r1, r3
200086a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
200086a4:	2c33      	cmp	r4, #51	; 0x33
200086a6:	dd07      	ble.n	200086b8 <floor+0x78>
200086a8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
200086ac:	d1f6      	bne.n	2000869c <floor+0x5c>
200086ae:	f7f9 fac7 	bl	20001c40 <__adddf3>
200086b2:	4602      	mov	r2, r0
200086b4:	460b      	mov	r3, r1
200086b6:	e7f1      	b.n	2000869c <floor+0x5c>
200086b8:	f04f 35ff 	mov.w	r5, #4294967295
200086bc:	f1a4 0c14 	sub.w	ip, r4, #20
200086c0:	fa25 f50c 	lsr.w	r5, r5, ip
200086c4:	4205      	tst	r5, r0
200086c6:	d0e9      	beq.n	2000869c <floor+0x5c>
200086c8:	a325      	add	r3, pc, #148	; (adr r3, 20008760 <floor+0x120>)
200086ca:	e9d3 2300 	ldrd	r2, r3, [r3]
200086ce:	f7f9 fab7 	bl	20001c40 <__adddf3>
200086d2:	2200      	movs	r2, #0
200086d4:	2300      	movs	r3, #0
200086d6:	f7f9 fef5 	bl	200024c4 <__aeabi_dcmpgt>
200086da:	b1a8      	cbz	r0, 20008708 <floor+0xc8>
200086dc:	2f00      	cmp	r7, #0
200086de:	db1b      	blt.n	20008718 <floor+0xd8>
200086e0:	ea26 0505 	bic.w	r5, r6, r5
200086e4:	e00a      	b.n	200086fc <floor+0xbc>
200086e6:	a31e      	add	r3, pc, #120	; (adr r3, 20008760 <floor+0x120>)
200086e8:	e9d3 2300 	ldrd	r2, r3, [r3]
200086ec:	f7f9 faa8 	bl	20001c40 <__adddf3>
200086f0:	2200      	movs	r2, #0
200086f2:	2300      	movs	r3, #0
200086f4:	f7f9 fee6 	bl	200024c4 <__aeabi_dcmpgt>
200086f8:	b948      	cbnz	r0, 2000870e <floor+0xce>
200086fa:	4635      	mov	r5, r6
200086fc:	4653      	mov	r3, sl
200086fe:	462a      	mov	r2, r5
20008700:	4610      	mov	r0, r2
20008702:	4619      	mov	r1, r3
20008704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
20008708:	4635      	mov	r5, r6
2000870a:	46ba      	mov	sl, r7
2000870c:	e7f6      	b.n	200086fc <floor+0xbc>
2000870e:	2f00      	cmp	r7, #0
20008710:	db10      	blt.n	20008734 <floor+0xf4>
20008712:	2500      	movs	r5, #0
20008714:	46aa      	mov	sl, r5
20008716:	e7f1      	b.n	200086fc <floor+0xbc>
20008718:	2c14      	cmp	r4, #20
2000871a:	d006      	beq.n	2000872a <floor+0xea>
2000871c:	2601      	movs	r6, #1
2000871e:	f1c4 0434 	rsb	r4, r4, #52	; 0x34
20008722:	40a6      	lsls	r6, r4
20008724:	eb16 0608 	adds.w	r6, r6, r8
20008728:	d3da      	bcc.n	200086e0 <floor+0xa0>
2000872a:	f10a 0a01 	add.w	sl, sl, #1
2000872e:	ea26 0505 	bic.w	r5, r6, r5
20008732:	e7e3      	b.n	200086fc <floor+0xbc>
20008734:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
20008738:	f240 0a00 	movw	sl, #0
2000873c:	4335      	orrs	r5, r6
2000873e:	f6cb 7af0 	movt	sl, #49136	; 0xbff0
20008742:	2d00      	cmp	r5, #0
20008744:	bf08      	it	eq
20008746:	46ba      	moveq	sl, r7
20008748:	bf18      	it	ne
2000874a:	2500      	movne	r5, #0
2000874c:	e7d6      	b.n	200086fc <floor+0xbc>
2000874e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
20008752:	fa53 f404 	asrs.w	r4, r3, r4
20008756:	eb07 0a04 	add.w	sl, r7, r4
2000875a:	e79a      	b.n	20008692 <floor+0x52>
2000875c:	f3af 8000 	nop.w
20008760:	8800759c 	.word	0x8800759c
20008764:	7e37e43c 	.word	0x7e37e43c
20008768:	625f7874 	.word	0x625f7874
2000876c:	20666675 	.word	0x20666675
20008770:	203d2030 	.word	0x203d2030
20008774:	0a0d6425 	.word	0x0a0d6425
20008778:	00000000 	.word	0x00000000
2000877c:	625f7874 	.word	0x625f7874
20008780:	20666675 	.word	0x20666675
20008784:	203d2031 	.word	0x203d2031
20008788:	0a0d6425 	.word	0x0a0d6425
2000878c:	00000000 	.word	0x00000000
20008790:	625f7874 	.word	0x625f7874
20008794:	20666675 	.word	0x20666675
20008798:	203d2032 	.word	0x203d2032
2000879c:	0a0d6425 	.word	0x0a0d6425
200087a0:	00000000 	.word	0x00000000
200087a4:	625f7874 	.word	0x625f7874
200087a8:	20666675 	.word	0x20666675
200087ac:	203d2033 	.word	0x203d2033
200087b0:	0a0d6425 	.word	0x0a0d6425
200087b4:	00000000 	.word	0x00000000
200087b8:	625f7874 	.word	0x625f7874
200087bc:	20666675 	.word	0x20666675
200087c0:	203d2034 	.word	0x203d2034
200087c4:	0a0d6425 	.word	0x0a0d6425
200087c8:	00000000 	.word	0x00000000
200087cc:	625f7874 	.word	0x625f7874
200087d0:	20666675 	.word	0x20666675
200087d4:	203d2035 	.word	0x203d2035
200087d8:	0a0d6425 	.word	0x0a0d6425
200087dc:	00000000 	.word	0x00000000
200087e0:	625f7874 	.word	0x625f7874
200087e4:	20666675 	.word	0x20666675
200087e8:	203d2036 	.word	0x203d2036
200087ec:	0a0d6425 	.word	0x0a0d6425
200087f0:	00000000 	.word	0x00000000
200087f4:	625f7874 	.word	0x625f7874
200087f8:	20666675 	.word	0x20666675
200087fc:	203d2037 	.word	0x203d2037
20008800:	0a0d6425 	.word	0x0a0d6425
20008804:	00000a0a 	.word	0x00000a0a
20008808:	70616548 	.word	0x70616548
2000880c:	646e6120 	.word	0x646e6120
20008810:	61747320 	.word	0x61747320
20008814:	63206b63 	.word	0x63206b63
20008818:	696c6c6f 	.word	0x696c6c6f
2000881c:	6e6f6973 	.word	0x6e6f6973
20008820:	0000000a 	.word	0x0000000a

20008824 <C.16.2565>:
20008824:	00000001 00000002 00000004 00000001     ................

20008834 <_global_impure_ptr>:
20008834:	20008ac8 00000043                       ... C...

2000883c <blanks.3577>:
2000883c:	20202020 20202020 20202020 20202020                     

2000884c <zeroes.3578>:
2000884c:	30303030 30303030 30303030 30303030     0000000000000000
2000885c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000886c:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000887c:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000888c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000889c:	00000030 69666e49 7974696e 00000000     0...Infinity....
200088ac:	004e614e                                NaN.

200088b0 <__sf_fake_stdin>:
	...

200088d0 <__sf_fake_stdout>:
	...

200088f0 <__sf_fake_stderr>:
	...

20008910 <charset>:
20008910:	20008948                                H.. 

20008914 <lconv>:
20008914:	20008944 2000886c 2000886c 2000886c     D.. l.. l.. l.. 
20008924:	2000886c 2000886c 2000886c 2000886c     l.. l.. l.. l.. 
20008934:	2000886c 2000886c ffffffff ffffffff     l.. l.. ........
20008944:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
20008954:	00000000                                ....

20008958 <__mprec_tens>:
20008958:	00000000 3ff00000 00000000 40240000     .......?......$@
20008968:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20008978:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20008988:	00000000 412e8480 00000000 416312d0     .......A......cA
20008998:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
200089a8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
200089b8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
200089c8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
200089d8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
200089e8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
200089f8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20008a08:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20008a18:	79d99db4 44ea7843                       ...yCx.D

20008a20 <p05.2463>:
20008a20:	00000005 00000019 0000007d 00000000     ........}.......

20008a30 <__mprec_bigtens>:
20008a30:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20008a40:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20008a50:	7f73bf3c 75154fdd                       <.s..O.u

20008a58 <__mprec_tinytens>:
20008a58:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20008a68:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20008a78:	64ac6f43 0ac80628                       Co.d(...

20008a80 <_init>:
20008a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008a82:	bf00      	nop
20008a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008a86:	bc08      	pop	{r3}
20008a88:	469e      	mov	lr, r3
20008a8a:	4770      	bx	lr

20008a8c <_fini>:
20008a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008a8e:	bf00      	nop
20008a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008a92:	bc08      	pop	{r3}
20008a94:	469e      	mov	lr, r3
20008a96:	4770      	bx	lr

20008a98 <__frame_dummy_init_array_entry>:
20008a98:	0485 2000                                   ... 

20008a9c <__do_global_dtors_aux_fini_array_entry>:
20008a9c:	0471 2000                                   q.. 
