<?xml version="1.0" encoding="UTF-8"?>
<!--
Copyright Â© 2020 Google, Inc.

Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
to deal in the Software without restriction, including without limitation
the rights to use, copy, modify, merge, publish, distribute, sublicense,
and/or sell copies of the Software, and to permit persons to whom the
Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice (including the next
paragraph) shall be included in all copies or substantial portions of the
Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
 -->

<isa>

<!--
	Cat3 Instructions: three-source instructions
 -->

<bitset name="#instruction-cat3" extends="#instruction">
	<display>
		{SY}{SS}{JP}{SAT}{REPEAT}{UL}{NAME} {DST_HALF}r{DST}.{DST_SWIZ}, {SRC1_R}{SRC1}, {HALF}r{SRC2}.{SRC2_SWIZ}, {SRC3}
	</display>
	<!-- TODO cat3 is actually subtly different from cat2 #multisrc -->
	<field name="SRC1" low="0"  high="15" type="#multisrc"/>
	<field name="SRC3" low="16" high="31" type="#multisrc"/>

	<field name="DST_SWIZ" low="32" high="33" type="#swiz"/>
	<field name="DST" low="34" high="39" type="uint"/>
	<field name="REPEAT" low="40" high="41" type="#rptN"/>
	<field name="SAT" pos="42" type="bool" display="(sat)"/>
	<field name="SRC1_R" pos="43" type="bool" display="(r)"/>
	<field name="SS" pos="44" type="bool" display="(ss)"/>
	<field name="UL" pos="45" type="bool" display="(ul)"/>
	<field name="DST_CONV" pos="46" type="bool">
		<doc>
			The source precision is determined by the instruction
			opcode.  If {DST_CONV} the result is widened/narrowed
			to the opposite precision.
		</doc>
	</field>
	<field name="SRC2_SWIZ" low="47" high="48" type="#swiz"/>
	<field name="SRC2" low="49" high="54" type="uint"/>
	<!-- opcode, 4 bits -->
	<field name="JP" pos="59" type="bool" display="(jp)"/>
	<field name="SY" pos="60" type="bool" display="(sy)"/>
	<pattern low="61" high="63">011</pattern>  <!-- cat3 -->
	<derived name="HALF" expr="#multisrc-half" type="bool" display="h"/>
	<derived name="DST_HALF" expr="#dest-half" type="bool" display="h"/>
</bitset>

<bitset name="mad.u16" extends="#instruction-cat3">
	<pattern low="55" high="58">0000</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="madsh.u16" extends="#instruction-cat3">
	<pattern low="55" high="58">0001</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="mad.s16" extends="#instruction-cat3">
	<pattern low="55" high="58">0010</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="madsh.m16" extends="#instruction-cat3">
	<pattern low="55" high="58">0011</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="mad.u24" extends="#instruction-cat3">
	<pattern low="55" high="58">0100</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#true" type="bool"/>
</bitset>

<bitset name="mad.s24" extends="#instruction-cat3">
	<pattern low="55" high="58">0101</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#true" type="bool"/>
</bitset>

<bitset name="mad.f16" extends="#instruction-cat3">
	<pattern low="55" high="58">0110</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="mad.f32" extends="#instruction-cat3">
	<pattern low="55" high="58">0111</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#true" type="bool"/>
</bitset>

<bitset name="sel.b16" extends="#instruction-cat3">
	<pattern low="55" high="58">1000</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="sel.b32" extends="#instruction-cat3">
	<pattern low="55" high="58">1001</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#true" type="bool"/>
</bitset>

<bitset name="sel.s16" extends="#instruction-cat3">
	<pattern low="55" high="58">1010</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="sel.s32" extends="#instruction-cat3">
	<pattern low="55" high="58">1011</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#true" type="bool"/>
</bitset>

<bitset name="sel.f16" extends="#instruction-cat3">
	<pattern low="55" high="58">1100</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="sel.f32" extends="#instruction-cat3">
	<pattern low="55" high="58">1101</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#true" type="bool"/>
</bitset>

<bitset name="sad.s16" extends="#instruction-cat3">
	<pattern low="55" high="58">1110</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#false" type="bool"/>
</bitset>

<bitset name="sad.s32" extends="#instruction-cat3">
	<pattern low="55" high="58">1111</pattern>   <!-- OPC -->
	<derived name="FULL" expr="#true" type="bool"/>
</bitset>

</isa>
