verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../lab4.gen/sources_1/bd/proc_system/ipshared/ec67/hdl" --include "../../../../lab4.gen/sources_1/bd/proc_system/ipshared/5765/hdl" --include "../../../../lab4.gen/sources_1/bd/proc_system/ipshared/1b7e/hdl/verilog" --include "../../../../lab4.gen/sources_1/bd/proc_system/ipshared/122e/hdl/verilog" --include "../../../../lab4.gen/sources_1/bd/proc_system/ipshared/b205/hdl/verilog" --include "../../../../lab4.gen/sources_1/bd/proc_system/ipshared/fd26/hdl/verilog" --include "../../../../lab4.gen/sources_1/bd/proc_system/ipshared/8713/hdl" \
"../../../bd/proc_system/ip/proc_system_processing_system7_0_0/sim/proc_system_processing_system7_0_0.v" \
"../../../bd/proc_system/ip/proc_system_xbar_0/sim/proc_system_xbar_0.v" \
"../../../bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/ip/ip_1/bd_395b_g_inst_0_gigantic_mux.v" \
"../../../bd/proc_system/ip/proc_system_system_ila_0_1/bd_0/ip/ip_1/sim/bd_395b_g_inst_0.v" \
"../../../bd/proc_system/ip/proc_system_xpm_cdc_gen_1_0/sim/proc_system_xpm_cdc_gen_1_0.v" \
"../../../bd/proc_system/ip/proc_system_xpm_cdc_gen_0_1/sim/proc_system_xpm_cdc_gen_0_1.v" \
"../../../bd/proc_system/ip/proc_system_xpm_cdc_gen_0_2/sim/proc_system_xpm_cdc_gen_0_2.v" \
"../../../bd/proc_system/ip/proc_system_xpm_cdc_gen_0_3/sim/proc_system_xpm_cdc_gen_0_3.v" \
"../../../bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/tdata_proc_system_axis_broadcaster_0_0.v" \
"../../../bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/tuser_proc_system_axis_broadcaster_0_0.v" \
"../../../bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/top_proc_system_axis_broadcaster_0_0.v" \
"../../../bd/proc_system/ip/proc_system_axis_broadcaster_0_0/sim/proc_system_axis_broadcaster_0_0.v" \
"../../../bd/proc_system/ip/proc_system_xlslice_0_0/sim/proc_system_xlslice_0_0.v" \
"../../../bd/proc_system/ip/proc_system_auto_pc_0/sim/proc_system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
