/**
 * \file IfxLli_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_LLI/V0.2.1.1.5
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Lli_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Lli_Registers
 * 
 */
#ifndef IFXLLI_BF_H
#define IFXLLI_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Lli_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_LLI_ID_Bits.MOD_REV */
#define IFX_LLI_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_LLI_ID_Bits.MOD_REV */
#define IFX_LLI_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_LLI_ID_Bits.MOD_REV */
#define IFX_LLI_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_LLI_ID_Bits.MOD_TYPE */
#define IFX_LLI_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_LLI_ID_Bits.MOD_TYPE */
#define IFX_LLI_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_LLI_ID_Bits.MOD_TYPE */
#define IFX_LLI_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_LLI_ID_Bits.MOD_NUM */
#define IFX_LLI_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_LLI_ID_Bits.MOD_NUM */
#define IFX_LLI_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_LLI_ID_Bits.MOD_NUM */
#define IFX_LLI_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_LLI_ALEV_Bits.WPMS2L */
#define IFX_LLI_ALEV_WPMS2L_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.WPMS2L */
#define IFX_LLI_ALEV_WPMS2L_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.WPMS2L */
#define IFX_LLI_ALEV_WPMS2L_OFF (0u)

/** \brief Length for Ifx_LLI_ALEV_Bits.WPMPPU */
#define IFX_LLI_ALEV_WPMPPU_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.WPMPPU */
#define IFX_LLI_ALEV_WPMPPU_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.WPMPPU */
#define IFX_LLI_ALEV_WPMPPU_OFF (1u)

/** \brief Length for Ifx_LLI_ALEV_Bits.WPSTUDMI */
#define IFX_LLI_ALEV_WPSTUDMI_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.WPSTUDMI */
#define IFX_LLI_ALEV_WPSTUDMI_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.WPSTUDMI */
#define IFX_LLI_ALEV_WPSTUDMI_OFF (5u)

/** \brief Length for Ifx_LLI_ALEV_Bits.WPSPPUD */
#define IFX_LLI_ALEV_WPSPPUD_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.WPSPPUD */
#define IFX_LLI_ALEV_WPSPPUD_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.WPSPPUD */
#define IFX_LLI_ALEV_WPSPPUD_OFF (6u)

/** \brief Length for Ifx_LLI_ALEV_Bits.WPSPPUSFR */
#define IFX_LLI_ALEV_WPSPPUSFR_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.WPSPPUSFR */
#define IFX_LLI_ALEV_WPSPPUSFR_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.WPSPPUSFR */
#define IFX_LLI_ALEV_WPSPPUSFR_OFF (7u)

/** \brief Length for Ifx_LLI_ALEV_Bits.WPSPPUS */
#define IFX_LLI_ALEV_WPSPPUS_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.WPSPPUS */
#define IFX_LLI_ALEV_WPSPPUS_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.WPSPPUS */
#define IFX_LLI_ALEV_WPSPPUS_OFF (8u)

/** \brief Length for Ifx_LLI_ALEV_Bits.MS2L */
#define IFX_LLI_ALEV_MS2L_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.MS2L */
#define IFX_LLI_ALEV_MS2L_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.MS2L */
#define IFX_LLI_ALEV_MS2L_OFF (9u)

/** \brief Length for Ifx_LLI_ALEV_Bits.SPPUD */
#define IFX_LLI_ALEV_SPPUD_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.SPPUD */
#define IFX_LLI_ALEV_SPPUD_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.SPPUD */
#define IFX_LLI_ALEV_SPPUD_OFF (13u)

/** \brief Length for Ifx_LLI_ALEV_Bits.SPPUSFR */
#define IFX_LLI_ALEV_SPPUSFR_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.SPPUSFR */
#define IFX_LLI_ALEV_SPPUSFR_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.SPPUSFR */
#define IFX_LLI_ALEV_SPPUSFR_OFF (14u)

/** \brief Length for Ifx_LLI_ALEV_Bits.SPPUSM */
#define IFX_LLI_ALEV_SPPUSM_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.SPPUSM */
#define IFX_LLI_ALEV_SPPUSM_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.SPPUSM */
#define IFX_LLI_ALEV_SPPUSM_OFF (15u)

/** \brief Length for Ifx_LLI_ALEV_Bits.OW */
#define IFX_LLI_ALEV_OW_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.OW */
#define IFX_LLI_ALEV_OW_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.OW */
#define IFX_LLI_ALEV_OW_OFF (16u)

/** \brief Length for Ifx_LLI_ALEV_Bits.WPSDEF */
#define IFX_LLI_ALEV_WPSDEF_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.WPSDEF */
#define IFX_LLI_ALEV_WPSDEF_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.WPSDEF */
#define IFX_LLI_ALEV_WPSDEF_OFF (30u)

/** \brief Length for Ifx_LLI_ALEV_Bits.SDEF */
#define IFX_LLI_ALEV_SDEF_LEN (1u)

/** \brief Mask for Ifx_LLI_ALEV_Bits.SDEF */
#define IFX_LLI_ALEV_SDEF_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALEV_Bits.SDEF */
#define IFX_LLI_ALEV_SDEF_OFF (31u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.WPMS2L */
#define IFX_LLI_ALCLR_WPMS2L_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.WPMS2L */
#define IFX_LLI_ALCLR_WPMS2L_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.WPMS2L */
#define IFX_LLI_ALCLR_WPMS2L_OFF (0u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.WPMPPU */
#define IFX_LLI_ALCLR_WPMPPU_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.WPMPPU */
#define IFX_LLI_ALCLR_WPMPPU_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.WPMPPU */
#define IFX_LLI_ALCLR_WPMPPU_OFF (1u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.WPSTUDMI */
#define IFX_LLI_ALCLR_WPSTUDMI_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.WPSTUDMI */
#define IFX_LLI_ALCLR_WPSTUDMI_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.WPSTUDMI */
#define IFX_LLI_ALCLR_WPSTUDMI_OFF (5u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.WPSPPUD */
#define IFX_LLI_ALCLR_WPSPPUD_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.WPSPPUD */
#define IFX_LLI_ALCLR_WPSPPUD_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.WPSPPUD */
#define IFX_LLI_ALCLR_WPSPPUD_OFF (6u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.WPSPPUSFR */
#define IFX_LLI_ALCLR_WPSPPUSFR_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.WPSPPUSFR */
#define IFX_LLI_ALCLR_WPSPPUSFR_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.WPSPPUSFR */
#define IFX_LLI_ALCLR_WPSPPUSFR_OFF (7u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.WPSPPUS */
#define IFX_LLI_ALCLR_WPSPPUS_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.WPSPPUS */
#define IFX_LLI_ALCLR_WPSPPUS_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.WPSPPUS */
#define IFX_LLI_ALCLR_WPSPPUS_OFF (8u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.MS2L */
#define IFX_LLI_ALCLR_MS2L_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.MS2L */
#define IFX_LLI_ALCLR_MS2L_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.MS2L */
#define IFX_LLI_ALCLR_MS2L_OFF (9u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.SPPUD */
#define IFX_LLI_ALCLR_SPPUD_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.SPPUD */
#define IFX_LLI_ALCLR_SPPUD_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.SPPUD */
#define IFX_LLI_ALCLR_SPPUD_OFF (13u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.SPPUSFR */
#define IFX_LLI_ALCLR_SPPUSFR_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.SPPUSFR */
#define IFX_LLI_ALCLR_SPPUSFR_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.SPPUSFR */
#define IFX_LLI_ALCLR_SPPUSFR_OFF (14u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.SPPUSM */
#define IFX_LLI_ALCLR_SPPUSM_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.SPPUSM */
#define IFX_LLI_ALCLR_SPPUSM_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.SPPUSM */
#define IFX_LLI_ALCLR_SPPUSM_OFF (15u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.OW */
#define IFX_LLI_ALCLR_OW_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.OW */
#define IFX_LLI_ALCLR_OW_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.OW */
#define IFX_LLI_ALCLR_OW_OFF (16u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.WPSDEF */
#define IFX_LLI_ALCLR_WPSDEF_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.WPSDEF */
#define IFX_LLI_ALCLR_WPSDEF_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.WPSDEF */
#define IFX_LLI_ALCLR_WPSDEF_OFF (30u)

/** \brief Length for Ifx_LLI_ALCLR_Bits.SDEF */
#define IFX_LLI_ALCLR_SDEF_LEN (1u)

/** \brief Mask for Ifx_LLI_ALCLR_Bits.SDEF */
#define IFX_LLI_ALCLR_SDEF_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ALCLR_Bits.SDEF */
#define IFX_LLI_ALCLR_SDEF_OFF (31u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.WPAR */
#define IFX_LLI_MEGEN_WPAR_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.WPAR */
#define IFX_LLI_MEGEN_WPAR_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.WPAR */
#define IFX_LLI_MEGEN_WPAR_OFF (0u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.WPAW */
#define IFX_LLI_MEGEN_WPAW_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.WPAW */
#define IFX_LLI_MEGEN_WPAW_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.WPAW */
#define IFX_LLI_MEGEN_WPAW_OFF (1u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.WPW */
#define IFX_LLI_MEGEN_WPW_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.WPW */
#define IFX_LLI_MEGEN_WPW_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.WPW */
#define IFX_LLI_MEGEN_WPW_OFF (2u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARVALID */
#define IFX_LLI_MEGEN_ARVALID_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARVALID */
#define IFX_LLI_MEGEN_ARVALID_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARVALID */
#define IFX_LLI_MEGEN_ARVALID_OFF (6u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARCTRL1 */
#define IFX_LLI_MEGEN_ARCTRL1_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARCTRL1 */
#define IFX_LLI_MEGEN_ARCTRL1_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARCTRL1 */
#define IFX_LLI_MEGEN_ARCTRL1_OFF (7u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARCTRL2 */
#define IFX_LLI_MEGEN_ARCTRL2_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARCTRL2 */
#define IFX_LLI_MEGEN_ARCTRL2_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARCTRL2 */
#define IFX_LLI_MEGEN_ARCTRL2_OFF (8u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARCTRL3 */
#define IFX_LLI_MEGEN_ARCTRL3_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARCTRL3 */
#define IFX_LLI_MEGEN_ARCTRL3_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARCTRL3 */
#define IFX_LLI_MEGEN_ARCTRL3_OFF (9u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARCTRL4 */
#define IFX_LLI_MEGEN_ARCTRL4_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARCTRL4 */
#define IFX_LLI_MEGEN_ARCTRL4_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARCTRL4 */
#define IFX_LLI_MEGEN_ARCTRL4_OFF (10u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARADDR1 */
#define IFX_LLI_MEGEN_ARADDR1_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARADDR1 */
#define IFX_LLI_MEGEN_ARADDR1_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARADDR1 */
#define IFX_LLI_MEGEN_ARADDR1_OFF (11u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARADDR2 */
#define IFX_LLI_MEGEN_ARADDR2_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARADDR2 */
#define IFX_LLI_MEGEN_ARADDR2_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARADDR2 */
#define IFX_LLI_MEGEN_ARADDR2_OFF (12u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARADDR3 */
#define IFX_LLI_MEGEN_ARADDR3_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARADDR3 */
#define IFX_LLI_MEGEN_ARADDR3_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARADDR3 */
#define IFX_LLI_MEGEN_ARADDR3_OFF (13u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.ARADDR4 */
#define IFX_LLI_MEGEN_ARADDR4_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.ARADDR4 */
#define IFX_LLI_MEGEN_ARADDR4_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.ARADDR4 */
#define IFX_LLI_MEGEN_ARADDR4_OFF (14u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWCTRL1 */
#define IFX_LLI_MEGEN_AWCTRL1_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWCTRL1 */
#define IFX_LLI_MEGEN_AWCTRL1_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWCTRL1 */
#define IFX_LLI_MEGEN_AWCTRL1_OFF (15u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWCTRL2 */
#define IFX_LLI_MEGEN_AWCTRL2_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWCTRL2 */
#define IFX_LLI_MEGEN_AWCTRL2_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWCTRL2 */
#define IFX_LLI_MEGEN_AWCTRL2_OFF (16u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWCTRL3 */
#define IFX_LLI_MEGEN_AWCTRL3_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWCTRL3 */
#define IFX_LLI_MEGEN_AWCTRL3_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWCTRL3 */
#define IFX_LLI_MEGEN_AWCTRL3_OFF (17u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWCTRL4 */
#define IFX_LLI_MEGEN_AWCTRL4_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWCTRL4 */
#define IFX_LLI_MEGEN_AWCTRL4_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWCTRL4 */
#define IFX_LLI_MEGEN_AWCTRL4_OFF (18u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWADDR1 */
#define IFX_LLI_MEGEN_AWADDR1_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWADDR1 */
#define IFX_LLI_MEGEN_AWADDR1_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWADDR1 */
#define IFX_LLI_MEGEN_AWADDR1_OFF (19u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWADDR2 */
#define IFX_LLI_MEGEN_AWADDR2_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWADDR2 */
#define IFX_LLI_MEGEN_AWADDR2_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWADDR2 */
#define IFX_LLI_MEGEN_AWADDR2_OFF (20u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWADDR3 */
#define IFX_LLI_MEGEN_AWADDR3_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWADDR3 */
#define IFX_LLI_MEGEN_AWADDR3_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWADDR3 */
#define IFX_LLI_MEGEN_AWADDR3_OFF (21u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWADDR4 */
#define IFX_LLI_MEGEN_AWADDR4_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWADDR4 */
#define IFX_LLI_MEGEN_AWADDR4_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWADDR4 */
#define IFX_LLI_MEGEN_AWADDR4_OFF (22u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.WCTRL1 */
#define IFX_LLI_MEGEN_WCTRL1_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.WCTRL1 */
#define IFX_LLI_MEGEN_WCTRL1_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.WCTRL1 */
#define IFX_LLI_MEGEN_WCTRL1_OFF (23u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.WCTRL2 */
#define IFX_LLI_MEGEN_WCTRL2_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.WCTRL2 */
#define IFX_LLI_MEGEN_WCTRL2_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.WCTRL2 */
#define IFX_LLI_MEGEN_WCTRL2_OFF (24u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.WCTRL3 */
#define IFX_LLI_MEGEN_WCTRL3_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.WCTRL3 */
#define IFX_LLI_MEGEN_WCTRL3_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.WCTRL3 */
#define IFX_LLI_MEGEN_WCTRL3_OFF (25u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.AWVALID */
#define IFX_LLI_MEGEN_AWVALID_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.AWVALID */
#define IFX_LLI_MEGEN_AWVALID_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.AWVALID */
#define IFX_LLI_MEGEN_AWVALID_OFF (26u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.RREADY */
#define IFX_LLI_MEGEN_RREADY_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.RREADY */
#define IFX_LLI_MEGEN_RREADY_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.RREADY */
#define IFX_LLI_MEGEN_RREADY_OFF (27u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.BREADY */
#define IFX_LLI_MEGEN_BREADY_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.BREADY */
#define IFX_LLI_MEGEN_BREADY_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.BREADY */
#define IFX_LLI_MEGEN_BREADY_OFF (28u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.WVALID */
#define IFX_LLI_MEGEN_WVALID_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.WVALID */
#define IFX_LLI_MEGEN_WVALID_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.WVALID */
#define IFX_LLI_MEGEN_WVALID_OFF (29u)

/** \brief Length for Ifx_LLI_MEGEN_Bits.WDATA */
#define IFX_LLI_MEGEN_WDATA_LEN (1u)

/** \brief Mask for Ifx_LLI_MEGEN_Bits.WDATA */
#define IFX_LLI_MEGEN_WDATA_MSK (0x1u)

/** \brief Offset for Ifx_LLI_MEGEN_Bits.WDATA */
#define IFX_LLI_MEGEN_WDATA_OFF (31u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.WPR */
#define IFX_LLI_SEGEN_WPR_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.WPR */
#define IFX_LLI_SEGEN_WPR_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.WPR */
#define IFX_LLI_SEGEN_WPR_OFF (0u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.WPWR */
#define IFX_LLI_SEGEN_WPWR_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.WPWR */
#define IFX_LLI_SEGEN_WPWR_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.WPWR */
#define IFX_LLI_SEGEN_WPWR_OFF (1u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.ARREADY */
#define IFX_LLI_SEGEN_ARREADY_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.ARREADY */
#define IFX_LLI_SEGEN_ARREADY_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.ARREADY */
#define IFX_LLI_SEGEN_ARREADY_OFF (6u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.AWREADY */
#define IFX_LLI_SEGEN_AWREADY_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.AWREADY */
#define IFX_LLI_SEGEN_AWREADY_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.AWREADY */
#define IFX_LLI_SEGEN_AWREADY_OFF (7u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.WREADY */
#define IFX_LLI_SEGEN_WREADY_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.WREADY */
#define IFX_LLI_SEGEN_WREADY_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.WREADY */
#define IFX_LLI_SEGEN_WREADY_OFF (8u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.RVALID */
#define IFX_LLI_SEGEN_RVALID_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.RVALID */
#define IFX_LLI_SEGEN_RVALID_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.RVALID */
#define IFX_LLI_SEGEN_RVALID_OFF (9u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.BVALID */
#define IFX_LLI_SEGEN_BVALID_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.BVALID */
#define IFX_LLI_SEGEN_BVALID_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.BVALID */
#define IFX_LLI_SEGEN_BVALID_OFF (10u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.RCTRL1 */
#define IFX_LLI_SEGEN_RCTRL1_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.RCTRL1 */
#define IFX_LLI_SEGEN_RCTRL1_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.RCTRL1 */
#define IFX_LLI_SEGEN_RCTRL1_OFF (11u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.RCTRL2 */
#define IFX_LLI_SEGEN_RCTRL2_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.RCTRL2 */
#define IFX_LLI_SEGEN_RCTRL2_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.RCTRL2 */
#define IFX_LLI_SEGEN_RCTRL2_OFF (12u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.BCTRL1 */
#define IFX_LLI_SEGEN_BCTRL1_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.BCTRL1 */
#define IFX_LLI_SEGEN_BCTRL1_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.BCTRL1 */
#define IFX_LLI_SEGEN_BCTRL1_OFF (13u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.BCTRL2 */
#define IFX_LLI_SEGEN_BCTRL2_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.BCTRL2 */
#define IFX_LLI_SEGEN_BCTRL2_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.BCTRL2 */
#define IFX_LLI_SEGEN_BCTRL2_OFF (14u)

/** \brief Length for Ifx_LLI_SEGEN_Bits.RDATA */
#define IFX_LLI_SEGEN_RDATA_LEN (1u)

/** \brief Mask for Ifx_LLI_SEGEN_Bits.RDATA */
#define IFX_LLI_SEGEN_RDATA_MSK (0x1u)

/** \brief Offset for Ifx_LLI_SEGEN_Bits.RDATA */
#define IFX_LLI_SEGEN_RDATA_OFF (19u)

/** \brief Length for Ifx_LLI_PROT_Bits.STATE */
#define IFX_LLI_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_LLI_PROT_Bits.STATE */
#define IFX_LLI_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_LLI_PROT_Bits.STATE */
#define IFX_LLI_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_LLI_PROT_Bits.SWEN */
#define IFX_LLI_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_LLI_PROT_Bits.SWEN */
#define IFX_LLI_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_LLI_PROT_Bits.SWEN */
#define IFX_LLI_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_LLI_PROT_Bits.VM */
#define IFX_LLI_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_LLI_PROT_Bits.VM */
#define IFX_LLI_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_LLI_PROT_Bits.VM */
#define IFX_LLI_PROT_VM_OFF (16u)

/** \brief Length for Ifx_LLI_PROT_Bits.VMEN */
#define IFX_LLI_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_LLI_PROT_Bits.VMEN */
#define IFX_LLI_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_LLI_PROT_Bits.VMEN */
#define IFX_LLI_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_LLI_PROT_Bits.PRS */
#define IFX_LLI_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_LLI_PROT_Bits.PRS */
#define IFX_LLI_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_LLI_PROT_Bits.PRS */
#define IFX_LLI_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_LLI_PROT_Bits.PRSEN */
#define IFX_LLI_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_LLI_PROT_Bits.PRSEN */
#define IFX_LLI_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_LLI_PROT_Bits.PRSEN */
#define IFX_LLI_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_LLI_PROT_Bits.TAGID */
#define IFX_LLI_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_LLI_PROT_Bits.TAGID */
#define IFX_LLI_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_LLI_PROT_Bits.TAGID */
#define IFX_LLI_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_LLI_PROT_Bits.ODEF */
#define IFX_LLI_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_LLI_PROT_Bits.ODEF */
#define IFX_LLI_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_LLI_PROT_Bits.ODEF */
#define IFX_LLI_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_LLI_PROT_Bits.OWEN */
#define IFX_LLI_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_LLI_PROT_Bits.OWEN */
#define IFX_LLI_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_LLI_PROT_Bits.OWEN */
#define IFX_LLI_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN00 */
#define IFX_LLI_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN00 */
#define IFX_LLI_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN00 */
#define IFX_LLI_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN01 */
#define IFX_LLI_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN01 */
#define IFX_LLI_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN01 */
#define IFX_LLI_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN02 */
#define IFX_LLI_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN02 */
#define IFX_LLI_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN02 */
#define IFX_LLI_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN03 */
#define IFX_LLI_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN03 */
#define IFX_LLI_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN03 */
#define IFX_LLI_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN04 */
#define IFX_LLI_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN04 */
#define IFX_LLI_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN04 */
#define IFX_LLI_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN05 */
#define IFX_LLI_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN05 */
#define IFX_LLI_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN05 */
#define IFX_LLI_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN06 */
#define IFX_LLI_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN06 */
#define IFX_LLI_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN06 */
#define IFX_LLI_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN07 */
#define IFX_LLI_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN07 */
#define IFX_LLI_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN07 */
#define IFX_LLI_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN08 */
#define IFX_LLI_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN08 */
#define IFX_LLI_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN08 */
#define IFX_LLI_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN09 */
#define IFX_LLI_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN09 */
#define IFX_LLI_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN09 */
#define IFX_LLI_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN10 */
#define IFX_LLI_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN10 */
#define IFX_LLI_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN10 */
#define IFX_LLI_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN11 */
#define IFX_LLI_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN11 */
#define IFX_LLI_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN11 */
#define IFX_LLI_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN12 */
#define IFX_LLI_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN12 */
#define IFX_LLI_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN12 */
#define IFX_LLI_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN13 */
#define IFX_LLI_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN13 */
#define IFX_LLI_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN13 */
#define IFX_LLI_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN14 */
#define IFX_LLI_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN14 */
#define IFX_LLI_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN14 */
#define IFX_LLI_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN15 */
#define IFX_LLI_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN15 */
#define IFX_LLI_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN15 */
#define IFX_LLI_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN16 */
#define IFX_LLI_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN16 */
#define IFX_LLI_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN16 */
#define IFX_LLI_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN17 */
#define IFX_LLI_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN17 */
#define IFX_LLI_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN17 */
#define IFX_LLI_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN18 */
#define IFX_LLI_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN18 */
#define IFX_LLI_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN18 */
#define IFX_LLI_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN19 */
#define IFX_LLI_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN19 */
#define IFX_LLI_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN19 */
#define IFX_LLI_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN20 */
#define IFX_LLI_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN20 */
#define IFX_LLI_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN20 */
#define IFX_LLI_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN21 */
#define IFX_LLI_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN21 */
#define IFX_LLI_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN21 */
#define IFX_LLI_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN22 */
#define IFX_LLI_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN22 */
#define IFX_LLI_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN22 */
#define IFX_LLI_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN23 */
#define IFX_LLI_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN23 */
#define IFX_LLI_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN23 */
#define IFX_LLI_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN24 */
#define IFX_LLI_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN24 */
#define IFX_LLI_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN24 */
#define IFX_LLI_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN25 */
#define IFX_LLI_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN25 */
#define IFX_LLI_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN25 */
#define IFX_LLI_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN26 */
#define IFX_LLI_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN26 */
#define IFX_LLI_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN26 */
#define IFX_LLI_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN27 */
#define IFX_LLI_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN27 */
#define IFX_LLI_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN27 */
#define IFX_LLI_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN28 */
#define IFX_LLI_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN28 */
#define IFX_LLI_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN28 */
#define IFX_LLI_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN29 */
#define IFX_LLI_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN29 */
#define IFX_LLI_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN29 */
#define IFX_LLI_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN30 */
#define IFX_LLI_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN30 */
#define IFX_LLI_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN30 */
#define IFX_LLI_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_LLI_ACCEN_WRA_Bits.EN31 */
#define IFX_LLI_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRA_Bits.EN31 */
#define IFX_LLI_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRA_Bits.EN31 */
#define IFX_LLI_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN32 */
#define IFX_LLI_ACCEN_WRB_EN32_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN32 */
#define IFX_LLI_ACCEN_WRB_EN32_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN32 */
#define IFX_LLI_ACCEN_WRB_EN32_OFF (0u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN33 */
#define IFX_LLI_ACCEN_WRB_EN33_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN33 */
#define IFX_LLI_ACCEN_WRB_EN33_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN33 */
#define IFX_LLI_ACCEN_WRB_EN33_OFF (1u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN34 */
#define IFX_LLI_ACCEN_WRB_EN34_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN34 */
#define IFX_LLI_ACCEN_WRB_EN34_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN34 */
#define IFX_LLI_ACCEN_WRB_EN34_OFF (2u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN35 */
#define IFX_LLI_ACCEN_WRB_EN35_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN35 */
#define IFX_LLI_ACCEN_WRB_EN35_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN35 */
#define IFX_LLI_ACCEN_WRB_EN35_OFF (3u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN36 */
#define IFX_LLI_ACCEN_WRB_EN36_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN36 */
#define IFX_LLI_ACCEN_WRB_EN36_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN36 */
#define IFX_LLI_ACCEN_WRB_EN36_OFF (4u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN37 */
#define IFX_LLI_ACCEN_WRB_EN37_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN37 */
#define IFX_LLI_ACCEN_WRB_EN37_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN37 */
#define IFX_LLI_ACCEN_WRB_EN37_OFF (5u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN38 */
#define IFX_LLI_ACCEN_WRB_EN38_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN38 */
#define IFX_LLI_ACCEN_WRB_EN38_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN38 */
#define IFX_LLI_ACCEN_WRB_EN38_OFF (6u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN39 */
#define IFX_LLI_ACCEN_WRB_EN39_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN39 */
#define IFX_LLI_ACCEN_WRB_EN39_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN39 */
#define IFX_LLI_ACCEN_WRB_EN39_OFF (7u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN40 */
#define IFX_LLI_ACCEN_WRB_EN40_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN40 */
#define IFX_LLI_ACCEN_WRB_EN40_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN40 */
#define IFX_LLI_ACCEN_WRB_EN40_OFF (8u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN41 */
#define IFX_LLI_ACCEN_WRB_EN41_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN41 */
#define IFX_LLI_ACCEN_WRB_EN41_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN41 */
#define IFX_LLI_ACCEN_WRB_EN41_OFF (9u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN42 */
#define IFX_LLI_ACCEN_WRB_EN42_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN42 */
#define IFX_LLI_ACCEN_WRB_EN42_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN42 */
#define IFX_LLI_ACCEN_WRB_EN42_OFF (10u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN43 */
#define IFX_LLI_ACCEN_WRB_EN43_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN43 */
#define IFX_LLI_ACCEN_WRB_EN43_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN43 */
#define IFX_LLI_ACCEN_WRB_EN43_OFF (11u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN44 */
#define IFX_LLI_ACCEN_WRB_EN44_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN44 */
#define IFX_LLI_ACCEN_WRB_EN44_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN44 */
#define IFX_LLI_ACCEN_WRB_EN44_OFF (12u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN45 */
#define IFX_LLI_ACCEN_WRB_EN45_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN45 */
#define IFX_LLI_ACCEN_WRB_EN45_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN45 */
#define IFX_LLI_ACCEN_WRB_EN45_OFF (13u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN46 */
#define IFX_LLI_ACCEN_WRB_EN46_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN46 */
#define IFX_LLI_ACCEN_WRB_EN46_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN46 */
#define IFX_LLI_ACCEN_WRB_EN46_OFF (14u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN47 */
#define IFX_LLI_ACCEN_WRB_EN47_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN47 */
#define IFX_LLI_ACCEN_WRB_EN47_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN47 */
#define IFX_LLI_ACCEN_WRB_EN47_OFF (15u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN48 */
#define IFX_LLI_ACCEN_WRB_EN48_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN48 */
#define IFX_LLI_ACCEN_WRB_EN48_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN48 */
#define IFX_LLI_ACCEN_WRB_EN48_OFF (16u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN49 */
#define IFX_LLI_ACCEN_WRB_EN49_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN49 */
#define IFX_LLI_ACCEN_WRB_EN49_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN49 */
#define IFX_LLI_ACCEN_WRB_EN49_OFF (17u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN50 */
#define IFX_LLI_ACCEN_WRB_EN50_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN50 */
#define IFX_LLI_ACCEN_WRB_EN50_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN50 */
#define IFX_LLI_ACCEN_WRB_EN50_OFF (18u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN51 */
#define IFX_LLI_ACCEN_WRB_EN51_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN51 */
#define IFX_LLI_ACCEN_WRB_EN51_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN51 */
#define IFX_LLI_ACCEN_WRB_EN51_OFF (19u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN52 */
#define IFX_LLI_ACCEN_WRB_EN52_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN52 */
#define IFX_LLI_ACCEN_WRB_EN52_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN52 */
#define IFX_LLI_ACCEN_WRB_EN52_OFF (20u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN53 */
#define IFX_LLI_ACCEN_WRB_EN53_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN53 */
#define IFX_LLI_ACCEN_WRB_EN53_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN53 */
#define IFX_LLI_ACCEN_WRB_EN53_OFF (21u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN54 */
#define IFX_LLI_ACCEN_WRB_EN54_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN54 */
#define IFX_LLI_ACCEN_WRB_EN54_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN54 */
#define IFX_LLI_ACCEN_WRB_EN54_OFF (22u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN55 */
#define IFX_LLI_ACCEN_WRB_EN55_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN55 */
#define IFX_LLI_ACCEN_WRB_EN55_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN55 */
#define IFX_LLI_ACCEN_WRB_EN55_OFF (23u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN56 */
#define IFX_LLI_ACCEN_WRB_EN56_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN56 */
#define IFX_LLI_ACCEN_WRB_EN56_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN56 */
#define IFX_LLI_ACCEN_WRB_EN56_OFF (24u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN57 */
#define IFX_LLI_ACCEN_WRB_EN57_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN57 */
#define IFX_LLI_ACCEN_WRB_EN57_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN57 */
#define IFX_LLI_ACCEN_WRB_EN57_OFF (25u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN58 */
#define IFX_LLI_ACCEN_WRB_EN58_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN58 */
#define IFX_LLI_ACCEN_WRB_EN58_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN58 */
#define IFX_LLI_ACCEN_WRB_EN58_OFF (26u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN59 */
#define IFX_LLI_ACCEN_WRB_EN59_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN59 */
#define IFX_LLI_ACCEN_WRB_EN59_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN59 */
#define IFX_LLI_ACCEN_WRB_EN59_OFF (27u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN60 */
#define IFX_LLI_ACCEN_WRB_EN60_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN60 */
#define IFX_LLI_ACCEN_WRB_EN60_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN60 */
#define IFX_LLI_ACCEN_WRB_EN60_OFF (28u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN61 */
#define IFX_LLI_ACCEN_WRB_EN61_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN61 */
#define IFX_LLI_ACCEN_WRB_EN61_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN61 */
#define IFX_LLI_ACCEN_WRB_EN61_OFF (29u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN62 */
#define IFX_LLI_ACCEN_WRB_EN62_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN62 */
#define IFX_LLI_ACCEN_WRB_EN62_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN62 */
#define IFX_LLI_ACCEN_WRB_EN62_OFF (30u)

/** \brief Length for Ifx_LLI_ACCEN_WRB_Bits.EN63 */
#define IFX_LLI_ACCEN_WRB_EN63_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_WRB_Bits.EN63 */
#define IFX_LLI_ACCEN_WRB_EN63_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_WRB_Bits.EN63 */
#define IFX_LLI_ACCEN_WRB_EN63_OFF (31u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN00 */
#define IFX_LLI_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN00 */
#define IFX_LLI_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN00 */
#define IFX_LLI_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN01 */
#define IFX_LLI_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN01 */
#define IFX_LLI_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN01 */
#define IFX_LLI_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN02 */
#define IFX_LLI_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN02 */
#define IFX_LLI_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN02 */
#define IFX_LLI_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN03 */
#define IFX_LLI_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN03 */
#define IFX_LLI_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN03 */
#define IFX_LLI_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN04 */
#define IFX_LLI_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN04 */
#define IFX_LLI_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN04 */
#define IFX_LLI_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN05 */
#define IFX_LLI_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN05 */
#define IFX_LLI_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN05 */
#define IFX_LLI_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN06 */
#define IFX_LLI_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN06 */
#define IFX_LLI_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN06 */
#define IFX_LLI_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN07 */
#define IFX_LLI_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN07 */
#define IFX_LLI_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN07 */
#define IFX_LLI_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN08 */
#define IFX_LLI_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN08 */
#define IFX_LLI_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN08 */
#define IFX_LLI_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN09 */
#define IFX_LLI_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN09 */
#define IFX_LLI_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN09 */
#define IFX_LLI_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN10 */
#define IFX_LLI_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN10 */
#define IFX_LLI_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN10 */
#define IFX_LLI_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN11 */
#define IFX_LLI_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN11 */
#define IFX_LLI_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN11 */
#define IFX_LLI_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN12 */
#define IFX_LLI_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN12 */
#define IFX_LLI_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN12 */
#define IFX_LLI_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN13 */
#define IFX_LLI_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN13 */
#define IFX_LLI_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN13 */
#define IFX_LLI_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN14 */
#define IFX_LLI_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN14 */
#define IFX_LLI_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN14 */
#define IFX_LLI_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN15 */
#define IFX_LLI_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN15 */
#define IFX_LLI_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN15 */
#define IFX_LLI_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN16 */
#define IFX_LLI_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN16 */
#define IFX_LLI_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN16 */
#define IFX_LLI_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN17 */
#define IFX_LLI_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN17 */
#define IFX_LLI_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN17 */
#define IFX_LLI_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN18 */
#define IFX_LLI_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN18 */
#define IFX_LLI_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN18 */
#define IFX_LLI_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN19 */
#define IFX_LLI_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN19 */
#define IFX_LLI_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN19 */
#define IFX_LLI_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN20 */
#define IFX_LLI_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN20 */
#define IFX_LLI_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN20 */
#define IFX_LLI_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN21 */
#define IFX_LLI_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN21 */
#define IFX_LLI_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN21 */
#define IFX_LLI_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN22 */
#define IFX_LLI_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN22 */
#define IFX_LLI_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN22 */
#define IFX_LLI_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN23 */
#define IFX_LLI_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN23 */
#define IFX_LLI_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN23 */
#define IFX_LLI_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN24 */
#define IFX_LLI_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN24 */
#define IFX_LLI_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN24 */
#define IFX_LLI_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN25 */
#define IFX_LLI_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN25 */
#define IFX_LLI_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN25 */
#define IFX_LLI_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN26 */
#define IFX_LLI_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN26 */
#define IFX_LLI_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN26 */
#define IFX_LLI_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN27 */
#define IFX_LLI_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN27 */
#define IFX_LLI_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN27 */
#define IFX_LLI_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN28 */
#define IFX_LLI_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN28 */
#define IFX_LLI_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN28 */
#define IFX_LLI_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN29 */
#define IFX_LLI_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN29 */
#define IFX_LLI_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN29 */
#define IFX_LLI_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN30 */
#define IFX_LLI_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN30 */
#define IFX_LLI_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN30 */
#define IFX_LLI_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_LLI_ACCEN_RDA_Bits.EN31 */
#define IFX_LLI_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDA_Bits.EN31 */
#define IFX_LLI_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDA_Bits.EN31 */
#define IFX_LLI_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN32 */
#define IFX_LLI_ACCEN_RDB_EN32_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN32 */
#define IFX_LLI_ACCEN_RDB_EN32_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN32 */
#define IFX_LLI_ACCEN_RDB_EN32_OFF (0u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN33 */
#define IFX_LLI_ACCEN_RDB_EN33_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN33 */
#define IFX_LLI_ACCEN_RDB_EN33_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN33 */
#define IFX_LLI_ACCEN_RDB_EN33_OFF (1u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN34 */
#define IFX_LLI_ACCEN_RDB_EN34_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN34 */
#define IFX_LLI_ACCEN_RDB_EN34_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN34 */
#define IFX_LLI_ACCEN_RDB_EN34_OFF (2u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN35 */
#define IFX_LLI_ACCEN_RDB_EN35_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN35 */
#define IFX_LLI_ACCEN_RDB_EN35_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN35 */
#define IFX_LLI_ACCEN_RDB_EN35_OFF (3u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN36 */
#define IFX_LLI_ACCEN_RDB_EN36_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN36 */
#define IFX_LLI_ACCEN_RDB_EN36_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN36 */
#define IFX_LLI_ACCEN_RDB_EN36_OFF (4u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN37 */
#define IFX_LLI_ACCEN_RDB_EN37_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN37 */
#define IFX_LLI_ACCEN_RDB_EN37_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN37 */
#define IFX_LLI_ACCEN_RDB_EN37_OFF (5u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN38 */
#define IFX_LLI_ACCEN_RDB_EN38_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN38 */
#define IFX_LLI_ACCEN_RDB_EN38_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN38 */
#define IFX_LLI_ACCEN_RDB_EN38_OFF (6u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN39 */
#define IFX_LLI_ACCEN_RDB_EN39_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN39 */
#define IFX_LLI_ACCEN_RDB_EN39_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN39 */
#define IFX_LLI_ACCEN_RDB_EN39_OFF (7u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN40 */
#define IFX_LLI_ACCEN_RDB_EN40_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN40 */
#define IFX_LLI_ACCEN_RDB_EN40_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN40 */
#define IFX_LLI_ACCEN_RDB_EN40_OFF (8u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN41 */
#define IFX_LLI_ACCEN_RDB_EN41_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN41 */
#define IFX_LLI_ACCEN_RDB_EN41_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN41 */
#define IFX_LLI_ACCEN_RDB_EN41_OFF (9u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN42 */
#define IFX_LLI_ACCEN_RDB_EN42_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN42 */
#define IFX_LLI_ACCEN_RDB_EN42_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN42 */
#define IFX_LLI_ACCEN_RDB_EN42_OFF (10u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN43 */
#define IFX_LLI_ACCEN_RDB_EN43_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN43 */
#define IFX_LLI_ACCEN_RDB_EN43_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN43 */
#define IFX_LLI_ACCEN_RDB_EN43_OFF (11u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN44 */
#define IFX_LLI_ACCEN_RDB_EN44_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN44 */
#define IFX_LLI_ACCEN_RDB_EN44_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN44 */
#define IFX_LLI_ACCEN_RDB_EN44_OFF (12u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN45 */
#define IFX_LLI_ACCEN_RDB_EN45_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN45 */
#define IFX_LLI_ACCEN_RDB_EN45_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN45 */
#define IFX_LLI_ACCEN_RDB_EN45_OFF (13u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN46 */
#define IFX_LLI_ACCEN_RDB_EN46_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN46 */
#define IFX_LLI_ACCEN_RDB_EN46_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN46 */
#define IFX_LLI_ACCEN_RDB_EN46_OFF (14u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN47 */
#define IFX_LLI_ACCEN_RDB_EN47_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN47 */
#define IFX_LLI_ACCEN_RDB_EN47_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN47 */
#define IFX_LLI_ACCEN_RDB_EN47_OFF (15u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN48 */
#define IFX_LLI_ACCEN_RDB_EN48_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN48 */
#define IFX_LLI_ACCEN_RDB_EN48_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN48 */
#define IFX_LLI_ACCEN_RDB_EN48_OFF (16u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN49 */
#define IFX_LLI_ACCEN_RDB_EN49_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN49 */
#define IFX_LLI_ACCEN_RDB_EN49_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN49 */
#define IFX_LLI_ACCEN_RDB_EN49_OFF (17u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN50 */
#define IFX_LLI_ACCEN_RDB_EN50_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN50 */
#define IFX_LLI_ACCEN_RDB_EN50_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN50 */
#define IFX_LLI_ACCEN_RDB_EN50_OFF (18u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN51 */
#define IFX_LLI_ACCEN_RDB_EN51_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN51 */
#define IFX_LLI_ACCEN_RDB_EN51_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN51 */
#define IFX_LLI_ACCEN_RDB_EN51_OFF (19u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN52 */
#define IFX_LLI_ACCEN_RDB_EN52_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN52 */
#define IFX_LLI_ACCEN_RDB_EN52_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN52 */
#define IFX_LLI_ACCEN_RDB_EN52_OFF (20u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN53 */
#define IFX_LLI_ACCEN_RDB_EN53_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN53 */
#define IFX_LLI_ACCEN_RDB_EN53_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN53 */
#define IFX_LLI_ACCEN_RDB_EN53_OFF (21u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN54 */
#define IFX_LLI_ACCEN_RDB_EN54_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN54 */
#define IFX_LLI_ACCEN_RDB_EN54_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN54 */
#define IFX_LLI_ACCEN_RDB_EN54_OFF (22u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN55 */
#define IFX_LLI_ACCEN_RDB_EN55_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN55 */
#define IFX_LLI_ACCEN_RDB_EN55_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN55 */
#define IFX_LLI_ACCEN_RDB_EN55_OFF (23u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN56 */
#define IFX_LLI_ACCEN_RDB_EN56_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN56 */
#define IFX_LLI_ACCEN_RDB_EN56_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN56 */
#define IFX_LLI_ACCEN_RDB_EN56_OFF (24u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN57 */
#define IFX_LLI_ACCEN_RDB_EN57_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN57 */
#define IFX_LLI_ACCEN_RDB_EN57_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN57 */
#define IFX_LLI_ACCEN_RDB_EN57_OFF (25u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN58 */
#define IFX_LLI_ACCEN_RDB_EN58_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN58 */
#define IFX_LLI_ACCEN_RDB_EN58_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN58 */
#define IFX_LLI_ACCEN_RDB_EN58_OFF (26u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN59 */
#define IFX_LLI_ACCEN_RDB_EN59_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN59 */
#define IFX_LLI_ACCEN_RDB_EN59_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN59 */
#define IFX_LLI_ACCEN_RDB_EN59_OFF (27u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN60 */
#define IFX_LLI_ACCEN_RDB_EN60_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN60 */
#define IFX_LLI_ACCEN_RDB_EN60_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN60 */
#define IFX_LLI_ACCEN_RDB_EN60_OFF (28u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN61 */
#define IFX_LLI_ACCEN_RDB_EN61_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN61 */
#define IFX_LLI_ACCEN_RDB_EN61_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN61 */
#define IFX_LLI_ACCEN_RDB_EN61_OFF (29u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN62 */
#define IFX_LLI_ACCEN_RDB_EN62_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN62 */
#define IFX_LLI_ACCEN_RDB_EN62_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN62 */
#define IFX_LLI_ACCEN_RDB_EN62_OFF (30u)

/** \brief Length for Ifx_LLI_ACCEN_RDB_Bits.EN63 */
#define IFX_LLI_ACCEN_RDB_EN63_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_RDB_Bits.EN63 */
#define IFX_LLI_ACCEN_RDB_EN63_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_RDB_Bits.EN63 */
#define IFX_LLI_ACCEN_RDB_EN63_OFF (31u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.RD00 */
#define IFX_LLI_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.RD00 */
#define IFX_LLI_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.RD00 */
#define IFX_LLI_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.RD01 */
#define IFX_LLI_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.RD01 */
#define IFX_LLI_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.RD01 */
#define IFX_LLI_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.RD02 */
#define IFX_LLI_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.RD02 */
#define IFX_LLI_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.RD02 */
#define IFX_LLI_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.RD03 */
#define IFX_LLI_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.RD03 */
#define IFX_LLI_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.RD03 */
#define IFX_LLI_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.RD04 */
#define IFX_LLI_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.RD04 */
#define IFX_LLI_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.RD04 */
#define IFX_LLI_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.RD05 */
#define IFX_LLI_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.RD05 */
#define IFX_LLI_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.RD05 */
#define IFX_LLI_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.RD06 */
#define IFX_LLI_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.RD06 */
#define IFX_LLI_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.RD06 */
#define IFX_LLI_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.RD07 */
#define IFX_LLI_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.RD07 */
#define IFX_LLI_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.RD07 */
#define IFX_LLI_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.WR00 */
#define IFX_LLI_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.WR00 */
#define IFX_LLI_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.WR00 */
#define IFX_LLI_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.WR01 */
#define IFX_LLI_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.WR01 */
#define IFX_LLI_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.WR01 */
#define IFX_LLI_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.WR02 */
#define IFX_LLI_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.WR02 */
#define IFX_LLI_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.WR02 */
#define IFX_LLI_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.WR03 */
#define IFX_LLI_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.WR03 */
#define IFX_LLI_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.WR03 */
#define IFX_LLI_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.WR04 */
#define IFX_LLI_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.WR04 */
#define IFX_LLI_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.WR04 */
#define IFX_LLI_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.WR05 */
#define IFX_LLI_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.WR05 */
#define IFX_LLI_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.WR05 */
#define IFX_LLI_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.WR06 */
#define IFX_LLI_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.WR06 */
#define IFX_LLI_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.WR06 */
#define IFX_LLI_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_LLI_ACCEN_VM_Bits.WR07 */
#define IFX_LLI_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_VM_Bits.WR07 */
#define IFX_LLI_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_VM_Bits.WR07 */
#define IFX_LLI_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.RD00 */
#define IFX_LLI_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.RD00 */
#define IFX_LLI_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.RD00 */
#define IFX_LLI_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.RD01 */
#define IFX_LLI_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.RD01 */
#define IFX_LLI_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.RD01 */
#define IFX_LLI_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.RD02 */
#define IFX_LLI_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.RD02 */
#define IFX_LLI_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.RD02 */
#define IFX_LLI_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.RD03 */
#define IFX_LLI_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.RD03 */
#define IFX_LLI_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.RD03 */
#define IFX_LLI_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.RD04 */
#define IFX_LLI_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.RD04 */
#define IFX_LLI_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.RD04 */
#define IFX_LLI_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.RD05 */
#define IFX_LLI_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.RD05 */
#define IFX_LLI_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.RD05 */
#define IFX_LLI_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.RD06 */
#define IFX_LLI_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.RD06 */
#define IFX_LLI_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.RD06 */
#define IFX_LLI_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.RD07 */
#define IFX_LLI_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.RD07 */
#define IFX_LLI_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.RD07 */
#define IFX_LLI_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.WR00 */
#define IFX_LLI_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.WR00 */
#define IFX_LLI_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.WR00 */
#define IFX_LLI_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.WR01 */
#define IFX_LLI_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.WR01 */
#define IFX_LLI_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.WR01 */
#define IFX_LLI_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.WR02 */
#define IFX_LLI_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.WR02 */
#define IFX_LLI_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.WR02 */
#define IFX_LLI_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.WR03 */
#define IFX_LLI_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.WR03 */
#define IFX_LLI_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.WR03 */
#define IFX_LLI_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.WR04 */
#define IFX_LLI_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.WR04 */
#define IFX_LLI_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.WR04 */
#define IFX_LLI_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.WR05 */
#define IFX_LLI_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.WR05 */
#define IFX_LLI_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.WR05 */
#define IFX_LLI_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.WR06 */
#define IFX_LLI_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.WR06 */
#define IFX_LLI_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.WR06 */
#define IFX_LLI_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_LLI_ACCEN_PRS_Bits.WR07 */
#define IFX_LLI_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_LLI_ACCEN_PRS_Bits.WR07 */
#define IFX_LLI_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_LLI_ACCEN_PRS_Bits.WR07 */
#define IFX_LLI_ACCEN_PRS_WR07_OFF (23u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXLLI_BF_H */
