-makelib ies/xil_defaultlib \
  "../../../../Visualisatiom.srcs/sources_1/ip/vga_0/vga_0_sim_netlist.vhdl" \
-endlib

