<stg><name>dec_MIMD_Pipeline_VITIS_LOOP_96_1</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln96 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i10:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.i10:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i10:2 %icmp_ln96 = icmp_eq  i6 %i_1, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i10:3 %add_ln96 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i10:4 %br_ln96 = br i1 %icmp_ln96, void %for.inc.i10.split, void %output.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i10.split:0 %zext_ln96 = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i10.split:4 %data_result_addr = getelementptr i32 %data_result, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="data_result_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i10.split:5 %data_result_load = load i6 %data_result_addr

]]></Node>
<StgValue><ssdm name="data_result_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.i10.split:6 %shl_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i10.split:7 %zext_ln97 = zext i8 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i10.split:8 %add_ln97 = add i64 %zext_ln97, i64 %c_read

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i10.split:9 %trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln97, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i10.split:10 %sext_ln97 = sext i62 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i10.split:11 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln97

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i10.split:15 %store_ln96 = store i6 %add_ln96, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i10.split:5 %data_result_load = load i6 %data_result_addr

]]></Node>
<StgValue><ssdm name="data_result_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i10.split:12 %gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i10.split:13 %write_ln97 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr, i32 %data_result_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln97"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="34" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i10.split:14 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i10.split:14 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="36" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i10.split:14 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="37" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i10.split:14 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
output.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i10.split:1 %specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln96"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i10.split:2 %speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln96"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i10.split:3 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i10.split:14 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i10.split:16 %br_ln96 = br void %for.inc.i10

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="gmem2" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/></StgValue>
</port>
<port id="66" name="data_result" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_result"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="StgValue_68" to="i" fromId="68" toId="11">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="gmem2" to="specinterface_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="74" from="empty" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="84" from="empty_4" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="86" from="empty_2" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.i64" to="c_read" fromId="98" toId="13">
</dataflow>
<dataflow id="100" from="c" to="c_read" fromId="67" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_101" to="store_ln96" fromId="101" toId="14">
</dataflow>
<dataflow id="103" from="i" to="store_ln96" fromId="11" toId="14">
</dataflow>
<dataflow id="104" from="i" to="i_1" fromId="11" toId="16">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="gmem2" to="specbitsmap_ln0" fromId="65" toId="17">
</dataflow>
<dataflow id="108" from="i_1" to="icmp_ln96" fromId="16" toId="18">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln96" fromId="109" toId="18">
</dataflow>
<dataflow id="111" from="i_1" to="add_ln96" fromId="16" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_112" to="add_ln96" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="icmp_ln96" to="br_ln96" fromId="18" toId="20">
</dataflow>
<dataflow id="115" from="i_1" to="zext_ln96" fromId="16" toId="21">
</dataflow>
<dataflow id="116" from="data_result" to="data_result_addr" fromId="66" toId="22">
</dataflow>
<dataflow id="118" from="StgValue_117" to="data_result_addr" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="zext_ln96" to="data_result_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="120" from="data_result_addr" to="data_result_load" fromId="22" toId="23">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln5" fromId="121" toId="24">
</dataflow>
<dataflow id="123" from="i_1" to="shl_ln5" fromId="16" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_124" to="shl_ln5" fromId="124" toId="24">
</dataflow>
<dataflow id="126" from="shl_ln5" to="zext_ln97" fromId="24" toId="25">
</dataflow>
<dataflow id="127" from="zext_ln97" to="add_ln97" fromId="25" toId="26">
</dataflow>
<dataflow id="128" from="c_read" to="add_ln97" fromId="13" toId="26">
</dataflow>
<dataflow id="130" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln8" fromId="129" toId="27">
</dataflow>
<dataflow id="131" from="add_ln97" to="trunc_ln8" fromId="26" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_132" to="trunc_ln8" fromId="132" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_134" to="trunc_ln8" fromId="134" toId="27">
</dataflow>
<dataflow id="136" from="trunc_ln8" to="sext_ln97" fromId="27" toId="28">
</dataflow>
<dataflow id="137" from="gmem2" to="gmem2_addr" fromId="65" toId="29">
</dataflow>
<dataflow id="138" from="sext_ln97" to="gmem2_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="139" from="add_ln96" to="store_ln96" fromId="19" toId="30">
</dataflow>
<dataflow id="140" from="i" to="store_ln96" fromId="11" toId="30">
</dataflow>
<dataflow id="141" from="data_result_addr" to="data_result_load" fromId="22" toId="31">
</dataflow>
<dataflow id="143" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem2_addr_req" fromId="142" toId="32">
</dataflow>
<dataflow id="144" from="gmem2_addr" to="gmem2_addr_req" fromId="29" toId="32">
</dataflow>
<dataflow id="145" from="StgValue_68" to="gmem2_addr_req" fromId="68" toId="32">
</dataflow>
<dataflow id="147" from="_ssdm_op_Write.m_axi.volatile.i32P1A" to="write_ln97" fromId="146" toId="33">
</dataflow>
<dataflow id="148" from="gmem2_addr" to="write_ln97" fromId="29" toId="33">
</dataflow>
<dataflow id="149" from="data_result_load" to="write_ln97" fromId="31" toId="33">
</dataflow>
<dataflow id="151" from="StgValue_150" to="write_ln97" fromId="150" toId="33">
</dataflow>
<dataflow id="153" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="152" toId="34">
</dataflow>
<dataflow id="154" from="gmem2_addr" to="gmem2_addr_resp" fromId="29" toId="34">
</dataflow>
<dataflow id="155" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="152" toId="35">
</dataflow>
<dataflow id="156" from="gmem2_addr" to="gmem2_addr_resp" fromId="29" toId="35">
</dataflow>
<dataflow id="157" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="152" toId="36">
</dataflow>
<dataflow id="158" from="gmem2_addr" to="gmem2_addr_resp" fromId="29" toId="36">
</dataflow>
<dataflow id="159" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="152" toId="37">
</dataflow>
<dataflow id="160" from="gmem2_addr" to="gmem2_addr_resp" fromId="29" toId="37">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecPipeline" to="specpipeline_ln96" fromId="161" toId="38">
</dataflow>
<dataflow id="163" from="StgValue_95" to="specpipeline_ln96" fromId="95" toId="38">
</dataflow>
<dataflow id="164" from="StgValue_75" to="specpipeline_ln96" fromId="75" toId="38">
</dataflow>
<dataflow id="165" from="StgValue_75" to="specpipeline_ln96" fromId="75" toId="38">
</dataflow>
<dataflow id="166" from="StgValue_75" to="specpipeline_ln96" fromId="75" toId="38">
</dataflow>
<dataflow id="167" from="empty_0" to="specpipeline_ln96" fromId="78" toId="38">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln96" fromId="168" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_170" to="speclooptripcount_ln96" fromId="170" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_170" to="speclooptripcount_ln96" fromId="170" toId="39">
</dataflow>
<dataflow id="173" from="StgValue_170" to="speclooptripcount_ln96" fromId="170" toId="39">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecLoopName" to="specloopname_ln96" fromId="174" toId="40">
</dataflow>
<dataflow id="177" from="empty_16" to="specloopname_ln96" fromId="176" toId="40">
</dataflow>
<dataflow id="178" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="152" toId="41">
</dataflow>
<dataflow id="179" from="gmem2_addr" to="gmem2_addr_resp" fromId="29" toId="41">
</dataflow>
<dataflow id="180" from="icmp_ln96" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="181" from="icmp_ln96" to="StgValue_8" fromId="18" toId="8">
</dataflow>
</dataflows>


</stg>
