;redcode
;assert 1
	SPL 0, <502
	CMP -201, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-30
	SUB -1, <-30
	DJN -2, @-20
	SPL 0, <502
	SUB @121, 103
	SUB -127, 100
	ADD #6, -56
	SUB 12, @10
	JMN 121, 103
	DJN -2, @-20
	SUB @121, 103
	SUB @0, @2
	SPL <300, 90
	MOV #106, 12
	SUB @121, 103
	CMP <121, 103
	SUB @121, 103
	SLT -30, 9
	SUB @122, 103
	ADD -1, <-30
	SUB 12, @10
	JMN 12, #10
	SUB @121, 103
	ADD #6, -56
	ADD 501, 20
	CMP <121, 103
	SPL 0, <2
	CMP -127, 100
	SUB @0, @2
	SUB -207, <-140
	SUB @122, 103
	SLT -30, 9
	CMP -127, 100
	CMP -127, 100
	ADD #6, -56
	SUB @121, 103
	CMP -127, 100
	MOV #146, 12
	ADD #6, -56
	CMP -127, 100
	CMP -127, 100
	MOV -7, <-20
	SLT 212, @10
	SPL 0, <502
	MOV -7, <-20
	ADD 270, 60
