
Beacon_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .intvec       000000c0  10040000  10040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090e0  100400c0  100400c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init         00000004  100491a0  100491a0  0000a1a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .fini         00000004  100491a4  100491a4  0000a1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000070  100491a8  100491a8  0000a1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM          00000008  10049218  10049218  0000a218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000070  20000638  10049220  0000a638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram_preamble 0000002c  20000004  20000004  0000b004  2**2
                  ALLOC
  8 .bss.blueRAM  000000bc  200000c0  200000c0  0000b004  2**2
                  ALLOC
  9 .bss          000004bc  2000017c  2000017c  0000b004  2**2
                  ALLOC
 10 .noinit       00000000  200006a8  10049290  00000000  2**0
                  ALLOC
 11 .ota_region_end 00000000  10049290  10049290  0000a6a8  2**0
                  CONTENTS
 12 .heap         00000000  200006a8  200006a8  0000a6a8  2**0
                  CONTENTS
 13 .stack        00000c00  2000f400  2000f400  0000b400  2**0
                  ALLOC
 14 .rom_info     00000000  10000000  10000000  0000a6a8  2**0
                  CONTENTS
 15 .ARM.attributes 00000028  00000000  00000000  0000a6a8  2**0
                  CONTENTS, READONLY
 16 .debug_line   000120ff  00000000  00000000  0000a6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 00000088  00000000  00000000  0001c7cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_info   00012848  00000000  00000000  0001c857  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_abbrev 00002a03  00000000  00000000  0002f09f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_aranges 00001100  00000000  00000000  00031aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000b6643  00000000  00000000  00032ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_rnglists 00000d03  00000000  00000000  000e91eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_macro  0001bced  00000000  00000000  000e9eee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .comment      00000043  00000000  00000000  00105bdb  2**0
                  CONTENTS, READONLY
 25 .debug_frame  000040d4  00000000  00000000  00105c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

100400c0 <blue_unit_conversion>:
                __CODE__
                __THUMB__
                __EXPORT__ blue_unit_conversion

EXPORT_FUNC(blue_unit_conversion)
                  PUSH    {r4, lr}
100400c0:	b510      	push	{r4, lr}
                  CMP     r0, r2
100400c2:	4290      	cmp	r0, r2
                  BLS     mul32
100400c4:	d916      	bls.n	100400f4 <mul32>
                  UXTH    r2, r1
100400c6:	b28a      	uxth	r2, r1
                  LSRS    r3, r0, #16
100400c8:	0c03      	lsrs	r3, r0, #16
                  LSRS    r1, r1, #16
100400ca:	0c09      	lsrs	r1, r1, #16
                  MOV     r4, r1
100400cc:	460c      	mov	r4, r1
                  MULS    r1, r3, r1
100400ce:	4359      	muls	r1, r3
                  UXTH    r0, r0
100400d0:	b280      	uxth	r0, r0
                  MULS    r3, r2, r3
100400d2:	4353      	muls	r3, r2
                  MULS    r4, r0, r4
100400d4:	4344      	muls	r4, r0
                  MULS    r0, r2, r0
100400d6:	4350      	muls	r0, r2
                  ADDS    r3, r3, r4
100400d8:	191b      	adds	r3, r3, r4
                  LSLS    r2, r3, #16
100400da:	041a      	lsls	r2, r3, #16
                  LSRS    r3, r3, #16
100400dc:	0c1b      	lsrs	r3, r3, #16
                  ADDS    r0, r2, r0
100400de:	1810      	adds	r0, r2, r0
                  ADCS    r1, r3
100400e0:	4159      	adcs	r1, r3

                  MOVS    r2, #128
100400e2:	2280      	movs	r2, #128	@ 0x80
                  LSLS    r2, r2, #13
100400e4:	0352      	lsls	r2, r2, #13
                  MOVS    r3, #0
100400e6:	2300      	movs	r3, #0
                  ADDS    r2, r2, r0
100400e8:	1812      	adds	r2, r2, r0
                  ADCS    r3, r1
100400ea:	414b      	adcs	r3, r1
                  LSRS    r2, r2, #21
100400ec:	0d52      	lsrs	r2, r2, #21
                  LSLS    r0, r3, #11
100400ee:	02d8      	lsls	r0, r3, #11
                  ORRS    r0, r2
100400f0:	4310      	orrs	r0, r2

                  POP {r4, pc}
100400f2:	bd10      	pop	{r4, pc}

100400f4 <mul32>:

                  ENDFUNC

EXPORT_FUNC(mul32)
                  MULS    r0, r1, r0
100400f4:	4348      	muls	r0, r1
                  MOVS    r2, #128
100400f6:	2280      	movs	r2, #128	@ 0x80
                  LSLS    r2, r2, #13
100400f8:	0352      	lsls	r2, r2, #13
                  ADDS    r2, r2, r0
100400fa:	1812      	adds	r2, r2, r0
                  LSRS    r2, r2, #21
100400fc:	0d52      	lsrs	r2, r2, #21
                  MOV     r0, r2
100400fe:	4610      	mov	r0, r2

                  POP {r4, pc}
10040100:	bd10      	pop	{r4, pc}
10040102:	46c0      	nop			@ (mov r8, r8)

10040104 <__udivsi3>:
10040104:	2200      	movs	r2, #0
10040106:	0843      	lsrs	r3, r0, #1
10040108:	428b      	cmp	r3, r1
1004010a:	d374      	bcc.n	100401f6 <__udivsi3+0xf2>
1004010c:	0903      	lsrs	r3, r0, #4
1004010e:	428b      	cmp	r3, r1
10040110:	d35f      	bcc.n	100401d2 <__udivsi3+0xce>
10040112:	0a03      	lsrs	r3, r0, #8
10040114:	428b      	cmp	r3, r1
10040116:	d344      	bcc.n	100401a2 <__udivsi3+0x9e>
10040118:	0b03      	lsrs	r3, r0, #12
1004011a:	428b      	cmp	r3, r1
1004011c:	d328      	bcc.n	10040170 <__udivsi3+0x6c>
1004011e:	0c03      	lsrs	r3, r0, #16
10040120:	428b      	cmp	r3, r1
10040122:	d30d      	bcc.n	10040140 <__udivsi3+0x3c>
10040124:	22ff      	movs	r2, #255	@ 0xff
10040126:	0209      	lsls	r1, r1, #8
10040128:	ba12      	rev	r2, r2
1004012a:	0c03      	lsrs	r3, r0, #16
1004012c:	428b      	cmp	r3, r1
1004012e:	d302      	bcc.n	10040136 <__udivsi3+0x32>
10040130:	1212      	asrs	r2, r2, #8
10040132:	0209      	lsls	r1, r1, #8
10040134:	d065      	beq.n	10040202 <__udivsi3+0xfe>
10040136:	0b03      	lsrs	r3, r0, #12
10040138:	428b      	cmp	r3, r1
1004013a:	d319      	bcc.n	10040170 <__udivsi3+0x6c>
1004013c:	e000      	b.n	10040140 <__udivsi3+0x3c>
1004013e:	0a09      	lsrs	r1, r1, #8
10040140:	0bc3      	lsrs	r3, r0, #15
10040142:	428b      	cmp	r3, r1
10040144:	d301      	bcc.n	1004014a <__udivsi3+0x46>
10040146:	03cb      	lsls	r3, r1, #15
10040148:	1ac0      	subs	r0, r0, r3
1004014a:	4152      	adcs	r2, r2
1004014c:	0b83      	lsrs	r3, r0, #14
1004014e:	428b      	cmp	r3, r1
10040150:	d301      	bcc.n	10040156 <__udivsi3+0x52>
10040152:	038b      	lsls	r3, r1, #14
10040154:	1ac0      	subs	r0, r0, r3
10040156:	4152      	adcs	r2, r2
10040158:	0b43      	lsrs	r3, r0, #13
1004015a:	428b      	cmp	r3, r1
1004015c:	d301      	bcc.n	10040162 <__udivsi3+0x5e>
1004015e:	034b      	lsls	r3, r1, #13
10040160:	1ac0      	subs	r0, r0, r3
10040162:	4152      	adcs	r2, r2
10040164:	0b03      	lsrs	r3, r0, #12
10040166:	428b      	cmp	r3, r1
10040168:	d301      	bcc.n	1004016e <__udivsi3+0x6a>
1004016a:	030b      	lsls	r3, r1, #12
1004016c:	1ac0      	subs	r0, r0, r3
1004016e:	4152      	adcs	r2, r2
10040170:	0ac3      	lsrs	r3, r0, #11
10040172:	428b      	cmp	r3, r1
10040174:	d301      	bcc.n	1004017a <__udivsi3+0x76>
10040176:	02cb      	lsls	r3, r1, #11
10040178:	1ac0      	subs	r0, r0, r3
1004017a:	4152      	adcs	r2, r2
1004017c:	0a83      	lsrs	r3, r0, #10
1004017e:	428b      	cmp	r3, r1
10040180:	d301      	bcc.n	10040186 <__udivsi3+0x82>
10040182:	028b      	lsls	r3, r1, #10
10040184:	1ac0      	subs	r0, r0, r3
10040186:	4152      	adcs	r2, r2
10040188:	0a43      	lsrs	r3, r0, #9
1004018a:	428b      	cmp	r3, r1
1004018c:	d301      	bcc.n	10040192 <__udivsi3+0x8e>
1004018e:	024b      	lsls	r3, r1, #9
10040190:	1ac0      	subs	r0, r0, r3
10040192:	4152      	adcs	r2, r2
10040194:	0a03      	lsrs	r3, r0, #8
10040196:	428b      	cmp	r3, r1
10040198:	d301      	bcc.n	1004019e <__udivsi3+0x9a>
1004019a:	020b      	lsls	r3, r1, #8
1004019c:	1ac0      	subs	r0, r0, r3
1004019e:	4152      	adcs	r2, r2
100401a0:	d2cd      	bcs.n	1004013e <__udivsi3+0x3a>
100401a2:	09c3      	lsrs	r3, r0, #7
100401a4:	428b      	cmp	r3, r1
100401a6:	d301      	bcc.n	100401ac <__udivsi3+0xa8>
100401a8:	01cb      	lsls	r3, r1, #7
100401aa:	1ac0      	subs	r0, r0, r3
100401ac:	4152      	adcs	r2, r2
100401ae:	0983      	lsrs	r3, r0, #6
100401b0:	428b      	cmp	r3, r1
100401b2:	d301      	bcc.n	100401b8 <__udivsi3+0xb4>
100401b4:	018b      	lsls	r3, r1, #6
100401b6:	1ac0      	subs	r0, r0, r3
100401b8:	4152      	adcs	r2, r2
100401ba:	0943      	lsrs	r3, r0, #5
100401bc:	428b      	cmp	r3, r1
100401be:	d301      	bcc.n	100401c4 <__udivsi3+0xc0>
100401c0:	014b      	lsls	r3, r1, #5
100401c2:	1ac0      	subs	r0, r0, r3
100401c4:	4152      	adcs	r2, r2
100401c6:	0903      	lsrs	r3, r0, #4
100401c8:	428b      	cmp	r3, r1
100401ca:	d301      	bcc.n	100401d0 <__udivsi3+0xcc>
100401cc:	010b      	lsls	r3, r1, #4
100401ce:	1ac0      	subs	r0, r0, r3
100401d0:	4152      	adcs	r2, r2
100401d2:	08c3      	lsrs	r3, r0, #3
100401d4:	428b      	cmp	r3, r1
100401d6:	d301      	bcc.n	100401dc <__udivsi3+0xd8>
100401d8:	00cb      	lsls	r3, r1, #3
100401da:	1ac0      	subs	r0, r0, r3
100401dc:	4152      	adcs	r2, r2
100401de:	0883      	lsrs	r3, r0, #2
100401e0:	428b      	cmp	r3, r1
100401e2:	d301      	bcc.n	100401e8 <__udivsi3+0xe4>
100401e4:	008b      	lsls	r3, r1, #2
100401e6:	1ac0      	subs	r0, r0, r3
100401e8:	4152      	adcs	r2, r2
100401ea:	0843      	lsrs	r3, r0, #1
100401ec:	428b      	cmp	r3, r1
100401ee:	d301      	bcc.n	100401f4 <__udivsi3+0xf0>
100401f0:	004b      	lsls	r3, r1, #1
100401f2:	1ac0      	subs	r0, r0, r3
100401f4:	4152      	adcs	r2, r2
100401f6:	1a41      	subs	r1, r0, r1
100401f8:	d200      	bcs.n	100401fc <__udivsi3+0xf8>
100401fa:	4601      	mov	r1, r0
100401fc:	4152      	adcs	r2, r2
100401fe:	4610      	mov	r0, r2
10040200:	4770      	bx	lr
10040202:	e7ff      	b.n	10040204 <__udivsi3+0x100>
10040204:	b501      	push	{r0, lr}
10040206:	2000      	movs	r0, #0
10040208:	f000 f8f0 	bl	100403ec <__aeabi_idiv0>
1004020c:	bd02      	pop	{r1, pc}
1004020e:	46c0      	nop			@ (mov r8, r8)

10040210 <__aeabi_uidivmod>:
10040210:	2900      	cmp	r1, #0
10040212:	d0f7      	beq.n	10040204 <__udivsi3+0x100>
10040214:	e776      	b.n	10040104 <__udivsi3>
10040216:	4770      	bx	lr

10040218 <__divsi3>:
10040218:	4603      	mov	r3, r0
1004021a:	430b      	orrs	r3, r1
1004021c:	d47f      	bmi.n	1004031e <__divsi3+0x106>
1004021e:	2200      	movs	r2, #0
10040220:	0843      	lsrs	r3, r0, #1
10040222:	428b      	cmp	r3, r1
10040224:	d374      	bcc.n	10040310 <__divsi3+0xf8>
10040226:	0903      	lsrs	r3, r0, #4
10040228:	428b      	cmp	r3, r1
1004022a:	d35f      	bcc.n	100402ec <__divsi3+0xd4>
1004022c:	0a03      	lsrs	r3, r0, #8
1004022e:	428b      	cmp	r3, r1
10040230:	d344      	bcc.n	100402bc <__divsi3+0xa4>
10040232:	0b03      	lsrs	r3, r0, #12
10040234:	428b      	cmp	r3, r1
10040236:	d328      	bcc.n	1004028a <__divsi3+0x72>
10040238:	0c03      	lsrs	r3, r0, #16
1004023a:	428b      	cmp	r3, r1
1004023c:	d30d      	bcc.n	1004025a <__divsi3+0x42>
1004023e:	22ff      	movs	r2, #255	@ 0xff
10040240:	0209      	lsls	r1, r1, #8
10040242:	ba12      	rev	r2, r2
10040244:	0c03      	lsrs	r3, r0, #16
10040246:	428b      	cmp	r3, r1
10040248:	d302      	bcc.n	10040250 <__divsi3+0x38>
1004024a:	1212      	asrs	r2, r2, #8
1004024c:	0209      	lsls	r1, r1, #8
1004024e:	d065      	beq.n	1004031c <__divsi3+0x104>
10040250:	0b03      	lsrs	r3, r0, #12
10040252:	428b      	cmp	r3, r1
10040254:	d319      	bcc.n	1004028a <__divsi3+0x72>
10040256:	e000      	b.n	1004025a <__divsi3+0x42>
10040258:	0a09      	lsrs	r1, r1, #8
1004025a:	0bc3      	lsrs	r3, r0, #15
1004025c:	428b      	cmp	r3, r1
1004025e:	d301      	bcc.n	10040264 <__divsi3+0x4c>
10040260:	03cb      	lsls	r3, r1, #15
10040262:	1ac0      	subs	r0, r0, r3
10040264:	4152      	adcs	r2, r2
10040266:	0b83      	lsrs	r3, r0, #14
10040268:	428b      	cmp	r3, r1
1004026a:	d301      	bcc.n	10040270 <__divsi3+0x58>
1004026c:	038b      	lsls	r3, r1, #14
1004026e:	1ac0      	subs	r0, r0, r3
10040270:	4152      	adcs	r2, r2
10040272:	0b43      	lsrs	r3, r0, #13
10040274:	428b      	cmp	r3, r1
10040276:	d301      	bcc.n	1004027c <__divsi3+0x64>
10040278:	034b      	lsls	r3, r1, #13
1004027a:	1ac0      	subs	r0, r0, r3
1004027c:	4152      	adcs	r2, r2
1004027e:	0b03      	lsrs	r3, r0, #12
10040280:	428b      	cmp	r3, r1
10040282:	d301      	bcc.n	10040288 <__divsi3+0x70>
10040284:	030b      	lsls	r3, r1, #12
10040286:	1ac0      	subs	r0, r0, r3
10040288:	4152      	adcs	r2, r2
1004028a:	0ac3      	lsrs	r3, r0, #11
1004028c:	428b      	cmp	r3, r1
1004028e:	d301      	bcc.n	10040294 <__divsi3+0x7c>
10040290:	02cb      	lsls	r3, r1, #11
10040292:	1ac0      	subs	r0, r0, r3
10040294:	4152      	adcs	r2, r2
10040296:	0a83      	lsrs	r3, r0, #10
10040298:	428b      	cmp	r3, r1
1004029a:	d301      	bcc.n	100402a0 <__divsi3+0x88>
1004029c:	028b      	lsls	r3, r1, #10
1004029e:	1ac0      	subs	r0, r0, r3
100402a0:	4152      	adcs	r2, r2
100402a2:	0a43      	lsrs	r3, r0, #9
100402a4:	428b      	cmp	r3, r1
100402a6:	d301      	bcc.n	100402ac <__divsi3+0x94>
100402a8:	024b      	lsls	r3, r1, #9
100402aa:	1ac0      	subs	r0, r0, r3
100402ac:	4152      	adcs	r2, r2
100402ae:	0a03      	lsrs	r3, r0, #8
100402b0:	428b      	cmp	r3, r1
100402b2:	d301      	bcc.n	100402b8 <__divsi3+0xa0>
100402b4:	020b      	lsls	r3, r1, #8
100402b6:	1ac0      	subs	r0, r0, r3
100402b8:	4152      	adcs	r2, r2
100402ba:	d2cd      	bcs.n	10040258 <__divsi3+0x40>
100402bc:	09c3      	lsrs	r3, r0, #7
100402be:	428b      	cmp	r3, r1
100402c0:	d301      	bcc.n	100402c6 <__divsi3+0xae>
100402c2:	01cb      	lsls	r3, r1, #7
100402c4:	1ac0      	subs	r0, r0, r3
100402c6:	4152      	adcs	r2, r2
100402c8:	0983      	lsrs	r3, r0, #6
100402ca:	428b      	cmp	r3, r1
100402cc:	d301      	bcc.n	100402d2 <__divsi3+0xba>
100402ce:	018b      	lsls	r3, r1, #6
100402d0:	1ac0      	subs	r0, r0, r3
100402d2:	4152      	adcs	r2, r2
100402d4:	0943      	lsrs	r3, r0, #5
100402d6:	428b      	cmp	r3, r1
100402d8:	d301      	bcc.n	100402de <__divsi3+0xc6>
100402da:	014b      	lsls	r3, r1, #5
100402dc:	1ac0      	subs	r0, r0, r3
100402de:	4152      	adcs	r2, r2
100402e0:	0903      	lsrs	r3, r0, #4
100402e2:	428b      	cmp	r3, r1
100402e4:	d301      	bcc.n	100402ea <__divsi3+0xd2>
100402e6:	010b      	lsls	r3, r1, #4
100402e8:	1ac0      	subs	r0, r0, r3
100402ea:	4152      	adcs	r2, r2
100402ec:	08c3      	lsrs	r3, r0, #3
100402ee:	428b      	cmp	r3, r1
100402f0:	d301      	bcc.n	100402f6 <__divsi3+0xde>
100402f2:	00cb      	lsls	r3, r1, #3
100402f4:	1ac0      	subs	r0, r0, r3
100402f6:	4152      	adcs	r2, r2
100402f8:	0883      	lsrs	r3, r0, #2
100402fa:	428b      	cmp	r3, r1
100402fc:	d301      	bcc.n	10040302 <__divsi3+0xea>
100402fe:	008b      	lsls	r3, r1, #2
10040300:	1ac0      	subs	r0, r0, r3
10040302:	4152      	adcs	r2, r2
10040304:	0843      	lsrs	r3, r0, #1
10040306:	428b      	cmp	r3, r1
10040308:	d301      	bcc.n	1004030e <__divsi3+0xf6>
1004030a:	004b      	lsls	r3, r1, #1
1004030c:	1ac0      	subs	r0, r0, r3
1004030e:	4152      	adcs	r2, r2
10040310:	1a41      	subs	r1, r0, r1
10040312:	d200      	bcs.n	10040316 <__divsi3+0xfe>
10040314:	4601      	mov	r1, r0
10040316:	4152      	adcs	r2, r2
10040318:	4610      	mov	r0, r2
1004031a:	4770      	bx	lr
1004031c:	e05d      	b.n	100403da <__divsi3+0x1c2>
1004031e:	0fca      	lsrs	r2, r1, #31
10040320:	d000      	beq.n	10040324 <__divsi3+0x10c>
10040322:	4249      	negs	r1, r1
10040324:	1003      	asrs	r3, r0, #32
10040326:	d300      	bcc.n	1004032a <__divsi3+0x112>
10040328:	4240      	negs	r0, r0
1004032a:	4053      	eors	r3, r2
1004032c:	2200      	movs	r2, #0
1004032e:	469c      	mov	ip, r3
10040330:	0903      	lsrs	r3, r0, #4
10040332:	428b      	cmp	r3, r1
10040334:	d32d      	bcc.n	10040392 <__divsi3+0x17a>
10040336:	0a03      	lsrs	r3, r0, #8
10040338:	428b      	cmp	r3, r1
1004033a:	d312      	bcc.n	10040362 <__divsi3+0x14a>
1004033c:	22fc      	movs	r2, #252	@ 0xfc
1004033e:	0189      	lsls	r1, r1, #6
10040340:	ba12      	rev	r2, r2
10040342:	0a03      	lsrs	r3, r0, #8
10040344:	428b      	cmp	r3, r1
10040346:	d30c      	bcc.n	10040362 <__divsi3+0x14a>
10040348:	0189      	lsls	r1, r1, #6
1004034a:	1192      	asrs	r2, r2, #6
1004034c:	428b      	cmp	r3, r1
1004034e:	d308      	bcc.n	10040362 <__divsi3+0x14a>
10040350:	0189      	lsls	r1, r1, #6
10040352:	1192      	asrs	r2, r2, #6
10040354:	428b      	cmp	r3, r1
10040356:	d304      	bcc.n	10040362 <__divsi3+0x14a>
10040358:	0189      	lsls	r1, r1, #6
1004035a:	d03a      	beq.n	100403d2 <__divsi3+0x1ba>
1004035c:	1192      	asrs	r2, r2, #6
1004035e:	e000      	b.n	10040362 <__divsi3+0x14a>
10040360:	0989      	lsrs	r1, r1, #6
10040362:	09c3      	lsrs	r3, r0, #7
10040364:	428b      	cmp	r3, r1
10040366:	d301      	bcc.n	1004036c <__divsi3+0x154>
10040368:	01cb      	lsls	r3, r1, #7
1004036a:	1ac0      	subs	r0, r0, r3
1004036c:	4152      	adcs	r2, r2
1004036e:	0983      	lsrs	r3, r0, #6
10040370:	428b      	cmp	r3, r1
10040372:	d301      	bcc.n	10040378 <__divsi3+0x160>
10040374:	018b      	lsls	r3, r1, #6
10040376:	1ac0      	subs	r0, r0, r3
10040378:	4152      	adcs	r2, r2
1004037a:	0943      	lsrs	r3, r0, #5
1004037c:	428b      	cmp	r3, r1
1004037e:	d301      	bcc.n	10040384 <__divsi3+0x16c>
10040380:	014b      	lsls	r3, r1, #5
10040382:	1ac0      	subs	r0, r0, r3
10040384:	4152      	adcs	r2, r2
10040386:	0903      	lsrs	r3, r0, #4
10040388:	428b      	cmp	r3, r1
1004038a:	d301      	bcc.n	10040390 <__divsi3+0x178>
1004038c:	010b      	lsls	r3, r1, #4
1004038e:	1ac0      	subs	r0, r0, r3
10040390:	4152      	adcs	r2, r2
10040392:	08c3      	lsrs	r3, r0, #3
10040394:	428b      	cmp	r3, r1
10040396:	d301      	bcc.n	1004039c <__divsi3+0x184>
10040398:	00cb      	lsls	r3, r1, #3
1004039a:	1ac0      	subs	r0, r0, r3
1004039c:	4152      	adcs	r2, r2
1004039e:	0883      	lsrs	r3, r0, #2
100403a0:	428b      	cmp	r3, r1
100403a2:	d301      	bcc.n	100403a8 <__divsi3+0x190>
100403a4:	008b      	lsls	r3, r1, #2
100403a6:	1ac0      	subs	r0, r0, r3
100403a8:	4152      	adcs	r2, r2
100403aa:	d2d9      	bcs.n	10040360 <__divsi3+0x148>
100403ac:	0843      	lsrs	r3, r0, #1
100403ae:	428b      	cmp	r3, r1
100403b0:	d301      	bcc.n	100403b6 <__divsi3+0x19e>
100403b2:	004b      	lsls	r3, r1, #1
100403b4:	1ac0      	subs	r0, r0, r3
100403b6:	4152      	adcs	r2, r2
100403b8:	1a41      	subs	r1, r0, r1
100403ba:	d200      	bcs.n	100403be <__divsi3+0x1a6>
100403bc:	4601      	mov	r1, r0
100403be:	4663      	mov	r3, ip
100403c0:	4152      	adcs	r2, r2
100403c2:	105b      	asrs	r3, r3, #1
100403c4:	4610      	mov	r0, r2
100403c6:	d301      	bcc.n	100403cc <__divsi3+0x1b4>
100403c8:	4240      	negs	r0, r0
100403ca:	2b00      	cmp	r3, #0
100403cc:	d500      	bpl.n	100403d0 <__divsi3+0x1b8>
100403ce:	4249      	negs	r1, r1
100403d0:	4770      	bx	lr
100403d2:	4663      	mov	r3, ip
100403d4:	105b      	asrs	r3, r3, #1
100403d6:	d300      	bcc.n	100403da <__divsi3+0x1c2>
100403d8:	4240      	negs	r0, r0
100403da:	b501      	push	{r0, lr}
100403dc:	2000      	movs	r0, #0
100403de:	f000 f805 	bl	100403ec <__aeabi_idiv0>
100403e2:	bd02      	pop	{r1, pc}

100403e4 <__aeabi_idivmod>:
100403e4:	2900      	cmp	r1, #0
100403e6:	d0f8      	beq.n	100403da <__divsi3+0x1c2>
100403e8:	e716      	b.n	10040218 <__divsi3>
100403ea:	4770      	bx	lr

100403ec <__aeabi_idiv0>:
100403ec:	4770      	bx	lr
100403ee:	46c0      	nop			@ (mov r8, r8)

100403f0 <__aeabi_uldivmod>:
100403f0:	2b00      	cmp	r3, #0
100403f2:	d111      	bne.n	10040418 <__aeabi_uldivmod+0x28>
100403f4:	2a00      	cmp	r2, #0
100403f6:	d10f      	bne.n	10040418 <__aeabi_uldivmod+0x28>
100403f8:	2900      	cmp	r1, #0
100403fa:	d100      	bne.n	100403fe <__aeabi_uldivmod+0xe>
100403fc:	2800      	cmp	r0, #0
100403fe:	d002      	beq.n	10040406 <__aeabi_uldivmod+0x16>
10040400:	2100      	movs	r1, #0
10040402:	43c9      	mvns	r1, r1
10040404:	0008      	movs	r0, r1
10040406:	b407      	push	{r0, r1, r2}
10040408:	4802      	ldr	r0, [pc, #8]	@ (10040414 <__aeabi_uldivmod+0x24>)
1004040a:	a102      	add	r1, pc, #8	@ (adr r1, 10040414 <__aeabi_uldivmod+0x24>)
1004040c:	1840      	adds	r0, r0, r1
1004040e:	9002      	str	r0, [sp, #8]
10040410:	bd03      	pop	{r0, r1, pc}
10040412:	46c0      	nop			@ (mov r8, r8)
10040414:	ffffffd9 	.word	0xffffffd9
10040418:	b403      	push	{r0, r1}
1004041a:	4668      	mov	r0, sp
1004041c:	b501      	push	{r0, lr}
1004041e:	9802      	ldr	r0, [sp, #8]
10040420:	f000 f8a2 	bl	10040568 <__udivmoddi4>
10040424:	9b01      	ldr	r3, [sp, #4]
10040426:	469e      	mov	lr, r3
10040428:	b002      	add	sp, #8
1004042a:	bc0c      	pop	{r2, r3}
1004042c:	4770      	bx	lr
1004042e:	46c0      	nop			@ (mov r8, r8)

10040430 <__aeabi_lmul>:
10040430:	b5f0      	push	{r4, r5, r6, r7, lr}
10040432:	46ce      	mov	lr, r9
10040434:	4699      	mov	r9, r3
10040436:	0c03      	lsrs	r3, r0, #16
10040438:	469c      	mov	ip, r3
1004043a:	0413      	lsls	r3, r2, #16
1004043c:	4647      	mov	r7, r8
1004043e:	0c1b      	lsrs	r3, r3, #16
10040440:	001d      	movs	r5, r3
10040442:	000e      	movs	r6, r1
10040444:	4661      	mov	r1, ip
10040446:	0404      	lsls	r4, r0, #16
10040448:	0c24      	lsrs	r4, r4, #16
1004044a:	b580      	push	{r7, lr}
1004044c:	0007      	movs	r7, r0
1004044e:	0c10      	lsrs	r0, r2, #16
10040450:	434b      	muls	r3, r1
10040452:	4365      	muls	r5, r4
10040454:	4341      	muls	r1, r0
10040456:	4360      	muls	r0, r4
10040458:	0c2c      	lsrs	r4, r5, #16
1004045a:	18c0      	adds	r0, r0, r3
1004045c:	1824      	adds	r4, r4, r0
1004045e:	468c      	mov	ip, r1
10040460:	42a3      	cmp	r3, r4
10040462:	d903      	bls.n	1004046c <__aeabi_lmul+0x3c>
10040464:	2380      	movs	r3, #128	@ 0x80
10040466:	025b      	lsls	r3, r3, #9
10040468:	4698      	mov	r8, r3
1004046a:	44c4      	add	ip, r8
1004046c:	4649      	mov	r1, r9
1004046e:	4379      	muls	r1, r7
10040470:	4356      	muls	r6, r2
10040472:	0c23      	lsrs	r3, r4, #16
10040474:	042d      	lsls	r5, r5, #16
10040476:	0c2d      	lsrs	r5, r5, #16
10040478:	1989      	adds	r1, r1, r6
1004047a:	4463      	add	r3, ip
1004047c:	0424      	lsls	r4, r4, #16
1004047e:	1960      	adds	r0, r4, r5
10040480:	18c9      	adds	r1, r1, r3
10040482:	bcc0      	pop	{r6, r7}
10040484:	46b9      	mov	r9, r7
10040486:	46b0      	mov	r8, r6
10040488:	bdf0      	pop	{r4, r5, r6, r7, pc}
1004048a:	46c0      	nop			@ (mov r8, r8)

1004048c <__aeabi_d2uiz>:
1004048c:	b570      	push	{r4, r5, r6, lr}
1004048e:	2200      	movs	r2, #0
10040490:	4b0c      	ldr	r3, [pc, #48]	@ (100404c4 <__aeabi_d2uiz+0x38>)
10040492:	0004      	movs	r4, r0
10040494:	000d      	movs	r5, r1
10040496:	f001 fed7 	bl	10042248 <__aeabi_dcmpge>
1004049a:	2800      	cmp	r0, #0
1004049c:	d104      	bne.n	100404a8 <__aeabi_d2uiz+0x1c>
1004049e:	0020      	movs	r0, r4
100404a0:	0029      	movs	r1, r5
100404a2:	f001 fe0f 	bl	100420c4 <__aeabi_d2iz>
100404a6:	bd70      	pop	{r4, r5, r6, pc}
100404a8:	4b06      	ldr	r3, [pc, #24]	@ (100404c4 <__aeabi_d2uiz+0x38>)
100404aa:	2200      	movs	r2, #0
100404ac:	0020      	movs	r0, r4
100404ae:	0029      	movs	r1, r5
100404b0:	f001 fa6c 	bl	1004198c <__aeabi_dsub>
100404b4:	f001 fe06 	bl	100420c4 <__aeabi_d2iz>
100404b8:	2380      	movs	r3, #128	@ 0x80
100404ba:	061b      	lsls	r3, r3, #24
100404bc:	469c      	mov	ip, r3
100404be:	4460      	add	r0, ip
100404c0:	e7f1      	b.n	100404a6 <__aeabi_d2uiz+0x1a>
100404c2:	46c0      	nop			@ (mov r8, r8)
100404c4:	41e00000 	.word	0x41e00000

100404c8 <__aeabi_d2lz>:
100404c8:	b570      	push	{r4, r5, r6, lr}
100404ca:	2200      	movs	r2, #0
100404cc:	2300      	movs	r3, #0
100404ce:	0004      	movs	r4, r0
100404d0:	000d      	movs	r5, r1
100404d2:	f001 fe9b 	bl	1004220c <__aeabi_dcmplt>
100404d6:	2800      	cmp	r0, #0
100404d8:	d108      	bne.n	100404ec <__aeabi_d2lz+0x24>
100404da:	0020      	movs	r0, r4
100404dc:	0029      	movs	r1, r5
100404de:	f000 f80f 	bl	10040500 <__aeabi_d2ulz>
100404e2:	0002      	movs	r2, r0
100404e4:	000b      	movs	r3, r1
100404e6:	0010      	movs	r0, r2
100404e8:	0019      	movs	r1, r3
100404ea:	bd70      	pop	{r4, r5, r6, pc}
100404ec:	2380      	movs	r3, #128	@ 0x80
100404ee:	061b      	lsls	r3, r3, #24
100404f0:	18e9      	adds	r1, r5, r3
100404f2:	0020      	movs	r0, r4
100404f4:	f000 f804 	bl	10040500 <__aeabi_d2ulz>
100404f8:	2300      	movs	r3, #0
100404fa:	4242      	negs	r2, r0
100404fc:	418b      	sbcs	r3, r1
100404fe:	e7f2      	b.n	100404e6 <__aeabi_d2lz+0x1e>

10040500 <__aeabi_d2ulz>:
10040500:	b570      	push	{r4, r5, r6, lr}
10040502:	2200      	movs	r2, #0
10040504:	4b0b      	ldr	r3, [pc, #44]	@ (10040534 <__aeabi_d2ulz+0x34>)
10040506:	000d      	movs	r5, r1
10040508:	0004      	movs	r4, r0
1004050a:	f000 ff77 	bl	100413fc <__aeabi_dmul>
1004050e:	f7ff ffbd 	bl	1004048c <__aeabi_d2uiz>
10040512:	0006      	movs	r6, r0
10040514:	f001 fe40 	bl	10042198 <__aeabi_ui2d>
10040518:	2200      	movs	r2, #0
1004051a:	4b07      	ldr	r3, [pc, #28]	@ (10040538 <__aeabi_d2ulz+0x38>)
1004051c:	f000 ff6e 	bl	100413fc <__aeabi_dmul>
10040520:	0002      	movs	r2, r0
10040522:	000b      	movs	r3, r1
10040524:	0020      	movs	r0, r4
10040526:	0029      	movs	r1, r5
10040528:	f001 fa30 	bl	1004198c <__aeabi_dsub>
1004052c:	f7ff ffae 	bl	1004048c <__aeabi_d2uiz>
10040530:	0031      	movs	r1, r6
10040532:	bd70      	pop	{r4, r5, r6, pc}
10040534:	3df00000 	.word	0x3df00000
10040538:	41f00000 	.word	0x41f00000

1004053c <__aeabi_l2d>:
1004053c:	b570      	push	{r4, r5, r6, lr}
1004053e:	0006      	movs	r6, r0
10040540:	0008      	movs	r0, r1
10040542:	f001 fdfb 	bl	1004213c <__aeabi_i2d>
10040546:	2200      	movs	r2, #0
10040548:	4b06      	ldr	r3, [pc, #24]	@ (10040564 <__aeabi_l2d+0x28>)
1004054a:	f000 ff57 	bl	100413fc <__aeabi_dmul>
1004054e:	000d      	movs	r5, r1
10040550:	0004      	movs	r4, r0
10040552:	0030      	movs	r0, r6
10040554:	f001 fe20 	bl	10042198 <__aeabi_ui2d>
10040558:	002b      	movs	r3, r5
1004055a:	0022      	movs	r2, r4
1004055c:	f000 f8d0 	bl	10040700 <__aeabi_dadd>
10040560:	bd70      	pop	{r4, r5, r6, pc}
10040562:	46c0      	nop			@ (mov r8, r8)
10040564:	41f00000 	.word	0x41f00000

10040568 <__udivmoddi4>:
10040568:	b5f0      	push	{r4, r5, r6, r7, lr}
1004056a:	4657      	mov	r7, sl
1004056c:	464e      	mov	r6, r9
1004056e:	4645      	mov	r5, r8
10040570:	46de      	mov	lr, fp
10040572:	b5e0      	push	{r5, r6, r7, lr}
10040574:	0004      	movs	r4, r0
10040576:	000d      	movs	r5, r1
10040578:	4692      	mov	sl, r2
1004057a:	4699      	mov	r9, r3
1004057c:	b083      	sub	sp, #12
1004057e:	428b      	cmp	r3, r1
10040580:	d830      	bhi.n	100405e4 <__udivmoddi4+0x7c>
10040582:	d02d      	beq.n	100405e0 <__udivmoddi4+0x78>
10040584:	4649      	mov	r1, r9
10040586:	4650      	mov	r0, sl
10040588:	f001 fe86 	bl	10042298 <__clzdi2>
1004058c:	0029      	movs	r1, r5
1004058e:	0006      	movs	r6, r0
10040590:	0020      	movs	r0, r4
10040592:	f001 fe81 	bl	10042298 <__clzdi2>
10040596:	1a33      	subs	r3, r6, r0
10040598:	4698      	mov	r8, r3
1004059a:	3b20      	subs	r3, #32
1004059c:	d434      	bmi.n	10040608 <__udivmoddi4+0xa0>
1004059e:	469b      	mov	fp, r3
100405a0:	4653      	mov	r3, sl
100405a2:	465a      	mov	r2, fp
100405a4:	4093      	lsls	r3, r2
100405a6:	4642      	mov	r2, r8
100405a8:	001f      	movs	r7, r3
100405aa:	4653      	mov	r3, sl
100405ac:	4093      	lsls	r3, r2
100405ae:	001e      	movs	r6, r3
100405b0:	42af      	cmp	r7, r5
100405b2:	d83b      	bhi.n	1004062c <__udivmoddi4+0xc4>
100405b4:	42af      	cmp	r7, r5
100405b6:	d100      	bne.n	100405ba <__udivmoddi4+0x52>
100405b8:	e079      	b.n	100406ae <__udivmoddi4+0x146>
100405ba:	465b      	mov	r3, fp
100405bc:	1ba4      	subs	r4, r4, r6
100405be:	41bd      	sbcs	r5, r7
100405c0:	2b00      	cmp	r3, #0
100405c2:	da00      	bge.n	100405c6 <__udivmoddi4+0x5e>
100405c4:	e076      	b.n	100406b4 <__udivmoddi4+0x14c>
100405c6:	2200      	movs	r2, #0
100405c8:	2300      	movs	r3, #0
100405ca:	9200      	str	r2, [sp, #0]
100405cc:	9301      	str	r3, [sp, #4]
100405ce:	2301      	movs	r3, #1
100405d0:	465a      	mov	r2, fp
100405d2:	4093      	lsls	r3, r2
100405d4:	9301      	str	r3, [sp, #4]
100405d6:	2301      	movs	r3, #1
100405d8:	4642      	mov	r2, r8
100405da:	4093      	lsls	r3, r2
100405dc:	9300      	str	r3, [sp, #0]
100405de:	e029      	b.n	10040634 <__udivmoddi4+0xcc>
100405e0:	4282      	cmp	r2, r0
100405e2:	d9cf      	bls.n	10040584 <__udivmoddi4+0x1c>
100405e4:	2200      	movs	r2, #0
100405e6:	2300      	movs	r3, #0
100405e8:	9200      	str	r2, [sp, #0]
100405ea:	9301      	str	r3, [sp, #4]
100405ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
100405ee:	2b00      	cmp	r3, #0
100405f0:	d001      	beq.n	100405f6 <__udivmoddi4+0x8e>
100405f2:	601c      	str	r4, [r3, #0]
100405f4:	605d      	str	r5, [r3, #4]
100405f6:	9800      	ldr	r0, [sp, #0]
100405f8:	9901      	ldr	r1, [sp, #4]
100405fa:	b003      	add	sp, #12
100405fc:	bcf0      	pop	{r4, r5, r6, r7}
100405fe:	46bb      	mov	fp, r7
10040600:	46b2      	mov	sl, r6
10040602:	46a9      	mov	r9, r5
10040604:	46a0      	mov	r8, r4
10040606:	bdf0      	pop	{r4, r5, r6, r7, pc}
10040608:	4642      	mov	r2, r8
1004060a:	469b      	mov	fp, r3
1004060c:	2320      	movs	r3, #32
1004060e:	1a9b      	subs	r3, r3, r2
10040610:	4652      	mov	r2, sl
10040612:	40da      	lsrs	r2, r3
10040614:	4641      	mov	r1, r8
10040616:	0013      	movs	r3, r2
10040618:	464a      	mov	r2, r9
1004061a:	408a      	lsls	r2, r1
1004061c:	0017      	movs	r7, r2
1004061e:	4642      	mov	r2, r8
10040620:	431f      	orrs	r7, r3
10040622:	4653      	mov	r3, sl
10040624:	4093      	lsls	r3, r2
10040626:	001e      	movs	r6, r3
10040628:	42af      	cmp	r7, r5
1004062a:	d9c3      	bls.n	100405b4 <__udivmoddi4+0x4c>
1004062c:	2200      	movs	r2, #0
1004062e:	2300      	movs	r3, #0
10040630:	9200      	str	r2, [sp, #0]
10040632:	9301      	str	r3, [sp, #4]
10040634:	4643      	mov	r3, r8
10040636:	2b00      	cmp	r3, #0
10040638:	d0d8      	beq.n	100405ec <__udivmoddi4+0x84>
1004063a:	07fb      	lsls	r3, r7, #31
1004063c:	0872      	lsrs	r2, r6, #1
1004063e:	431a      	orrs	r2, r3
10040640:	4646      	mov	r6, r8
10040642:	087b      	lsrs	r3, r7, #1
10040644:	e00e      	b.n	10040664 <__udivmoddi4+0xfc>
10040646:	42ab      	cmp	r3, r5
10040648:	d101      	bne.n	1004064e <__udivmoddi4+0xe6>
1004064a:	42a2      	cmp	r2, r4
1004064c:	d80c      	bhi.n	10040668 <__udivmoddi4+0x100>
1004064e:	1aa4      	subs	r4, r4, r2
10040650:	419d      	sbcs	r5, r3
10040652:	2001      	movs	r0, #1
10040654:	1924      	adds	r4, r4, r4
10040656:	416d      	adcs	r5, r5
10040658:	2100      	movs	r1, #0
1004065a:	3e01      	subs	r6, #1
1004065c:	1824      	adds	r4, r4, r0
1004065e:	414d      	adcs	r5, r1
10040660:	2e00      	cmp	r6, #0
10040662:	d006      	beq.n	10040672 <__udivmoddi4+0x10a>
10040664:	42ab      	cmp	r3, r5
10040666:	d9ee      	bls.n	10040646 <__udivmoddi4+0xde>
10040668:	3e01      	subs	r6, #1
1004066a:	1924      	adds	r4, r4, r4
1004066c:	416d      	adcs	r5, r5
1004066e:	2e00      	cmp	r6, #0
10040670:	d1f8      	bne.n	10040664 <__udivmoddi4+0xfc>
10040672:	9800      	ldr	r0, [sp, #0]
10040674:	9901      	ldr	r1, [sp, #4]
10040676:	465b      	mov	r3, fp
10040678:	1900      	adds	r0, r0, r4
1004067a:	4169      	adcs	r1, r5
1004067c:	2b00      	cmp	r3, #0
1004067e:	db24      	blt.n	100406ca <__udivmoddi4+0x162>
10040680:	002b      	movs	r3, r5
10040682:	465a      	mov	r2, fp
10040684:	4644      	mov	r4, r8
10040686:	40d3      	lsrs	r3, r2
10040688:	002a      	movs	r2, r5
1004068a:	40e2      	lsrs	r2, r4
1004068c:	001c      	movs	r4, r3
1004068e:	465b      	mov	r3, fp
10040690:	0015      	movs	r5, r2
10040692:	2b00      	cmp	r3, #0
10040694:	db2a      	blt.n	100406ec <__udivmoddi4+0x184>
10040696:	0026      	movs	r6, r4
10040698:	409e      	lsls	r6, r3
1004069a:	0033      	movs	r3, r6
1004069c:	0026      	movs	r6, r4
1004069e:	4647      	mov	r7, r8
100406a0:	40be      	lsls	r6, r7
100406a2:	0032      	movs	r2, r6
100406a4:	1a80      	subs	r0, r0, r2
100406a6:	4199      	sbcs	r1, r3
100406a8:	9000      	str	r0, [sp, #0]
100406aa:	9101      	str	r1, [sp, #4]
100406ac:	e79e      	b.n	100405ec <__udivmoddi4+0x84>
100406ae:	42a3      	cmp	r3, r4
100406b0:	d8bc      	bhi.n	1004062c <__udivmoddi4+0xc4>
100406b2:	e782      	b.n	100405ba <__udivmoddi4+0x52>
100406b4:	4642      	mov	r2, r8
100406b6:	2320      	movs	r3, #32
100406b8:	2100      	movs	r1, #0
100406ba:	1a9b      	subs	r3, r3, r2
100406bc:	2200      	movs	r2, #0
100406be:	9100      	str	r1, [sp, #0]
100406c0:	9201      	str	r2, [sp, #4]
100406c2:	2201      	movs	r2, #1
100406c4:	40da      	lsrs	r2, r3
100406c6:	9201      	str	r2, [sp, #4]
100406c8:	e785      	b.n	100405d6 <__udivmoddi4+0x6e>
100406ca:	4642      	mov	r2, r8
100406cc:	2320      	movs	r3, #32
100406ce:	1a9b      	subs	r3, r3, r2
100406d0:	002a      	movs	r2, r5
100406d2:	4646      	mov	r6, r8
100406d4:	409a      	lsls	r2, r3
100406d6:	0023      	movs	r3, r4
100406d8:	40f3      	lsrs	r3, r6
100406da:	4644      	mov	r4, r8
100406dc:	4313      	orrs	r3, r2
100406de:	002a      	movs	r2, r5
100406e0:	40e2      	lsrs	r2, r4
100406e2:	001c      	movs	r4, r3
100406e4:	465b      	mov	r3, fp
100406e6:	0015      	movs	r5, r2
100406e8:	2b00      	cmp	r3, #0
100406ea:	dad4      	bge.n	10040696 <__udivmoddi4+0x12e>
100406ec:	4642      	mov	r2, r8
100406ee:	002f      	movs	r7, r5
100406f0:	2320      	movs	r3, #32
100406f2:	0026      	movs	r6, r4
100406f4:	4097      	lsls	r7, r2
100406f6:	1a9b      	subs	r3, r3, r2
100406f8:	40de      	lsrs	r6, r3
100406fa:	003b      	movs	r3, r7
100406fc:	4333      	orrs	r3, r6
100406fe:	e7cd      	b.n	1004069c <__udivmoddi4+0x134>

10040700 <__aeabi_dadd>:
10040700:	b5f0      	push	{r4, r5, r6, r7, lr}
10040702:	4657      	mov	r7, sl
10040704:	464e      	mov	r6, r9
10040706:	4645      	mov	r5, r8
10040708:	46de      	mov	lr, fp
1004070a:	b5e0      	push	{r5, r6, r7, lr}
1004070c:	b083      	sub	sp, #12
1004070e:	9000      	str	r0, [sp, #0]
10040710:	9101      	str	r1, [sp, #4]
10040712:	030c      	lsls	r4, r1, #12
10040714:	004f      	lsls	r7, r1, #1
10040716:	0fce      	lsrs	r6, r1, #31
10040718:	0a61      	lsrs	r1, r4, #9
1004071a:	9c00      	ldr	r4, [sp, #0]
1004071c:	031d      	lsls	r5, r3, #12
1004071e:	0f64      	lsrs	r4, r4, #29
10040720:	430c      	orrs	r4, r1
10040722:	9900      	ldr	r1, [sp, #0]
10040724:	9200      	str	r2, [sp, #0]
10040726:	9301      	str	r3, [sp, #4]
10040728:	00c8      	lsls	r0, r1, #3
1004072a:	0059      	lsls	r1, r3, #1
1004072c:	0d4b      	lsrs	r3, r1, #21
1004072e:	4699      	mov	r9, r3
10040730:	9a00      	ldr	r2, [sp, #0]
10040732:	9b01      	ldr	r3, [sp, #4]
10040734:	0a6d      	lsrs	r5, r5, #9
10040736:	0fd9      	lsrs	r1, r3, #31
10040738:	0f53      	lsrs	r3, r2, #29
1004073a:	432b      	orrs	r3, r5
1004073c:	469a      	mov	sl, r3
1004073e:	9b00      	ldr	r3, [sp, #0]
10040740:	0d7f      	lsrs	r7, r7, #21
10040742:	00da      	lsls	r2, r3, #3
10040744:	4694      	mov	ip, r2
10040746:	464a      	mov	r2, r9
10040748:	46b0      	mov	r8, r6
1004074a:	1aba      	subs	r2, r7, r2
1004074c:	428e      	cmp	r6, r1
1004074e:	d100      	bne.n	10040752 <__aeabi_dadd+0x52>
10040750:	e0b0      	b.n	100408b4 <__aeabi_dadd+0x1b4>
10040752:	2a00      	cmp	r2, #0
10040754:	dc00      	bgt.n	10040758 <__aeabi_dadd+0x58>
10040756:	e078      	b.n	1004084a <__aeabi_dadd+0x14a>
10040758:	4649      	mov	r1, r9
1004075a:	2900      	cmp	r1, #0
1004075c:	d100      	bne.n	10040760 <__aeabi_dadd+0x60>
1004075e:	e0e9      	b.n	10040934 <__aeabi_dadd+0x234>
10040760:	49c9      	ldr	r1, [pc, #804]	@ (10040a88 <__aeabi_dadd+0x388>)
10040762:	428f      	cmp	r7, r1
10040764:	d100      	bne.n	10040768 <__aeabi_dadd+0x68>
10040766:	e195      	b.n	10040a94 <__aeabi_dadd+0x394>
10040768:	2501      	movs	r5, #1
1004076a:	2a38      	cmp	r2, #56	@ 0x38
1004076c:	dc16      	bgt.n	1004079c <__aeabi_dadd+0x9c>
1004076e:	2180      	movs	r1, #128	@ 0x80
10040770:	4653      	mov	r3, sl
10040772:	0409      	lsls	r1, r1, #16
10040774:	430b      	orrs	r3, r1
10040776:	469a      	mov	sl, r3
10040778:	2a1f      	cmp	r2, #31
1004077a:	dd00      	ble.n	1004077e <__aeabi_dadd+0x7e>
1004077c:	e1e7      	b.n	10040b4e <__aeabi_dadd+0x44e>
1004077e:	2120      	movs	r1, #32
10040780:	4655      	mov	r5, sl
10040782:	1a8b      	subs	r3, r1, r2
10040784:	4661      	mov	r1, ip
10040786:	409d      	lsls	r5, r3
10040788:	40d1      	lsrs	r1, r2
1004078a:	430d      	orrs	r5, r1
1004078c:	4661      	mov	r1, ip
1004078e:	4099      	lsls	r1, r3
10040790:	1e4b      	subs	r3, r1, #1
10040792:	4199      	sbcs	r1, r3
10040794:	4653      	mov	r3, sl
10040796:	40d3      	lsrs	r3, r2
10040798:	430d      	orrs	r5, r1
1004079a:	1ae4      	subs	r4, r4, r3
1004079c:	1b45      	subs	r5, r0, r5
1004079e:	42a8      	cmp	r0, r5
100407a0:	4180      	sbcs	r0, r0
100407a2:	4240      	negs	r0, r0
100407a4:	1a24      	subs	r4, r4, r0
100407a6:	0223      	lsls	r3, r4, #8
100407a8:	d400      	bmi.n	100407ac <__aeabi_dadd+0xac>
100407aa:	e10f      	b.n	100409cc <__aeabi_dadd+0x2cc>
100407ac:	0264      	lsls	r4, r4, #9
100407ae:	0a64      	lsrs	r4, r4, #9
100407b0:	2c00      	cmp	r4, #0
100407b2:	d100      	bne.n	100407b6 <__aeabi_dadd+0xb6>
100407b4:	e139      	b.n	10040a2a <__aeabi_dadd+0x32a>
100407b6:	0020      	movs	r0, r4
100407b8:	f001 fd50 	bl	1004225c <__clzsi2>
100407bc:	0003      	movs	r3, r0
100407be:	3b08      	subs	r3, #8
100407c0:	2120      	movs	r1, #32
100407c2:	0028      	movs	r0, r5
100407c4:	1aca      	subs	r2, r1, r3
100407c6:	40d0      	lsrs	r0, r2
100407c8:	409c      	lsls	r4, r3
100407ca:	0002      	movs	r2, r0
100407cc:	409d      	lsls	r5, r3
100407ce:	4322      	orrs	r2, r4
100407d0:	429f      	cmp	r7, r3
100407d2:	dd00      	ble.n	100407d6 <__aeabi_dadd+0xd6>
100407d4:	e173      	b.n	10040abe <__aeabi_dadd+0x3be>
100407d6:	1bd8      	subs	r0, r3, r7
100407d8:	3001      	adds	r0, #1
100407da:	1a09      	subs	r1, r1, r0
100407dc:	002c      	movs	r4, r5
100407de:	408d      	lsls	r5, r1
100407e0:	40c4      	lsrs	r4, r0
100407e2:	1e6b      	subs	r3, r5, #1
100407e4:	419d      	sbcs	r5, r3
100407e6:	0013      	movs	r3, r2
100407e8:	40c2      	lsrs	r2, r0
100407ea:	408b      	lsls	r3, r1
100407ec:	4325      	orrs	r5, r4
100407ee:	2700      	movs	r7, #0
100407f0:	0014      	movs	r4, r2
100407f2:	431d      	orrs	r5, r3
100407f4:	076b      	lsls	r3, r5, #29
100407f6:	d009      	beq.n	1004080c <__aeabi_dadd+0x10c>
100407f8:	230f      	movs	r3, #15
100407fa:	402b      	ands	r3, r5
100407fc:	2b04      	cmp	r3, #4
100407fe:	d005      	beq.n	1004080c <__aeabi_dadd+0x10c>
10040800:	1d2b      	adds	r3, r5, #4
10040802:	42ab      	cmp	r3, r5
10040804:	41ad      	sbcs	r5, r5
10040806:	426d      	negs	r5, r5
10040808:	1964      	adds	r4, r4, r5
1004080a:	001d      	movs	r5, r3
1004080c:	0223      	lsls	r3, r4, #8
1004080e:	d400      	bmi.n	10040812 <__aeabi_dadd+0x112>
10040810:	e12d      	b.n	10040a6e <__aeabi_dadd+0x36e>
10040812:	4a9d      	ldr	r2, [pc, #628]	@ (10040a88 <__aeabi_dadd+0x388>)
10040814:	3701      	adds	r7, #1
10040816:	4297      	cmp	r7, r2
10040818:	d100      	bne.n	1004081c <__aeabi_dadd+0x11c>
1004081a:	e0d3      	b.n	100409c4 <__aeabi_dadd+0x2c4>
1004081c:	4646      	mov	r6, r8
1004081e:	499b      	ldr	r1, [pc, #620]	@ (10040a8c <__aeabi_dadd+0x38c>)
10040820:	08ed      	lsrs	r5, r5, #3
10040822:	4021      	ands	r1, r4
10040824:	074a      	lsls	r2, r1, #29
10040826:	432a      	orrs	r2, r5
10040828:	057c      	lsls	r4, r7, #21
1004082a:	024d      	lsls	r5, r1, #9
1004082c:	0b2d      	lsrs	r5, r5, #12
1004082e:	0d64      	lsrs	r4, r4, #21
10040830:	0524      	lsls	r4, r4, #20
10040832:	432c      	orrs	r4, r5
10040834:	07f6      	lsls	r6, r6, #31
10040836:	4334      	orrs	r4, r6
10040838:	0010      	movs	r0, r2
1004083a:	0021      	movs	r1, r4
1004083c:	b003      	add	sp, #12
1004083e:	bcf0      	pop	{r4, r5, r6, r7}
10040840:	46bb      	mov	fp, r7
10040842:	46b2      	mov	sl, r6
10040844:	46a9      	mov	r9, r5
10040846:	46a0      	mov	r8, r4
10040848:	bdf0      	pop	{r4, r5, r6, r7, pc}
1004084a:	2a00      	cmp	r2, #0
1004084c:	d100      	bne.n	10040850 <__aeabi_dadd+0x150>
1004084e:	e084      	b.n	1004095a <__aeabi_dadd+0x25a>
10040850:	464a      	mov	r2, r9
10040852:	1bd2      	subs	r2, r2, r7
10040854:	2f00      	cmp	r7, #0
10040856:	d000      	beq.n	1004085a <__aeabi_dadd+0x15a>
10040858:	e16d      	b.n	10040b36 <__aeabi_dadd+0x436>
1004085a:	0025      	movs	r5, r4
1004085c:	4305      	orrs	r5, r0
1004085e:	d100      	bne.n	10040862 <__aeabi_dadd+0x162>
10040860:	e127      	b.n	10040ab2 <__aeabi_dadd+0x3b2>
10040862:	1e56      	subs	r6, r2, #1
10040864:	2a01      	cmp	r2, #1
10040866:	d100      	bne.n	1004086a <__aeabi_dadd+0x16a>
10040868:	e23b      	b.n	10040ce2 <__aeabi_dadd+0x5e2>
1004086a:	4d87      	ldr	r5, [pc, #540]	@ (10040a88 <__aeabi_dadd+0x388>)
1004086c:	42aa      	cmp	r2, r5
1004086e:	d100      	bne.n	10040872 <__aeabi_dadd+0x172>
10040870:	e26a      	b.n	10040d48 <__aeabi_dadd+0x648>
10040872:	2501      	movs	r5, #1
10040874:	2e38      	cmp	r6, #56	@ 0x38
10040876:	dc12      	bgt.n	1004089e <__aeabi_dadd+0x19e>
10040878:	0032      	movs	r2, r6
1004087a:	2a1f      	cmp	r2, #31
1004087c:	dd00      	ble.n	10040880 <__aeabi_dadd+0x180>
1004087e:	e1f8      	b.n	10040c72 <__aeabi_dadd+0x572>
10040880:	2620      	movs	r6, #32
10040882:	0025      	movs	r5, r4
10040884:	1ab6      	subs	r6, r6, r2
10040886:	0007      	movs	r7, r0
10040888:	4653      	mov	r3, sl
1004088a:	40b0      	lsls	r0, r6
1004088c:	40d4      	lsrs	r4, r2
1004088e:	40b5      	lsls	r5, r6
10040890:	40d7      	lsrs	r7, r2
10040892:	1e46      	subs	r6, r0, #1
10040894:	41b0      	sbcs	r0, r6
10040896:	1b1b      	subs	r3, r3, r4
10040898:	469a      	mov	sl, r3
1004089a:	433d      	orrs	r5, r7
1004089c:	4305      	orrs	r5, r0
1004089e:	4662      	mov	r2, ip
100408a0:	1b55      	subs	r5, r2, r5
100408a2:	45ac      	cmp	ip, r5
100408a4:	4192      	sbcs	r2, r2
100408a6:	4653      	mov	r3, sl
100408a8:	4252      	negs	r2, r2
100408aa:	000e      	movs	r6, r1
100408ac:	464f      	mov	r7, r9
100408ae:	4688      	mov	r8, r1
100408b0:	1a9c      	subs	r4, r3, r2
100408b2:	e778      	b.n	100407a6 <__aeabi_dadd+0xa6>
100408b4:	2a00      	cmp	r2, #0
100408b6:	dc00      	bgt.n	100408ba <__aeabi_dadd+0x1ba>
100408b8:	e08e      	b.n	100409d8 <__aeabi_dadd+0x2d8>
100408ba:	4649      	mov	r1, r9
100408bc:	2900      	cmp	r1, #0
100408be:	d175      	bne.n	100409ac <__aeabi_dadd+0x2ac>
100408c0:	4661      	mov	r1, ip
100408c2:	4653      	mov	r3, sl
100408c4:	4319      	orrs	r1, r3
100408c6:	d100      	bne.n	100408ca <__aeabi_dadd+0x1ca>
100408c8:	e0f6      	b.n	10040ab8 <__aeabi_dadd+0x3b8>
100408ca:	1e51      	subs	r1, r2, #1
100408cc:	2a01      	cmp	r2, #1
100408ce:	d100      	bne.n	100408d2 <__aeabi_dadd+0x1d2>
100408d0:	e191      	b.n	10040bf6 <__aeabi_dadd+0x4f6>
100408d2:	4d6d      	ldr	r5, [pc, #436]	@ (10040a88 <__aeabi_dadd+0x388>)
100408d4:	42aa      	cmp	r2, r5
100408d6:	d100      	bne.n	100408da <__aeabi_dadd+0x1da>
100408d8:	e0dc      	b.n	10040a94 <__aeabi_dadd+0x394>
100408da:	2501      	movs	r5, #1
100408dc:	2938      	cmp	r1, #56	@ 0x38
100408de:	dc14      	bgt.n	1004090a <__aeabi_dadd+0x20a>
100408e0:	000a      	movs	r2, r1
100408e2:	2a1f      	cmp	r2, #31
100408e4:	dd00      	ble.n	100408e8 <__aeabi_dadd+0x1e8>
100408e6:	e1a2      	b.n	10040c2e <__aeabi_dadd+0x52e>
100408e8:	2120      	movs	r1, #32
100408ea:	4653      	mov	r3, sl
100408ec:	1a89      	subs	r1, r1, r2
100408ee:	408b      	lsls	r3, r1
100408f0:	001d      	movs	r5, r3
100408f2:	4663      	mov	r3, ip
100408f4:	40d3      	lsrs	r3, r2
100408f6:	431d      	orrs	r5, r3
100408f8:	4663      	mov	r3, ip
100408fa:	408b      	lsls	r3, r1
100408fc:	0019      	movs	r1, r3
100408fe:	1e4b      	subs	r3, r1, #1
10040900:	4199      	sbcs	r1, r3
10040902:	4653      	mov	r3, sl
10040904:	40d3      	lsrs	r3, r2
10040906:	430d      	orrs	r5, r1
10040908:	18e4      	adds	r4, r4, r3
1004090a:	182d      	adds	r5, r5, r0
1004090c:	4285      	cmp	r5, r0
1004090e:	4180      	sbcs	r0, r0
10040910:	4240      	negs	r0, r0
10040912:	1824      	adds	r4, r4, r0
10040914:	0223      	lsls	r3, r4, #8
10040916:	d559      	bpl.n	100409cc <__aeabi_dadd+0x2cc>
10040918:	4b5b      	ldr	r3, [pc, #364]	@ (10040a88 <__aeabi_dadd+0x388>)
1004091a:	3701      	adds	r7, #1
1004091c:	429f      	cmp	r7, r3
1004091e:	d051      	beq.n	100409c4 <__aeabi_dadd+0x2c4>
10040920:	2101      	movs	r1, #1
10040922:	4b5a      	ldr	r3, [pc, #360]	@ (10040a8c <__aeabi_dadd+0x38c>)
10040924:	086a      	lsrs	r2, r5, #1
10040926:	401c      	ands	r4, r3
10040928:	4029      	ands	r1, r5
1004092a:	430a      	orrs	r2, r1
1004092c:	07e5      	lsls	r5, r4, #31
1004092e:	4315      	orrs	r5, r2
10040930:	0864      	lsrs	r4, r4, #1
10040932:	e75f      	b.n	100407f4 <__aeabi_dadd+0xf4>
10040934:	4661      	mov	r1, ip
10040936:	4653      	mov	r3, sl
10040938:	4319      	orrs	r1, r3
1004093a:	d100      	bne.n	1004093e <__aeabi_dadd+0x23e>
1004093c:	e0bc      	b.n	10040ab8 <__aeabi_dadd+0x3b8>
1004093e:	1e51      	subs	r1, r2, #1
10040940:	2a01      	cmp	r2, #1
10040942:	d100      	bne.n	10040946 <__aeabi_dadd+0x246>
10040944:	e164      	b.n	10040c10 <__aeabi_dadd+0x510>
10040946:	4d50      	ldr	r5, [pc, #320]	@ (10040a88 <__aeabi_dadd+0x388>)
10040948:	42aa      	cmp	r2, r5
1004094a:	d100      	bne.n	1004094e <__aeabi_dadd+0x24e>
1004094c:	e16a      	b.n	10040c24 <__aeabi_dadd+0x524>
1004094e:	2501      	movs	r5, #1
10040950:	2938      	cmp	r1, #56	@ 0x38
10040952:	dd00      	ble.n	10040956 <__aeabi_dadd+0x256>
10040954:	e722      	b.n	1004079c <__aeabi_dadd+0x9c>
10040956:	000a      	movs	r2, r1
10040958:	e70e      	b.n	10040778 <__aeabi_dadd+0x78>
1004095a:	4a4d      	ldr	r2, [pc, #308]	@ (10040a90 <__aeabi_dadd+0x390>)
1004095c:	1c7d      	adds	r5, r7, #1
1004095e:	4215      	tst	r5, r2
10040960:	d000      	beq.n	10040964 <__aeabi_dadd+0x264>
10040962:	e0d0      	b.n	10040b06 <__aeabi_dadd+0x406>
10040964:	0025      	movs	r5, r4
10040966:	4662      	mov	r2, ip
10040968:	4653      	mov	r3, sl
1004096a:	4305      	orrs	r5, r0
1004096c:	431a      	orrs	r2, r3
1004096e:	2f00      	cmp	r7, #0
10040970:	d000      	beq.n	10040974 <__aeabi_dadd+0x274>
10040972:	e137      	b.n	10040be4 <__aeabi_dadd+0x4e4>
10040974:	2d00      	cmp	r5, #0
10040976:	d100      	bne.n	1004097a <__aeabi_dadd+0x27a>
10040978:	e1a8      	b.n	10040ccc <__aeabi_dadd+0x5cc>
1004097a:	2a00      	cmp	r2, #0
1004097c:	d100      	bne.n	10040980 <__aeabi_dadd+0x280>
1004097e:	e16a      	b.n	10040c56 <__aeabi_dadd+0x556>
10040980:	4663      	mov	r3, ip
10040982:	1ac5      	subs	r5, r0, r3
10040984:	4653      	mov	r3, sl
10040986:	1ae2      	subs	r2, r4, r3
10040988:	42a8      	cmp	r0, r5
1004098a:	419b      	sbcs	r3, r3
1004098c:	425b      	negs	r3, r3
1004098e:	1ad3      	subs	r3, r2, r3
10040990:	021a      	lsls	r2, r3, #8
10040992:	d400      	bmi.n	10040996 <__aeabi_dadd+0x296>
10040994:	e203      	b.n	10040d9e <__aeabi_dadd+0x69e>
10040996:	4663      	mov	r3, ip
10040998:	1a1d      	subs	r5, r3, r0
1004099a:	45ac      	cmp	ip, r5
1004099c:	4192      	sbcs	r2, r2
1004099e:	4653      	mov	r3, sl
100409a0:	4252      	negs	r2, r2
100409a2:	1b1c      	subs	r4, r3, r4
100409a4:	000e      	movs	r6, r1
100409a6:	4688      	mov	r8, r1
100409a8:	1aa4      	subs	r4, r4, r2
100409aa:	e723      	b.n	100407f4 <__aeabi_dadd+0xf4>
100409ac:	4936      	ldr	r1, [pc, #216]	@ (10040a88 <__aeabi_dadd+0x388>)
100409ae:	428f      	cmp	r7, r1
100409b0:	d070      	beq.n	10040a94 <__aeabi_dadd+0x394>
100409b2:	2501      	movs	r5, #1
100409b4:	2a38      	cmp	r2, #56	@ 0x38
100409b6:	dca8      	bgt.n	1004090a <__aeabi_dadd+0x20a>
100409b8:	2180      	movs	r1, #128	@ 0x80
100409ba:	4653      	mov	r3, sl
100409bc:	0409      	lsls	r1, r1, #16
100409be:	430b      	orrs	r3, r1
100409c0:	469a      	mov	sl, r3
100409c2:	e78e      	b.n	100408e2 <__aeabi_dadd+0x1e2>
100409c4:	003c      	movs	r4, r7
100409c6:	2500      	movs	r5, #0
100409c8:	2200      	movs	r2, #0
100409ca:	e731      	b.n	10040830 <__aeabi_dadd+0x130>
100409cc:	2307      	movs	r3, #7
100409ce:	402b      	ands	r3, r5
100409d0:	2b00      	cmp	r3, #0
100409d2:	d000      	beq.n	100409d6 <__aeabi_dadd+0x2d6>
100409d4:	e710      	b.n	100407f8 <__aeabi_dadd+0xf8>
100409d6:	e093      	b.n	10040b00 <__aeabi_dadd+0x400>
100409d8:	2a00      	cmp	r2, #0
100409da:	d074      	beq.n	10040ac6 <__aeabi_dadd+0x3c6>
100409dc:	464a      	mov	r2, r9
100409de:	1bd2      	subs	r2, r2, r7
100409e0:	2f00      	cmp	r7, #0
100409e2:	d100      	bne.n	100409e6 <__aeabi_dadd+0x2e6>
100409e4:	e0c7      	b.n	10040b76 <__aeabi_dadd+0x476>
100409e6:	4928      	ldr	r1, [pc, #160]	@ (10040a88 <__aeabi_dadd+0x388>)
100409e8:	4589      	cmp	r9, r1
100409ea:	d100      	bne.n	100409ee <__aeabi_dadd+0x2ee>
100409ec:	e185      	b.n	10040cfa <__aeabi_dadd+0x5fa>
100409ee:	2501      	movs	r5, #1
100409f0:	2a38      	cmp	r2, #56	@ 0x38
100409f2:	dc12      	bgt.n	10040a1a <__aeabi_dadd+0x31a>
100409f4:	2180      	movs	r1, #128	@ 0x80
100409f6:	0409      	lsls	r1, r1, #16
100409f8:	430c      	orrs	r4, r1
100409fa:	2a1f      	cmp	r2, #31
100409fc:	dd00      	ble.n	10040a00 <__aeabi_dadd+0x300>
100409fe:	e1ab      	b.n	10040d58 <__aeabi_dadd+0x658>
10040a00:	2120      	movs	r1, #32
10040a02:	0025      	movs	r5, r4
10040a04:	1a89      	subs	r1, r1, r2
10040a06:	0007      	movs	r7, r0
10040a08:	4088      	lsls	r0, r1
10040a0a:	408d      	lsls	r5, r1
10040a0c:	40d7      	lsrs	r7, r2
10040a0e:	1e41      	subs	r1, r0, #1
10040a10:	4188      	sbcs	r0, r1
10040a12:	40d4      	lsrs	r4, r2
10040a14:	433d      	orrs	r5, r7
10040a16:	4305      	orrs	r5, r0
10040a18:	44a2      	add	sl, r4
10040a1a:	4465      	add	r5, ip
10040a1c:	4565      	cmp	r5, ip
10040a1e:	4192      	sbcs	r2, r2
10040a20:	4252      	negs	r2, r2
10040a22:	4452      	add	r2, sl
10040a24:	0014      	movs	r4, r2
10040a26:	464f      	mov	r7, r9
10040a28:	e774      	b.n	10040914 <__aeabi_dadd+0x214>
10040a2a:	0028      	movs	r0, r5
10040a2c:	f001 fc16 	bl	1004225c <__clzsi2>
10040a30:	0003      	movs	r3, r0
10040a32:	3318      	adds	r3, #24
10040a34:	2b1f      	cmp	r3, #31
10040a36:	dc00      	bgt.n	10040a3a <__aeabi_dadd+0x33a>
10040a38:	e6c2      	b.n	100407c0 <__aeabi_dadd+0xc0>
10040a3a:	002a      	movs	r2, r5
10040a3c:	3808      	subs	r0, #8
10040a3e:	4082      	lsls	r2, r0
10040a40:	429f      	cmp	r7, r3
10040a42:	dd00      	ble.n	10040a46 <__aeabi_dadd+0x346>
10040a44:	e0a9      	b.n	10040b9a <__aeabi_dadd+0x49a>
10040a46:	1bdb      	subs	r3, r3, r7
10040a48:	1c58      	adds	r0, r3, #1
10040a4a:	281f      	cmp	r0, #31
10040a4c:	dc00      	bgt.n	10040a50 <__aeabi_dadd+0x350>
10040a4e:	e1ac      	b.n	10040daa <__aeabi_dadd+0x6aa>
10040a50:	0015      	movs	r5, r2
10040a52:	3b1f      	subs	r3, #31
10040a54:	40dd      	lsrs	r5, r3
10040a56:	2820      	cmp	r0, #32
10040a58:	d005      	beq.n	10040a66 <__aeabi_dadd+0x366>
10040a5a:	2340      	movs	r3, #64	@ 0x40
10040a5c:	1a1b      	subs	r3, r3, r0
10040a5e:	409a      	lsls	r2, r3
10040a60:	1e53      	subs	r3, r2, #1
10040a62:	419a      	sbcs	r2, r3
10040a64:	4315      	orrs	r5, r2
10040a66:	2307      	movs	r3, #7
10040a68:	2700      	movs	r7, #0
10040a6a:	402b      	ands	r3, r5
10040a6c:	e7b0      	b.n	100409d0 <__aeabi_dadd+0x2d0>
10040a6e:	08ed      	lsrs	r5, r5, #3
10040a70:	4b05      	ldr	r3, [pc, #20]	@ (10040a88 <__aeabi_dadd+0x388>)
10040a72:	0762      	lsls	r2, r4, #29
10040a74:	432a      	orrs	r2, r5
10040a76:	08e4      	lsrs	r4, r4, #3
10040a78:	429f      	cmp	r7, r3
10040a7a:	d00f      	beq.n	10040a9c <__aeabi_dadd+0x39c>
10040a7c:	0324      	lsls	r4, r4, #12
10040a7e:	0b25      	lsrs	r5, r4, #12
10040a80:	057c      	lsls	r4, r7, #21
10040a82:	0d64      	lsrs	r4, r4, #21
10040a84:	e6d4      	b.n	10040830 <__aeabi_dadd+0x130>
10040a86:	46c0      	nop			@ (mov r8, r8)
10040a88:	000007ff 	.word	0x000007ff
10040a8c:	ff7fffff 	.word	0xff7fffff
10040a90:	000007fe 	.word	0x000007fe
10040a94:	08c0      	lsrs	r0, r0, #3
10040a96:	0762      	lsls	r2, r4, #29
10040a98:	4302      	orrs	r2, r0
10040a9a:	08e4      	lsrs	r4, r4, #3
10040a9c:	0013      	movs	r3, r2
10040a9e:	4323      	orrs	r3, r4
10040aa0:	d100      	bne.n	10040aa4 <__aeabi_dadd+0x3a4>
10040aa2:	e186      	b.n	10040db2 <__aeabi_dadd+0x6b2>
10040aa4:	2580      	movs	r5, #128	@ 0x80
10040aa6:	032d      	lsls	r5, r5, #12
10040aa8:	4325      	orrs	r5, r4
10040aaa:	032d      	lsls	r5, r5, #12
10040aac:	4cc3      	ldr	r4, [pc, #780]	@ (10040dbc <__aeabi_dadd+0x6bc>)
10040aae:	0b2d      	lsrs	r5, r5, #12
10040ab0:	e6be      	b.n	10040830 <__aeabi_dadd+0x130>
10040ab2:	4660      	mov	r0, ip
10040ab4:	4654      	mov	r4, sl
10040ab6:	000e      	movs	r6, r1
10040ab8:	0017      	movs	r7, r2
10040aba:	08c5      	lsrs	r5, r0, #3
10040abc:	e7d8      	b.n	10040a70 <__aeabi_dadd+0x370>
10040abe:	4cc0      	ldr	r4, [pc, #768]	@ (10040dc0 <__aeabi_dadd+0x6c0>)
10040ac0:	1aff      	subs	r7, r7, r3
10040ac2:	4014      	ands	r4, r2
10040ac4:	e696      	b.n	100407f4 <__aeabi_dadd+0xf4>
10040ac6:	4abf      	ldr	r2, [pc, #764]	@ (10040dc4 <__aeabi_dadd+0x6c4>)
10040ac8:	1c79      	adds	r1, r7, #1
10040aca:	4211      	tst	r1, r2
10040acc:	d16b      	bne.n	10040ba6 <__aeabi_dadd+0x4a6>
10040ace:	0022      	movs	r2, r4
10040ad0:	4302      	orrs	r2, r0
10040ad2:	2f00      	cmp	r7, #0
10040ad4:	d000      	beq.n	10040ad8 <__aeabi_dadd+0x3d8>
10040ad6:	e0db      	b.n	10040c90 <__aeabi_dadd+0x590>
10040ad8:	2a00      	cmp	r2, #0
10040ada:	d100      	bne.n	10040ade <__aeabi_dadd+0x3de>
10040adc:	e12d      	b.n	10040d3a <__aeabi_dadd+0x63a>
10040ade:	4662      	mov	r2, ip
10040ae0:	4653      	mov	r3, sl
10040ae2:	431a      	orrs	r2, r3
10040ae4:	d100      	bne.n	10040ae8 <__aeabi_dadd+0x3e8>
10040ae6:	e0b6      	b.n	10040c56 <__aeabi_dadd+0x556>
10040ae8:	4663      	mov	r3, ip
10040aea:	18c5      	adds	r5, r0, r3
10040aec:	4285      	cmp	r5, r0
10040aee:	4180      	sbcs	r0, r0
10040af0:	4454      	add	r4, sl
10040af2:	4240      	negs	r0, r0
10040af4:	1824      	adds	r4, r4, r0
10040af6:	0223      	lsls	r3, r4, #8
10040af8:	d502      	bpl.n	10040b00 <__aeabi_dadd+0x400>
10040afa:	000f      	movs	r7, r1
10040afc:	4bb0      	ldr	r3, [pc, #704]	@ (10040dc0 <__aeabi_dadd+0x6c0>)
10040afe:	401c      	ands	r4, r3
10040b00:	003a      	movs	r2, r7
10040b02:	0028      	movs	r0, r5
10040b04:	e7d8      	b.n	10040ab8 <__aeabi_dadd+0x3b8>
10040b06:	4662      	mov	r2, ip
10040b08:	1a85      	subs	r5, r0, r2
10040b0a:	42a8      	cmp	r0, r5
10040b0c:	4192      	sbcs	r2, r2
10040b0e:	4653      	mov	r3, sl
10040b10:	4252      	negs	r2, r2
10040b12:	4691      	mov	r9, r2
10040b14:	1ae3      	subs	r3, r4, r3
10040b16:	001a      	movs	r2, r3
10040b18:	464b      	mov	r3, r9
10040b1a:	1ad2      	subs	r2, r2, r3
10040b1c:	0013      	movs	r3, r2
10040b1e:	4691      	mov	r9, r2
10040b20:	021a      	lsls	r2, r3, #8
10040b22:	d454      	bmi.n	10040bce <__aeabi_dadd+0x4ce>
10040b24:	464a      	mov	r2, r9
10040b26:	464c      	mov	r4, r9
10040b28:	432a      	orrs	r2, r5
10040b2a:	d000      	beq.n	10040b2e <__aeabi_dadd+0x42e>
10040b2c:	e640      	b.n	100407b0 <__aeabi_dadd+0xb0>
10040b2e:	2600      	movs	r6, #0
10040b30:	2400      	movs	r4, #0
10040b32:	2500      	movs	r5, #0
10040b34:	e67c      	b.n	10040830 <__aeabi_dadd+0x130>
10040b36:	4da1      	ldr	r5, [pc, #644]	@ (10040dbc <__aeabi_dadd+0x6bc>)
10040b38:	45a9      	cmp	r9, r5
10040b3a:	d100      	bne.n	10040b3e <__aeabi_dadd+0x43e>
10040b3c:	e090      	b.n	10040c60 <__aeabi_dadd+0x560>
10040b3e:	2501      	movs	r5, #1
10040b40:	2a38      	cmp	r2, #56	@ 0x38
10040b42:	dd00      	ble.n	10040b46 <__aeabi_dadd+0x446>
10040b44:	e6ab      	b.n	1004089e <__aeabi_dadd+0x19e>
10040b46:	2580      	movs	r5, #128	@ 0x80
10040b48:	042d      	lsls	r5, r5, #16
10040b4a:	432c      	orrs	r4, r5
10040b4c:	e695      	b.n	1004087a <__aeabi_dadd+0x17a>
10040b4e:	0011      	movs	r1, r2
10040b50:	4655      	mov	r5, sl
10040b52:	3920      	subs	r1, #32
10040b54:	40cd      	lsrs	r5, r1
10040b56:	46a9      	mov	r9, r5
10040b58:	2a20      	cmp	r2, #32
10040b5a:	d006      	beq.n	10040b6a <__aeabi_dadd+0x46a>
10040b5c:	2140      	movs	r1, #64	@ 0x40
10040b5e:	4653      	mov	r3, sl
10040b60:	1a8a      	subs	r2, r1, r2
10040b62:	4093      	lsls	r3, r2
10040b64:	4662      	mov	r2, ip
10040b66:	431a      	orrs	r2, r3
10040b68:	4694      	mov	ip, r2
10040b6a:	4665      	mov	r5, ip
10040b6c:	1e6b      	subs	r3, r5, #1
10040b6e:	419d      	sbcs	r5, r3
10040b70:	464b      	mov	r3, r9
10040b72:	431d      	orrs	r5, r3
10040b74:	e612      	b.n	1004079c <__aeabi_dadd+0x9c>
10040b76:	0021      	movs	r1, r4
10040b78:	4301      	orrs	r1, r0
10040b7a:	d100      	bne.n	10040b7e <__aeabi_dadd+0x47e>
10040b7c:	e0c4      	b.n	10040d08 <__aeabi_dadd+0x608>
10040b7e:	1e51      	subs	r1, r2, #1
10040b80:	2a01      	cmp	r2, #1
10040b82:	d100      	bne.n	10040b86 <__aeabi_dadd+0x486>
10040b84:	e0fb      	b.n	10040d7e <__aeabi_dadd+0x67e>
10040b86:	4d8d      	ldr	r5, [pc, #564]	@ (10040dbc <__aeabi_dadd+0x6bc>)
10040b88:	42aa      	cmp	r2, r5
10040b8a:	d100      	bne.n	10040b8e <__aeabi_dadd+0x48e>
10040b8c:	e0b5      	b.n	10040cfa <__aeabi_dadd+0x5fa>
10040b8e:	2501      	movs	r5, #1
10040b90:	2938      	cmp	r1, #56	@ 0x38
10040b92:	dd00      	ble.n	10040b96 <__aeabi_dadd+0x496>
10040b94:	e741      	b.n	10040a1a <__aeabi_dadd+0x31a>
10040b96:	000a      	movs	r2, r1
10040b98:	e72f      	b.n	100409fa <__aeabi_dadd+0x2fa>
10040b9a:	4c89      	ldr	r4, [pc, #548]	@ (10040dc0 <__aeabi_dadd+0x6c0>)
10040b9c:	1aff      	subs	r7, r7, r3
10040b9e:	4014      	ands	r4, r2
10040ba0:	0762      	lsls	r2, r4, #29
10040ba2:	08e4      	lsrs	r4, r4, #3
10040ba4:	e76a      	b.n	10040a7c <__aeabi_dadd+0x37c>
10040ba6:	4a85      	ldr	r2, [pc, #532]	@ (10040dbc <__aeabi_dadd+0x6bc>)
10040ba8:	4291      	cmp	r1, r2
10040baa:	d100      	bne.n	10040bae <__aeabi_dadd+0x4ae>
10040bac:	e0e3      	b.n	10040d76 <__aeabi_dadd+0x676>
10040bae:	4663      	mov	r3, ip
10040bb0:	18c2      	adds	r2, r0, r3
10040bb2:	4282      	cmp	r2, r0
10040bb4:	4180      	sbcs	r0, r0
10040bb6:	0023      	movs	r3, r4
10040bb8:	4240      	negs	r0, r0
10040bba:	4453      	add	r3, sl
10040bbc:	181b      	adds	r3, r3, r0
10040bbe:	07dd      	lsls	r5, r3, #31
10040bc0:	085c      	lsrs	r4, r3, #1
10040bc2:	2307      	movs	r3, #7
10040bc4:	0852      	lsrs	r2, r2, #1
10040bc6:	4315      	orrs	r5, r2
10040bc8:	000f      	movs	r7, r1
10040bca:	402b      	ands	r3, r5
10040bcc:	e700      	b.n	100409d0 <__aeabi_dadd+0x2d0>
10040bce:	4663      	mov	r3, ip
10040bd0:	1a1d      	subs	r5, r3, r0
10040bd2:	45ac      	cmp	ip, r5
10040bd4:	4192      	sbcs	r2, r2
10040bd6:	4653      	mov	r3, sl
10040bd8:	4252      	negs	r2, r2
10040bda:	1b1c      	subs	r4, r3, r4
10040bdc:	000e      	movs	r6, r1
10040bde:	4688      	mov	r8, r1
10040be0:	1aa4      	subs	r4, r4, r2
10040be2:	e5e5      	b.n	100407b0 <__aeabi_dadd+0xb0>
10040be4:	2d00      	cmp	r5, #0
10040be6:	d000      	beq.n	10040bea <__aeabi_dadd+0x4ea>
10040be8:	e091      	b.n	10040d0e <__aeabi_dadd+0x60e>
10040bea:	2a00      	cmp	r2, #0
10040bec:	d138      	bne.n	10040c60 <__aeabi_dadd+0x560>
10040bee:	2480      	movs	r4, #128	@ 0x80
10040bf0:	2600      	movs	r6, #0
10040bf2:	0324      	lsls	r4, r4, #12
10040bf4:	e756      	b.n	10040aa4 <__aeabi_dadd+0x3a4>
10040bf6:	4663      	mov	r3, ip
10040bf8:	18c5      	adds	r5, r0, r3
10040bfa:	4285      	cmp	r5, r0
10040bfc:	4180      	sbcs	r0, r0
10040bfe:	4454      	add	r4, sl
10040c00:	4240      	negs	r0, r0
10040c02:	1824      	adds	r4, r4, r0
10040c04:	2701      	movs	r7, #1
10040c06:	0223      	lsls	r3, r4, #8
10040c08:	d400      	bmi.n	10040c0c <__aeabi_dadd+0x50c>
10040c0a:	e6df      	b.n	100409cc <__aeabi_dadd+0x2cc>
10040c0c:	2702      	movs	r7, #2
10040c0e:	e687      	b.n	10040920 <__aeabi_dadd+0x220>
10040c10:	4663      	mov	r3, ip
10040c12:	1ac5      	subs	r5, r0, r3
10040c14:	42a8      	cmp	r0, r5
10040c16:	4180      	sbcs	r0, r0
10040c18:	4653      	mov	r3, sl
10040c1a:	4240      	negs	r0, r0
10040c1c:	1ae4      	subs	r4, r4, r3
10040c1e:	2701      	movs	r7, #1
10040c20:	1a24      	subs	r4, r4, r0
10040c22:	e5c0      	b.n	100407a6 <__aeabi_dadd+0xa6>
10040c24:	0762      	lsls	r2, r4, #29
10040c26:	08c0      	lsrs	r0, r0, #3
10040c28:	4302      	orrs	r2, r0
10040c2a:	08e4      	lsrs	r4, r4, #3
10040c2c:	e736      	b.n	10040a9c <__aeabi_dadd+0x39c>
10040c2e:	0011      	movs	r1, r2
10040c30:	4653      	mov	r3, sl
10040c32:	3920      	subs	r1, #32
10040c34:	40cb      	lsrs	r3, r1
10040c36:	4699      	mov	r9, r3
10040c38:	2a20      	cmp	r2, #32
10040c3a:	d006      	beq.n	10040c4a <__aeabi_dadd+0x54a>
10040c3c:	2140      	movs	r1, #64	@ 0x40
10040c3e:	4653      	mov	r3, sl
10040c40:	1a8a      	subs	r2, r1, r2
10040c42:	4093      	lsls	r3, r2
10040c44:	4662      	mov	r2, ip
10040c46:	431a      	orrs	r2, r3
10040c48:	4694      	mov	ip, r2
10040c4a:	4665      	mov	r5, ip
10040c4c:	1e6b      	subs	r3, r5, #1
10040c4e:	419d      	sbcs	r5, r3
10040c50:	464b      	mov	r3, r9
10040c52:	431d      	orrs	r5, r3
10040c54:	e659      	b.n	1004090a <__aeabi_dadd+0x20a>
10040c56:	0762      	lsls	r2, r4, #29
10040c58:	08c0      	lsrs	r0, r0, #3
10040c5a:	4302      	orrs	r2, r0
10040c5c:	08e4      	lsrs	r4, r4, #3
10040c5e:	e70d      	b.n	10040a7c <__aeabi_dadd+0x37c>
10040c60:	4653      	mov	r3, sl
10040c62:	075a      	lsls	r2, r3, #29
10040c64:	4663      	mov	r3, ip
10040c66:	08d8      	lsrs	r0, r3, #3
10040c68:	4653      	mov	r3, sl
10040c6a:	000e      	movs	r6, r1
10040c6c:	4302      	orrs	r2, r0
10040c6e:	08dc      	lsrs	r4, r3, #3
10040c70:	e714      	b.n	10040a9c <__aeabi_dadd+0x39c>
10040c72:	0015      	movs	r5, r2
10040c74:	0026      	movs	r6, r4
10040c76:	3d20      	subs	r5, #32
10040c78:	40ee      	lsrs	r6, r5
10040c7a:	2a20      	cmp	r2, #32
10040c7c:	d003      	beq.n	10040c86 <__aeabi_dadd+0x586>
10040c7e:	2540      	movs	r5, #64	@ 0x40
10040c80:	1aaa      	subs	r2, r5, r2
10040c82:	4094      	lsls	r4, r2
10040c84:	4320      	orrs	r0, r4
10040c86:	1e42      	subs	r2, r0, #1
10040c88:	4190      	sbcs	r0, r2
10040c8a:	0005      	movs	r5, r0
10040c8c:	4335      	orrs	r5, r6
10040c8e:	e606      	b.n	1004089e <__aeabi_dadd+0x19e>
10040c90:	2a00      	cmp	r2, #0
10040c92:	d07c      	beq.n	10040d8e <__aeabi_dadd+0x68e>
10040c94:	4662      	mov	r2, ip
10040c96:	4653      	mov	r3, sl
10040c98:	08c0      	lsrs	r0, r0, #3
10040c9a:	431a      	orrs	r2, r3
10040c9c:	d100      	bne.n	10040ca0 <__aeabi_dadd+0x5a0>
10040c9e:	e6fa      	b.n	10040a96 <__aeabi_dadd+0x396>
10040ca0:	0762      	lsls	r2, r4, #29
10040ca2:	4310      	orrs	r0, r2
10040ca4:	2280      	movs	r2, #128	@ 0x80
10040ca6:	08e4      	lsrs	r4, r4, #3
10040ca8:	0312      	lsls	r2, r2, #12
10040caa:	4214      	tst	r4, r2
10040cac:	d008      	beq.n	10040cc0 <__aeabi_dadd+0x5c0>
10040cae:	08d9      	lsrs	r1, r3, #3
10040cb0:	4211      	tst	r1, r2
10040cb2:	d105      	bne.n	10040cc0 <__aeabi_dadd+0x5c0>
10040cb4:	4663      	mov	r3, ip
10040cb6:	08d8      	lsrs	r0, r3, #3
10040cb8:	4653      	mov	r3, sl
10040cba:	000c      	movs	r4, r1
10040cbc:	075b      	lsls	r3, r3, #29
10040cbe:	4318      	orrs	r0, r3
10040cc0:	0f42      	lsrs	r2, r0, #29
10040cc2:	00c0      	lsls	r0, r0, #3
10040cc4:	08c0      	lsrs	r0, r0, #3
10040cc6:	0752      	lsls	r2, r2, #29
10040cc8:	4302      	orrs	r2, r0
10040cca:	e6e7      	b.n	10040a9c <__aeabi_dadd+0x39c>
10040ccc:	2a00      	cmp	r2, #0
10040cce:	d100      	bne.n	10040cd2 <__aeabi_dadd+0x5d2>
10040cd0:	e72d      	b.n	10040b2e <__aeabi_dadd+0x42e>
10040cd2:	4663      	mov	r3, ip
10040cd4:	08d8      	lsrs	r0, r3, #3
10040cd6:	4653      	mov	r3, sl
10040cd8:	075a      	lsls	r2, r3, #29
10040cda:	000e      	movs	r6, r1
10040cdc:	4302      	orrs	r2, r0
10040cde:	08dc      	lsrs	r4, r3, #3
10040ce0:	e6cc      	b.n	10040a7c <__aeabi_dadd+0x37c>
10040ce2:	4663      	mov	r3, ip
10040ce4:	1a1d      	subs	r5, r3, r0
10040ce6:	45ac      	cmp	ip, r5
10040ce8:	4192      	sbcs	r2, r2
10040cea:	4653      	mov	r3, sl
10040cec:	4252      	negs	r2, r2
10040cee:	1b1c      	subs	r4, r3, r4
10040cf0:	000e      	movs	r6, r1
10040cf2:	4688      	mov	r8, r1
10040cf4:	1aa4      	subs	r4, r4, r2
10040cf6:	3701      	adds	r7, #1
10040cf8:	e555      	b.n	100407a6 <__aeabi_dadd+0xa6>
10040cfa:	4663      	mov	r3, ip
10040cfc:	08d9      	lsrs	r1, r3, #3
10040cfe:	4653      	mov	r3, sl
10040d00:	075a      	lsls	r2, r3, #29
10040d02:	430a      	orrs	r2, r1
10040d04:	08dc      	lsrs	r4, r3, #3
10040d06:	e6c9      	b.n	10040a9c <__aeabi_dadd+0x39c>
10040d08:	4660      	mov	r0, ip
10040d0a:	4654      	mov	r4, sl
10040d0c:	e6d4      	b.n	10040ab8 <__aeabi_dadd+0x3b8>
10040d0e:	08c0      	lsrs	r0, r0, #3
10040d10:	2a00      	cmp	r2, #0
10040d12:	d100      	bne.n	10040d16 <__aeabi_dadd+0x616>
10040d14:	e6bf      	b.n	10040a96 <__aeabi_dadd+0x396>
10040d16:	0762      	lsls	r2, r4, #29
10040d18:	4310      	orrs	r0, r2
10040d1a:	2280      	movs	r2, #128	@ 0x80
10040d1c:	08e4      	lsrs	r4, r4, #3
10040d1e:	0312      	lsls	r2, r2, #12
10040d20:	4214      	tst	r4, r2
10040d22:	d0cd      	beq.n	10040cc0 <__aeabi_dadd+0x5c0>
10040d24:	08dd      	lsrs	r5, r3, #3
10040d26:	4215      	tst	r5, r2
10040d28:	d1ca      	bne.n	10040cc0 <__aeabi_dadd+0x5c0>
10040d2a:	4663      	mov	r3, ip
10040d2c:	08d8      	lsrs	r0, r3, #3
10040d2e:	4653      	mov	r3, sl
10040d30:	075b      	lsls	r3, r3, #29
10040d32:	000e      	movs	r6, r1
10040d34:	002c      	movs	r4, r5
10040d36:	4318      	orrs	r0, r3
10040d38:	e7c2      	b.n	10040cc0 <__aeabi_dadd+0x5c0>
10040d3a:	4663      	mov	r3, ip
10040d3c:	08d9      	lsrs	r1, r3, #3
10040d3e:	4653      	mov	r3, sl
10040d40:	075a      	lsls	r2, r3, #29
10040d42:	430a      	orrs	r2, r1
10040d44:	08dc      	lsrs	r4, r3, #3
10040d46:	e699      	b.n	10040a7c <__aeabi_dadd+0x37c>
10040d48:	4663      	mov	r3, ip
10040d4a:	08d8      	lsrs	r0, r3, #3
10040d4c:	4653      	mov	r3, sl
10040d4e:	075a      	lsls	r2, r3, #29
10040d50:	000e      	movs	r6, r1
10040d52:	4302      	orrs	r2, r0
10040d54:	08dc      	lsrs	r4, r3, #3
10040d56:	e6a1      	b.n	10040a9c <__aeabi_dadd+0x39c>
10040d58:	0011      	movs	r1, r2
10040d5a:	0027      	movs	r7, r4
10040d5c:	3920      	subs	r1, #32
10040d5e:	40cf      	lsrs	r7, r1
10040d60:	2a20      	cmp	r2, #32
10040d62:	d003      	beq.n	10040d6c <__aeabi_dadd+0x66c>
10040d64:	2140      	movs	r1, #64	@ 0x40
10040d66:	1a8a      	subs	r2, r1, r2
10040d68:	4094      	lsls	r4, r2
10040d6a:	4320      	orrs	r0, r4
10040d6c:	1e42      	subs	r2, r0, #1
10040d6e:	4190      	sbcs	r0, r2
10040d70:	0005      	movs	r5, r0
10040d72:	433d      	orrs	r5, r7
10040d74:	e651      	b.n	10040a1a <__aeabi_dadd+0x31a>
10040d76:	000c      	movs	r4, r1
10040d78:	2500      	movs	r5, #0
10040d7a:	2200      	movs	r2, #0
10040d7c:	e558      	b.n	10040830 <__aeabi_dadd+0x130>
10040d7e:	4460      	add	r0, ip
10040d80:	4560      	cmp	r0, ip
10040d82:	4192      	sbcs	r2, r2
10040d84:	4454      	add	r4, sl
10040d86:	4252      	negs	r2, r2
10040d88:	0005      	movs	r5, r0
10040d8a:	18a4      	adds	r4, r4, r2
10040d8c:	e73a      	b.n	10040c04 <__aeabi_dadd+0x504>
10040d8e:	4653      	mov	r3, sl
10040d90:	075a      	lsls	r2, r3, #29
10040d92:	4663      	mov	r3, ip
10040d94:	08d9      	lsrs	r1, r3, #3
10040d96:	4653      	mov	r3, sl
10040d98:	430a      	orrs	r2, r1
10040d9a:	08dc      	lsrs	r4, r3, #3
10040d9c:	e67e      	b.n	10040a9c <__aeabi_dadd+0x39c>
10040d9e:	001a      	movs	r2, r3
10040da0:	001c      	movs	r4, r3
10040da2:	432a      	orrs	r2, r5
10040da4:	d000      	beq.n	10040da8 <__aeabi_dadd+0x6a8>
10040da6:	e6ab      	b.n	10040b00 <__aeabi_dadd+0x400>
10040da8:	e6c1      	b.n	10040b2e <__aeabi_dadd+0x42e>
10040daa:	2120      	movs	r1, #32
10040dac:	2500      	movs	r5, #0
10040dae:	1a09      	subs	r1, r1, r0
10040db0:	e519      	b.n	100407e6 <__aeabi_dadd+0xe6>
10040db2:	2200      	movs	r2, #0
10040db4:	2500      	movs	r5, #0
10040db6:	4c01      	ldr	r4, [pc, #4]	@ (10040dbc <__aeabi_dadd+0x6bc>)
10040db8:	e53a      	b.n	10040830 <__aeabi_dadd+0x130>
10040dba:	46c0      	nop			@ (mov r8, r8)
10040dbc:	000007ff 	.word	0x000007ff
10040dc0:	ff7fffff 	.word	0xff7fffff
10040dc4:	000007fe 	.word	0x000007fe

10040dc8 <__aeabi_ddiv>:
10040dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
10040dca:	46de      	mov	lr, fp
10040dcc:	4645      	mov	r5, r8
10040dce:	4657      	mov	r7, sl
10040dd0:	464e      	mov	r6, r9
10040dd2:	b5e0      	push	{r5, r6, r7, lr}
10040dd4:	b087      	sub	sp, #28
10040dd6:	9200      	str	r2, [sp, #0]
10040dd8:	9301      	str	r3, [sp, #4]
10040dda:	030b      	lsls	r3, r1, #12
10040ddc:	0b1b      	lsrs	r3, r3, #12
10040dde:	469b      	mov	fp, r3
10040de0:	0fca      	lsrs	r2, r1, #31
10040de2:	004b      	lsls	r3, r1, #1
10040de4:	0004      	movs	r4, r0
10040de6:	4680      	mov	r8, r0
10040de8:	0d5b      	lsrs	r3, r3, #21
10040dea:	9202      	str	r2, [sp, #8]
10040dec:	d100      	bne.n	10040df0 <__aeabi_ddiv+0x28>
10040dee:	e16a      	b.n	100410c6 <__aeabi_ddiv+0x2fe>
10040df0:	4ad4      	ldr	r2, [pc, #848]	@ (10041144 <__aeabi_ddiv+0x37c>)
10040df2:	4293      	cmp	r3, r2
10040df4:	d100      	bne.n	10040df8 <__aeabi_ddiv+0x30>
10040df6:	e18c      	b.n	10041112 <__aeabi_ddiv+0x34a>
10040df8:	4659      	mov	r1, fp
10040dfa:	0f42      	lsrs	r2, r0, #29
10040dfc:	00c9      	lsls	r1, r1, #3
10040dfe:	430a      	orrs	r2, r1
10040e00:	2180      	movs	r1, #128	@ 0x80
10040e02:	0409      	lsls	r1, r1, #16
10040e04:	4311      	orrs	r1, r2
10040e06:	00c2      	lsls	r2, r0, #3
10040e08:	4690      	mov	r8, r2
10040e0a:	4acf      	ldr	r2, [pc, #828]	@ (10041148 <__aeabi_ddiv+0x380>)
10040e0c:	4689      	mov	r9, r1
10040e0e:	4692      	mov	sl, r2
10040e10:	449a      	add	sl, r3
10040e12:	2300      	movs	r3, #0
10040e14:	2400      	movs	r4, #0
10040e16:	9303      	str	r3, [sp, #12]
10040e18:	9e00      	ldr	r6, [sp, #0]
10040e1a:	9f01      	ldr	r7, [sp, #4]
10040e1c:	033b      	lsls	r3, r7, #12
10040e1e:	0b1b      	lsrs	r3, r3, #12
10040e20:	469b      	mov	fp, r3
10040e22:	007b      	lsls	r3, r7, #1
10040e24:	0030      	movs	r0, r6
10040e26:	0d5b      	lsrs	r3, r3, #21
10040e28:	0ffd      	lsrs	r5, r7, #31
10040e2a:	2b00      	cmp	r3, #0
10040e2c:	d100      	bne.n	10040e30 <__aeabi_ddiv+0x68>
10040e2e:	e128      	b.n	10041082 <__aeabi_ddiv+0x2ba>
10040e30:	4ac4      	ldr	r2, [pc, #784]	@ (10041144 <__aeabi_ddiv+0x37c>)
10040e32:	4293      	cmp	r3, r2
10040e34:	d100      	bne.n	10040e38 <__aeabi_ddiv+0x70>
10040e36:	e177      	b.n	10041128 <__aeabi_ddiv+0x360>
10040e38:	4659      	mov	r1, fp
10040e3a:	0f72      	lsrs	r2, r6, #29
10040e3c:	00c9      	lsls	r1, r1, #3
10040e3e:	430a      	orrs	r2, r1
10040e40:	2180      	movs	r1, #128	@ 0x80
10040e42:	0409      	lsls	r1, r1, #16
10040e44:	4311      	orrs	r1, r2
10040e46:	468b      	mov	fp, r1
10040e48:	49bf      	ldr	r1, [pc, #764]	@ (10041148 <__aeabi_ddiv+0x380>)
10040e4a:	00f2      	lsls	r2, r6, #3
10040e4c:	468c      	mov	ip, r1
10040e4e:	4651      	mov	r1, sl
10040e50:	4463      	add	r3, ip
10040e52:	1acb      	subs	r3, r1, r3
10040e54:	469a      	mov	sl, r3
10040e56:	2300      	movs	r3, #0
10040e58:	9e02      	ldr	r6, [sp, #8]
10040e5a:	406e      	eors	r6, r5
10040e5c:	2c0f      	cmp	r4, #15
10040e5e:	d827      	bhi.n	10040eb0 <__aeabi_ddiv+0xe8>
10040e60:	49ba      	ldr	r1, [pc, #744]	@ (1004114c <__aeabi_ddiv+0x384>)
10040e62:	00a4      	lsls	r4, r4, #2
10040e64:	5909      	ldr	r1, [r1, r4]
10040e66:	468f      	mov	pc, r1
10040e68:	46cb      	mov	fp, r9
10040e6a:	4642      	mov	r2, r8
10040e6c:	9e02      	ldr	r6, [sp, #8]
10040e6e:	9b03      	ldr	r3, [sp, #12]
10040e70:	2b02      	cmp	r3, #2
10040e72:	d016      	beq.n	10040ea2 <__aeabi_ddiv+0xda>
10040e74:	2b03      	cmp	r3, #3
10040e76:	d100      	bne.n	10040e7a <__aeabi_ddiv+0xb2>
10040e78:	e2a6      	b.n	100413c8 <__aeabi_ddiv+0x600>
10040e7a:	2b01      	cmp	r3, #1
10040e7c:	d000      	beq.n	10040e80 <__aeabi_ddiv+0xb8>
10040e7e:	e0df      	b.n	10041040 <__aeabi_ddiv+0x278>
10040e80:	2200      	movs	r2, #0
10040e82:	2300      	movs	r3, #0
10040e84:	2400      	movs	r4, #0
10040e86:	4690      	mov	r8, r2
10040e88:	051b      	lsls	r3, r3, #20
10040e8a:	4323      	orrs	r3, r4
10040e8c:	07f6      	lsls	r6, r6, #31
10040e8e:	4333      	orrs	r3, r6
10040e90:	4640      	mov	r0, r8
10040e92:	0019      	movs	r1, r3
10040e94:	b007      	add	sp, #28
10040e96:	bcf0      	pop	{r4, r5, r6, r7}
10040e98:	46bb      	mov	fp, r7
10040e9a:	46b2      	mov	sl, r6
10040e9c:	46a9      	mov	r9, r5
10040e9e:	46a0      	mov	r8, r4
10040ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
10040ea2:	2200      	movs	r2, #0
10040ea4:	2400      	movs	r4, #0
10040ea6:	4690      	mov	r8, r2
10040ea8:	4ba6      	ldr	r3, [pc, #664]	@ (10041144 <__aeabi_ddiv+0x37c>)
10040eaa:	e7ed      	b.n	10040e88 <__aeabi_ddiv+0xc0>
10040eac:	002e      	movs	r6, r5
10040eae:	e7df      	b.n	10040e70 <__aeabi_ddiv+0xa8>
10040eb0:	45cb      	cmp	fp, r9
10040eb2:	d200      	bcs.n	10040eb6 <__aeabi_ddiv+0xee>
10040eb4:	e1d4      	b.n	10041260 <__aeabi_ddiv+0x498>
10040eb6:	d100      	bne.n	10040eba <__aeabi_ddiv+0xf2>
10040eb8:	e1cf      	b.n	1004125a <__aeabi_ddiv+0x492>
10040eba:	2301      	movs	r3, #1
10040ebc:	425b      	negs	r3, r3
10040ebe:	469c      	mov	ip, r3
10040ec0:	4644      	mov	r4, r8
10040ec2:	4648      	mov	r0, r9
10040ec4:	2700      	movs	r7, #0
10040ec6:	44e2      	add	sl, ip
10040ec8:	465b      	mov	r3, fp
10040eca:	0e15      	lsrs	r5, r2, #24
10040ecc:	021b      	lsls	r3, r3, #8
10040ece:	431d      	orrs	r5, r3
10040ed0:	0c19      	lsrs	r1, r3, #16
10040ed2:	042b      	lsls	r3, r5, #16
10040ed4:	0212      	lsls	r2, r2, #8
10040ed6:	9500      	str	r5, [sp, #0]
10040ed8:	0c1d      	lsrs	r5, r3, #16
10040eda:	4691      	mov	r9, r2
10040edc:	9102      	str	r1, [sp, #8]
10040ede:	9503      	str	r5, [sp, #12]
10040ee0:	f7ff f996 	bl	10040210 <__aeabi_uidivmod>
10040ee4:	0002      	movs	r2, r0
10040ee6:	436a      	muls	r2, r5
10040ee8:	040b      	lsls	r3, r1, #16
10040eea:	0c21      	lsrs	r1, r4, #16
10040eec:	4680      	mov	r8, r0
10040eee:	4319      	orrs	r1, r3
10040ef0:	428a      	cmp	r2, r1
10040ef2:	d909      	bls.n	10040f08 <__aeabi_ddiv+0x140>
10040ef4:	9d00      	ldr	r5, [sp, #0]
10040ef6:	2301      	movs	r3, #1
10040ef8:	46ac      	mov	ip, r5
10040efa:	425b      	negs	r3, r3
10040efc:	4461      	add	r1, ip
10040efe:	469c      	mov	ip, r3
10040f00:	44e0      	add	r8, ip
10040f02:	428d      	cmp	r5, r1
10040f04:	d800      	bhi.n	10040f08 <__aeabi_ddiv+0x140>
10040f06:	e1fb      	b.n	10041300 <__aeabi_ddiv+0x538>
10040f08:	1a88      	subs	r0, r1, r2
10040f0a:	9902      	ldr	r1, [sp, #8]
10040f0c:	f7ff f980 	bl	10040210 <__aeabi_uidivmod>
10040f10:	9a03      	ldr	r2, [sp, #12]
10040f12:	0424      	lsls	r4, r4, #16
10040f14:	4342      	muls	r2, r0
10040f16:	0409      	lsls	r1, r1, #16
10040f18:	0c24      	lsrs	r4, r4, #16
10040f1a:	0003      	movs	r3, r0
10040f1c:	430c      	orrs	r4, r1
10040f1e:	42a2      	cmp	r2, r4
10040f20:	d906      	bls.n	10040f30 <__aeabi_ddiv+0x168>
10040f22:	9900      	ldr	r1, [sp, #0]
10040f24:	3b01      	subs	r3, #1
10040f26:	468c      	mov	ip, r1
10040f28:	4464      	add	r4, ip
10040f2a:	42a1      	cmp	r1, r4
10040f2c:	d800      	bhi.n	10040f30 <__aeabi_ddiv+0x168>
10040f2e:	e1e1      	b.n	100412f4 <__aeabi_ddiv+0x52c>
10040f30:	1aa0      	subs	r0, r4, r2
10040f32:	4642      	mov	r2, r8
10040f34:	0412      	lsls	r2, r2, #16
10040f36:	431a      	orrs	r2, r3
10040f38:	4693      	mov	fp, r2
10040f3a:	464b      	mov	r3, r9
10040f3c:	4659      	mov	r1, fp
10040f3e:	0c1b      	lsrs	r3, r3, #16
10040f40:	001d      	movs	r5, r3
10040f42:	9304      	str	r3, [sp, #16]
10040f44:	040b      	lsls	r3, r1, #16
10040f46:	4649      	mov	r1, r9
10040f48:	0409      	lsls	r1, r1, #16
10040f4a:	0c09      	lsrs	r1, r1, #16
10040f4c:	000c      	movs	r4, r1
10040f4e:	0c1b      	lsrs	r3, r3, #16
10040f50:	435c      	muls	r4, r3
10040f52:	0c12      	lsrs	r2, r2, #16
10040f54:	436b      	muls	r3, r5
10040f56:	4688      	mov	r8, r1
10040f58:	4351      	muls	r1, r2
10040f5a:	436a      	muls	r2, r5
10040f5c:	0c25      	lsrs	r5, r4, #16
10040f5e:	46ac      	mov	ip, r5
10040f60:	185b      	adds	r3, r3, r1
10040f62:	4463      	add	r3, ip
10040f64:	4299      	cmp	r1, r3
10040f66:	d903      	bls.n	10040f70 <__aeabi_ddiv+0x1a8>
10040f68:	2180      	movs	r1, #128	@ 0x80
10040f6a:	0249      	lsls	r1, r1, #9
10040f6c:	468c      	mov	ip, r1
10040f6e:	4462      	add	r2, ip
10040f70:	0c19      	lsrs	r1, r3, #16
10040f72:	0424      	lsls	r4, r4, #16
10040f74:	041b      	lsls	r3, r3, #16
10040f76:	0c24      	lsrs	r4, r4, #16
10040f78:	188a      	adds	r2, r1, r2
10040f7a:	191c      	adds	r4, r3, r4
10040f7c:	4290      	cmp	r0, r2
10040f7e:	d302      	bcc.n	10040f86 <__aeabi_ddiv+0x1be>
10040f80:	d116      	bne.n	10040fb0 <__aeabi_ddiv+0x1e8>
10040f82:	42a7      	cmp	r7, r4
10040f84:	d214      	bcs.n	10040fb0 <__aeabi_ddiv+0x1e8>
10040f86:	465b      	mov	r3, fp
10040f88:	9d00      	ldr	r5, [sp, #0]
10040f8a:	3b01      	subs	r3, #1
10040f8c:	444f      	add	r7, r9
10040f8e:	9305      	str	r3, [sp, #20]
10040f90:	454f      	cmp	r7, r9
10040f92:	419b      	sbcs	r3, r3
10040f94:	46ac      	mov	ip, r5
10040f96:	425b      	negs	r3, r3
10040f98:	4463      	add	r3, ip
10040f9a:	18c0      	adds	r0, r0, r3
10040f9c:	4285      	cmp	r5, r0
10040f9e:	d300      	bcc.n	10040fa2 <__aeabi_ddiv+0x1da>
10040fa0:	e1a1      	b.n	100412e6 <__aeabi_ddiv+0x51e>
10040fa2:	4282      	cmp	r2, r0
10040fa4:	d900      	bls.n	10040fa8 <__aeabi_ddiv+0x1e0>
10040fa6:	e1f6      	b.n	10041396 <__aeabi_ddiv+0x5ce>
10040fa8:	d100      	bne.n	10040fac <__aeabi_ddiv+0x1e4>
10040faa:	e1f1      	b.n	10041390 <__aeabi_ddiv+0x5c8>
10040fac:	9b05      	ldr	r3, [sp, #20]
10040fae:	469b      	mov	fp, r3
10040fb0:	1b3c      	subs	r4, r7, r4
10040fb2:	42a7      	cmp	r7, r4
10040fb4:	41bf      	sbcs	r7, r7
10040fb6:	9d00      	ldr	r5, [sp, #0]
10040fb8:	1a80      	subs	r0, r0, r2
10040fba:	427f      	negs	r7, r7
10040fbc:	1bc0      	subs	r0, r0, r7
10040fbe:	4285      	cmp	r5, r0
10040fc0:	d100      	bne.n	10040fc4 <__aeabi_ddiv+0x1fc>
10040fc2:	e1d0      	b.n	10041366 <__aeabi_ddiv+0x59e>
10040fc4:	9902      	ldr	r1, [sp, #8]
10040fc6:	f7ff f923 	bl	10040210 <__aeabi_uidivmod>
10040fca:	9a03      	ldr	r2, [sp, #12]
10040fcc:	040b      	lsls	r3, r1, #16
10040fce:	4342      	muls	r2, r0
10040fd0:	0c21      	lsrs	r1, r4, #16
10040fd2:	0007      	movs	r7, r0
10040fd4:	4319      	orrs	r1, r3
10040fd6:	428a      	cmp	r2, r1
10040fd8:	d900      	bls.n	10040fdc <__aeabi_ddiv+0x214>
10040fda:	e178      	b.n	100412ce <__aeabi_ddiv+0x506>
10040fdc:	1a88      	subs	r0, r1, r2
10040fde:	9902      	ldr	r1, [sp, #8]
10040fe0:	f7ff f916 	bl	10040210 <__aeabi_uidivmod>
10040fe4:	9a03      	ldr	r2, [sp, #12]
10040fe6:	0424      	lsls	r4, r4, #16
10040fe8:	4342      	muls	r2, r0
10040fea:	0409      	lsls	r1, r1, #16
10040fec:	0c24      	lsrs	r4, r4, #16
10040fee:	0003      	movs	r3, r0
10040ff0:	430c      	orrs	r4, r1
10040ff2:	42a2      	cmp	r2, r4
10040ff4:	d900      	bls.n	10040ff8 <__aeabi_ddiv+0x230>
10040ff6:	e15d      	b.n	100412b4 <__aeabi_ddiv+0x4ec>
10040ff8:	4641      	mov	r1, r8
10040ffa:	1aa4      	subs	r4, r4, r2
10040ffc:	043a      	lsls	r2, r7, #16
10040ffe:	431a      	orrs	r2, r3
10041000:	9d04      	ldr	r5, [sp, #16]
10041002:	0413      	lsls	r3, r2, #16
10041004:	0c1b      	lsrs	r3, r3, #16
10041006:	4359      	muls	r1, r3
10041008:	4647      	mov	r7, r8
1004100a:	436b      	muls	r3, r5
1004100c:	469c      	mov	ip, r3
1004100e:	0c10      	lsrs	r0, r2, #16
10041010:	4347      	muls	r7, r0
10041012:	0c0b      	lsrs	r3, r1, #16
10041014:	44bc      	add	ip, r7
10041016:	4463      	add	r3, ip
10041018:	4368      	muls	r0, r5
1004101a:	429f      	cmp	r7, r3
1004101c:	d903      	bls.n	10041026 <__aeabi_ddiv+0x25e>
1004101e:	2580      	movs	r5, #128	@ 0x80
10041020:	026d      	lsls	r5, r5, #9
10041022:	46ac      	mov	ip, r5
10041024:	4460      	add	r0, ip
10041026:	0c1f      	lsrs	r7, r3, #16
10041028:	0409      	lsls	r1, r1, #16
1004102a:	041b      	lsls	r3, r3, #16
1004102c:	0c09      	lsrs	r1, r1, #16
1004102e:	183f      	adds	r7, r7, r0
10041030:	185b      	adds	r3, r3, r1
10041032:	42bc      	cmp	r4, r7
10041034:	d200      	bcs.n	10041038 <__aeabi_ddiv+0x270>
10041036:	e102      	b.n	1004123e <__aeabi_ddiv+0x476>
10041038:	d100      	bne.n	1004103c <__aeabi_ddiv+0x274>
1004103a:	e0fd      	b.n	10041238 <__aeabi_ddiv+0x470>
1004103c:	2301      	movs	r3, #1
1004103e:	431a      	orrs	r2, r3
10041040:	4b43      	ldr	r3, [pc, #268]	@ (10041150 <__aeabi_ddiv+0x388>)
10041042:	4453      	add	r3, sl
10041044:	2b00      	cmp	r3, #0
10041046:	dc00      	bgt.n	1004104a <__aeabi_ddiv+0x282>
10041048:	e0ae      	b.n	100411a8 <__aeabi_ddiv+0x3e0>
1004104a:	0751      	lsls	r1, r2, #29
1004104c:	d000      	beq.n	10041050 <__aeabi_ddiv+0x288>
1004104e:	e198      	b.n	10041382 <__aeabi_ddiv+0x5ba>
10041050:	4659      	mov	r1, fp
10041052:	01c9      	lsls	r1, r1, #7
10041054:	d506      	bpl.n	10041064 <__aeabi_ddiv+0x29c>
10041056:	4659      	mov	r1, fp
10041058:	4b3e      	ldr	r3, [pc, #248]	@ (10041154 <__aeabi_ddiv+0x38c>)
1004105a:	4019      	ands	r1, r3
1004105c:	2380      	movs	r3, #128	@ 0x80
1004105e:	468b      	mov	fp, r1
10041060:	00db      	lsls	r3, r3, #3
10041062:	4453      	add	r3, sl
10041064:	493c      	ldr	r1, [pc, #240]	@ (10041158 <__aeabi_ddiv+0x390>)
10041066:	428b      	cmp	r3, r1
10041068:	dd00      	ble.n	1004106c <__aeabi_ddiv+0x2a4>
1004106a:	e71a      	b.n	10040ea2 <__aeabi_ddiv+0xda>
1004106c:	4659      	mov	r1, fp
1004106e:	08d2      	lsrs	r2, r2, #3
10041070:	0749      	lsls	r1, r1, #29
10041072:	4311      	orrs	r1, r2
10041074:	465a      	mov	r2, fp
10041076:	055b      	lsls	r3, r3, #21
10041078:	0254      	lsls	r4, r2, #9
1004107a:	4688      	mov	r8, r1
1004107c:	0b24      	lsrs	r4, r4, #12
1004107e:	0d5b      	lsrs	r3, r3, #21
10041080:	e702      	b.n	10040e88 <__aeabi_ddiv+0xc0>
10041082:	465a      	mov	r2, fp
10041084:	9b00      	ldr	r3, [sp, #0]
10041086:	431a      	orrs	r2, r3
10041088:	d100      	bne.n	1004108c <__aeabi_ddiv+0x2c4>
1004108a:	e07e      	b.n	1004118a <__aeabi_ddiv+0x3c2>
1004108c:	465b      	mov	r3, fp
1004108e:	2b00      	cmp	r3, #0
10041090:	d100      	bne.n	10041094 <__aeabi_ddiv+0x2cc>
10041092:	e100      	b.n	10041296 <__aeabi_ddiv+0x4ce>
10041094:	4658      	mov	r0, fp
10041096:	f001 f8e1 	bl	1004225c <__clzsi2>
1004109a:	0002      	movs	r2, r0
1004109c:	0003      	movs	r3, r0
1004109e:	3a0b      	subs	r2, #11
100410a0:	271d      	movs	r7, #29
100410a2:	9e00      	ldr	r6, [sp, #0]
100410a4:	1aba      	subs	r2, r7, r2
100410a6:	0019      	movs	r1, r3
100410a8:	4658      	mov	r0, fp
100410aa:	40d6      	lsrs	r6, r2
100410ac:	3908      	subs	r1, #8
100410ae:	4088      	lsls	r0, r1
100410b0:	0032      	movs	r2, r6
100410b2:	4302      	orrs	r2, r0
100410b4:	4693      	mov	fp, r2
100410b6:	9a00      	ldr	r2, [sp, #0]
100410b8:	408a      	lsls	r2, r1
100410ba:	4928      	ldr	r1, [pc, #160]	@ (1004115c <__aeabi_ddiv+0x394>)
100410bc:	4453      	add	r3, sl
100410be:	468a      	mov	sl, r1
100410c0:	449a      	add	sl, r3
100410c2:	2300      	movs	r3, #0
100410c4:	e6c8      	b.n	10040e58 <__aeabi_ddiv+0x90>
100410c6:	465b      	mov	r3, fp
100410c8:	4303      	orrs	r3, r0
100410ca:	4699      	mov	r9, r3
100410cc:	d056      	beq.n	1004117c <__aeabi_ddiv+0x3b4>
100410ce:	465b      	mov	r3, fp
100410d0:	2b00      	cmp	r3, #0
100410d2:	d100      	bne.n	100410d6 <__aeabi_ddiv+0x30e>
100410d4:	e0cd      	b.n	10041272 <__aeabi_ddiv+0x4aa>
100410d6:	4658      	mov	r0, fp
100410d8:	f001 f8c0 	bl	1004225c <__clzsi2>
100410dc:	230b      	movs	r3, #11
100410de:	425b      	negs	r3, r3
100410e0:	469c      	mov	ip, r3
100410e2:	0002      	movs	r2, r0
100410e4:	4484      	add	ip, r0
100410e6:	4666      	mov	r6, ip
100410e8:	231d      	movs	r3, #29
100410ea:	1b9b      	subs	r3, r3, r6
100410ec:	0026      	movs	r6, r4
100410ee:	0011      	movs	r1, r2
100410f0:	4658      	mov	r0, fp
100410f2:	40de      	lsrs	r6, r3
100410f4:	3908      	subs	r1, #8
100410f6:	4088      	lsls	r0, r1
100410f8:	0033      	movs	r3, r6
100410fa:	4303      	orrs	r3, r0
100410fc:	4699      	mov	r9, r3
100410fe:	0023      	movs	r3, r4
10041100:	408b      	lsls	r3, r1
10041102:	4698      	mov	r8, r3
10041104:	4b16      	ldr	r3, [pc, #88]	@ (10041160 <__aeabi_ddiv+0x398>)
10041106:	2400      	movs	r4, #0
10041108:	1a9b      	subs	r3, r3, r2
1004110a:	469a      	mov	sl, r3
1004110c:	2300      	movs	r3, #0
1004110e:	9303      	str	r3, [sp, #12]
10041110:	e682      	b.n	10040e18 <__aeabi_ddiv+0x50>
10041112:	465a      	mov	r2, fp
10041114:	4302      	orrs	r2, r0
10041116:	4691      	mov	r9, r2
10041118:	d12a      	bne.n	10041170 <__aeabi_ddiv+0x3a8>
1004111a:	2200      	movs	r2, #0
1004111c:	469a      	mov	sl, r3
1004111e:	2302      	movs	r3, #2
10041120:	4690      	mov	r8, r2
10041122:	2408      	movs	r4, #8
10041124:	9303      	str	r3, [sp, #12]
10041126:	e677      	b.n	10040e18 <__aeabi_ddiv+0x50>
10041128:	465a      	mov	r2, fp
1004112a:	9b00      	ldr	r3, [sp, #0]
1004112c:	431a      	orrs	r2, r3
1004112e:	4b0d      	ldr	r3, [pc, #52]	@ (10041164 <__aeabi_ddiv+0x39c>)
10041130:	469c      	mov	ip, r3
10041132:	44e2      	add	sl, ip
10041134:	2a00      	cmp	r2, #0
10041136:	d117      	bne.n	10041168 <__aeabi_ddiv+0x3a0>
10041138:	2302      	movs	r3, #2
1004113a:	431c      	orrs	r4, r3
1004113c:	2300      	movs	r3, #0
1004113e:	469b      	mov	fp, r3
10041140:	3302      	adds	r3, #2
10041142:	e689      	b.n	10040e58 <__aeabi_ddiv+0x90>
10041144:	000007ff 	.word	0x000007ff
10041148:	fffffc01 	.word	0xfffffc01
1004114c:	100491b0 	.word	0x100491b0
10041150:	000003ff 	.word	0x000003ff
10041154:	feffffff 	.word	0xfeffffff
10041158:	000007fe 	.word	0x000007fe
1004115c:	000003f3 	.word	0x000003f3
10041160:	fffffc0d 	.word	0xfffffc0d
10041164:	fffff801 	.word	0xfffff801
10041168:	2303      	movs	r3, #3
1004116a:	0032      	movs	r2, r6
1004116c:	431c      	orrs	r4, r3
1004116e:	e673      	b.n	10040e58 <__aeabi_ddiv+0x90>
10041170:	469a      	mov	sl, r3
10041172:	2303      	movs	r3, #3
10041174:	46d9      	mov	r9, fp
10041176:	240c      	movs	r4, #12
10041178:	9303      	str	r3, [sp, #12]
1004117a:	e64d      	b.n	10040e18 <__aeabi_ddiv+0x50>
1004117c:	2300      	movs	r3, #0
1004117e:	4698      	mov	r8, r3
10041180:	469a      	mov	sl, r3
10041182:	3301      	adds	r3, #1
10041184:	2404      	movs	r4, #4
10041186:	9303      	str	r3, [sp, #12]
10041188:	e646      	b.n	10040e18 <__aeabi_ddiv+0x50>
1004118a:	2301      	movs	r3, #1
1004118c:	431c      	orrs	r4, r3
1004118e:	2300      	movs	r3, #0
10041190:	469b      	mov	fp, r3
10041192:	3301      	adds	r3, #1
10041194:	e660      	b.n	10040e58 <__aeabi_ddiv+0x90>
10041196:	2300      	movs	r3, #0
10041198:	2480      	movs	r4, #128	@ 0x80
1004119a:	4698      	mov	r8, r3
1004119c:	2600      	movs	r6, #0
1004119e:	4b92      	ldr	r3, [pc, #584]	@ (100413e8 <__aeabi_ddiv+0x620>)
100411a0:	0324      	lsls	r4, r4, #12
100411a2:	e671      	b.n	10040e88 <__aeabi_ddiv+0xc0>
100411a4:	2201      	movs	r2, #1
100411a6:	4252      	negs	r2, r2
100411a8:	2101      	movs	r1, #1
100411aa:	1ac9      	subs	r1, r1, r3
100411ac:	2938      	cmp	r1, #56	@ 0x38
100411ae:	dd00      	ble.n	100411b2 <__aeabi_ddiv+0x3ea>
100411b0:	e666      	b.n	10040e80 <__aeabi_ddiv+0xb8>
100411b2:	291f      	cmp	r1, #31
100411b4:	dc00      	bgt.n	100411b8 <__aeabi_ddiv+0x3f0>
100411b6:	e0ab      	b.n	10041310 <__aeabi_ddiv+0x548>
100411b8:	201f      	movs	r0, #31
100411ba:	4240      	negs	r0, r0
100411bc:	1ac3      	subs	r3, r0, r3
100411be:	4658      	mov	r0, fp
100411c0:	40d8      	lsrs	r0, r3
100411c2:	0003      	movs	r3, r0
100411c4:	2920      	cmp	r1, #32
100411c6:	d004      	beq.n	100411d2 <__aeabi_ddiv+0x40a>
100411c8:	4658      	mov	r0, fp
100411ca:	4988      	ldr	r1, [pc, #544]	@ (100413ec <__aeabi_ddiv+0x624>)
100411cc:	4451      	add	r1, sl
100411ce:	4088      	lsls	r0, r1
100411d0:	4302      	orrs	r2, r0
100411d2:	1e51      	subs	r1, r2, #1
100411d4:	418a      	sbcs	r2, r1
100411d6:	431a      	orrs	r2, r3
100411d8:	2307      	movs	r3, #7
100411da:	0019      	movs	r1, r3
100411dc:	2400      	movs	r4, #0
100411de:	4011      	ands	r1, r2
100411e0:	4213      	tst	r3, r2
100411e2:	d00c      	beq.n	100411fe <__aeabi_ddiv+0x436>
100411e4:	230f      	movs	r3, #15
100411e6:	4013      	ands	r3, r2
100411e8:	2b04      	cmp	r3, #4
100411ea:	d100      	bne.n	100411ee <__aeabi_ddiv+0x426>
100411ec:	e0f9      	b.n	100413e2 <__aeabi_ddiv+0x61a>
100411ee:	1d11      	adds	r1, r2, #4
100411f0:	4291      	cmp	r1, r2
100411f2:	419b      	sbcs	r3, r3
100411f4:	000a      	movs	r2, r1
100411f6:	425b      	negs	r3, r3
100411f8:	0759      	lsls	r1, r3, #29
100411fa:	025b      	lsls	r3, r3, #9
100411fc:	0b1c      	lsrs	r4, r3, #12
100411fe:	08d2      	lsrs	r2, r2, #3
10041200:	430a      	orrs	r2, r1
10041202:	4690      	mov	r8, r2
10041204:	2300      	movs	r3, #0
10041206:	e63f      	b.n	10040e88 <__aeabi_ddiv+0xc0>
10041208:	2480      	movs	r4, #128	@ 0x80
1004120a:	464b      	mov	r3, r9
1004120c:	0324      	lsls	r4, r4, #12
1004120e:	4223      	tst	r3, r4
10041210:	d009      	beq.n	10041226 <__aeabi_ddiv+0x45e>
10041212:	465b      	mov	r3, fp
10041214:	4223      	tst	r3, r4
10041216:	d106      	bne.n	10041226 <__aeabi_ddiv+0x45e>
10041218:	431c      	orrs	r4, r3
1004121a:	0324      	lsls	r4, r4, #12
1004121c:	002e      	movs	r6, r5
1004121e:	4690      	mov	r8, r2
10041220:	4b71      	ldr	r3, [pc, #452]	@ (100413e8 <__aeabi_ddiv+0x620>)
10041222:	0b24      	lsrs	r4, r4, #12
10041224:	e630      	b.n	10040e88 <__aeabi_ddiv+0xc0>
10041226:	2480      	movs	r4, #128	@ 0x80
10041228:	464b      	mov	r3, r9
1004122a:	0324      	lsls	r4, r4, #12
1004122c:	431c      	orrs	r4, r3
1004122e:	0324      	lsls	r4, r4, #12
10041230:	9e02      	ldr	r6, [sp, #8]
10041232:	4b6d      	ldr	r3, [pc, #436]	@ (100413e8 <__aeabi_ddiv+0x620>)
10041234:	0b24      	lsrs	r4, r4, #12
10041236:	e627      	b.n	10040e88 <__aeabi_ddiv+0xc0>
10041238:	2b00      	cmp	r3, #0
1004123a:	d100      	bne.n	1004123e <__aeabi_ddiv+0x476>
1004123c:	e700      	b.n	10041040 <__aeabi_ddiv+0x278>
1004123e:	9800      	ldr	r0, [sp, #0]
10041240:	1e51      	subs	r1, r2, #1
10041242:	4684      	mov	ip, r0
10041244:	4464      	add	r4, ip
10041246:	4284      	cmp	r4, r0
10041248:	d200      	bcs.n	1004124c <__aeabi_ddiv+0x484>
1004124a:	e084      	b.n	10041356 <__aeabi_ddiv+0x58e>
1004124c:	42bc      	cmp	r4, r7
1004124e:	d200      	bcs.n	10041252 <__aeabi_ddiv+0x48a>
10041250:	e0ae      	b.n	100413b0 <__aeabi_ddiv+0x5e8>
10041252:	d100      	bne.n	10041256 <__aeabi_ddiv+0x48e>
10041254:	e0c1      	b.n	100413da <__aeabi_ddiv+0x612>
10041256:	000a      	movs	r2, r1
10041258:	e6f0      	b.n	1004103c <__aeabi_ddiv+0x274>
1004125a:	4542      	cmp	r2, r8
1004125c:	d900      	bls.n	10041260 <__aeabi_ddiv+0x498>
1004125e:	e62c      	b.n	10040eba <__aeabi_ddiv+0xf2>
10041260:	464b      	mov	r3, r9
10041262:	07dc      	lsls	r4, r3, #31
10041264:	0858      	lsrs	r0, r3, #1
10041266:	4643      	mov	r3, r8
10041268:	085b      	lsrs	r3, r3, #1
1004126a:	431c      	orrs	r4, r3
1004126c:	4643      	mov	r3, r8
1004126e:	07df      	lsls	r7, r3, #31
10041270:	e62a      	b.n	10040ec8 <__aeabi_ddiv+0x100>
10041272:	f000 fff3 	bl	1004225c <__clzsi2>
10041276:	2315      	movs	r3, #21
10041278:	469c      	mov	ip, r3
1004127a:	4484      	add	ip, r0
1004127c:	0002      	movs	r2, r0
1004127e:	4663      	mov	r3, ip
10041280:	3220      	adds	r2, #32
10041282:	2b1c      	cmp	r3, #28
10041284:	dc00      	bgt.n	10041288 <__aeabi_ddiv+0x4c0>
10041286:	e72e      	b.n	100410e6 <__aeabi_ddiv+0x31e>
10041288:	0023      	movs	r3, r4
1004128a:	3808      	subs	r0, #8
1004128c:	4083      	lsls	r3, r0
1004128e:	4699      	mov	r9, r3
10041290:	2300      	movs	r3, #0
10041292:	4698      	mov	r8, r3
10041294:	e736      	b.n	10041104 <__aeabi_ddiv+0x33c>
10041296:	f000 ffe1 	bl	1004225c <__clzsi2>
1004129a:	0002      	movs	r2, r0
1004129c:	0003      	movs	r3, r0
1004129e:	3215      	adds	r2, #21
100412a0:	3320      	adds	r3, #32
100412a2:	2a1c      	cmp	r2, #28
100412a4:	dc00      	bgt.n	100412a8 <__aeabi_ddiv+0x4e0>
100412a6:	e6fb      	b.n	100410a0 <__aeabi_ddiv+0x2d8>
100412a8:	9900      	ldr	r1, [sp, #0]
100412aa:	3808      	subs	r0, #8
100412ac:	4081      	lsls	r1, r0
100412ae:	2200      	movs	r2, #0
100412b0:	468b      	mov	fp, r1
100412b2:	e702      	b.n	100410ba <__aeabi_ddiv+0x2f2>
100412b4:	9900      	ldr	r1, [sp, #0]
100412b6:	3b01      	subs	r3, #1
100412b8:	468c      	mov	ip, r1
100412ba:	4464      	add	r4, ip
100412bc:	42a1      	cmp	r1, r4
100412be:	d900      	bls.n	100412c2 <__aeabi_ddiv+0x4fa>
100412c0:	e69a      	b.n	10040ff8 <__aeabi_ddiv+0x230>
100412c2:	42a2      	cmp	r2, r4
100412c4:	d800      	bhi.n	100412c8 <__aeabi_ddiv+0x500>
100412c6:	e697      	b.n	10040ff8 <__aeabi_ddiv+0x230>
100412c8:	1e83      	subs	r3, r0, #2
100412ca:	4464      	add	r4, ip
100412cc:	e694      	b.n	10040ff8 <__aeabi_ddiv+0x230>
100412ce:	46ac      	mov	ip, r5
100412d0:	4461      	add	r1, ip
100412d2:	3f01      	subs	r7, #1
100412d4:	428d      	cmp	r5, r1
100412d6:	d900      	bls.n	100412da <__aeabi_ddiv+0x512>
100412d8:	e680      	b.n	10040fdc <__aeabi_ddiv+0x214>
100412da:	428a      	cmp	r2, r1
100412dc:	d800      	bhi.n	100412e0 <__aeabi_ddiv+0x518>
100412de:	e67d      	b.n	10040fdc <__aeabi_ddiv+0x214>
100412e0:	1e87      	subs	r7, r0, #2
100412e2:	4461      	add	r1, ip
100412e4:	e67a      	b.n	10040fdc <__aeabi_ddiv+0x214>
100412e6:	4285      	cmp	r5, r0
100412e8:	d000      	beq.n	100412ec <__aeabi_ddiv+0x524>
100412ea:	e65f      	b.n	10040fac <__aeabi_ddiv+0x1e4>
100412ec:	45b9      	cmp	r9, r7
100412ee:	d900      	bls.n	100412f2 <__aeabi_ddiv+0x52a>
100412f0:	e65c      	b.n	10040fac <__aeabi_ddiv+0x1e4>
100412f2:	e656      	b.n	10040fa2 <__aeabi_ddiv+0x1da>
100412f4:	42a2      	cmp	r2, r4
100412f6:	d800      	bhi.n	100412fa <__aeabi_ddiv+0x532>
100412f8:	e61a      	b.n	10040f30 <__aeabi_ddiv+0x168>
100412fa:	1e83      	subs	r3, r0, #2
100412fc:	4464      	add	r4, ip
100412fe:	e617      	b.n	10040f30 <__aeabi_ddiv+0x168>
10041300:	428a      	cmp	r2, r1
10041302:	d800      	bhi.n	10041306 <__aeabi_ddiv+0x53e>
10041304:	e600      	b.n	10040f08 <__aeabi_ddiv+0x140>
10041306:	46ac      	mov	ip, r5
10041308:	1e83      	subs	r3, r0, #2
1004130a:	4698      	mov	r8, r3
1004130c:	4461      	add	r1, ip
1004130e:	e5fb      	b.n	10040f08 <__aeabi_ddiv+0x140>
10041310:	4837      	ldr	r0, [pc, #220]	@ (100413f0 <__aeabi_ddiv+0x628>)
10041312:	0014      	movs	r4, r2
10041314:	4450      	add	r0, sl
10041316:	4082      	lsls	r2, r0
10041318:	465b      	mov	r3, fp
1004131a:	0017      	movs	r7, r2
1004131c:	4083      	lsls	r3, r0
1004131e:	40cc      	lsrs	r4, r1
10041320:	1e7a      	subs	r2, r7, #1
10041322:	4197      	sbcs	r7, r2
10041324:	4323      	orrs	r3, r4
10041326:	433b      	orrs	r3, r7
10041328:	001a      	movs	r2, r3
1004132a:	465b      	mov	r3, fp
1004132c:	40cb      	lsrs	r3, r1
1004132e:	0751      	lsls	r1, r2, #29
10041330:	d009      	beq.n	10041346 <__aeabi_ddiv+0x57e>
10041332:	210f      	movs	r1, #15
10041334:	4011      	ands	r1, r2
10041336:	2904      	cmp	r1, #4
10041338:	d005      	beq.n	10041346 <__aeabi_ddiv+0x57e>
1004133a:	1d11      	adds	r1, r2, #4
1004133c:	4291      	cmp	r1, r2
1004133e:	4192      	sbcs	r2, r2
10041340:	4252      	negs	r2, r2
10041342:	189b      	adds	r3, r3, r2
10041344:	000a      	movs	r2, r1
10041346:	0219      	lsls	r1, r3, #8
10041348:	d400      	bmi.n	1004134c <__aeabi_ddiv+0x584>
1004134a:	e755      	b.n	100411f8 <__aeabi_ddiv+0x430>
1004134c:	2200      	movs	r2, #0
1004134e:	2301      	movs	r3, #1
10041350:	2400      	movs	r4, #0
10041352:	4690      	mov	r8, r2
10041354:	e598      	b.n	10040e88 <__aeabi_ddiv+0xc0>
10041356:	000a      	movs	r2, r1
10041358:	42bc      	cmp	r4, r7
1004135a:	d000      	beq.n	1004135e <__aeabi_ddiv+0x596>
1004135c:	e66e      	b.n	1004103c <__aeabi_ddiv+0x274>
1004135e:	454b      	cmp	r3, r9
10041360:	d000      	beq.n	10041364 <__aeabi_ddiv+0x59c>
10041362:	e66b      	b.n	1004103c <__aeabi_ddiv+0x274>
10041364:	e66c      	b.n	10041040 <__aeabi_ddiv+0x278>
10041366:	4b23      	ldr	r3, [pc, #140]	@ (100413f4 <__aeabi_ddiv+0x62c>)
10041368:	4a23      	ldr	r2, [pc, #140]	@ (100413f8 <__aeabi_ddiv+0x630>)
1004136a:	4453      	add	r3, sl
1004136c:	4592      	cmp	sl, r2
1004136e:	da00      	bge.n	10041372 <__aeabi_ddiv+0x5aa>
10041370:	e718      	b.n	100411a4 <__aeabi_ddiv+0x3dc>
10041372:	2101      	movs	r1, #1
10041374:	4249      	negs	r1, r1
10041376:	1d0a      	adds	r2, r1, #4
10041378:	428a      	cmp	r2, r1
1004137a:	4189      	sbcs	r1, r1
1004137c:	4249      	negs	r1, r1
1004137e:	448b      	add	fp, r1
10041380:	e666      	b.n	10041050 <__aeabi_ddiv+0x288>
10041382:	210f      	movs	r1, #15
10041384:	4011      	ands	r1, r2
10041386:	2904      	cmp	r1, #4
10041388:	d100      	bne.n	1004138c <__aeabi_ddiv+0x5c4>
1004138a:	e661      	b.n	10041050 <__aeabi_ddiv+0x288>
1004138c:	0011      	movs	r1, r2
1004138e:	e7f2      	b.n	10041376 <__aeabi_ddiv+0x5ae>
10041390:	42bc      	cmp	r4, r7
10041392:	d800      	bhi.n	10041396 <__aeabi_ddiv+0x5ce>
10041394:	e60a      	b.n	10040fac <__aeabi_ddiv+0x1e4>
10041396:	2302      	movs	r3, #2
10041398:	425b      	negs	r3, r3
1004139a:	469c      	mov	ip, r3
1004139c:	9900      	ldr	r1, [sp, #0]
1004139e:	444f      	add	r7, r9
100413a0:	454f      	cmp	r7, r9
100413a2:	419b      	sbcs	r3, r3
100413a4:	44e3      	add	fp, ip
100413a6:	468c      	mov	ip, r1
100413a8:	425b      	negs	r3, r3
100413aa:	4463      	add	r3, ip
100413ac:	18c0      	adds	r0, r0, r3
100413ae:	e5ff      	b.n	10040fb0 <__aeabi_ddiv+0x1e8>
100413b0:	4649      	mov	r1, r9
100413b2:	9d00      	ldr	r5, [sp, #0]
100413b4:	0048      	lsls	r0, r1, #1
100413b6:	4548      	cmp	r0, r9
100413b8:	4189      	sbcs	r1, r1
100413ba:	46ac      	mov	ip, r5
100413bc:	4249      	negs	r1, r1
100413be:	4461      	add	r1, ip
100413c0:	4681      	mov	r9, r0
100413c2:	3a02      	subs	r2, #2
100413c4:	1864      	adds	r4, r4, r1
100413c6:	e7c7      	b.n	10041358 <__aeabi_ddiv+0x590>
100413c8:	2480      	movs	r4, #128	@ 0x80
100413ca:	465b      	mov	r3, fp
100413cc:	0324      	lsls	r4, r4, #12
100413ce:	431c      	orrs	r4, r3
100413d0:	0324      	lsls	r4, r4, #12
100413d2:	4690      	mov	r8, r2
100413d4:	4b04      	ldr	r3, [pc, #16]	@ (100413e8 <__aeabi_ddiv+0x620>)
100413d6:	0b24      	lsrs	r4, r4, #12
100413d8:	e556      	b.n	10040e88 <__aeabi_ddiv+0xc0>
100413da:	4599      	cmp	r9, r3
100413dc:	d3e8      	bcc.n	100413b0 <__aeabi_ddiv+0x5e8>
100413de:	000a      	movs	r2, r1
100413e0:	e7bd      	b.n	1004135e <__aeabi_ddiv+0x596>
100413e2:	2300      	movs	r3, #0
100413e4:	e708      	b.n	100411f8 <__aeabi_ddiv+0x430>
100413e6:	46c0      	nop			@ (mov r8, r8)
100413e8:	000007ff 	.word	0x000007ff
100413ec:	0000043e 	.word	0x0000043e
100413f0:	0000041e 	.word	0x0000041e
100413f4:	000003ff 	.word	0x000003ff
100413f8:	fffffc02 	.word	0xfffffc02

100413fc <__aeabi_dmul>:
100413fc:	b5f0      	push	{r4, r5, r6, r7, lr}
100413fe:	4657      	mov	r7, sl
10041400:	46de      	mov	lr, fp
10041402:	464e      	mov	r6, r9
10041404:	4645      	mov	r5, r8
10041406:	b5e0      	push	{r5, r6, r7, lr}
10041408:	001f      	movs	r7, r3
1004140a:	030b      	lsls	r3, r1, #12
1004140c:	0b1b      	lsrs	r3, r3, #12
1004140e:	0016      	movs	r6, r2
10041410:	469a      	mov	sl, r3
10041412:	0fca      	lsrs	r2, r1, #31
10041414:	004b      	lsls	r3, r1, #1
10041416:	0004      	movs	r4, r0
10041418:	4693      	mov	fp, r2
1004141a:	b087      	sub	sp, #28
1004141c:	0d5b      	lsrs	r3, r3, #21
1004141e:	d100      	bne.n	10041422 <__aeabi_dmul+0x26>
10041420:	e0d5      	b.n	100415ce <__aeabi_dmul+0x1d2>
10041422:	4abb      	ldr	r2, [pc, #748]	@ (10041710 <__aeabi_dmul+0x314>)
10041424:	4293      	cmp	r3, r2
10041426:	d100      	bne.n	1004142a <__aeabi_dmul+0x2e>
10041428:	e0f8      	b.n	1004161c <__aeabi_dmul+0x220>
1004142a:	4651      	mov	r1, sl
1004142c:	0f42      	lsrs	r2, r0, #29
1004142e:	00c9      	lsls	r1, r1, #3
10041430:	430a      	orrs	r2, r1
10041432:	2180      	movs	r1, #128	@ 0x80
10041434:	0409      	lsls	r1, r1, #16
10041436:	4311      	orrs	r1, r2
10041438:	00c2      	lsls	r2, r0, #3
1004143a:	4691      	mov	r9, r2
1004143c:	4ab5      	ldr	r2, [pc, #724]	@ (10041714 <__aeabi_dmul+0x318>)
1004143e:	468a      	mov	sl, r1
10041440:	189d      	adds	r5, r3, r2
10041442:	2300      	movs	r3, #0
10041444:	4698      	mov	r8, r3
10041446:	9302      	str	r3, [sp, #8]
10041448:	033c      	lsls	r4, r7, #12
1004144a:	007b      	lsls	r3, r7, #1
1004144c:	0ffa      	lsrs	r2, r7, #31
1004144e:	0030      	movs	r0, r6
10041450:	0b24      	lsrs	r4, r4, #12
10041452:	0d5b      	lsrs	r3, r3, #21
10041454:	9200      	str	r2, [sp, #0]
10041456:	d100      	bne.n	1004145a <__aeabi_dmul+0x5e>
10041458:	e096      	b.n	10041588 <__aeabi_dmul+0x18c>
1004145a:	4aad      	ldr	r2, [pc, #692]	@ (10041710 <__aeabi_dmul+0x314>)
1004145c:	4293      	cmp	r3, r2
1004145e:	d031      	beq.n	100414c4 <__aeabi_dmul+0xc8>
10041460:	0f72      	lsrs	r2, r6, #29
10041462:	00e4      	lsls	r4, r4, #3
10041464:	4322      	orrs	r2, r4
10041466:	2480      	movs	r4, #128	@ 0x80
10041468:	0424      	lsls	r4, r4, #16
1004146a:	4314      	orrs	r4, r2
1004146c:	4aa9      	ldr	r2, [pc, #676]	@ (10041714 <__aeabi_dmul+0x318>)
1004146e:	00f0      	lsls	r0, r6, #3
10041470:	4694      	mov	ip, r2
10041472:	4463      	add	r3, ip
10041474:	195b      	adds	r3, r3, r5
10041476:	1c5a      	adds	r2, r3, #1
10041478:	9201      	str	r2, [sp, #4]
1004147a:	4642      	mov	r2, r8
1004147c:	2600      	movs	r6, #0
1004147e:	2a0a      	cmp	r2, #10
10041480:	dc42      	bgt.n	10041508 <__aeabi_dmul+0x10c>
10041482:	465a      	mov	r2, fp
10041484:	9900      	ldr	r1, [sp, #0]
10041486:	404a      	eors	r2, r1
10041488:	4693      	mov	fp, r2
1004148a:	4642      	mov	r2, r8
1004148c:	2a02      	cmp	r2, #2
1004148e:	dc32      	bgt.n	100414f6 <__aeabi_dmul+0xfa>
10041490:	3a01      	subs	r2, #1
10041492:	2a01      	cmp	r2, #1
10041494:	d900      	bls.n	10041498 <__aeabi_dmul+0x9c>
10041496:	e149      	b.n	1004172c <__aeabi_dmul+0x330>
10041498:	2e02      	cmp	r6, #2
1004149a:	d100      	bne.n	1004149e <__aeabi_dmul+0xa2>
1004149c:	e0ca      	b.n	10041634 <__aeabi_dmul+0x238>
1004149e:	2e01      	cmp	r6, #1
100414a0:	d13d      	bne.n	1004151e <__aeabi_dmul+0x122>
100414a2:	2300      	movs	r3, #0
100414a4:	2400      	movs	r4, #0
100414a6:	2200      	movs	r2, #0
100414a8:	0010      	movs	r0, r2
100414aa:	465a      	mov	r2, fp
100414ac:	051b      	lsls	r3, r3, #20
100414ae:	4323      	orrs	r3, r4
100414b0:	07d2      	lsls	r2, r2, #31
100414b2:	4313      	orrs	r3, r2
100414b4:	0019      	movs	r1, r3
100414b6:	b007      	add	sp, #28
100414b8:	bcf0      	pop	{r4, r5, r6, r7}
100414ba:	46bb      	mov	fp, r7
100414bc:	46b2      	mov	sl, r6
100414be:	46a9      	mov	r9, r5
100414c0:	46a0      	mov	r8, r4
100414c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100414c4:	4b92      	ldr	r3, [pc, #584]	@ (10041710 <__aeabi_dmul+0x314>)
100414c6:	4326      	orrs	r6, r4
100414c8:	18eb      	adds	r3, r5, r3
100414ca:	2e00      	cmp	r6, #0
100414cc:	d100      	bne.n	100414d0 <__aeabi_dmul+0xd4>
100414ce:	e0bb      	b.n	10041648 <__aeabi_dmul+0x24c>
100414d0:	2203      	movs	r2, #3
100414d2:	4641      	mov	r1, r8
100414d4:	4311      	orrs	r1, r2
100414d6:	465a      	mov	r2, fp
100414d8:	4688      	mov	r8, r1
100414da:	9900      	ldr	r1, [sp, #0]
100414dc:	404a      	eors	r2, r1
100414de:	2180      	movs	r1, #128	@ 0x80
100414e0:	0109      	lsls	r1, r1, #4
100414e2:	468c      	mov	ip, r1
100414e4:	0029      	movs	r1, r5
100414e6:	4461      	add	r1, ip
100414e8:	9101      	str	r1, [sp, #4]
100414ea:	4641      	mov	r1, r8
100414ec:	290a      	cmp	r1, #10
100414ee:	dd00      	ble.n	100414f2 <__aeabi_dmul+0xf6>
100414f0:	e233      	b.n	1004195a <__aeabi_dmul+0x55e>
100414f2:	4693      	mov	fp, r2
100414f4:	2603      	movs	r6, #3
100414f6:	4642      	mov	r2, r8
100414f8:	2701      	movs	r7, #1
100414fa:	4097      	lsls	r7, r2
100414fc:	21a6      	movs	r1, #166	@ 0xa6
100414fe:	003a      	movs	r2, r7
10041500:	00c9      	lsls	r1, r1, #3
10041502:	400a      	ands	r2, r1
10041504:	420f      	tst	r7, r1
10041506:	d031      	beq.n	1004156c <__aeabi_dmul+0x170>
10041508:	9e02      	ldr	r6, [sp, #8]
1004150a:	2e02      	cmp	r6, #2
1004150c:	d100      	bne.n	10041510 <__aeabi_dmul+0x114>
1004150e:	e235      	b.n	1004197c <__aeabi_dmul+0x580>
10041510:	2e03      	cmp	r6, #3
10041512:	d100      	bne.n	10041516 <__aeabi_dmul+0x11a>
10041514:	e1d2      	b.n	100418bc <__aeabi_dmul+0x4c0>
10041516:	4654      	mov	r4, sl
10041518:	4648      	mov	r0, r9
1004151a:	2e01      	cmp	r6, #1
1004151c:	d0c1      	beq.n	100414a2 <__aeabi_dmul+0xa6>
1004151e:	9a01      	ldr	r2, [sp, #4]
10041520:	4b7d      	ldr	r3, [pc, #500]	@ (10041718 <__aeabi_dmul+0x31c>)
10041522:	4694      	mov	ip, r2
10041524:	4463      	add	r3, ip
10041526:	2b00      	cmp	r3, #0
10041528:	dc00      	bgt.n	1004152c <__aeabi_dmul+0x130>
1004152a:	e0c0      	b.n	100416ae <__aeabi_dmul+0x2b2>
1004152c:	0742      	lsls	r2, r0, #29
1004152e:	d009      	beq.n	10041544 <__aeabi_dmul+0x148>
10041530:	220f      	movs	r2, #15
10041532:	4002      	ands	r2, r0
10041534:	2a04      	cmp	r2, #4
10041536:	d005      	beq.n	10041544 <__aeabi_dmul+0x148>
10041538:	1d02      	adds	r2, r0, #4
1004153a:	4282      	cmp	r2, r0
1004153c:	4180      	sbcs	r0, r0
1004153e:	4240      	negs	r0, r0
10041540:	1824      	adds	r4, r4, r0
10041542:	0010      	movs	r0, r2
10041544:	01e2      	lsls	r2, r4, #7
10041546:	d506      	bpl.n	10041556 <__aeabi_dmul+0x15a>
10041548:	4b74      	ldr	r3, [pc, #464]	@ (1004171c <__aeabi_dmul+0x320>)
1004154a:	9a01      	ldr	r2, [sp, #4]
1004154c:	401c      	ands	r4, r3
1004154e:	2380      	movs	r3, #128	@ 0x80
10041550:	4694      	mov	ip, r2
10041552:	00db      	lsls	r3, r3, #3
10041554:	4463      	add	r3, ip
10041556:	4a72      	ldr	r2, [pc, #456]	@ (10041720 <__aeabi_dmul+0x324>)
10041558:	4293      	cmp	r3, r2
1004155a:	dc6b      	bgt.n	10041634 <__aeabi_dmul+0x238>
1004155c:	0762      	lsls	r2, r4, #29
1004155e:	08c0      	lsrs	r0, r0, #3
10041560:	0264      	lsls	r4, r4, #9
10041562:	055b      	lsls	r3, r3, #21
10041564:	4302      	orrs	r2, r0
10041566:	0b24      	lsrs	r4, r4, #12
10041568:	0d5b      	lsrs	r3, r3, #21
1004156a:	e79d      	b.n	100414a8 <__aeabi_dmul+0xac>
1004156c:	2190      	movs	r1, #144	@ 0x90
1004156e:	0089      	lsls	r1, r1, #2
10041570:	420f      	tst	r7, r1
10041572:	d163      	bne.n	1004163c <__aeabi_dmul+0x240>
10041574:	2288      	movs	r2, #136	@ 0x88
10041576:	423a      	tst	r2, r7
10041578:	d100      	bne.n	1004157c <__aeabi_dmul+0x180>
1004157a:	e0d7      	b.n	1004172c <__aeabi_dmul+0x330>
1004157c:	9b00      	ldr	r3, [sp, #0]
1004157e:	46a2      	mov	sl, r4
10041580:	469b      	mov	fp, r3
10041582:	4681      	mov	r9, r0
10041584:	9602      	str	r6, [sp, #8]
10041586:	e7bf      	b.n	10041508 <__aeabi_dmul+0x10c>
10041588:	0023      	movs	r3, r4
1004158a:	4333      	orrs	r3, r6
1004158c:	d100      	bne.n	10041590 <__aeabi_dmul+0x194>
1004158e:	e07f      	b.n	10041690 <__aeabi_dmul+0x294>
10041590:	2c00      	cmp	r4, #0
10041592:	d100      	bne.n	10041596 <__aeabi_dmul+0x19a>
10041594:	e1ad      	b.n	100418f2 <__aeabi_dmul+0x4f6>
10041596:	0020      	movs	r0, r4
10041598:	f000 fe60 	bl	1004225c <__clzsi2>
1004159c:	0002      	movs	r2, r0
1004159e:	0003      	movs	r3, r0
100415a0:	3a0b      	subs	r2, #11
100415a2:	201d      	movs	r0, #29
100415a4:	0019      	movs	r1, r3
100415a6:	1a82      	subs	r2, r0, r2
100415a8:	0030      	movs	r0, r6
100415aa:	3908      	subs	r1, #8
100415ac:	40d0      	lsrs	r0, r2
100415ae:	408c      	lsls	r4, r1
100415b0:	4304      	orrs	r4, r0
100415b2:	0030      	movs	r0, r6
100415b4:	4088      	lsls	r0, r1
100415b6:	4a5b      	ldr	r2, [pc, #364]	@ (10041724 <__aeabi_dmul+0x328>)
100415b8:	1aeb      	subs	r3, r5, r3
100415ba:	4694      	mov	ip, r2
100415bc:	4463      	add	r3, ip
100415be:	1c5a      	adds	r2, r3, #1
100415c0:	9201      	str	r2, [sp, #4]
100415c2:	4642      	mov	r2, r8
100415c4:	2600      	movs	r6, #0
100415c6:	2a0a      	cmp	r2, #10
100415c8:	dc00      	bgt.n	100415cc <__aeabi_dmul+0x1d0>
100415ca:	e75a      	b.n	10041482 <__aeabi_dmul+0x86>
100415cc:	e79c      	b.n	10041508 <__aeabi_dmul+0x10c>
100415ce:	4653      	mov	r3, sl
100415d0:	4303      	orrs	r3, r0
100415d2:	4699      	mov	r9, r3
100415d4:	d054      	beq.n	10041680 <__aeabi_dmul+0x284>
100415d6:	4653      	mov	r3, sl
100415d8:	2b00      	cmp	r3, #0
100415da:	d100      	bne.n	100415de <__aeabi_dmul+0x1e2>
100415dc:	e177      	b.n	100418ce <__aeabi_dmul+0x4d2>
100415de:	4650      	mov	r0, sl
100415e0:	f000 fe3c 	bl	1004225c <__clzsi2>
100415e4:	230b      	movs	r3, #11
100415e6:	425b      	negs	r3, r3
100415e8:	469c      	mov	ip, r3
100415ea:	0002      	movs	r2, r0
100415ec:	4484      	add	ip, r0
100415ee:	0011      	movs	r1, r2
100415f0:	4650      	mov	r0, sl
100415f2:	3908      	subs	r1, #8
100415f4:	4088      	lsls	r0, r1
100415f6:	231d      	movs	r3, #29
100415f8:	4680      	mov	r8, r0
100415fa:	4660      	mov	r0, ip
100415fc:	1a1b      	subs	r3, r3, r0
100415fe:	0020      	movs	r0, r4
10041600:	40d8      	lsrs	r0, r3
10041602:	0003      	movs	r3, r0
10041604:	4640      	mov	r0, r8
10041606:	4303      	orrs	r3, r0
10041608:	469a      	mov	sl, r3
1004160a:	0023      	movs	r3, r4
1004160c:	408b      	lsls	r3, r1
1004160e:	4699      	mov	r9, r3
10041610:	2300      	movs	r3, #0
10041612:	4d44      	ldr	r5, [pc, #272]	@ (10041724 <__aeabi_dmul+0x328>)
10041614:	4698      	mov	r8, r3
10041616:	1aad      	subs	r5, r5, r2
10041618:	9302      	str	r3, [sp, #8]
1004161a:	e715      	b.n	10041448 <__aeabi_dmul+0x4c>
1004161c:	4652      	mov	r2, sl
1004161e:	4302      	orrs	r2, r0
10041620:	4691      	mov	r9, r2
10041622:	d126      	bne.n	10041672 <__aeabi_dmul+0x276>
10041624:	2200      	movs	r2, #0
10041626:	001d      	movs	r5, r3
10041628:	2302      	movs	r3, #2
1004162a:	4692      	mov	sl, r2
1004162c:	3208      	adds	r2, #8
1004162e:	4690      	mov	r8, r2
10041630:	9302      	str	r3, [sp, #8]
10041632:	e709      	b.n	10041448 <__aeabi_dmul+0x4c>
10041634:	2400      	movs	r4, #0
10041636:	2200      	movs	r2, #0
10041638:	4b35      	ldr	r3, [pc, #212]	@ (10041710 <__aeabi_dmul+0x314>)
1004163a:	e735      	b.n	100414a8 <__aeabi_dmul+0xac>
1004163c:	2300      	movs	r3, #0
1004163e:	2480      	movs	r4, #128	@ 0x80
10041640:	469b      	mov	fp, r3
10041642:	0324      	lsls	r4, r4, #12
10041644:	4b32      	ldr	r3, [pc, #200]	@ (10041710 <__aeabi_dmul+0x314>)
10041646:	e72f      	b.n	100414a8 <__aeabi_dmul+0xac>
10041648:	2202      	movs	r2, #2
1004164a:	4641      	mov	r1, r8
1004164c:	4311      	orrs	r1, r2
1004164e:	2280      	movs	r2, #128	@ 0x80
10041650:	0112      	lsls	r2, r2, #4
10041652:	4694      	mov	ip, r2
10041654:	002a      	movs	r2, r5
10041656:	4462      	add	r2, ip
10041658:	4688      	mov	r8, r1
1004165a:	9201      	str	r2, [sp, #4]
1004165c:	290a      	cmp	r1, #10
1004165e:	dd00      	ble.n	10041662 <__aeabi_dmul+0x266>
10041660:	e752      	b.n	10041508 <__aeabi_dmul+0x10c>
10041662:	465a      	mov	r2, fp
10041664:	2000      	movs	r0, #0
10041666:	9900      	ldr	r1, [sp, #0]
10041668:	0004      	movs	r4, r0
1004166a:	404a      	eors	r2, r1
1004166c:	4693      	mov	fp, r2
1004166e:	2602      	movs	r6, #2
10041670:	e70b      	b.n	1004148a <__aeabi_dmul+0x8e>
10041672:	220c      	movs	r2, #12
10041674:	001d      	movs	r5, r3
10041676:	2303      	movs	r3, #3
10041678:	4681      	mov	r9, r0
1004167a:	4690      	mov	r8, r2
1004167c:	9302      	str	r3, [sp, #8]
1004167e:	e6e3      	b.n	10041448 <__aeabi_dmul+0x4c>
10041680:	2300      	movs	r3, #0
10041682:	469a      	mov	sl, r3
10041684:	3304      	adds	r3, #4
10041686:	4698      	mov	r8, r3
10041688:	3b03      	subs	r3, #3
1004168a:	2500      	movs	r5, #0
1004168c:	9302      	str	r3, [sp, #8]
1004168e:	e6db      	b.n	10041448 <__aeabi_dmul+0x4c>
10041690:	4642      	mov	r2, r8
10041692:	3301      	adds	r3, #1
10041694:	431a      	orrs	r2, r3
10041696:	002b      	movs	r3, r5
10041698:	4690      	mov	r8, r2
1004169a:	1c5a      	adds	r2, r3, #1
1004169c:	9201      	str	r2, [sp, #4]
1004169e:	4642      	mov	r2, r8
100416a0:	2400      	movs	r4, #0
100416a2:	2000      	movs	r0, #0
100416a4:	2601      	movs	r6, #1
100416a6:	2a0a      	cmp	r2, #10
100416a8:	dc00      	bgt.n	100416ac <__aeabi_dmul+0x2b0>
100416aa:	e6ea      	b.n	10041482 <__aeabi_dmul+0x86>
100416ac:	e72c      	b.n	10041508 <__aeabi_dmul+0x10c>
100416ae:	2201      	movs	r2, #1
100416b0:	1ad2      	subs	r2, r2, r3
100416b2:	2a38      	cmp	r2, #56	@ 0x38
100416b4:	dd00      	ble.n	100416b8 <__aeabi_dmul+0x2bc>
100416b6:	e6f4      	b.n	100414a2 <__aeabi_dmul+0xa6>
100416b8:	2a1f      	cmp	r2, #31
100416ba:	dc00      	bgt.n	100416be <__aeabi_dmul+0x2c2>
100416bc:	e12a      	b.n	10041914 <__aeabi_dmul+0x518>
100416be:	211f      	movs	r1, #31
100416c0:	4249      	negs	r1, r1
100416c2:	1acb      	subs	r3, r1, r3
100416c4:	0021      	movs	r1, r4
100416c6:	40d9      	lsrs	r1, r3
100416c8:	000b      	movs	r3, r1
100416ca:	2a20      	cmp	r2, #32
100416cc:	d005      	beq.n	100416da <__aeabi_dmul+0x2de>
100416ce:	4a16      	ldr	r2, [pc, #88]	@ (10041728 <__aeabi_dmul+0x32c>)
100416d0:	9d01      	ldr	r5, [sp, #4]
100416d2:	4694      	mov	ip, r2
100416d4:	4465      	add	r5, ip
100416d6:	40ac      	lsls	r4, r5
100416d8:	4320      	orrs	r0, r4
100416da:	1e42      	subs	r2, r0, #1
100416dc:	4190      	sbcs	r0, r2
100416de:	4318      	orrs	r0, r3
100416e0:	2307      	movs	r3, #7
100416e2:	0019      	movs	r1, r3
100416e4:	2400      	movs	r4, #0
100416e6:	4001      	ands	r1, r0
100416e8:	4203      	tst	r3, r0
100416ea:	d00c      	beq.n	10041706 <__aeabi_dmul+0x30a>
100416ec:	230f      	movs	r3, #15
100416ee:	4003      	ands	r3, r0
100416f0:	2b04      	cmp	r3, #4
100416f2:	d100      	bne.n	100416f6 <__aeabi_dmul+0x2fa>
100416f4:	e140      	b.n	10041978 <__aeabi_dmul+0x57c>
100416f6:	1d03      	adds	r3, r0, #4
100416f8:	4283      	cmp	r3, r0
100416fa:	41a4      	sbcs	r4, r4
100416fc:	0018      	movs	r0, r3
100416fe:	4264      	negs	r4, r4
10041700:	0761      	lsls	r1, r4, #29
10041702:	0264      	lsls	r4, r4, #9
10041704:	0b24      	lsrs	r4, r4, #12
10041706:	08c2      	lsrs	r2, r0, #3
10041708:	2300      	movs	r3, #0
1004170a:	430a      	orrs	r2, r1
1004170c:	e6cc      	b.n	100414a8 <__aeabi_dmul+0xac>
1004170e:	46c0      	nop			@ (mov r8, r8)
10041710:	000007ff 	.word	0x000007ff
10041714:	fffffc01 	.word	0xfffffc01
10041718:	000003ff 	.word	0x000003ff
1004171c:	feffffff 	.word	0xfeffffff
10041720:	000007fe 	.word	0x000007fe
10041724:	fffffc0d 	.word	0xfffffc0d
10041728:	0000043e 	.word	0x0000043e
1004172c:	4649      	mov	r1, r9
1004172e:	464a      	mov	r2, r9
10041730:	0409      	lsls	r1, r1, #16
10041732:	0c09      	lsrs	r1, r1, #16
10041734:	000d      	movs	r5, r1
10041736:	0c16      	lsrs	r6, r2, #16
10041738:	0c02      	lsrs	r2, r0, #16
1004173a:	0400      	lsls	r0, r0, #16
1004173c:	0c00      	lsrs	r0, r0, #16
1004173e:	4345      	muls	r5, r0
10041740:	46ac      	mov	ip, r5
10041742:	0005      	movs	r5, r0
10041744:	4375      	muls	r5, r6
10041746:	46a8      	mov	r8, r5
10041748:	0015      	movs	r5, r2
1004174a:	000f      	movs	r7, r1
1004174c:	4375      	muls	r5, r6
1004174e:	9200      	str	r2, [sp, #0]
10041750:	9502      	str	r5, [sp, #8]
10041752:	002a      	movs	r2, r5
10041754:	9d00      	ldr	r5, [sp, #0]
10041756:	436f      	muls	r7, r5
10041758:	4665      	mov	r5, ip
1004175a:	0c2d      	lsrs	r5, r5, #16
1004175c:	46a9      	mov	r9, r5
1004175e:	4447      	add	r7, r8
10041760:	444f      	add	r7, r9
10041762:	45b8      	cmp	r8, r7
10041764:	d905      	bls.n	10041772 <__aeabi_dmul+0x376>
10041766:	0015      	movs	r5, r2
10041768:	2280      	movs	r2, #128	@ 0x80
1004176a:	0252      	lsls	r2, r2, #9
1004176c:	4690      	mov	r8, r2
1004176e:	4445      	add	r5, r8
10041770:	9502      	str	r5, [sp, #8]
10041772:	0c3d      	lsrs	r5, r7, #16
10041774:	9503      	str	r5, [sp, #12]
10041776:	4665      	mov	r5, ip
10041778:	042d      	lsls	r5, r5, #16
1004177a:	043f      	lsls	r7, r7, #16
1004177c:	0c2d      	lsrs	r5, r5, #16
1004177e:	46ac      	mov	ip, r5
10041780:	003d      	movs	r5, r7
10041782:	4465      	add	r5, ip
10041784:	9504      	str	r5, [sp, #16]
10041786:	0c25      	lsrs	r5, r4, #16
10041788:	0424      	lsls	r4, r4, #16
1004178a:	0c24      	lsrs	r4, r4, #16
1004178c:	46ac      	mov	ip, r5
1004178e:	0025      	movs	r5, r4
10041790:	4375      	muls	r5, r6
10041792:	46a8      	mov	r8, r5
10041794:	4665      	mov	r5, ip
10041796:	000f      	movs	r7, r1
10041798:	4369      	muls	r1, r5
1004179a:	4441      	add	r1, r8
1004179c:	4689      	mov	r9, r1
1004179e:	4367      	muls	r7, r4
100417a0:	0c39      	lsrs	r1, r7, #16
100417a2:	4449      	add	r1, r9
100417a4:	436e      	muls	r6, r5
100417a6:	4588      	cmp	r8, r1
100417a8:	d903      	bls.n	100417b2 <__aeabi_dmul+0x3b6>
100417aa:	2280      	movs	r2, #128	@ 0x80
100417ac:	0252      	lsls	r2, r2, #9
100417ae:	4690      	mov	r8, r2
100417b0:	4446      	add	r6, r8
100417b2:	0c0d      	lsrs	r5, r1, #16
100417b4:	46a8      	mov	r8, r5
100417b6:	0035      	movs	r5, r6
100417b8:	4445      	add	r5, r8
100417ba:	9505      	str	r5, [sp, #20]
100417bc:	9d03      	ldr	r5, [sp, #12]
100417be:	043f      	lsls	r7, r7, #16
100417c0:	46a8      	mov	r8, r5
100417c2:	0c3f      	lsrs	r7, r7, #16
100417c4:	0409      	lsls	r1, r1, #16
100417c6:	19c9      	adds	r1, r1, r7
100417c8:	4488      	add	r8, r1
100417ca:	4645      	mov	r5, r8
100417cc:	9503      	str	r5, [sp, #12]
100417ce:	4655      	mov	r5, sl
100417d0:	042e      	lsls	r6, r5, #16
100417d2:	0c36      	lsrs	r6, r6, #16
100417d4:	0c2f      	lsrs	r7, r5, #16
100417d6:	0035      	movs	r5, r6
100417d8:	4345      	muls	r5, r0
100417da:	4378      	muls	r0, r7
100417dc:	4681      	mov	r9, r0
100417de:	0038      	movs	r0, r7
100417e0:	46a8      	mov	r8, r5
100417e2:	0c2d      	lsrs	r5, r5, #16
100417e4:	46aa      	mov	sl, r5
100417e6:	9a00      	ldr	r2, [sp, #0]
100417e8:	4350      	muls	r0, r2
100417ea:	4372      	muls	r2, r6
100417ec:	444a      	add	r2, r9
100417ee:	4452      	add	r2, sl
100417f0:	4591      	cmp	r9, r2
100417f2:	d903      	bls.n	100417fc <__aeabi_dmul+0x400>
100417f4:	2580      	movs	r5, #128	@ 0x80
100417f6:	026d      	lsls	r5, r5, #9
100417f8:	46a9      	mov	r9, r5
100417fa:	4448      	add	r0, r9
100417fc:	0c15      	lsrs	r5, r2, #16
100417fe:	46a9      	mov	r9, r5
10041800:	4645      	mov	r5, r8
10041802:	042d      	lsls	r5, r5, #16
10041804:	0c2d      	lsrs	r5, r5, #16
10041806:	46a8      	mov	r8, r5
10041808:	4665      	mov	r5, ip
1004180a:	437d      	muls	r5, r7
1004180c:	0412      	lsls	r2, r2, #16
1004180e:	4448      	add	r0, r9
10041810:	4490      	add	r8, r2
10041812:	46a9      	mov	r9, r5
10041814:	0032      	movs	r2, r6
10041816:	4665      	mov	r5, ip
10041818:	4362      	muls	r2, r4
1004181a:	436e      	muls	r6, r5
1004181c:	437c      	muls	r4, r7
1004181e:	0c17      	lsrs	r7, r2, #16
10041820:	1936      	adds	r6, r6, r4
10041822:	19bf      	adds	r7, r7, r6
10041824:	42bc      	cmp	r4, r7
10041826:	d903      	bls.n	10041830 <__aeabi_dmul+0x434>
10041828:	2480      	movs	r4, #128	@ 0x80
1004182a:	0264      	lsls	r4, r4, #9
1004182c:	46a4      	mov	ip, r4
1004182e:	44e1      	add	r9, ip
10041830:	9c02      	ldr	r4, [sp, #8]
10041832:	9e03      	ldr	r6, [sp, #12]
10041834:	46a4      	mov	ip, r4
10041836:	9d05      	ldr	r5, [sp, #20]
10041838:	4466      	add	r6, ip
1004183a:	428e      	cmp	r6, r1
1004183c:	4189      	sbcs	r1, r1
1004183e:	46ac      	mov	ip, r5
10041840:	0412      	lsls	r2, r2, #16
10041842:	043c      	lsls	r4, r7, #16
10041844:	0c12      	lsrs	r2, r2, #16
10041846:	18a2      	adds	r2, r4, r2
10041848:	4462      	add	r2, ip
1004184a:	4249      	negs	r1, r1
1004184c:	1854      	adds	r4, r2, r1
1004184e:	4446      	add	r6, r8
10041850:	46a4      	mov	ip, r4
10041852:	4546      	cmp	r6, r8
10041854:	41a4      	sbcs	r4, r4
10041856:	4682      	mov	sl, r0
10041858:	4264      	negs	r4, r4
1004185a:	46a0      	mov	r8, r4
1004185c:	42aa      	cmp	r2, r5
1004185e:	4192      	sbcs	r2, r2
10041860:	458c      	cmp	ip, r1
10041862:	4189      	sbcs	r1, r1
10041864:	44e2      	add	sl, ip
10041866:	44d0      	add	r8, sl
10041868:	4249      	negs	r1, r1
1004186a:	4252      	negs	r2, r2
1004186c:	430a      	orrs	r2, r1
1004186e:	45a0      	cmp	r8, r4
10041870:	41a4      	sbcs	r4, r4
10041872:	4582      	cmp	sl, r0
10041874:	4189      	sbcs	r1, r1
10041876:	4264      	negs	r4, r4
10041878:	4249      	negs	r1, r1
1004187a:	430c      	orrs	r4, r1
1004187c:	4641      	mov	r1, r8
1004187e:	0c3f      	lsrs	r7, r7, #16
10041880:	19d2      	adds	r2, r2, r7
10041882:	1912      	adds	r2, r2, r4
10041884:	0dcc      	lsrs	r4, r1, #23
10041886:	9904      	ldr	r1, [sp, #16]
10041888:	0270      	lsls	r0, r6, #9
1004188a:	4308      	orrs	r0, r1
1004188c:	1e41      	subs	r1, r0, #1
1004188e:	4188      	sbcs	r0, r1
10041890:	4641      	mov	r1, r8
10041892:	444a      	add	r2, r9
10041894:	0df6      	lsrs	r6, r6, #23
10041896:	0252      	lsls	r2, r2, #9
10041898:	4330      	orrs	r0, r6
1004189a:	0249      	lsls	r1, r1, #9
1004189c:	4314      	orrs	r4, r2
1004189e:	4308      	orrs	r0, r1
100418a0:	01d2      	lsls	r2, r2, #7
100418a2:	d535      	bpl.n	10041910 <__aeabi_dmul+0x514>
100418a4:	2201      	movs	r2, #1
100418a6:	0843      	lsrs	r3, r0, #1
100418a8:	4002      	ands	r2, r0
100418aa:	4313      	orrs	r3, r2
100418ac:	07e0      	lsls	r0, r4, #31
100418ae:	4318      	orrs	r0, r3
100418b0:	0864      	lsrs	r4, r4, #1
100418b2:	e634      	b.n	1004151e <__aeabi_dmul+0x122>
100418b4:	9b00      	ldr	r3, [sp, #0]
100418b6:	46a2      	mov	sl, r4
100418b8:	469b      	mov	fp, r3
100418ba:	4681      	mov	r9, r0
100418bc:	2480      	movs	r4, #128	@ 0x80
100418be:	4653      	mov	r3, sl
100418c0:	0324      	lsls	r4, r4, #12
100418c2:	431c      	orrs	r4, r3
100418c4:	0324      	lsls	r4, r4, #12
100418c6:	464a      	mov	r2, r9
100418c8:	4b2e      	ldr	r3, [pc, #184]	@ (10041984 <__aeabi_dmul+0x588>)
100418ca:	0b24      	lsrs	r4, r4, #12
100418cc:	e5ec      	b.n	100414a8 <__aeabi_dmul+0xac>
100418ce:	f000 fcc5 	bl	1004225c <__clzsi2>
100418d2:	2315      	movs	r3, #21
100418d4:	469c      	mov	ip, r3
100418d6:	4484      	add	ip, r0
100418d8:	0002      	movs	r2, r0
100418da:	4663      	mov	r3, ip
100418dc:	3220      	adds	r2, #32
100418de:	2b1c      	cmp	r3, #28
100418e0:	dc00      	bgt.n	100418e4 <__aeabi_dmul+0x4e8>
100418e2:	e684      	b.n	100415ee <__aeabi_dmul+0x1f2>
100418e4:	2300      	movs	r3, #0
100418e6:	4699      	mov	r9, r3
100418e8:	0023      	movs	r3, r4
100418ea:	3808      	subs	r0, #8
100418ec:	4083      	lsls	r3, r0
100418ee:	469a      	mov	sl, r3
100418f0:	e68e      	b.n	10041610 <__aeabi_dmul+0x214>
100418f2:	f000 fcb3 	bl	1004225c <__clzsi2>
100418f6:	0002      	movs	r2, r0
100418f8:	0003      	movs	r3, r0
100418fa:	3215      	adds	r2, #21
100418fc:	3320      	adds	r3, #32
100418fe:	2a1c      	cmp	r2, #28
10041900:	dc00      	bgt.n	10041904 <__aeabi_dmul+0x508>
10041902:	e64e      	b.n	100415a2 <__aeabi_dmul+0x1a6>
10041904:	0002      	movs	r2, r0
10041906:	0034      	movs	r4, r6
10041908:	3a08      	subs	r2, #8
1004190a:	2000      	movs	r0, #0
1004190c:	4094      	lsls	r4, r2
1004190e:	e652      	b.n	100415b6 <__aeabi_dmul+0x1ba>
10041910:	9301      	str	r3, [sp, #4]
10041912:	e604      	b.n	1004151e <__aeabi_dmul+0x122>
10041914:	4b1c      	ldr	r3, [pc, #112]	@ (10041988 <__aeabi_dmul+0x58c>)
10041916:	0021      	movs	r1, r4
10041918:	469c      	mov	ip, r3
1004191a:	0003      	movs	r3, r0
1004191c:	9d01      	ldr	r5, [sp, #4]
1004191e:	40d3      	lsrs	r3, r2
10041920:	4465      	add	r5, ip
10041922:	40a9      	lsls	r1, r5
10041924:	4319      	orrs	r1, r3
10041926:	0003      	movs	r3, r0
10041928:	40ab      	lsls	r3, r5
1004192a:	1e58      	subs	r0, r3, #1
1004192c:	4183      	sbcs	r3, r0
1004192e:	4319      	orrs	r1, r3
10041930:	0008      	movs	r0, r1
10041932:	40d4      	lsrs	r4, r2
10041934:	074b      	lsls	r3, r1, #29
10041936:	d009      	beq.n	1004194c <__aeabi_dmul+0x550>
10041938:	230f      	movs	r3, #15
1004193a:	400b      	ands	r3, r1
1004193c:	2b04      	cmp	r3, #4
1004193e:	d005      	beq.n	1004194c <__aeabi_dmul+0x550>
10041940:	1d0b      	adds	r3, r1, #4
10041942:	428b      	cmp	r3, r1
10041944:	4180      	sbcs	r0, r0
10041946:	4240      	negs	r0, r0
10041948:	1824      	adds	r4, r4, r0
1004194a:	0018      	movs	r0, r3
1004194c:	0223      	lsls	r3, r4, #8
1004194e:	d400      	bmi.n	10041952 <__aeabi_dmul+0x556>
10041950:	e6d6      	b.n	10041700 <__aeabi_dmul+0x304>
10041952:	2301      	movs	r3, #1
10041954:	2400      	movs	r4, #0
10041956:	2200      	movs	r2, #0
10041958:	e5a6      	b.n	100414a8 <__aeabi_dmul+0xac>
1004195a:	290f      	cmp	r1, #15
1004195c:	d1aa      	bne.n	100418b4 <__aeabi_dmul+0x4b8>
1004195e:	2380      	movs	r3, #128	@ 0x80
10041960:	4652      	mov	r2, sl
10041962:	031b      	lsls	r3, r3, #12
10041964:	421a      	tst	r2, r3
10041966:	d0a9      	beq.n	100418bc <__aeabi_dmul+0x4c0>
10041968:	421c      	tst	r4, r3
1004196a:	d1a7      	bne.n	100418bc <__aeabi_dmul+0x4c0>
1004196c:	431c      	orrs	r4, r3
1004196e:	9b00      	ldr	r3, [sp, #0]
10041970:	0002      	movs	r2, r0
10041972:	469b      	mov	fp, r3
10041974:	4b03      	ldr	r3, [pc, #12]	@ (10041984 <__aeabi_dmul+0x588>)
10041976:	e597      	b.n	100414a8 <__aeabi_dmul+0xac>
10041978:	2400      	movs	r4, #0
1004197a:	e6c1      	b.n	10041700 <__aeabi_dmul+0x304>
1004197c:	2400      	movs	r4, #0
1004197e:	4b01      	ldr	r3, [pc, #4]	@ (10041984 <__aeabi_dmul+0x588>)
10041980:	0022      	movs	r2, r4
10041982:	e591      	b.n	100414a8 <__aeabi_dmul+0xac>
10041984:	000007ff 	.word	0x000007ff
10041988:	0000041e 	.word	0x0000041e

1004198c <__aeabi_dsub>:
1004198c:	b5f0      	push	{r4, r5, r6, r7, lr}
1004198e:	464e      	mov	r6, r9
10041990:	4645      	mov	r5, r8
10041992:	46de      	mov	lr, fp
10041994:	4657      	mov	r7, sl
10041996:	b5e0      	push	{r5, r6, r7, lr}
10041998:	b085      	sub	sp, #20
1004199a:	9000      	str	r0, [sp, #0]
1004199c:	9101      	str	r1, [sp, #4]
1004199e:	030c      	lsls	r4, r1, #12
100419a0:	004f      	lsls	r7, r1, #1
100419a2:	0fce      	lsrs	r6, r1, #31
100419a4:	0a61      	lsrs	r1, r4, #9
100419a6:	9c00      	ldr	r4, [sp, #0]
100419a8:	46b0      	mov	r8, r6
100419aa:	0f64      	lsrs	r4, r4, #29
100419ac:	430c      	orrs	r4, r1
100419ae:	9900      	ldr	r1, [sp, #0]
100419b0:	0d7f      	lsrs	r7, r7, #21
100419b2:	00c8      	lsls	r0, r1, #3
100419b4:	0011      	movs	r1, r2
100419b6:	001a      	movs	r2, r3
100419b8:	031b      	lsls	r3, r3, #12
100419ba:	469c      	mov	ip, r3
100419bc:	9100      	str	r1, [sp, #0]
100419be:	9201      	str	r2, [sp, #4]
100419c0:	0051      	lsls	r1, r2, #1
100419c2:	0d4b      	lsrs	r3, r1, #21
100419c4:	4699      	mov	r9, r3
100419c6:	9b01      	ldr	r3, [sp, #4]
100419c8:	9d00      	ldr	r5, [sp, #0]
100419ca:	0fd9      	lsrs	r1, r3, #31
100419cc:	4663      	mov	r3, ip
100419ce:	0f6a      	lsrs	r2, r5, #29
100419d0:	0a5b      	lsrs	r3, r3, #9
100419d2:	4313      	orrs	r3, r2
100419d4:	00ea      	lsls	r2, r5, #3
100419d6:	4694      	mov	ip, r2
100419d8:	4693      	mov	fp, r2
100419da:	4ac1      	ldr	r2, [pc, #772]	@ (10041ce0 <__aeabi_dsub+0x354>)
100419dc:	9003      	str	r0, [sp, #12]
100419de:	9302      	str	r3, [sp, #8]
100419e0:	4591      	cmp	r9, r2
100419e2:	d100      	bne.n	100419e6 <__aeabi_dsub+0x5a>
100419e4:	e0cd      	b.n	10041b82 <__aeabi_dsub+0x1f6>
100419e6:	2501      	movs	r5, #1
100419e8:	4069      	eors	r1, r5
100419ea:	464d      	mov	r5, r9
100419ec:	1b7d      	subs	r5, r7, r5
100419ee:	46aa      	mov	sl, r5
100419f0:	428e      	cmp	r6, r1
100419f2:	d100      	bne.n	100419f6 <__aeabi_dsub+0x6a>
100419f4:	e080      	b.n	10041af8 <__aeabi_dsub+0x16c>
100419f6:	2d00      	cmp	r5, #0
100419f8:	dc00      	bgt.n	100419fc <__aeabi_dsub+0x70>
100419fa:	e335      	b.n	10042068 <__aeabi_dsub+0x6dc>
100419fc:	4649      	mov	r1, r9
100419fe:	2900      	cmp	r1, #0
10041a00:	d100      	bne.n	10041a04 <__aeabi_dsub+0x78>
10041a02:	e0df      	b.n	10041bc4 <__aeabi_dsub+0x238>
10041a04:	4297      	cmp	r7, r2
10041a06:	d100      	bne.n	10041a0a <__aeabi_dsub+0x7e>
10041a08:	e194      	b.n	10041d34 <__aeabi_dsub+0x3a8>
10041a0a:	4652      	mov	r2, sl
10041a0c:	2501      	movs	r5, #1
10041a0e:	2a38      	cmp	r2, #56	@ 0x38
10041a10:	dc19      	bgt.n	10041a46 <__aeabi_dsub+0xba>
10041a12:	2280      	movs	r2, #128	@ 0x80
10041a14:	9b02      	ldr	r3, [sp, #8]
10041a16:	0412      	lsls	r2, r2, #16
10041a18:	4313      	orrs	r3, r2
10041a1a:	9302      	str	r3, [sp, #8]
10041a1c:	4652      	mov	r2, sl
10041a1e:	2a1f      	cmp	r2, #31
10041a20:	dd00      	ble.n	10041a24 <__aeabi_dsub+0x98>
10041a22:	e1e3      	b.n	10041dec <__aeabi_dsub+0x460>
10041a24:	4653      	mov	r3, sl
10041a26:	2220      	movs	r2, #32
10041a28:	4661      	mov	r1, ip
10041a2a:	9d02      	ldr	r5, [sp, #8]
10041a2c:	1ad2      	subs	r2, r2, r3
10041a2e:	4095      	lsls	r5, r2
10041a30:	40d9      	lsrs	r1, r3
10041a32:	430d      	orrs	r5, r1
10041a34:	4661      	mov	r1, ip
10041a36:	4091      	lsls	r1, r2
10041a38:	000a      	movs	r2, r1
10041a3a:	1e51      	subs	r1, r2, #1
10041a3c:	418a      	sbcs	r2, r1
10041a3e:	4315      	orrs	r5, r2
10041a40:	9a02      	ldr	r2, [sp, #8]
10041a42:	40da      	lsrs	r2, r3
10041a44:	1aa4      	subs	r4, r4, r2
10041a46:	1b45      	subs	r5, r0, r5
10041a48:	42a8      	cmp	r0, r5
10041a4a:	4180      	sbcs	r0, r0
10041a4c:	4240      	negs	r0, r0
10041a4e:	1a24      	subs	r4, r4, r0
10041a50:	0223      	lsls	r3, r4, #8
10041a52:	d400      	bmi.n	10041a56 <__aeabi_dsub+0xca>
10041a54:	e13d      	b.n	10041cd2 <__aeabi_dsub+0x346>
10041a56:	0264      	lsls	r4, r4, #9
10041a58:	0a64      	lsrs	r4, r4, #9
10041a5a:	2c00      	cmp	r4, #0
10041a5c:	d100      	bne.n	10041a60 <__aeabi_dsub+0xd4>
10041a5e:	e147      	b.n	10041cf0 <__aeabi_dsub+0x364>
10041a60:	0020      	movs	r0, r4
10041a62:	f000 fbfb 	bl	1004225c <__clzsi2>
10041a66:	0003      	movs	r3, r0
10041a68:	3b08      	subs	r3, #8
10041a6a:	2120      	movs	r1, #32
10041a6c:	0028      	movs	r0, r5
10041a6e:	1aca      	subs	r2, r1, r3
10041a70:	40d0      	lsrs	r0, r2
10041a72:	409c      	lsls	r4, r3
10041a74:	0002      	movs	r2, r0
10041a76:	409d      	lsls	r5, r3
10041a78:	4322      	orrs	r2, r4
10041a7a:	429f      	cmp	r7, r3
10041a7c:	dd00      	ble.n	10041a80 <__aeabi_dsub+0xf4>
10041a7e:	e177      	b.n	10041d70 <__aeabi_dsub+0x3e4>
10041a80:	1bd8      	subs	r0, r3, r7
10041a82:	3001      	adds	r0, #1
10041a84:	1a09      	subs	r1, r1, r0
10041a86:	002c      	movs	r4, r5
10041a88:	408d      	lsls	r5, r1
10041a8a:	40c4      	lsrs	r4, r0
10041a8c:	1e6b      	subs	r3, r5, #1
10041a8e:	419d      	sbcs	r5, r3
10041a90:	0013      	movs	r3, r2
10041a92:	40c2      	lsrs	r2, r0
10041a94:	408b      	lsls	r3, r1
10041a96:	4325      	orrs	r5, r4
10041a98:	2700      	movs	r7, #0
10041a9a:	0014      	movs	r4, r2
10041a9c:	431d      	orrs	r5, r3
10041a9e:	076b      	lsls	r3, r5, #29
10041aa0:	d009      	beq.n	10041ab6 <__aeabi_dsub+0x12a>
10041aa2:	230f      	movs	r3, #15
10041aa4:	402b      	ands	r3, r5
10041aa6:	2b04      	cmp	r3, #4
10041aa8:	d005      	beq.n	10041ab6 <__aeabi_dsub+0x12a>
10041aaa:	1d2b      	adds	r3, r5, #4
10041aac:	42ab      	cmp	r3, r5
10041aae:	41ad      	sbcs	r5, r5
10041ab0:	426d      	negs	r5, r5
10041ab2:	1964      	adds	r4, r4, r5
10041ab4:	001d      	movs	r5, r3
10041ab6:	0223      	lsls	r3, r4, #8
10041ab8:	d400      	bmi.n	10041abc <__aeabi_dsub+0x130>
10041aba:	e140      	b.n	10041d3e <__aeabi_dsub+0x3b2>
10041abc:	4a88      	ldr	r2, [pc, #544]	@ (10041ce0 <__aeabi_dsub+0x354>)
10041abe:	3701      	adds	r7, #1
10041ac0:	4297      	cmp	r7, r2
10041ac2:	d100      	bne.n	10041ac6 <__aeabi_dsub+0x13a>
10041ac4:	e101      	b.n	10041cca <__aeabi_dsub+0x33e>
10041ac6:	2601      	movs	r6, #1
10041ac8:	4643      	mov	r3, r8
10041aca:	4986      	ldr	r1, [pc, #536]	@ (10041ce4 <__aeabi_dsub+0x358>)
10041acc:	08ed      	lsrs	r5, r5, #3
10041ace:	4021      	ands	r1, r4
10041ad0:	074a      	lsls	r2, r1, #29
10041ad2:	432a      	orrs	r2, r5
10041ad4:	057c      	lsls	r4, r7, #21
10041ad6:	024d      	lsls	r5, r1, #9
10041ad8:	0b2d      	lsrs	r5, r5, #12
10041ada:	0d64      	lsrs	r4, r4, #21
10041adc:	401e      	ands	r6, r3
10041ade:	0524      	lsls	r4, r4, #20
10041ae0:	432c      	orrs	r4, r5
10041ae2:	07f6      	lsls	r6, r6, #31
10041ae4:	4334      	orrs	r4, r6
10041ae6:	0010      	movs	r0, r2
10041ae8:	0021      	movs	r1, r4
10041aea:	b005      	add	sp, #20
10041aec:	bcf0      	pop	{r4, r5, r6, r7}
10041aee:	46bb      	mov	fp, r7
10041af0:	46b2      	mov	sl, r6
10041af2:	46a9      	mov	r9, r5
10041af4:	46a0      	mov	r8, r4
10041af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
10041af8:	2d00      	cmp	r5, #0
10041afa:	dc00      	bgt.n	10041afe <__aeabi_dsub+0x172>
10041afc:	e2d0      	b.n	100420a0 <__aeabi_dsub+0x714>
10041afe:	4649      	mov	r1, r9
10041b00:	2900      	cmp	r1, #0
10041b02:	d000      	beq.n	10041b06 <__aeabi_dsub+0x17a>
10041b04:	e0d4      	b.n	10041cb0 <__aeabi_dsub+0x324>
10041b06:	4661      	mov	r1, ip
10041b08:	9b02      	ldr	r3, [sp, #8]
10041b0a:	4319      	orrs	r1, r3
10041b0c:	d100      	bne.n	10041b10 <__aeabi_dsub+0x184>
10041b0e:	e12b      	b.n	10041d68 <__aeabi_dsub+0x3dc>
10041b10:	1e69      	subs	r1, r5, #1
10041b12:	2d01      	cmp	r5, #1
10041b14:	d100      	bne.n	10041b18 <__aeabi_dsub+0x18c>
10041b16:	e1d9      	b.n	10041ecc <__aeabi_dsub+0x540>
10041b18:	4295      	cmp	r5, r2
10041b1a:	d100      	bne.n	10041b1e <__aeabi_dsub+0x192>
10041b1c:	e10a      	b.n	10041d34 <__aeabi_dsub+0x3a8>
10041b1e:	2501      	movs	r5, #1
10041b20:	2938      	cmp	r1, #56	@ 0x38
10041b22:	dc17      	bgt.n	10041b54 <__aeabi_dsub+0x1c8>
10041b24:	468a      	mov	sl, r1
10041b26:	4653      	mov	r3, sl
10041b28:	2b1f      	cmp	r3, #31
10041b2a:	dd00      	ble.n	10041b2e <__aeabi_dsub+0x1a2>
10041b2c:	e1e7      	b.n	10041efe <__aeabi_dsub+0x572>
10041b2e:	2220      	movs	r2, #32
10041b30:	1ad2      	subs	r2, r2, r3
10041b32:	9b02      	ldr	r3, [sp, #8]
10041b34:	4661      	mov	r1, ip
10041b36:	4093      	lsls	r3, r2
10041b38:	001d      	movs	r5, r3
10041b3a:	4653      	mov	r3, sl
10041b3c:	40d9      	lsrs	r1, r3
10041b3e:	4663      	mov	r3, ip
10041b40:	4093      	lsls	r3, r2
10041b42:	001a      	movs	r2, r3
10041b44:	430d      	orrs	r5, r1
10041b46:	1e51      	subs	r1, r2, #1
10041b48:	418a      	sbcs	r2, r1
10041b4a:	4653      	mov	r3, sl
10041b4c:	4315      	orrs	r5, r2
10041b4e:	9a02      	ldr	r2, [sp, #8]
10041b50:	40da      	lsrs	r2, r3
10041b52:	18a4      	adds	r4, r4, r2
10041b54:	182d      	adds	r5, r5, r0
10041b56:	4285      	cmp	r5, r0
10041b58:	4180      	sbcs	r0, r0
10041b5a:	4240      	negs	r0, r0
10041b5c:	1824      	adds	r4, r4, r0
10041b5e:	0223      	lsls	r3, r4, #8
10041b60:	d400      	bmi.n	10041b64 <__aeabi_dsub+0x1d8>
10041b62:	e0b6      	b.n	10041cd2 <__aeabi_dsub+0x346>
10041b64:	4b5e      	ldr	r3, [pc, #376]	@ (10041ce0 <__aeabi_dsub+0x354>)
10041b66:	3701      	adds	r7, #1
10041b68:	429f      	cmp	r7, r3
10041b6a:	d100      	bne.n	10041b6e <__aeabi_dsub+0x1e2>
10041b6c:	e0ad      	b.n	10041cca <__aeabi_dsub+0x33e>
10041b6e:	2101      	movs	r1, #1
10041b70:	4b5c      	ldr	r3, [pc, #368]	@ (10041ce4 <__aeabi_dsub+0x358>)
10041b72:	086a      	lsrs	r2, r5, #1
10041b74:	401c      	ands	r4, r3
10041b76:	4029      	ands	r1, r5
10041b78:	430a      	orrs	r2, r1
10041b7a:	07e5      	lsls	r5, r4, #31
10041b7c:	4315      	orrs	r5, r2
10041b7e:	0864      	lsrs	r4, r4, #1
10041b80:	e78d      	b.n	10041a9e <__aeabi_dsub+0x112>
10041b82:	4a59      	ldr	r2, [pc, #356]	@ (10041ce8 <__aeabi_dsub+0x35c>)
10041b84:	9b02      	ldr	r3, [sp, #8]
10041b86:	4692      	mov	sl, r2
10041b88:	4662      	mov	r2, ip
10041b8a:	44ba      	add	sl, r7
10041b8c:	431a      	orrs	r2, r3
10041b8e:	d02c      	beq.n	10041bea <__aeabi_dsub+0x25e>
10041b90:	428e      	cmp	r6, r1
10041b92:	d02e      	beq.n	10041bf2 <__aeabi_dsub+0x266>
10041b94:	4652      	mov	r2, sl
10041b96:	2a00      	cmp	r2, #0
10041b98:	d060      	beq.n	10041c5c <__aeabi_dsub+0x2d0>
10041b9a:	2f00      	cmp	r7, #0
10041b9c:	d100      	bne.n	10041ba0 <__aeabi_dsub+0x214>
10041b9e:	e0db      	b.n	10041d58 <__aeabi_dsub+0x3cc>
10041ba0:	4663      	mov	r3, ip
10041ba2:	000e      	movs	r6, r1
10041ba4:	9c02      	ldr	r4, [sp, #8]
10041ba6:	08d8      	lsrs	r0, r3, #3
10041ba8:	0762      	lsls	r2, r4, #29
10041baa:	4302      	orrs	r2, r0
10041bac:	08e4      	lsrs	r4, r4, #3
10041bae:	0013      	movs	r3, r2
10041bb0:	4323      	orrs	r3, r4
10041bb2:	d100      	bne.n	10041bb6 <__aeabi_dsub+0x22a>
10041bb4:	e254      	b.n	10042060 <__aeabi_dsub+0x6d4>
10041bb6:	2580      	movs	r5, #128	@ 0x80
10041bb8:	032d      	lsls	r5, r5, #12
10041bba:	4325      	orrs	r5, r4
10041bbc:	032d      	lsls	r5, r5, #12
10041bbe:	4c48      	ldr	r4, [pc, #288]	@ (10041ce0 <__aeabi_dsub+0x354>)
10041bc0:	0b2d      	lsrs	r5, r5, #12
10041bc2:	e78c      	b.n	10041ade <__aeabi_dsub+0x152>
10041bc4:	4661      	mov	r1, ip
10041bc6:	9b02      	ldr	r3, [sp, #8]
10041bc8:	4319      	orrs	r1, r3
10041bca:	d100      	bne.n	10041bce <__aeabi_dsub+0x242>
10041bcc:	e0cc      	b.n	10041d68 <__aeabi_dsub+0x3dc>
10041bce:	0029      	movs	r1, r5
10041bd0:	3901      	subs	r1, #1
10041bd2:	2d01      	cmp	r5, #1
10041bd4:	d100      	bne.n	10041bd8 <__aeabi_dsub+0x24c>
10041bd6:	e188      	b.n	10041eea <__aeabi_dsub+0x55e>
10041bd8:	4295      	cmp	r5, r2
10041bda:	d100      	bne.n	10041bde <__aeabi_dsub+0x252>
10041bdc:	e0aa      	b.n	10041d34 <__aeabi_dsub+0x3a8>
10041bde:	2501      	movs	r5, #1
10041be0:	2938      	cmp	r1, #56	@ 0x38
10041be2:	dd00      	ble.n	10041be6 <__aeabi_dsub+0x25a>
10041be4:	e72f      	b.n	10041a46 <__aeabi_dsub+0xba>
10041be6:	468a      	mov	sl, r1
10041be8:	e718      	b.n	10041a1c <__aeabi_dsub+0x90>
10041bea:	2201      	movs	r2, #1
10041bec:	4051      	eors	r1, r2
10041bee:	428e      	cmp	r6, r1
10041bf0:	d1d0      	bne.n	10041b94 <__aeabi_dsub+0x208>
10041bf2:	4653      	mov	r3, sl
10041bf4:	2b00      	cmp	r3, #0
10041bf6:	d100      	bne.n	10041bfa <__aeabi_dsub+0x26e>
10041bf8:	e0be      	b.n	10041d78 <__aeabi_dsub+0x3ec>
10041bfa:	2f00      	cmp	r7, #0
10041bfc:	d000      	beq.n	10041c00 <__aeabi_dsub+0x274>
10041bfe:	e138      	b.n	10041e72 <__aeabi_dsub+0x4e6>
10041c00:	46ca      	mov	sl, r9
10041c02:	0022      	movs	r2, r4
10041c04:	4302      	orrs	r2, r0
10041c06:	d100      	bne.n	10041c0a <__aeabi_dsub+0x27e>
10041c08:	e1e2      	b.n	10041fd0 <__aeabi_dsub+0x644>
10041c0a:	4653      	mov	r3, sl
10041c0c:	1e59      	subs	r1, r3, #1
10041c0e:	2b01      	cmp	r3, #1
10041c10:	d100      	bne.n	10041c14 <__aeabi_dsub+0x288>
10041c12:	e20d      	b.n	10042030 <__aeabi_dsub+0x6a4>
10041c14:	4a32      	ldr	r2, [pc, #200]	@ (10041ce0 <__aeabi_dsub+0x354>)
10041c16:	4592      	cmp	sl, r2
10041c18:	d100      	bne.n	10041c1c <__aeabi_dsub+0x290>
10041c1a:	e1d2      	b.n	10041fc2 <__aeabi_dsub+0x636>
10041c1c:	2701      	movs	r7, #1
10041c1e:	2938      	cmp	r1, #56	@ 0x38
10041c20:	dc13      	bgt.n	10041c4a <__aeabi_dsub+0x2be>
10041c22:	291f      	cmp	r1, #31
10041c24:	dd00      	ble.n	10041c28 <__aeabi_dsub+0x29c>
10041c26:	e1ee      	b.n	10042006 <__aeabi_dsub+0x67a>
10041c28:	2220      	movs	r2, #32
10041c2a:	9b02      	ldr	r3, [sp, #8]
10041c2c:	1a52      	subs	r2, r2, r1
10041c2e:	0025      	movs	r5, r4
10041c30:	0007      	movs	r7, r0
10041c32:	469a      	mov	sl, r3
10041c34:	40cc      	lsrs	r4, r1
10041c36:	4090      	lsls	r0, r2
10041c38:	4095      	lsls	r5, r2
10041c3a:	40cf      	lsrs	r7, r1
10041c3c:	44a2      	add	sl, r4
10041c3e:	1e42      	subs	r2, r0, #1
10041c40:	4190      	sbcs	r0, r2
10041c42:	4653      	mov	r3, sl
10041c44:	432f      	orrs	r7, r5
10041c46:	4307      	orrs	r7, r0
10041c48:	9302      	str	r3, [sp, #8]
10041c4a:	003d      	movs	r5, r7
10041c4c:	4465      	add	r5, ip
10041c4e:	4565      	cmp	r5, ip
10041c50:	4192      	sbcs	r2, r2
10041c52:	9b02      	ldr	r3, [sp, #8]
10041c54:	4252      	negs	r2, r2
10041c56:	464f      	mov	r7, r9
10041c58:	18d4      	adds	r4, r2, r3
10041c5a:	e780      	b.n	10041b5e <__aeabi_dsub+0x1d2>
10041c5c:	4a23      	ldr	r2, [pc, #140]	@ (10041cec <__aeabi_dsub+0x360>)
10041c5e:	1c7d      	adds	r5, r7, #1
10041c60:	4215      	tst	r5, r2
10041c62:	d000      	beq.n	10041c66 <__aeabi_dsub+0x2da>
10041c64:	e0aa      	b.n	10041dbc <__aeabi_dsub+0x430>
10041c66:	4662      	mov	r2, ip
10041c68:	0025      	movs	r5, r4
10041c6a:	9b02      	ldr	r3, [sp, #8]
10041c6c:	4305      	orrs	r5, r0
10041c6e:	431a      	orrs	r2, r3
10041c70:	2f00      	cmp	r7, #0
10041c72:	d000      	beq.n	10041c76 <__aeabi_dsub+0x2ea>
10041c74:	e0f5      	b.n	10041e62 <__aeabi_dsub+0x4d6>
10041c76:	2d00      	cmp	r5, #0
10041c78:	d100      	bne.n	10041c7c <__aeabi_dsub+0x2f0>
10041c7a:	e16b      	b.n	10041f54 <__aeabi_dsub+0x5c8>
10041c7c:	2a00      	cmp	r2, #0
10041c7e:	d100      	bne.n	10041c82 <__aeabi_dsub+0x2f6>
10041c80:	e152      	b.n	10041f28 <__aeabi_dsub+0x59c>
10041c82:	4663      	mov	r3, ip
10041c84:	1ac5      	subs	r5, r0, r3
10041c86:	9b02      	ldr	r3, [sp, #8]
10041c88:	1ae2      	subs	r2, r4, r3
10041c8a:	42a8      	cmp	r0, r5
10041c8c:	419b      	sbcs	r3, r3
10041c8e:	425b      	negs	r3, r3
10041c90:	1ad3      	subs	r3, r2, r3
10041c92:	021a      	lsls	r2, r3, #8
10041c94:	d400      	bmi.n	10041c98 <__aeabi_dsub+0x30c>
10041c96:	e1d5      	b.n	10042044 <__aeabi_dsub+0x6b8>
10041c98:	4663      	mov	r3, ip
10041c9a:	1a1d      	subs	r5, r3, r0
10041c9c:	45ac      	cmp	ip, r5
10041c9e:	4192      	sbcs	r2, r2
10041ca0:	2601      	movs	r6, #1
10041ca2:	9b02      	ldr	r3, [sp, #8]
10041ca4:	4252      	negs	r2, r2
10041ca6:	1b1c      	subs	r4, r3, r4
10041ca8:	4688      	mov	r8, r1
10041caa:	1aa4      	subs	r4, r4, r2
10041cac:	400e      	ands	r6, r1
10041cae:	e6f6      	b.n	10041a9e <__aeabi_dsub+0x112>
10041cb0:	4297      	cmp	r7, r2
10041cb2:	d03f      	beq.n	10041d34 <__aeabi_dsub+0x3a8>
10041cb4:	4652      	mov	r2, sl
10041cb6:	2501      	movs	r5, #1
10041cb8:	2a38      	cmp	r2, #56	@ 0x38
10041cba:	dd00      	ble.n	10041cbe <__aeabi_dsub+0x332>
10041cbc:	e74a      	b.n	10041b54 <__aeabi_dsub+0x1c8>
10041cbe:	2280      	movs	r2, #128	@ 0x80
10041cc0:	9b02      	ldr	r3, [sp, #8]
10041cc2:	0412      	lsls	r2, r2, #16
10041cc4:	4313      	orrs	r3, r2
10041cc6:	9302      	str	r3, [sp, #8]
10041cc8:	e72d      	b.n	10041b26 <__aeabi_dsub+0x19a>
10041cca:	003c      	movs	r4, r7
10041ccc:	2500      	movs	r5, #0
10041cce:	2200      	movs	r2, #0
10041cd0:	e705      	b.n	10041ade <__aeabi_dsub+0x152>
10041cd2:	2307      	movs	r3, #7
10041cd4:	402b      	ands	r3, r5
10041cd6:	2b00      	cmp	r3, #0
10041cd8:	d000      	beq.n	10041cdc <__aeabi_dsub+0x350>
10041cda:	e6e2      	b.n	10041aa2 <__aeabi_dsub+0x116>
10041cdc:	e06b      	b.n	10041db6 <__aeabi_dsub+0x42a>
10041cde:	46c0      	nop			@ (mov r8, r8)
10041ce0:	000007ff 	.word	0x000007ff
10041ce4:	ff7fffff 	.word	0xff7fffff
10041ce8:	fffff801 	.word	0xfffff801
10041cec:	000007fe 	.word	0x000007fe
10041cf0:	0028      	movs	r0, r5
10041cf2:	f000 fab3 	bl	1004225c <__clzsi2>
10041cf6:	0003      	movs	r3, r0
10041cf8:	3318      	adds	r3, #24
10041cfa:	2b1f      	cmp	r3, #31
10041cfc:	dc00      	bgt.n	10041d00 <__aeabi_dsub+0x374>
10041cfe:	e6b4      	b.n	10041a6a <__aeabi_dsub+0xde>
10041d00:	002a      	movs	r2, r5
10041d02:	3808      	subs	r0, #8
10041d04:	4082      	lsls	r2, r0
10041d06:	429f      	cmp	r7, r3
10041d08:	dd00      	ble.n	10041d0c <__aeabi_dsub+0x380>
10041d0a:	e0b9      	b.n	10041e80 <__aeabi_dsub+0x4f4>
10041d0c:	1bdb      	subs	r3, r3, r7
10041d0e:	1c58      	adds	r0, r3, #1
10041d10:	281f      	cmp	r0, #31
10041d12:	dc00      	bgt.n	10041d16 <__aeabi_dsub+0x38a>
10041d14:	e1a0      	b.n	10042058 <__aeabi_dsub+0x6cc>
10041d16:	0015      	movs	r5, r2
10041d18:	3b1f      	subs	r3, #31
10041d1a:	40dd      	lsrs	r5, r3
10041d1c:	2820      	cmp	r0, #32
10041d1e:	d005      	beq.n	10041d2c <__aeabi_dsub+0x3a0>
10041d20:	2340      	movs	r3, #64	@ 0x40
10041d22:	1a1b      	subs	r3, r3, r0
10041d24:	409a      	lsls	r2, r3
10041d26:	1e53      	subs	r3, r2, #1
10041d28:	419a      	sbcs	r2, r3
10041d2a:	4315      	orrs	r5, r2
10041d2c:	2307      	movs	r3, #7
10041d2e:	2700      	movs	r7, #0
10041d30:	402b      	ands	r3, r5
10041d32:	e7d0      	b.n	10041cd6 <__aeabi_dsub+0x34a>
10041d34:	08c0      	lsrs	r0, r0, #3
10041d36:	0762      	lsls	r2, r4, #29
10041d38:	4302      	orrs	r2, r0
10041d3a:	08e4      	lsrs	r4, r4, #3
10041d3c:	e737      	b.n	10041bae <__aeabi_dsub+0x222>
10041d3e:	08ea      	lsrs	r2, r5, #3
10041d40:	0763      	lsls	r3, r4, #29
10041d42:	431a      	orrs	r2, r3
10041d44:	4bd3      	ldr	r3, [pc, #844]	@ (10042094 <__aeabi_dsub+0x708>)
10041d46:	08e4      	lsrs	r4, r4, #3
10041d48:	429f      	cmp	r7, r3
10041d4a:	d100      	bne.n	10041d4e <__aeabi_dsub+0x3c2>
10041d4c:	e72f      	b.n	10041bae <__aeabi_dsub+0x222>
10041d4e:	0324      	lsls	r4, r4, #12
10041d50:	0b25      	lsrs	r5, r4, #12
10041d52:	057c      	lsls	r4, r7, #21
10041d54:	0d64      	lsrs	r4, r4, #21
10041d56:	e6c2      	b.n	10041ade <__aeabi_dsub+0x152>
10041d58:	46ca      	mov	sl, r9
10041d5a:	0022      	movs	r2, r4
10041d5c:	4302      	orrs	r2, r0
10041d5e:	d158      	bne.n	10041e12 <__aeabi_dsub+0x486>
10041d60:	4663      	mov	r3, ip
10041d62:	000e      	movs	r6, r1
10041d64:	9c02      	ldr	r4, [sp, #8]
10041d66:	9303      	str	r3, [sp, #12]
10041d68:	9b03      	ldr	r3, [sp, #12]
10041d6a:	4657      	mov	r7, sl
10041d6c:	08da      	lsrs	r2, r3, #3
10041d6e:	e7e7      	b.n	10041d40 <__aeabi_dsub+0x3b4>
10041d70:	4cc9      	ldr	r4, [pc, #804]	@ (10042098 <__aeabi_dsub+0x70c>)
10041d72:	1aff      	subs	r7, r7, r3
10041d74:	4014      	ands	r4, r2
10041d76:	e692      	b.n	10041a9e <__aeabi_dsub+0x112>
10041d78:	4dc8      	ldr	r5, [pc, #800]	@ (1004209c <__aeabi_dsub+0x710>)
10041d7a:	1c7a      	adds	r2, r7, #1
10041d7c:	422a      	tst	r2, r5
10041d7e:	d000      	beq.n	10041d82 <__aeabi_dsub+0x3f6>
10041d80:	e084      	b.n	10041e8c <__aeabi_dsub+0x500>
10041d82:	0022      	movs	r2, r4
10041d84:	4302      	orrs	r2, r0
10041d86:	2f00      	cmp	r7, #0
10041d88:	d000      	beq.n	10041d8c <__aeabi_dsub+0x400>
10041d8a:	e0ef      	b.n	10041f6c <__aeabi_dsub+0x5e0>
10041d8c:	2a00      	cmp	r2, #0
10041d8e:	d100      	bne.n	10041d92 <__aeabi_dsub+0x406>
10041d90:	e0e5      	b.n	10041f5e <__aeabi_dsub+0x5d2>
10041d92:	4662      	mov	r2, ip
10041d94:	9902      	ldr	r1, [sp, #8]
10041d96:	430a      	orrs	r2, r1
10041d98:	d100      	bne.n	10041d9c <__aeabi_dsub+0x410>
10041d9a:	e0c5      	b.n	10041f28 <__aeabi_dsub+0x59c>
10041d9c:	4663      	mov	r3, ip
10041d9e:	18c5      	adds	r5, r0, r3
10041da0:	468c      	mov	ip, r1
10041da2:	4285      	cmp	r5, r0
10041da4:	4180      	sbcs	r0, r0
10041da6:	4464      	add	r4, ip
10041da8:	4240      	negs	r0, r0
10041daa:	1824      	adds	r4, r4, r0
10041dac:	0223      	lsls	r3, r4, #8
10041dae:	d502      	bpl.n	10041db6 <__aeabi_dsub+0x42a>
10041db0:	4bb9      	ldr	r3, [pc, #740]	@ (10042098 <__aeabi_dsub+0x70c>)
10041db2:	3701      	adds	r7, #1
10041db4:	401c      	ands	r4, r3
10041db6:	46ba      	mov	sl, r7
10041db8:	9503      	str	r5, [sp, #12]
10041dba:	e7d5      	b.n	10041d68 <__aeabi_dsub+0x3dc>
10041dbc:	4662      	mov	r2, ip
10041dbe:	1a85      	subs	r5, r0, r2
10041dc0:	42a8      	cmp	r0, r5
10041dc2:	4192      	sbcs	r2, r2
10041dc4:	4252      	negs	r2, r2
10041dc6:	4691      	mov	r9, r2
10041dc8:	9b02      	ldr	r3, [sp, #8]
10041dca:	1ae3      	subs	r3, r4, r3
10041dcc:	001a      	movs	r2, r3
10041dce:	464b      	mov	r3, r9
10041dd0:	1ad2      	subs	r2, r2, r3
10041dd2:	0013      	movs	r3, r2
10041dd4:	4691      	mov	r9, r2
10041dd6:	021a      	lsls	r2, r3, #8
10041dd8:	d46c      	bmi.n	10041eb4 <__aeabi_dsub+0x528>
10041dda:	464a      	mov	r2, r9
10041ddc:	464c      	mov	r4, r9
10041dde:	432a      	orrs	r2, r5
10041de0:	d000      	beq.n	10041de4 <__aeabi_dsub+0x458>
10041de2:	e63a      	b.n	10041a5a <__aeabi_dsub+0xce>
10041de4:	2600      	movs	r6, #0
10041de6:	2400      	movs	r4, #0
10041de8:	2500      	movs	r5, #0
10041dea:	e678      	b.n	10041ade <__aeabi_dsub+0x152>
10041dec:	9902      	ldr	r1, [sp, #8]
10041dee:	4653      	mov	r3, sl
10041df0:	000d      	movs	r5, r1
10041df2:	3a20      	subs	r2, #32
10041df4:	40d5      	lsrs	r5, r2
10041df6:	2b20      	cmp	r3, #32
10041df8:	d006      	beq.n	10041e08 <__aeabi_dsub+0x47c>
10041dfa:	2240      	movs	r2, #64	@ 0x40
10041dfc:	1ad2      	subs	r2, r2, r3
10041dfe:	000b      	movs	r3, r1
10041e00:	4093      	lsls	r3, r2
10041e02:	4662      	mov	r2, ip
10041e04:	431a      	orrs	r2, r3
10041e06:	4693      	mov	fp, r2
10041e08:	465b      	mov	r3, fp
10041e0a:	1e5a      	subs	r2, r3, #1
10041e0c:	4193      	sbcs	r3, r2
10041e0e:	431d      	orrs	r5, r3
10041e10:	e619      	b.n	10041a46 <__aeabi_dsub+0xba>
10041e12:	4653      	mov	r3, sl
10041e14:	1e5a      	subs	r2, r3, #1
10041e16:	2b01      	cmp	r3, #1
10041e18:	d100      	bne.n	10041e1c <__aeabi_dsub+0x490>
10041e1a:	e0c6      	b.n	10041faa <__aeabi_dsub+0x61e>
10041e1c:	4e9d      	ldr	r6, [pc, #628]	@ (10042094 <__aeabi_dsub+0x708>)
10041e1e:	45b2      	cmp	sl, r6
10041e20:	d100      	bne.n	10041e24 <__aeabi_dsub+0x498>
10041e22:	e6bd      	b.n	10041ba0 <__aeabi_dsub+0x214>
10041e24:	4688      	mov	r8, r1
10041e26:	000e      	movs	r6, r1
10041e28:	2501      	movs	r5, #1
10041e2a:	2a38      	cmp	r2, #56	@ 0x38
10041e2c:	dc10      	bgt.n	10041e50 <__aeabi_dsub+0x4c4>
10041e2e:	2a1f      	cmp	r2, #31
10041e30:	dc7f      	bgt.n	10041f32 <__aeabi_dsub+0x5a6>
10041e32:	2120      	movs	r1, #32
10041e34:	0025      	movs	r5, r4
10041e36:	1a89      	subs	r1, r1, r2
10041e38:	0007      	movs	r7, r0
10041e3a:	4088      	lsls	r0, r1
10041e3c:	408d      	lsls	r5, r1
10041e3e:	40d7      	lsrs	r7, r2
10041e40:	40d4      	lsrs	r4, r2
10041e42:	1e41      	subs	r1, r0, #1
10041e44:	4188      	sbcs	r0, r1
10041e46:	9b02      	ldr	r3, [sp, #8]
10041e48:	433d      	orrs	r5, r7
10041e4a:	1b1b      	subs	r3, r3, r4
10041e4c:	4305      	orrs	r5, r0
10041e4e:	9302      	str	r3, [sp, #8]
10041e50:	4662      	mov	r2, ip
10041e52:	1b55      	subs	r5, r2, r5
10041e54:	45ac      	cmp	ip, r5
10041e56:	4192      	sbcs	r2, r2
10041e58:	9b02      	ldr	r3, [sp, #8]
10041e5a:	4252      	negs	r2, r2
10041e5c:	464f      	mov	r7, r9
10041e5e:	1a9c      	subs	r4, r3, r2
10041e60:	e5f6      	b.n	10041a50 <__aeabi_dsub+0xc4>
10041e62:	2d00      	cmp	r5, #0
10041e64:	d000      	beq.n	10041e68 <__aeabi_dsub+0x4dc>
10041e66:	e0b7      	b.n	10041fd8 <__aeabi_dsub+0x64c>
10041e68:	2a00      	cmp	r2, #0
10041e6a:	d100      	bne.n	10041e6e <__aeabi_dsub+0x4e2>
10041e6c:	e0f0      	b.n	10042050 <__aeabi_dsub+0x6c4>
10041e6e:	2601      	movs	r6, #1
10041e70:	400e      	ands	r6, r1
10041e72:	4663      	mov	r3, ip
10041e74:	9802      	ldr	r0, [sp, #8]
10041e76:	08d9      	lsrs	r1, r3, #3
10041e78:	0742      	lsls	r2, r0, #29
10041e7a:	430a      	orrs	r2, r1
10041e7c:	08c4      	lsrs	r4, r0, #3
10041e7e:	e696      	b.n	10041bae <__aeabi_dsub+0x222>
10041e80:	4c85      	ldr	r4, [pc, #532]	@ (10042098 <__aeabi_dsub+0x70c>)
10041e82:	1aff      	subs	r7, r7, r3
10041e84:	4014      	ands	r4, r2
10041e86:	0762      	lsls	r2, r4, #29
10041e88:	08e4      	lsrs	r4, r4, #3
10041e8a:	e760      	b.n	10041d4e <__aeabi_dsub+0x3c2>
10041e8c:	4981      	ldr	r1, [pc, #516]	@ (10042094 <__aeabi_dsub+0x708>)
10041e8e:	428a      	cmp	r2, r1
10041e90:	d100      	bne.n	10041e94 <__aeabi_dsub+0x508>
10041e92:	e0c9      	b.n	10042028 <__aeabi_dsub+0x69c>
10041e94:	4663      	mov	r3, ip
10041e96:	18c1      	adds	r1, r0, r3
10041e98:	4281      	cmp	r1, r0
10041e9a:	4180      	sbcs	r0, r0
10041e9c:	9b02      	ldr	r3, [sp, #8]
10041e9e:	4240      	negs	r0, r0
10041ea0:	18e3      	adds	r3, r4, r3
10041ea2:	181b      	adds	r3, r3, r0
10041ea4:	07dd      	lsls	r5, r3, #31
10041ea6:	085c      	lsrs	r4, r3, #1
10041ea8:	2307      	movs	r3, #7
10041eaa:	0849      	lsrs	r1, r1, #1
10041eac:	430d      	orrs	r5, r1
10041eae:	0017      	movs	r7, r2
10041eb0:	402b      	ands	r3, r5
10041eb2:	e710      	b.n	10041cd6 <__aeabi_dsub+0x34a>
10041eb4:	4663      	mov	r3, ip
10041eb6:	1a1d      	subs	r5, r3, r0
10041eb8:	45ac      	cmp	ip, r5
10041eba:	4192      	sbcs	r2, r2
10041ebc:	2601      	movs	r6, #1
10041ebe:	9b02      	ldr	r3, [sp, #8]
10041ec0:	4252      	negs	r2, r2
10041ec2:	1b1c      	subs	r4, r3, r4
10041ec4:	4688      	mov	r8, r1
10041ec6:	1aa4      	subs	r4, r4, r2
10041ec8:	400e      	ands	r6, r1
10041eca:	e5c6      	b.n	10041a5a <__aeabi_dsub+0xce>
10041ecc:	4663      	mov	r3, ip
10041ece:	18c5      	adds	r5, r0, r3
10041ed0:	9b02      	ldr	r3, [sp, #8]
10041ed2:	4285      	cmp	r5, r0
10041ed4:	4180      	sbcs	r0, r0
10041ed6:	469c      	mov	ip, r3
10041ed8:	4240      	negs	r0, r0
10041eda:	4464      	add	r4, ip
10041edc:	1824      	adds	r4, r4, r0
10041ede:	2701      	movs	r7, #1
10041ee0:	0223      	lsls	r3, r4, #8
10041ee2:	d400      	bmi.n	10041ee6 <__aeabi_dsub+0x55a>
10041ee4:	e6f5      	b.n	10041cd2 <__aeabi_dsub+0x346>
10041ee6:	2702      	movs	r7, #2
10041ee8:	e641      	b.n	10041b6e <__aeabi_dsub+0x1e2>
10041eea:	4663      	mov	r3, ip
10041eec:	1ac5      	subs	r5, r0, r3
10041eee:	42a8      	cmp	r0, r5
10041ef0:	4180      	sbcs	r0, r0
10041ef2:	9b02      	ldr	r3, [sp, #8]
10041ef4:	4240      	negs	r0, r0
10041ef6:	1ae4      	subs	r4, r4, r3
10041ef8:	2701      	movs	r7, #1
10041efa:	1a24      	subs	r4, r4, r0
10041efc:	e5a8      	b.n	10041a50 <__aeabi_dsub+0xc4>
10041efe:	9d02      	ldr	r5, [sp, #8]
10041f00:	4652      	mov	r2, sl
10041f02:	002b      	movs	r3, r5
10041f04:	3a20      	subs	r2, #32
10041f06:	40d3      	lsrs	r3, r2
10041f08:	0019      	movs	r1, r3
10041f0a:	4653      	mov	r3, sl
10041f0c:	2b20      	cmp	r3, #32
10041f0e:	d006      	beq.n	10041f1e <__aeabi_dsub+0x592>
10041f10:	2240      	movs	r2, #64	@ 0x40
10041f12:	1ad2      	subs	r2, r2, r3
10041f14:	002b      	movs	r3, r5
10041f16:	4093      	lsls	r3, r2
10041f18:	4662      	mov	r2, ip
10041f1a:	431a      	orrs	r2, r3
10041f1c:	4693      	mov	fp, r2
10041f1e:	465d      	mov	r5, fp
10041f20:	1e6b      	subs	r3, r5, #1
10041f22:	419d      	sbcs	r5, r3
10041f24:	430d      	orrs	r5, r1
10041f26:	e615      	b.n	10041b54 <__aeabi_dsub+0x1c8>
10041f28:	0762      	lsls	r2, r4, #29
10041f2a:	08c0      	lsrs	r0, r0, #3
10041f2c:	4302      	orrs	r2, r0
10041f2e:	08e4      	lsrs	r4, r4, #3
10041f30:	e70d      	b.n	10041d4e <__aeabi_dsub+0x3c2>
10041f32:	0011      	movs	r1, r2
10041f34:	0027      	movs	r7, r4
10041f36:	3920      	subs	r1, #32
10041f38:	40cf      	lsrs	r7, r1
10041f3a:	2a20      	cmp	r2, #32
10041f3c:	d005      	beq.n	10041f4a <__aeabi_dsub+0x5be>
10041f3e:	2140      	movs	r1, #64	@ 0x40
10041f40:	1a8a      	subs	r2, r1, r2
10041f42:	4094      	lsls	r4, r2
10041f44:	0025      	movs	r5, r4
10041f46:	4305      	orrs	r5, r0
10041f48:	9503      	str	r5, [sp, #12]
10041f4a:	9d03      	ldr	r5, [sp, #12]
10041f4c:	1e6a      	subs	r2, r5, #1
10041f4e:	4195      	sbcs	r5, r2
10041f50:	433d      	orrs	r5, r7
10041f52:	e77d      	b.n	10041e50 <__aeabi_dsub+0x4c4>
10041f54:	2a00      	cmp	r2, #0
10041f56:	d100      	bne.n	10041f5a <__aeabi_dsub+0x5ce>
10041f58:	e744      	b.n	10041de4 <__aeabi_dsub+0x458>
10041f5a:	2601      	movs	r6, #1
10041f5c:	400e      	ands	r6, r1
10041f5e:	4663      	mov	r3, ip
10041f60:	08d9      	lsrs	r1, r3, #3
10041f62:	9b02      	ldr	r3, [sp, #8]
10041f64:	075a      	lsls	r2, r3, #29
10041f66:	430a      	orrs	r2, r1
10041f68:	08dc      	lsrs	r4, r3, #3
10041f6a:	e6f0      	b.n	10041d4e <__aeabi_dsub+0x3c2>
10041f6c:	2a00      	cmp	r2, #0
10041f6e:	d028      	beq.n	10041fc2 <__aeabi_dsub+0x636>
10041f70:	4662      	mov	r2, ip
10041f72:	9f02      	ldr	r7, [sp, #8]
10041f74:	08c0      	lsrs	r0, r0, #3
10041f76:	433a      	orrs	r2, r7
10041f78:	d100      	bne.n	10041f7c <__aeabi_dsub+0x5f0>
10041f7a:	e6dc      	b.n	10041d36 <__aeabi_dsub+0x3aa>
10041f7c:	0762      	lsls	r2, r4, #29
10041f7e:	4310      	orrs	r0, r2
10041f80:	2280      	movs	r2, #128	@ 0x80
10041f82:	08e4      	lsrs	r4, r4, #3
10041f84:	0312      	lsls	r2, r2, #12
10041f86:	4214      	tst	r4, r2
10041f88:	d009      	beq.n	10041f9e <__aeabi_dsub+0x612>
10041f8a:	08fd      	lsrs	r5, r7, #3
10041f8c:	4215      	tst	r5, r2
10041f8e:	d106      	bne.n	10041f9e <__aeabi_dsub+0x612>
10041f90:	4663      	mov	r3, ip
10041f92:	2601      	movs	r6, #1
10041f94:	002c      	movs	r4, r5
10041f96:	08d8      	lsrs	r0, r3, #3
10041f98:	077b      	lsls	r3, r7, #29
10041f9a:	4318      	orrs	r0, r3
10041f9c:	400e      	ands	r6, r1
10041f9e:	0f42      	lsrs	r2, r0, #29
10041fa0:	00c0      	lsls	r0, r0, #3
10041fa2:	08c0      	lsrs	r0, r0, #3
10041fa4:	0752      	lsls	r2, r2, #29
10041fa6:	4302      	orrs	r2, r0
10041fa8:	e601      	b.n	10041bae <__aeabi_dsub+0x222>
10041faa:	4663      	mov	r3, ip
10041fac:	1a1d      	subs	r5, r3, r0
10041fae:	45ac      	cmp	ip, r5
10041fb0:	4192      	sbcs	r2, r2
10041fb2:	9b02      	ldr	r3, [sp, #8]
10041fb4:	4252      	negs	r2, r2
10041fb6:	1b1c      	subs	r4, r3, r4
10041fb8:	000e      	movs	r6, r1
10041fba:	4688      	mov	r8, r1
10041fbc:	2701      	movs	r7, #1
10041fbe:	1aa4      	subs	r4, r4, r2
10041fc0:	e546      	b.n	10041a50 <__aeabi_dsub+0xc4>
10041fc2:	4663      	mov	r3, ip
10041fc4:	08d9      	lsrs	r1, r3, #3
10041fc6:	9b02      	ldr	r3, [sp, #8]
10041fc8:	075a      	lsls	r2, r3, #29
10041fca:	430a      	orrs	r2, r1
10041fcc:	08dc      	lsrs	r4, r3, #3
10041fce:	e5ee      	b.n	10041bae <__aeabi_dsub+0x222>
10041fd0:	4663      	mov	r3, ip
10041fd2:	9c02      	ldr	r4, [sp, #8]
10041fd4:	9303      	str	r3, [sp, #12]
10041fd6:	e6c7      	b.n	10041d68 <__aeabi_dsub+0x3dc>
10041fd8:	08c0      	lsrs	r0, r0, #3
10041fda:	2a00      	cmp	r2, #0
10041fdc:	d100      	bne.n	10041fe0 <__aeabi_dsub+0x654>
10041fde:	e6aa      	b.n	10041d36 <__aeabi_dsub+0x3aa>
10041fe0:	0762      	lsls	r2, r4, #29
10041fe2:	4310      	orrs	r0, r2
10041fe4:	2280      	movs	r2, #128	@ 0x80
10041fe6:	08e4      	lsrs	r4, r4, #3
10041fe8:	0312      	lsls	r2, r2, #12
10041fea:	4214      	tst	r4, r2
10041fec:	d0d7      	beq.n	10041f9e <__aeabi_dsub+0x612>
10041fee:	9f02      	ldr	r7, [sp, #8]
10041ff0:	08fd      	lsrs	r5, r7, #3
10041ff2:	4215      	tst	r5, r2
10041ff4:	d1d3      	bne.n	10041f9e <__aeabi_dsub+0x612>
10041ff6:	4663      	mov	r3, ip
10041ff8:	2601      	movs	r6, #1
10041ffa:	08d8      	lsrs	r0, r3, #3
10041ffc:	077b      	lsls	r3, r7, #29
10041ffe:	002c      	movs	r4, r5
10042000:	4318      	orrs	r0, r3
10042002:	400e      	ands	r6, r1
10042004:	e7cb      	b.n	10041f9e <__aeabi_dsub+0x612>
10042006:	000a      	movs	r2, r1
10042008:	0027      	movs	r7, r4
1004200a:	3a20      	subs	r2, #32
1004200c:	40d7      	lsrs	r7, r2
1004200e:	2920      	cmp	r1, #32
10042010:	d005      	beq.n	1004201e <__aeabi_dsub+0x692>
10042012:	2240      	movs	r2, #64	@ 0x40
10042014:	1a52      	subs	r2, r2, r1
10042016:	4094      	lsls	r4, r2
10042018:	0025      	movs	r5, r4
1004201a:	4305      	orrs	r5, r0
1004201c:	9503      	str	r5, [sp, #12]
1004201e:	9d03      	ldr	r5, [sp, #12]
10042020:	1e6a      	subs	r2, r5, #1
10042022:	4195      	sbcs	r5, r2
10042024:	432f      	orrs	r7, r5
10042026:	e610      	b.n	10041c4a <__aeabi_dsub+0x2be>
10042028:	0014      	movs	r4, r2
1004202a:	2500      	movs	r5, #0
1004202c:	2200      	movs	r2, #0
1004202e:	e556      	b.n	10041ade <__aeabi_dsub+0x152>
10042030:	9b02      	ldr	r3, [sp, #8]
10042032:	4460      	add	r0, ip
10042034:	4699      	mov	r9, r3
10042036:	4560      	cmp	r0, ip
10042038:	4192      	sbcs	r2, r2
1004203a:	444c      	add	r4, r9
1004203c:	4252      	negs	r2, r2
1004203e:	0005      	movs	r5, r0
10042040:	18a4      	adds	r4, r4, r2
10042042:	e74c      	b.n	10041ede <__aeabi_dsub+0x552>
10042044:	001a      	movs	r2, r3
10042046:	001c      	movs	r4, r3
10042048:	432a      	orrs	r2, r5
1004204a:	d000      	beq.n	1004204e <__aeabi_dsub+0x6c2>
1004204c:	e6b3      	b.n	10041db6 <__aeabi_dsub+0x42a>
1004204e:	e6c9      	b.n	10041de4 <__aeabi_dsub+0x458>
10042050:	2480      	movs	r4, #128	@ 0x80
10042052:	2600      	movs	r6, #0
10042054:	0324      	lsls	r4, r4, #12
10042056:	e5ae      	b.n	10041bb6 <__aeabi_dsub+0x22a>
10042058:	2120      	movs	r1, #32
1004205a:	2500      	movs	r5, #0
1004205c:	1a09      	subs	r1, r1, r0
1004205e:	e517      	b.n	10041a90 <__aeabi_dsub+0x104>
10042060:	2200      	movs	r2, #0
10042062:	2500      	movs	r5, #0
10042064:	4c0b      	ldr	r4, [pc, #44]	@ (10042094 <__aeabi_dsub+0x708>)
10042066:	e53a      	b.n	10041ade <__aeabi_dsub+0x152>
10042068:	2d00      	cmp	r5, #0
1004206a:	d100      	bne.n	1004206e <__aeabi_dsub+0x6e2>
1004206c:	e5f6      	b.n	10041c5c <__aeabi_dsub+0x2d0>
1004206e:	464b      	mov	r3, r9
10042070:	1bda      	subs	r2, r3, r7
10042072:	4692      	mov	sl, r2
10042074:	2f00      	cmp	r7, #0
10042076:	d100      	bne.n	1004207a <__aeabi_dsub+0x6ee>
10042078:	e66f      	b.n	10041d5a <__aeabi_dsub+0x3ce>
1004207a:	2a38      	cmp	r2, #56	@ 0x38
1004207c:	dc05      	bgt.n	1004208a <__aeabi_dsub+0x6fe>
1004207e:	2680      	movs	r6, #128	@ 0x80
10042080:	0436      	lsls	r6, r6, #16
10042082:	4334      	orrs	r4, r6
10042084:	4688      	mov	r8, r1
10042086:	000e      	movs	r6, r1
10042088:	e6d1      	b.n	10041e2e <__aeabi_dsub+0x4a2>
1004208a:	4688      	mov	r8, r1
1004208c:	000e      	movs	r6, r1
1004208e:	2501      	movs	r5, #1
10042090:	e6de      	b.n	10041e50 <__aeabi_dsub+0x4c4>
10042092:	46c0      	nop			@ (mov r8, r8)
10042094:	000007ff 	.word	0x000007ff
10042098:	ff7fffff 	.word	0xff7fffff
1004209c:	000007fe 	.word	0x000007fe
100420a0:	2d00      	cmp	r5, #0
100420a2:	d100      	bne.n	100420a6 <__aeabi_dsub+0x71a>
100420a4:	e668      	b.n	10041d78 <__aeabi_dsub+0x3ec>
100420a6:	464b      	mov	r3, r9
100420a8:	1bd9      	subs	r1, r3, r7
100420aa:	2f00      	cmp	r7, #0
100420ac:	d101      	bne.n	100420b2 <__aeabi_dsub+0x726>
100420ae:	468a      	mov	sl, r1
100420b0:	e5a7      	b.n	10041c02 <__aeabi_dsub+0x276>
100420b2:	2701      	movs	r7, #1
100420b4:	2938      	cmp	r1, #56	@ 0x38
100420b6:	dd00      	ble.n	100420ba <__aeabi_dsub+0x72e>
100420b8:	e5c7      	b.n	10041c4a <__aeabi_dsub+0x2be>
100420ba:	2280      	movs	r2, #128	@ 0x80
100420bc:	0412      	lsls	r2, r2, #16
100420be:	4314      	orrs	r4, r2
100420c0:	e5af      	b.n	10041c22 <__aeabi_dsub+0x296>
100420c2:	46c0      	nop			@ (mov r8, r8)

100420c4 <__aeabi_d2iz>:
100420c4:	000b      	movs	r3, r1
100420c6:	0002      	movs	r2, r0
100420c8:	b570      	push	{r4, r5, r6, lr}
100420ca:	4d16      	ldr	r5, [pc, #88]	@ (10042124 <__aeabi_d2iz+0x60>)
100420cc:	030c      	lsls	r4, r1, #12
100420ce:	b082      	sub	sp, #8
100420d0:	0049      	lsls	r1, r1, #1
100420d2:	2000      	movs	r0, #0
100420d4:	9200      	str	r2, [sp, #0]
100420d6:	9301      	str	r3, [sp, #4]
100420d8:	0b24      	lsrs	r4, r4, #12
100420da:	0d49      	lsrs	r1, r1, #21
100420dc:	0fde      	lsrs	r6, r3, #31
100420de:	42a9      	cmp	r1, r5
100420e0:	dd04      	ble.n	100420ec <__aeabi_d2iz+0x28>
100420e2:	4811      	ldr	r0, [pc, #68]	@ (10042128 <__aeabi_d2iz+0x64>)
100420e4:	4281      	cmp	r1, r0
100420e6:	dd03      	ble.n	100420f0 <__aeabi_d2iz+0x2c>
100420e8:	4b10      	ldr	r3, [pc, #64]	@ (1004212c <__aeabi_d2iz+0x68>)
100420ea:	18f0      	adds	r0, r6, r3
100420ec:	b002      	add	sp, #8
100420ee:	bd70      	pop	{r4, r5, r6, pc}
100420f0:	2080      	movs	r0, #128	@ 0x80
100420f2:	0340      	lsls	r0, r0, #13
100420f4:	4320      	orrs	r0, r4
100420f6:	4c0e      	ldr	r4, [pc, #56]	@ (10042130 <__aeabi_d2iz+0x6c>)
100420f8:	1a64      	subs	r4, r4, r1
100420fa:	2c1f      	cmp	r4, #31
100420fc:	dd08      	ble.n	10042110 <__aeabi_d2iz+0x4c>
100420fe:	4b0d      	ldr	r3, [pc, #52]	@ (10042134 <__aeabi_d2iz+0x70>)
10042100:	1a5b      	subs	r3, r3, r1
10042102:	40d8      	lsrs	r0, r3
10042104:	0003      	movs	r3, r0
10042106:	4258      	negs	r0, r3
10042108:	2e00      	cmp	r6, #0
1004210a:	d1ef      	bne.n	100420ec <__aeabi_d2iz+0x28>
1004210c:	0018      	movs	r0, r3
1004210e:	e7ed      	b.n	100420ec <__aeabi_d2iz+0x28>
10042110:	4b09      	ldr	r3, [pc, #36]	@ (10042138 <__aeabi_d2iz+0x74>)
10042112:	9a00      	ldr	r2, [sp, #0]
10042114:	469c      	mov	ip, r3
10042116:	0003      	movs	r3, r0
10042118:	4461      	add	r1, ip
1004211a:	408b      	lsls	r3, r1
1004211c:	40e2      	lsrs	r2, r4
1004211e:	4313      	orrs	r3, r2
10042120:	e7f1      	b.n	10042106 <__aeabi_d2iz+0x42>
10042122:	46c0      	nop			@ (mov r8, r8)
10042124:	000003fe 	.word	0x000003fe
10042128:	0000041d 	.word	0x0000041d
1004212c:	7fffffff 	.word	0x7fffffff
10042130:	00000433 	.word	0x00000433
10042134:	00000413 	.word	0x00000413
10042138:	fffffbed 	.word	0xfffffbed

1004213c <__aeabi_i2d>:
1004213c:	b570      	push	{r4, r5, r6, lr}
1004213e:	2800      	cmp	r0, #0
10042140:	d016      	beq.n	10042170 <__aeabi_i2d+0x34>
10042142:	17c3      	asrs	r3, r0, #31
10042144:	18c5      	adds	r5, r0, r3
10042146:	405d      	eors	r5, r3
10042148:	0fc4      	lsrs	r4, r0, #31
1004214a:	0028      	movs	r0, r5
1004214c:	f000 f886 	bl	1004225c <__clzsi2>
10042150:	4b10      	ldr	r3, [pc, #64]	@ (10042194 <__aeabi_i2d+0x58>)
10042152:	1a1b      	subs	r3, r3, r0
10042154:	055b      	lsls	r3, r3, #21
10042156:	0d5b      	lsrs	r3, r3, #21
10042158:	280a      	cmp	r0, #10
1004215a:	dc14      	bgt.n	10042186 <__aeabi_i2d+0x4a>
1004215c:	0002      	movs	r2, r0
1004215e:	002e      	movs	r6, r5
10042160:	3215      	adds	r2, #21
10042162:	4096      	lsls	r6, r2
10042164:	220b      	movs	r2, #11
10042166:	1a12      	subs	r2, r2, r0
10042168:	40d5      	lsrs	r5, r2
1004216a:	032d      	lsls	r5, r5, #12
1004216c:	0b2d      	lsrs	r5, r5, #12
1004216e:	e003      	b.n	10042178 <__aeabi_i2d+0x3c>
10042170:	2400      	movs	r4, #0
10042172:	2300      	movs	r3, #0
10042174:	2500      	movs	r5, #0
10042176:	2600      	movs	r6, #0
10042178:	051b      	lsls	r3, r3, #20
1004217a:	432b      	orrs	r3, r5
1004217c:	07e4      	lsls	r4, r4, #31
1004217e:	4323      	orrs	r3, r4
10042180:	0030      	movs	r0, r6
10042182:	0019      	movs	r1, r3
10042184:	bd70      	pop	{r4, r5, r6, pc}
10042186:	380b      	subs	r0, #11
10042188:	4085      	lsls	r5, r0
1004218a:	032d      	lsls	r5, r5, #12
1004218c:	2600      	movs	r6, #0
1004218e:	0b2d      	lsrs	r5, r5, #12
10042190:	e7f2      	b.n	10042178 <__aeabi_i2d+0x3c>
10042192:	46c0      	nop			@ (mov r8, r8)
10042194:	0000041e 	.word	0x0000041e

10042198 <__aeabi_ui2d>:
10042198:	b510      	push	{r4, lr}
1004219a:	1e04      	subs	r4, r0, #0
1004219c:	d010      	beq.n	100421c0 <__aeabi_ui2d+0x28>
1004219e:	f000 f85d 	bl	1004225c <__clzsi2>
100421a2:	4b0e      	ldr	r3, [pc, #56]	@ (100421dc <__aeabi_ui2d+0x44>)
100421a4:	1a1b      	subs	r3, r3, r0
100421a6:	055b      	lsls	r3, r3, #21
100421a8:	0d5b      	lsrs	r3, r3, #21
100421aa:	280a      	cmp	r0, #10
100421ac:	dc0f      	bgt.n	100421ce <__aeabi_ui2d+0x36>
100421ae:	220b      	movs	r2, #11
100421b0:	0021      	movs	r1, r4
100421b2:	1a12      	subs	r2, r2, r0
100421b4:	40d1      	lsrs	r1, r2
100421b6:	3015      	adds	r0, #21
100421b8:	030a      	lsls	r2, r1, #12
100421ba:	4084      	lsls	r4, r0
100421bc:	0b12      	lsrs	r2, r2, #12
100421be:	e001      	b.n	100421c4 <__aeabi_ui2d+0x2c>
100421c0:	2300      	movs	r3, #0
100421c2:	2200      	movs	r2, #0
100421c4:	051b      	lsls	r3, r3, #20
100421c6:	4313      	orrs	r3, r2
100421c8:	0020      	movs	r0, r4
100421ca:	0019      	movs	r1, r3
100421cc:	bd10      	pop	{r4, pc}
100421ce:	0022      	movs	r2, r4
100421d0:	380b      	subs	r0, #11
100421d2:	4082      	lsls	r2, r0
100421d4:	0312      	lsls	r2, r2, #12
100421d6:	2400      	movs	r4, #0
100421d8:	0b12      	lsrs	r2, r2, #12
100421da:	e7f3      	b.n	100421c4 <__aeabi_ui2d+0x2c>
100421dc:	0000041e 	.word	0x0000041e

100421e0 <__aeabi_cdrcmple>:
100421e0:	4684      	mov	ip, r0
100421e2:	0010      	movs	r0, r2
100421e4:	4662      	mov	r2, ip
100421e6:	468c      	mov	ip, r1
100421e8:	0019      	movs	r1, r3
100421ea:	4663      	mov	r3, ip
100421ec:	e000      	b.n	100421f0 <__aeabi_cdcmpeq>
100421ee:	46c0      	nop			@ (mov r8, r8)

100421f0 <__aeabi_cdcmpeq>:
100421f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100421f2:	f000 f915 	bl	10042420 <__ledf2>
100421f6:	2800      	cmp	r0, #0
100421f8:	d401      	bmi.n	100421fe <__aeabi_cdcmpeq+0xe>
100421fa:	2100      	movs	r1, #0
100421fc:	42c8      	cmn	r0, r1
100421fe:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10042200 <__aeabi_dcmpeq>:
10042200:	b510      	push	{r4, lr}
10042202:	f000 f855 	bl	100422b0 <__eqdf2>
10042206:	4240      	negs	r0, r0
10042208:	3001      	adds	r0, #1
1004220a:	bd10      	pop	{r4, pc}

1004220c <__aeabi_dcmplt>:
1004220c:	b510      	push	{r4, lr}
1004220e:	f000 f907 	bl	10042420 <__ledf2>
10042212:	2800      	cmp	r0, #0
10042214:	db01      	blt.n	1004221a <__aeabi_dcmplt+0xe>
10042216:	2000      	movs	r0, #0
10042218:	bd10      	pop	{r4, pc}
1004221a:	2001      	movs	r0, #1
1004221c:	bd10      	pop	{r4, pc}
1004221e:	46c0      	nop			@ (mov r8, r8)

10042220 <__aeabi_dcmple>:
10042220:	b510      	push	{r4, lr}
10042222:	f000 f8fd 	bl	10042420 <__ledf2>
10042226:	2800      	cmp	r0, #0
10042228:	dd01      	ble.n	1004222e <__aeabi_dcmple+0xe>
1004222a:	2000      	movs	r0, #0
1004222c:	bd10      	pop	{r4, pc}
1004222e:	2001      	movs	r0, #1
10042230:	bd10      	pop	{r4, pc}
10042232:	46c0      	nop			@ (mov r8, r8)

10042234 <__aeabi_dcmpgt>:
10042234:	b510      	push	{r4, lr}
10042236:	f000 f87f 	bl	10042338 <__gedf2>
1004223a:	2800      	cmp	r0, #0
1004223c:	dc01      	bgt.n	10042242 <__aeabi_dcmpgt+0xe>
1004223e:	2000      	movs	r0, #0
10042240:	bd10      	pop	{r4, pc}
10042242:	2001      	movs	r0, #1
10042244:	bd10      	pop	{r4, pc}
10042246:	46c0      	nop			@ (mov r8, r8)

10042248 <__aeabi_dcmpge>:
10042248:	b510      	push	{r4, lr}
1004224a:	f000 f875 	bl	10042338 <__gedf2>
1004224e:	2800      	cmp	r0, #0
10042250:	da01      	bge.n	10042256 <__aeabi_dcmpge+0xe>
10042252:	2000      	movs	r0, #0
10042254:	bd10      	pop	{r4, pc}
10042256:	2001      	movs	r0, #1
10042258:	bd10      	pop	{r4, pc}
1004225a:	46c0      	nop			@ (mov r8, r8)

1004225c <__clzsi2>:
1004225c:	211c      	movs	r1, #28
1004225e:	2301      	movs	r3, #1
10042260:	041b      	lsls	r3, r3, #16
10042262:	4298      	cmp	r0, r3
10042264:	d301      	bcc.n	1004226a <__clzsi2+0xe>
10042266:	0c00      	lsrs	r0, r0, #16
10042268:	3910      	subs	r1, #16
1004226a:	0a1b      	lsrs	r3, r3, #8
1004226c:	4298      	cmp	r0, r3
1004226e:	d301      	bcc.n	10042274 <__clzsi2+0x18>
10042270:	0a00      	lsrs	r0, r0, #8
10042272:	3908      	subs	r1, #8
10042274:	091b      	lsrs	r3, r3, #4
10042276:	4298      	cmp	r0, r3
10042278:	d301      	bcc.n	1004227e <__clzsi2+0x22>
1004227a:	0900      	lsrs	r0, r0, #4
1004227c:	3904      	subs	r1, #4
1004227e:	a202      	add	r2, pc, #8	@ (adr r2, 10042288 <__clzsi2+0x2c>)
10042280:	5c10      	ldrb	r0, [r2, r0]
10042282:	1840      	adds	r0, r0, r1
10042284:	4770      	bx	lr
10042286:	46c0      	nop			@ (mov r8, r8)
10042288:	02020304 	.word	0x02020304
1004228c:	01010101 	.word	0x01010101
	...

10042298 <__clzdi2>:
10042298:	b510      	push	{r4, lr}
1004229a:	2900      	cmp	r1, #0
1004229c:	d103      	bne.n	100422a6 <__clzdi2+0xe>
1004229e:	f7ff ffdd 	bl	1004225c <__clzsi2>
100422a2:	3020      	adds	r0, #32
100422a4:	e002      	b.n	100422ac <__clzdi2+0x14>
100422a6:	0008      	movs	r0, r1
100422a8:	f7ff ffd8 	bl	1004225c <__clzsi2>
100422ac:	bd10      	pop	{r4, pc}
100422ae:	46c0      	nop			@ (mov r8, r8)

100422b0 <__eqdf2>:
100422b0:	b5f0      	push	{r4, r5, r6, r7, lr}
100422b2:	4657      	mov	r7, sl
100422b4:	46de      	mov	lr, fp
100422b6:	464e      	mov	r6, r9
100422b8:	4645      	mov	r5, r8
100422ba:	b5e0      	push	{r5, r6, r7, lr}
100422bc:	000d      	movs	r5, r1
100422be:	0004      	movs	r4, r0
100422c0:	0fe8      	lsrs	r0, r5, #31
100422c2:	4683      	mov	fp, r0
100422c4:	0309      	lsls	r1, r1, #12
100422c6:	0fd8      	lsrs	r0, r3, #31
100422c8:	0b09      	lsrs	r1, r1, #12
100422ca:	4682      	mov	sl, r0
100422cc:	4819      	ldr	r0, [pc, #100]	@ (10042334 <__eqdf2+0x84>)
100422ce:	468c      	mov	ip, r1
100422d0:	031f      	lsls	r7, r3, #12
100422d2:	0069      	lsls	r1, r5, #1
100422d4:	005e      	lsls	r6, r3, #1
100422d6:	0d49      	lsrs	r1, r1, #21
100422d8:	0b3f      	lsrs	r7, r7, #12
100422da:	0d76      	lsrs	r6, r6, #21
100422dc:	4281      	cmp	r1, r0
100422de:	d018      	beq.n	10042312 <__eqdf2+0x62>
100422e0:	4286      	cmp	r6, r0
100422e2:	d00f      	beq.n	10042304 <__eqdf2+0x54>
100422e4:	2001      	movs	r0, #1
100422e6:	42b1      	cmp	r1, r6
100422e8:	d10d      	bne.n	10042306 <__eqdf2+0x56>
100422ea:	45bc      	cmp	ip, r7
100422ec:	d10b      	bne.n	10042306 <__eqdf2+0x56>
100422ee:	4294      	cmp	r4, r2
100422f0:	d109      	bne.n	10042306 <__eqdf2+0x56>
100422f2:	45d3      	cmp	fp, sl
100422f4:	d01c      	beq.n	10042330 <__eqdf2+0x80>
100422f6:	2900      	cmp	r1, #0
100422f8:	d105      	bne.n	10042306 <__eqdf2+0x56>
100422fa:	4660      	mov	r0, ip
100422fc:	4320      	orrs	r0, r4
100422fe:	1e43      	subs	r3, r0, #1
10042300:	4198      	sbcs	r0, r3
10042302:	e000      	b.n	10042306 <__eqdf2+0x56>
10042304:	2001      	movs	r0, #1
10042306:	bcf0      	pop	{r4, r5, r6, r7}
10042308:	46bb      	mov	fp, r7
1004230a:	46b2      	mov	sl, r6
1004230c:	46a9      	mov	r9, r5
1004230e:	46a0      	mov	r8, r4
10042310:	bdf0      	pop	{r4, r5, r6, r7, pc}
10042312:	2001      	movs	r0, #1
10042314:	428e      	cmp	r6, r1
10042316:	d1f6      	bne.n	10042306 <__eqdf2+0x56>
10042318:	4661      	mov	r1, ip
1004231a:	4339      	orrs	r1, r7
1004231c:	000f      	movs	r7, r1
1004231e:	4317      	orrs	r7, r2
10042320:	4327      	orrs	r7, r4
10042322:	d1f0      	bne.n	10042306 <__eqdf2+0x56>
10042324:	465b      	mov	r3, fp
10042326:	4652      	mov	r2, sl
10042328:	1a98      	subs	r0, r3, r2
1004232a:	1e43      	subs	r3, r0, #1
1004232c:	4198      	sbcs	r0, r3
1004232e:	e7ea      	b.n	10042306 <__eqdf2+0x56>
10042330:	2000      	movs	r0, #0
10042332:	e7e8      	b.n	10042306 <__eqdf2+0x56>
10042334:	000007ff 	.word	0x000007ff

10042338 <__gedf2>:
10042338:	b5f0      	push	{r4, r5, r6, r7, lr}
1004233a:	4657      	mov	r7, sl
1004233c:	464e      	mov	r6, r9
1004233e:	4645      	mov	r5, r8
10042340:	46de      	mov	lr, fp
10042342:	b5e0      	push	{r5, r6, r7, lr}
10042344:	000d      	movs	r5, r1
10042346:	030f      	lsls	r7, r1, #12
10042348:	0b39      	lsrs	r1, r7, #12
1004234a:	b083      	sub	sp, #12
1004234c:	0004      	movs	r4, r0
1004234e:	4680      	mov	r8, r0
10042350:	9101      	str	r1, [sp, #4]
10042352:	0058      	lsls	r0, r3, #1
10042354:	0fe9      	lsrs	r1, r5, #31
10042356:	4f31      	ldr	r7, [pc, #196]	@ (1004241c <__gedf2+0xe4>)
10042358:	0d40      	lsrs	r0, r0, #21
1004235a:	468c      	mov	ip, r1
1004235c:	006e      	lsls	r6, r5, #1
1004235e:	0319      	lsls	r1, r3, #12
10042360:	4682      	mov	sl, r0
10042362:	4691      	mov	r9, r2
10042364:	0d76      	lsrs	r6, r6, #21
10042366:	0b09      	lsrs	r1, r1, #12
10042368:	0fd8      	lsrs	r0, r3, #31
1004236a:	42be      	cmp	r6, r7
1004236c:	d01f      	beq.n	100423ae <__gedf2+0x76>
1004236e:	45ba      	cmp	sl, r7
10042370:	d00f      	beq.n	10042392 <__gedf2+0x5a>
10042372:	2e00      	cmp	r6, #0
10042374:	d12f      	bne.n	100423d6 <__gedf2+0x9e>
10042376:	4655      	mov	r5, sl
10042378:	9e01      	ldr	r6, [sp, #4]
1004237a:	4334      	orrs	r4, r6
1004237c:	2d00      	cmp	r5, #0
1004237e:	d127      	bne.n	100423d0 <__gedf2+0x98>
10042380:	430a      	orrs	r2, r1
10042382:	d03a      	beq.n	100423fa <__gedf2+0xc2>
10042384:	2c00      	cmp	r4, #0
10042386:	d145      	bne.n	10042414 <__gedf2+0xdc>
10042388:	2800      	cmp	r0, #0
1004238a:	d11a      	bne.n	100423c2 <__gedf2+0x8a>
1004238c:	2001      	movs	r0, #1
1004238e:	4240      	negs	r0, r0
10042390:	e017      	b.n	100423c2 <__gedf2+0x8a>
10042392:	4311      	orrs	r1, r2
10042394:	d13b      	bne.n	1004240e <__gedf2+0xd6>
10042396:	2e00      	cmp	r6, #0
10042398:	d102      	bne.n	100423a0 <__gedf2+0x68>
1004239a:	9f01      	ldr	r7, [sp, #4]
1004239c:	4327      	orrs	r7, r4
1004239e:	d0f3      	beq.n	10042388 <__gedf2+0x50>
100423a0:	4584      	cmp	ip, r0
100423a2:	d109      	bne.n	100423b8 <__gedf2+0x80>
100423a4:	4663      	mov	r3, ip
100423a6:	2b00      	cmp	r3, #0
100423a8:	d0f0      	beq.n	1004238c <__gedf2+0x54>
100423aa:	4660      	mov	r0, ip
100423ac:	e009      	b.n	100423c2 <__gedf2+0x8a>
100423ae:	9f01      	ldr	r7, [sp, #4]
100423b0:	4327      	orrs	r7, r4
100423b2:	d12c      	bne.n	1004240e <__gedf2+0xd6>
100423b4:	45b2      	cmp	sl, r6
100423b6:	d024      	beq.n	10042402 <__gedf2+0xca>
100423b8:	4663      	mov	r3, ip
100423ba:	2002      	movs	r0, #2
100423bc:	3b01      	subs	r3, #1
100423be:	4018      	ands	r0, r3
100423c0:	3801      	subs	r0, #1
100423c2:	b003      	add	sp, #12
100423c4:	bcf0      	pop	{r4, r5, r6, r7}
100423c6:	46bb      	mov	fp, r7
100423c8:	46b2      	mov	sl, r6
100423ca:	46a9      	mov	r9, r5
100423cc:	46a0      	mov	r8, r4
100423ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
100423d0:	2c00      	cmp	r4, #0
100423d2:	d0d9      	beq.n	10042388 <__gedf2+0x50>
100423d4:	e7e4      	b.n	100423a0 <__gedf2+0x68>
100423d6:	4654      	mov	r4, sl
100423d8:	2c00      	cmp	r4, #0
100423da:	d0ed      	beq.n	100423b8 <__gedf2+0x80>
100423dc:	4584      	cmp	ip, r0
100423de:	d1eb      	bne.n	100423b8 <__gedf2+0x80>
100423e0:	4556      	cmp	r6, sl
100423e2:	dce9      	bgt.n	100423b8 <__gedf2+0x80>
100423e4:	dbde      	blt.n	100423a4 <__gedf2+0x6c>
100423e6:	9b01      	ldr	r3, [sp, #4]
100423e8:	428b      	cmp	r3, r1
100423ea:	d8e5      	bhi.n	100423b8 <__gedf2+0x80>
100423ec:	d1da      	bne.n	100423a4 <__gedf2+0x6c>
100423ee:	45c8      	cmp	r8, r9
100423f0:	d8e2      	bhi.n	100423b8 <__gedf2+0x80>
100423f2:	2000      	movs	r0, #0
100423f4:	45c8      	cmp	r8, r9
100423f6:	d2e4      	bcs.n	100423c2 <__gedf2+0x8a>
100423f8:	e7d4      	b.n	100423a4 <__gedf2+0x6c>
100423fa:	2000      	movs	r0, #0
100423fc:	2c00      	cmp	r4, #0
100423fe:	d0e0      	beq.n	100423c2 <__gedf2+0x8a>
10042400:	e7da      	b.n	100423b8 <__gedf2+0x80>
10042402:	4311      	orrs	r1, r2
10042404:	d103      	bne.n	1004240e <__gedf2+0xd6>
10042406:	4584      	cmp	ip, r0
10042408:	d1d6      	bne.n	100423b8 <__gedf2+0x80>
1004240a:	2000      	movs	r0, #0
1004240c:	e7d9      	b.n	100423c2 <__gedf2+0x8a>
1004240e:	2002      	movs	r0, #2
10042410:	4240      	negs	r0, r0
10042412:	e7d6      	b.n	100423c2 <__gedf2+0x8a>
10042414:	4584      	cmp	ip, r0
10042416:	d0e6      	beq.n	100423e6 <__gedf2+0xae>
10042418:	e7ce      	b.n	100423b8 <__gedf2+0x80>
1004241a:	46c0      	nop			@ (mov r8, r8)
1004241c:	000007ff 	.word	0x000007ff

10042420 <__ledf2>:
10042420:	b5f0      	push	{r4, r5, r6, r7, lr}
10042422:	4657      	mov	r7, sl
10042424:	464e      	mov	r6, r9
10042426:	4645      	mov	r5, r8
10042428:	46de      	mov	lr, fp
1004242a:	b5e0      	push	{r5, r6, r7, lr}
1004242c:	000d      	movs	r5, r1
1004242e:	030f      	lsls	r7, r1, #12
10042430:	0004      	movs	r4, r0
10042432:	4680      	mov	r8, r0
10042434:	0fe8      	lsrs	r0, r5, #31
10042436:	0b39      	lsrs	r1, r7, #12
10042438:	4684      	mov	ip, r0
1004243a:	b083      	sub	sp, #12
1004243c:	0058      	lsls	r0, r3, #1
1004243e:	4f30      	ldr	r7, [pc, #192]	@ (10042500 <__ledf2+0xe0>)
10042440:	0d40      	lsrs	r0, r0, #21
10042442:	9101      	str	r1, [sp, #4]
10042444:	031e      	lsls	r6, r3, #12
10042446:	0069      	lsls	r1, r5, #1
10042448:	4682      	mov	sl, r0
1004244a:	4691      	mov	r9, r2
1004244c:	0d49      	lsrs	r1, r1, #21
1004244e:	0b36      	lsrs	r6, r6, #12
10042450:	0fd8      	lsrs	r0, r3, #31
10042452:	42b9      	cmp	r1, r7
10042454:	d020      	beq.n	10042498 <__ledf2+0x78>
10042456:	45ba      	cmp	sl, r7
10042458:	d00f      	beq.n	1004247a <__ledf2+0x5a>
1004245a:	2900      	cmp	r1, #0
1004245c:	d12b      	bne.n	100424b6 <__ledf2+0x96>
1004245e:	9901      	ldr	r1, [sp, #4]
10042460:	430c      	orrs	r4, r1
10042462:	4651      	mov	r1, sl
10042464:	2900      	cmp	r1, #0
10042466:	d137      	bne.n	100424d8 <__ledf2+0xb8>
10042468:	4332      	orrs	r2, r6
1004246a:	d038      	beq.n	100424de <__ledf2+0xbe>
1004246c:	2c00      	cmp	r4, #0
1004246e:	d144      	bne.n	100424fa <__ledf2+0xda>
10042470:	2800      	cmp	r0, #0
10042472:	d119      	bne.n	100424a8 <__ledf2+0x88>
10042474:	2001      	movs	r0, #1
10042476:	4240      	negs	r0, r0
10042478:	e016      	b.n	100424a8 <__ledf2+0x88>
1004247a:	4316      	orrs	r6, r2
1004247c:	d113      	bne.n	100424a6 <__ledf2+0x86>
1004247e:	2900      	cmp	r1, #0
10042480:	d102      	bne.n	10042488 <__ledf2+0x68>
10042482:	9f01      	ldr	r7, [sp, #4]
10042484:	4327      	orrs	r7, r4
10042486:	d0f3      	beq.n	10042470 <__ledf2+0x50>
10042488:	4584      	cmp	ip, r0
1004248a:	d020      	beq.n	100424ce <__ledf2+0xae>
1004248c:	4663      	mov	r3, ip
1004248e:	2002      	movs	r0, #2
10042490:	3b01      	subs	r3, #1
10042492:	4018      	ands	r0, r3
10042494:	3801      	subs	r0, #1
10042496:	e007      	b.n	100424a8 <__ledf2+0x88>
10042498:	9f01      	ldr	r7, [sp, #4]
1004249a:	4327      	orrs	r7, r4
1004249c:	d103      	bne.n	100424a6 <__ledf2+0x86>
1004249e:	458a      	cmp	sl, r1
100424a0:	d1f4      	bne.n	1004248c <__ledf2+0x6c>
100424a2:	4316      	orrs	r6, r2
100424a4:	d01f      	beq.n	100424e6 <__ledf2+0xc6>
100424a6:	2002      	movs	r0, #2
100424a8:	b003      	add	sp, #12
100424aa:	bcf0      	pop	{r4, r5, r6, r7}
100424ac:	46bb      	mov	fp, r7
100424ae:	46b2      	mov	sl, r6
100424b0:	46a9      	mov	r9, r5
100424b2:	46a0      	mov	r8, r4
100424b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
100424b6:	4654      	mov	r4, sl
100424b8:	2c00      	cmp	r4, #0
100424ba:	d0e7      	beq.n	1004248c <__ledf2+0x6c>
100424bc:	4584      	cmp	ip, r0
100424be:	d1e5      	bne.n	1004248c <__ledf2+0x6c>
100424c0:	4551      	cmp	r1, sl
100424c2:	dce3      	bgt.n	1004248c <__ledf2+0x6c>
100424c4:	db03      	blt.n	100424ce <__ledf2+0xae>
100424c6:	9b01      	ldr	r3, [sp, #4]
100424c8:	42b3      	cmp	r3, r6
100424ca:	d8df      	bhi.n	1004248c <__ledf2+0x6c>
100424cc:	d00f      	beq.n	100424ee <__ledf2+0xce>
100424ce:	4663      	mov	r3, ip
100424d0:	2b00      	cmp	r3, #0
100424d2:	d0cf      	beq.n	10042474 <__ledf2+0x54>
100424d4:	4660      	mov	r0, ip
100424d6:	e7e7      	b.n	100424a8 <__ledf2+0x88>
100424d8:	2c00      	cmp	r4, #0
100424da:	d0c9      	beq.n	10042470 <__ledf2+0x50>
100424dc:	e7d4      	b.n	10042488 <__ledf2+0x68>
100424de:	2000      	movs	r0, #0
100424e0:	2c00      	cmp	r4, #0
100424e2:	d0e1      	beq.n	100424a8 <__ledf2+0x88>
100424e4:	e7d2      	b.n	1004248c <__ledf2+0x6c>
100424e6:	4584      	cmp	ip, r0
100424e8:	d1d0      	bne.n	1004248c <__ledf2+0x6c>
100424ea:	2000      	movs	r0, #0
100424ec:	e7dc      	b.n	100424a8 <__ledf2+0x88>
100424ee:	45c8      	cmp	r8, r9
100424f0:	d8cc      	bhi.n	1004248c <__ledf2+0x6c>
100424f2:	2000      	movs	r0, #0
100424f4:	45c8      	cmp	r8, r9
100424f6:	d2d7      	bcs.n	100424a8 <__ledf2+0x88>
100424f8:	e7e9      	b.n	100424ce <__ledf2+0xae>
100424fa:	4584      	cmp	ip, r0
100424fc:	d0e3      	beq.n	100424c6 <__ledf2+0xa6>
100424fe:	e7c5      	b.n	1004248c <__ledf2+0x6c>
10042500:	000007ff 	.word	0x000007ff

10042504 <LL_PWR_EnableGPIOPullUp>:
  *         @arg @ref LL_PWR_GPIO_BIT_14
  *         @arg @ref LL_PWR_GPIO_BIT_15
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
10042504:	b580      	push	{r7, lr}
10042506:	b082      	sub	sp, #8
10042508:	af00      	add	r7, sp, #0
1004250a:	6078      	str	r0, [r7, #4]
1004250c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber);
1004250e:	687b      	ldr	r3, [r7, #4]
10042510:	3304      	adds	r3, #4
10042512:	681a      	ldr	r2, [r3, #0]
10042514:	683b      	ldr	r3, [r7, #0]
10042516:	43d9      	mvns	r1, r3
10042518:	687b      	ldr	r3, [r7, #4]
1004251a:	3304      	adds	r3, #4
1004251c:	400a      	ands	r2, r1
1004251e:	601a      	str	r2, [r3, #0]
  SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
10042520:	687b      	ldr	r3, [r7, #4]
10042522:	6819      	ldr	r1, [r3, #0]
10042524:	687b      	ldr	r3, [r7, #4]
10042526:	683a      	ldr	r2, [r7, #0]
10042528:	430a      	orrs	r2, r1
1004252a:	601a      	str	r2, [r3, #0]
}
1004252c:	46c0      	nop			@ (mov r8, r8)
1004252e:	46bd      	mov	sp, r7
10042530:	b002      	add	sp, #8
10042532:	bd80      	pop	{r7, pc}

10042534 <LL_PWR_SetNoPullA>:
  *         @arg @ref LL_PWR_GPIO_BIT_15(*)
  *         (*) available only on STM32WB06 and STM32WB07 devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetNoPullA(uint32_t GPIONumber)
{
10042534:	b580      	push	{r7, lr}
10042536:	b082      	sub	sp, #8
10042538:	af00      	add	r7, sp, #0
1004253a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(PWR->PUCRA, GPIONumber);
1004253c:	4b08      	ldr	r3, [pc, #32]	@ (10042560 <LL_PWR_SetNoPullA+0x2c>)
1004253e:	6a1a      	ldr	r2, [r3, #32]
10042540:	687b      	ldr	r3, [r7, #4]
10042542:	43d9      	mvns	r1, r3
10042544:	4b06      	ldr	r3, [pc, #24]	@ (10042560 <LL_PWR_SetNoPullA+0x2c>)
10042546:	400a      	ands	r2, r1
10042548:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(PWR->PDCRA, GPIONumber);
1004254a:	4b05      	ldr	r3, [pc, #20]	@ (10042560 <LL_PWR_SetNoPullA+0x2c>)
1004254c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
1004254e:	687b      	ldr	r3, [r7, #4]
10042550:	43d9      	mvns	r1, r3
10042552:	4b03      	ldr	r3, [pc, #12]	@ (10042560 <LL_PWR_SetNoPullA+0x2c>)
10042554:	400a      	ands	r2, r1
10042556:	625a      	str	r2, [r3, #36]	@ 0x24
}
10042558:	46c0      	nop			@ (mov r8, r8)
1004255a:	46bd      	mov	sp, r7
1004255c:	b002      	add	sp, #8
1004255e:	bd80      	pop	{r7, pc}
10042560:	48500000 	.word	0x48500000

10042564 <LL_PWR_SetNoPullB>:
  *         @arg @ref LL_PWR_GPIO_BIT_15
  *         (*) available only oon STM32WB06 and STM32WB07 devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetNoPullB(uint32_t GPIONumber)
{
10042564:	b580      	push	{r7, lr}
10042566:	b082      	sub	sp, #8
10042568:	af00      	add	r7, sp, #0
1004256a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(PWR->PUCRB, GPIONumber);
1004256c:	4b08      	ldr	r3, [pc, #32]	@ (10042590 <LL_PWR_SetNoPullB+0x2c>)
1004256e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10042570:	687b      	ldr	r3, [r7, #4]
10042572:	43d9      	mvns	r1, r3
10042574:	4b06      	ldr	r3, [pc, #24]	@ (10042590 <LL_PWR_SetNoPullB+0x2c>)
10042576:	400a      	ands	r2, r1
10042578:	629a      	str	r2, [r3, #40]	@ 0x28
  CLEAR_BIT(PWR->PDCRB, GPIONumber);
1004257a:	4b05      	ldr	r3, [pc, #20]	@ (10042590 <LL_PWR_SetNoPullB+0x2c>)
1004257c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
1004257e:	687b      	ldr	r3, [r7, #4]
10042580:	43d9      	mvns	r1, r3
10042582:	4b03      	ldr	r3, [pc, #12]	@ (10042590 <LL_PWR_SetNoPullB+0x2c>)
10042584:	400a      	ands	r2, r1
10042586:	62da      	str	r2, [r3, #44]	@ 0x2c
}
10042588:	46c0      	nop			@ (mov r8, r8)
1004258a:	46bd      	mov	sp, r7
1004258c:	b002      	add	sp, #8
1004258e:	bd80      	pop	{r7, pc}
10042590:	48500000 	.word	0x48500000

10042594 <LL_RADIO_TIMER_GetAbsoluteTime>:
  * @brief  Get the Absolute Time of the wakeup timer (Granularity unit is 16 x slow clock period).
  * @param  WAKEUPx Radio Timer instance
  * @retval Absolute Time of Wakeup Timer
  */
__STATIC_INLINE uint32_t LL_RADIO_TIMER_GetAbsoluteTime(WAKEUP_TypeDef *WAKEUPx)
{
10042594:	b580      	push	{r7, lr}
10042596:	b082      	sub	sp, #8
10042598:	af00      	add	r7, sp, #0
1004259a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(WAKEUPx->ABSOLUTE_TIME));
1004259c:	687b      	ldr	r3, [r7, #4]
1004259e:	691b      	ldr	r3, [r3, #16]
}
100425a0:	0018      	movs	r0, r3
100425a2:	46bd      	mov	sp, r7
100425a4:	b002      	add	sp, #8
100425a6:	bd80      	pop	{r7, pc}

100425a8 <LL_AHB1_GRP1_EnableClock>:
  * @arg LL_AHB1_GRP1_PERIPH_RNG
  * @retval None
  * @note   LL_AHB1_GRP1_PERIPH_PKA
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
100425a8:	b580      	push	{r7, lr}
100425aa:	b084      	sub	sp, #16
100425ac:	af00      	add	r7, sp, #0
100425ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
100425b0:	4b07      	ldr	r3, [pc, #28]	@ (100425d0 <LL_AHB1_GRP1_EnableClock+0x28>)
100425b2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
100425b4:	4b06      	ldr	r3, [pc, #24]	@ (100425d0 <LL_AHB1_GRP1_EnableClock+0x28>)
100425b6:	687a      	ldr	r2, [r7, #4]
100425b8:	430a      	orrs	r2, r1
100425ba:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
100425bc:	4b04      	ldr	r3, [pc, #16]	@ (100425d0 <LL_AHB1_GRP1_EnableClock+0x28>)
100425be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
100425c0:	687a      	ldr	r2, [r7, #4]
100425c2:	4013      	ands	r3, r2
100425c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
100425c6:	68fb      	ldr	r3, [r7, #12]
}
100425c8:	46c0      	nop			@ (mov r8, r8)
100425ca:	46bd      	mov	sp, r7
100425cc:	b004      	add	sp, #16
100425ce:	bd80      	pop	{r7, pc}
100425d0:	48400000 	.word	0x48400000

100425d4 <LL_APB2_GRP1_EnableClock>:
  * @arg LL_APB2_GRP1_PERIPH_MRBLE
  * @retval None
  * @note   LL_APB2_GRP1_PERIPH_MRBLE
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
100425d4:	b580      	push	{r7, lr}
100425d6:	b084      	sub	sp, #16
100425d8:	af00      	add	r7, sp, #0
100425da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
100425dc:	4b07      	ldr	r3, [pc, #28]	@ (100425fc <LL_APB2_GRP1_EnableClock+0x28>)
100425de:	6e19      	ldr	r1, [r3, #96]	@ 0x60
100425e0:	4b06      	ldr	r3, [pc, #24]	@ (100425fc <LL_APB2_GRP1_EnableClock+0x28>)
100425e2:	687a      	ldr	r2, [r7, #4]
100425e4:	430a      	orrs	r2, r1
100425e6:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
100425e8:	4b04      	ldr	r3, [pc, #16]	@ (100425fc <LL_APB2_GRP1_EnableClock+0x28>)
100425ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
100425ec:	687a      	ldr	r2, [r7, #4]
100425ee:	4013      	ands	r3, r2
100425f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
100425f2:	68fb      	ldr	r3, [r7, #12]
}
100425f4:	46c0      	nop			@ (mov r8, r8)
100425f6:	46bd      	mov	sp, r7
100425f8:	b004      	add	sp, #16
100425fa:	bd80      	pop	{r7, pc}
100425fc:	48400000 	.word	0x48400000

10042600 <LL_APB2_GRP1_IsEnabledClock>:
  * @arg LL_APB2_GRP1_PERIPH_MRBLE
  * @retval uint32_t
  * @note   LL_APB2_GRP1_PERIPH_MRBLE
  */
__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
{
10042600:	b580      	push	{r7, lr}
10042602:	b082      	sub	sp, #8
10042604:	af00      	add	r7, sp, #0
10042606:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
10042608:	4b06      	ldr	r3, [pc, #24]	@ (10042624 <LL_APB2_GRP1_IsEnabledClock+0x24>)
1004260a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
1004260c:	687a      	ldr	r2, [r7, #4]
1004260e:	4013      	ands	r3, r2
10042610:	687a      	ldr	r2, [r7, #4]
10042612:	429a      	cmp	r2, r3
10042614:	d101      	bne.n	1004261a <LL_APB2_GRP1_IsEnabledClock+0x1a>
10042616:	2301      	movs	r3, #1
10042618:	e000      	b.n	1004261c <LL_APB2_GRP1_IsEnabledClock+0x1c>
1004261a:	2300      	movs	r3, #0
}
1004261c:	0018      	movs	r0, r3
1004261e:	46bd      	mov	sp, r7
10042620:	b002      	add	sp, #8
10042622:	bd80      	pop	{r7, pc}
10042624:	48400000 	.word	0x48400000

10042628 <LL_APB2_GRP1_ForceReset>:
  * @arg LL_APB2_GRP1_PERIPH_MRBLE
  * @retval None
  * @note   LL_APB2_GRP1_PERIPH_MRBLE
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
10042628:	b580      	push	{r7, lr}
1004262a:	b082      	sub	sp, #8
1004262c:	af00      	add	r7, sp, #0
1004262e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
10042630:	4b04      	ldr	r3, [pc, #16]	@ (10042644 <LL_APB2_GRP1_ForceReset+0x1c>)
10042632:	6c19      	ldr	r1, [r3, #64]	@ 0x40
10042634:	4b03      	ldr	r3, [pc, #12]	@ (10042644 <LL_APB2_GRP1_ForceReset+0x1c>)
10042636:	687a      	ldr	r2, [r7, #4]
10042638:	430a      	orrs	r2, r1
1004263a:	641a      	str	r2, [r3, #64]	@ 0x40
}
1004263c:	46c0      	nop			@ (mov r8, r8)
1004263e:	46bd      	mov	sp, r7
10042640:	b002      	add	sp, #8
10042642:	bd80      	pop	{r7, pc}
10042644:	48400000 	.word	0x48400000

10042648 <LL_APB2_GRP1_ReleaseReset>:
  * @arg LL_APB2_GRP1_PERIPH_MRBLE
  * @retval None
  * @note   LL_APB2_GRP1_PERIPH_MRBLE
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
10042648:	b580      	push	{r7, lr}
1004264a:	b082      	sub	sp, #8
1004264c:	af00      	add	r7, sp, #0
1004264e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
10042650:	4b05      	ldr	r3, [pc, #20]	@ (10042668 <LL_APB2_GRP1_ReleaseReset+0x20>)
10042652:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
10042654:	687b      	ldr	r3, [r7, #4]
10042656:	43d9      	mvns	r1, r3
10042658:	4b03      	ldr	r3, [pc, #12]	@ (10042668 <LL_APB2_GRP1_ReleaseReset+0x20>)
1004265a:	400a      	ands	r2, r1
1004265c:	641a      	str	r2, [r3, #64]	@ 0x40
}
1004265e:	46c0      	nop			@ (mov r8, r8)
10042660:	46bd      	mov	sp, r7
10042662:	b002      	add	sp, #8
10042664:	bd80      	pop	{r7, pc}
10042666:	46c0      	nop			@ (mov r8, r8)
10042668:	48400000 	.word	0x48400000

1004266c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
1004266c:	b5f0      	push	{r4, r5, r6, r7, lr}
1004266e:	b08d      	sub	sp, #52	@ 0x34
10042670:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
10042672:	f001 ff69 	bl	10044548 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
10042676:	f000 f8cb 	bl	10042810 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
1004267a:	f000 f900 	bl	1004287e <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
1004267e:	f000 f9eb 	bl	10042a58 <MX_GPIO_Init>
	MX_SPI2_Init();
10042682:	f000 f95d 	bl	10042940 <MX_SPI2_Init>
	MX_USART1_UART_Init();
10042686:	f000 f999 	bl	100429bc <MX_USART1_UART_Init>
	MX_RADIO_Init();
1004268a:	f000 f915 	bl	100428b8 <MX_RADIO_Init>
	MX_RADIO_TIMER_Init();
1004268e:	f000 f923 	bl	100428d8 <MX_RADIO_TIMER_Init>
	/* USER CODE BEGIN 2 */
	DW1000_init(&dw1000);
10042692:	4b53      	ldr	r3, [pc, #332]	@ (100427e0 <main+0x174>)
10042694:	0018      	movs	r0, r3
10042696:	f000 ff23 	bl	100434e0 <DW1000_init>
	uint8_t pll_lock = DW1000_config(&dw1000, &dw1000_cfg);
1004269a:	2316      	movs	r3, #22
1004269c:	18fe      	adds	r6, r7, r3
1004269e:	4a51      	ldr	r2, [pc, #324]	@ (100427e4 <main+0x178>)
100426a0:	4b4f      	ldr	r3, [pc, #316]	@ (100427e0 <main+0x174>)
100426a2:	0011      	movs	r1, r2
100426a4:	0018      	movs	r0, r3
100426a6:	f001 f87b 	bl	100437a0 <DW1000_config>
100426aa:	0003      	movs	r3, r0
100426ac:	7033      	strb	r3, [r6, #0]
	if (pll_lock) {
100426ae:	2316      	movs	r3, #22
100426b0:	18fb      	adds	r3, r7, r3
100426b2:	781b      	ldrb	r3, [r3, #0]
100426b4:	2b00      	cmp	r3, #0
100426b6:	d006      	beq.n	100426c6 <main+0x5a>
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
100426b8:	4b4b      	ldr	r3, [pc, #300]	@ (100427e8 <main+0x17c>)
100426ba:	2208      	movs	r2, #8
100426bc:	61da      	str	r2, [r3, #28]
		HAL_SPI_Init(&hspi2);
100426be:	4b4a      	ldr	r3, [pc, #296]	@ (100427e8 <main+0x17c>)
100426c0:	0018      	movs	r0, r3
100426c2:	f005 ff95 	bl	100485f0 <HAL_SPI_Init>
	}
	uint64_t ID = *((uint64_t*) UID64_BASE);
100426c6:	4b49      	ldr	r3, [pc, #292]	@ (100427ec <main+0x180>)
100426c8:	681a      	ldr	r2, [r3, #0]
100426ca:	685b      	ldr	r3, [r3, #4]
100426cc:	61ba      	str	r2, [r7, #24]
100426ce:	61fb      	str	r3, [r7, #28]
	uint8_t i = 2;
100426d0:	2317      	movs	r3, #23
100426d2:	18fb      	adds	r3, r7, r3
100426d4:	2202      	movs	r2, #2
100426d6:	701a      	strb	r2, [r3, #0]
	sendAckData[0] = 0x1D;
100426d8:	4b45      	ldr	r3, [pc, #276]	@ (100427f0 <main+0x184>)
100426da:	221d      	movs	r2, #29
100426dc:	701a      	strb	r2, [r3, #0]
	sendAckData[1] = 8;
100426de:	4b44      	ldr	r3, [pc, #272]	@ (100427f0 <main+0x184>)
100426e0:	2208      	movs	r2, #8
100426e2:	705a      	strb	r2, [r3, #1]
	do {
		sendAckData[i++] = ID & 0xFF;
100426e4:	2217      	movs	r2, #23
100426e6:	18bb      	adds	r3, r7, r2
100426e8:	781b      	ldrb	r3, [r3, #0]
100426ea:	18ba      	adds	r2, r7, r2
100426ec:	1c59      	adds	r1, r3, #1
100426ee:	7011      	strb	r1, [r2, #0]
100426f0:	0019      	movs	r1, r3
100426f2:	69ba      	ldr	r2, [r7, #24]
100426f4:	69fb      	ldr	r3, [r7, #28]
100426f6:	1c13      	adds	r3, r2, #0
100426f8:	b2da      	uxtb	r2, r3
100426fa:	4b3d      	ldr	r3, [pc, #244]	@ (100427f0 <main+0x184>)
100426fc:	545a      	strb	r2, [r3, r1]
	} while (ID >>= 8);
100426fe:	69fb      	ldr	r3, [r7, #28]
10042700:	061b      	lsls	r3, r3, #24
10042702:	69ba      	ldr	r2, [r7, #24]
10042704:	0a14      	lsrs	r4, r2, #8
10042706:	431c      	orrs	r4, r3
10042708:	69fb      	ldr	r3, [r7, #28]
1004270a:	0a1d      	lsrs	r5, r3, #8
1004270c:	61bc      	str	r4, [r7, #24]
1004270e:	61fd      	str	r5, [r7, #28]
10042710:	69bb      	ldr	r3, [r7, #24]
10042712:	69fa      	ldr	r2, [r7, #28]
10042714:	4313      	orrs	r3, r2
10042716:	d1e5      	bne.n	100426e4 <main+0x78>
	HAL_RADIO_SetNetworkID(0x88DF88DF);
10042718:	4b36      	ldr	r3, [pc, #216]	@ (100427f4 <main+0x188>)
1004271a:	0018      	movs	r0, r3
1004271c:	f003 fbfe 	bl	10045f1c <HAL_RADIO_SetNetworkID>
	HAL_RADIO_SetTxPower(0x18);
10042720:	2018      	movs	r0, #24
10042722:	f003 fbd1 	bl	10045ec8 <HAL_RADIO_SetTxPower>
	HAL_RADIO_ReceivePacketWithAck(beacon_channel, RX_WAKEUP_TIME, receivedData,
10042726:	4b34      	ldr	r3, [pc, #208]	@ (100427f8 <main+0x18c>)
10042728:	7818      	ldrb	r0, [r3, #0]
1004272a:	4c31      	ldr	r4, [pc, #196]	@ (100427f0 <main+0x184>)
1004272c:	4a33      	ldr	r2, [pc, #204]	@ (100427fc <main+0x190>)
1004272e:	23be      	movs	r3, #190	@ 0xbe
10042730:	0059      	lsls	r1, r3, #1
10042732:	4b33      	ldr	r3, [pc, #204]	@ (10042800 <main+0x194>)
10042734:	9302      	str	r3, [sp, #8]
10042736:	23ff      	movs	r3, #255	@ 0xff
10042738:	9301      	str	r3, [sp, #4]
1004273a:	4b32      	ldr	r3, [pc, #200]	@ (10042804 <main+0x198>)
1004273c:	9300      	str	r3, [sp, #0]
1004273e:	0023      	movs	r3, r4
10042740:	f003 fbfa 	bl	10045f38 <HAL_RADIO_ReceivePacketWithAck>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		HAL_RADIO_TIMER_Tick();
10042744:	f003 ffd2 	bl	100466ec <HAL_RADIO_TIMER_Tick>
		if (ranging == TRUE) {
10042748:	4b2f      	ldr	r3, [pc, #188]	@ (10042808 <main+0x19c>)
1004274a:	781b      	ldrb	r3, [r3, #0]
1004274c:	2b01      	cmp	r3, #1
1004274e:	d1f9      	bne.n	10042744 <main+0xd8>
			double distance = DW1000_responder(&dw1000, beacon_channel);
10042750:	4b29      	ldr	r3, [pc, #164]	@ (100427f8 <main+0x18c>)
10042752:	781a      	ldrb	r2, [r3, #0]
10042754:	4b22      	ldr	r3, [pc, #136]	@ (100427e0 <main+0x174>)
10042756:	0011      	movs	r1, r2
10042758:	0018      	movs	r0, r3
1004275a:	f001 faf9 	bl	10043d50 <DW1000_responder>
1004275e:	0002      	movs	r2, r0
10042760:	000b      	movs	r3, r1
10042762:	60ba      	str	r2, [r7, #8]
10042764:	60fb      	str	r3, [r7, #12]
			uint8_t meters = (uint8_t) distance;
10042766:	1dfc      	adds	r4, r7, #7
10042768:	68b8      	ldr	r0, [r7, #8]
1004276a:	68f9      	ldr	r1, [r7, #12]
1004276c:	f7fd fe8e 	bl	1004048c <__aeabi_d2uiz>
10042770:	0003      	movs	r3, r0
10042772:	7023      	strb	r3, [r4, #0]
			uint8_t centimeters = (uint8_t) ((distance - meters) * 100);
10042774:	1dfb      	adds	r3, r7, #7
10042776:	781b      	ldrb	r3, [r3, #0]
10042778:	0018      	movs	r0, r3
1004277a:	f7ff fcdf 	bl	1004213c <__aeabi_i2d>
1004277e:	0002      	movs	r2, r0
10042780:	000b      	movs	r3, r1
10042782:	68b8      	ldr	r0, [r7, #8]
10042784:	68f9      	ldr	r1, [r7, #12]
10042786:	f7ff f901 	bl	1004198c <__aeabi_dsub>
1004278a:	0002      	movs	r2, r0
1004278c:	000b      	movs	r3, r1
1004278e:	0010      	movs	r0, r2
10042790:	0019      	movs	r1, r3
10042792:	2200      	movs	r2, #0
10042794:	4b1d      	ldr	r3, [pc, #116]	@ (1004280c <main+0x1a0>)
10042796:	f7fe fe31 	bl	100413fc <__aeabi_dmul>
1004279a:	0002      	movs	r2, r0
1004279c:	000b      	movs	r3, r1
1004279e:	1dbc      	adds	r4, r7, #6
100427a0:	0010      	movs	r0, r2
100427a2:	0019      	movs	r1, r3
100427a4:	f7fd fe72 	bl	1004048c <__aeabi_d2uiz>
100427a8:	0003      	movs	r3, r0
100427aa:	7023      	strb	r3, [r4, #0]
			if (meters != 0 || centimeters != 0) {
100427ac:	1dfb      	adds	r3, r7, #7
100427ae:	781b      	ldrb	r3, [r3, #0]
100427b0:	2b00      	cmp	r3, #0
100427b2:	d103      	bne.n	100427bc <main+0x150>
100427b4:	1dbb      	adds	r3, r7, #6
100427b6:	781b      	ldrb	r3, [r3, #0]
100427b8:	2b00      	cmp	r3, #0
100427ba:	d0c3      	beq.n	10042744 <main+0xd8>
				sendAckData[0] = 0xAE;
100427bc:	4b0c      	ldr	r3, [pc, #48]	@ (100427f0 <main+0x184>)
100427be:	22ae      	movs	r2, #174	@ 0xae
100427c0:	701a      	strb	r2, [r3, #0]
				sendAckData[1] = 10;
100427c2:	4b0b      	ldr	r3, [pc, #44]	@ (100427f0 <main+0x184>)
100427c4:	220a      	movs	r2, #10
100427c6:	705a      	strb	r2, [r3, #1]
				sendAckData[10] = meters;
100427c8:	4b09      	ldr	r3, [pc, #36]	@ (100427f0 <main+0x184>)
100427ca:	1dfa      	adds	r2, r7, #7
100427cc:	7812      	ldrb	r2, [r2, #0]
100427ce:	729a      	strb	r2, [r3, #10]
				sendAckData[11] = centimeters;
100427d0:	4b07      	ldr	r3, [pc, #28]	@ (100427f0 <main+0x184>)
100427d2:	1dba      	adds	r2, r7, #6
100427d4:	7812      	ldrb	r2, [r2, #0]
100427d6:	72da      	strb	r2, [r3, #11]
				ranging = FALSE;
100427d8:	4b0b      	ldr	r3, [pc, #44]	@ (10042808 <main+0x19c>)
100427da:	2200      	movs	r2, #0
100427dc:	701a      	strb	r2, [r3, #0]
		HAL_RADIO_TIMER_Tick();
100427de:	e7b1      	b.n	10042744 <main+0xd8>
100427e0:	20000638 	.word	0x20000638
100427e4:	20000654 	.word	0x20000654
100427e8:	2000017c 	.word	0x2000017c
100427ec:	10001ef0 	.word	0x10001ef0
100427f0:	20000278 	.word	0x20000278
100427f4:	88df88df 	.word	0x88df88df
100427f8:	2000064c 	.word	0x2000064c
100427fc:	2000037c 	.word	0x2000037c
10042800:	100455a5 	.word	0x100455a5
10042804:	000186a0 	.word	0x000186a0
10042808:	20000274 	.word	0x20000274
1004280c:	40590000 	.word	0x40590000

10042810 <SystemClock_Config>:
}
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
10042810:	b590      	push	{r4, r7, lr}
10042812:	b089      	sub	sp, #36	@ 0x24
10042814:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
10042816:	2408      	movs	r4, #8
10042818:	193b      	adds	r3, r7, r4
1004281a:	0018      	movs	r0, r3
1004281c:	2318      	movs	r3, #24
1004281e:	001a      	movs	r2, r3
10042820:	2100      	movs	r1, #0
10042822:	f006 fcb5 	bl	10049190 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
10042826:	003b      	movs	r3, r7
10042828:	0018      	movs	r0, r3
1004282a:	2308      	movs	r3, #8
1004282c:	001a      	movs	r2, r3
1004282e:	2100      	movs	r1, #0
10042830:	f006 fcae 	bl	10049190 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
10042834:	193b      	adds	r3, r7, r4
10042836:	2203      	movs	r2, #3
10042838:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
1004283a:	193b      	adds	r3, r7, r4
1004283c:	2280      	movs	r2, #128	@ 0x80
1004283e:	0252      	lsls	r2, r2, #9
10042840:	605a      	str	r2, [r3, #4]
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
10042842:	193b      	adds	r3, r7, r4
10042844:	2210      	movs	r2, #16
10042846:	60da      	str	r2, [r3, #12]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
10042848:	193b      	adds	r3, r7, r4
1004284a:	0018      	movs	r0, r3
1004284c:	f005 fc22 	bl	10048094 <HAL_RCC_OscConfig>
10042850:	1e03      	subs	r3, r0, #0
10042852:	d001      	beq.n	10042858 <SystemClock_Config+0x48>
		Error_Handler();
10042854:	f000 fa0a 	bl	10042c6c <Error_Handler>
	}

	/** Configure the SYSCLKSource and SYSCLKDivider
	 */
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_RC64MPLL;
10042858:	003b      	movs	r3, r7
1004285a:	2200      	movs	r2, #0
1004285c:	601a      	str	r2, [r3, #0]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_RC64MPLL_DIV1;
1004285e:	003b      	movs	r3, r7
10042860:	2200      	movs	r2, #0
10042862:	605a      	str	r2, [r3, #4]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_WAIT_STATES_1)
10042864:	003b      	movs	r3, r7
10042866:	2110      	movs	r1, #16
10042868:	0018      	movs	r0, r3
1004286a:	f005 fd63 	bl	10048334 <HAL_RCC_ClockConfig>
1004286e:	1e03      	subs	r3, r0, #0
10042870:	d001      	beq.n	10042876 <SystemClock_Config+0x66>
			!= HAL_OK) {
		Error_Handler();
10042872:	f000 f9fb 	bl	10042c6c <Error_Handler>
	}
}
10042876:	46c0      	nop			@ (mov r8, r8)
10042878:	46bd      	mov	sp, r7
1004287a:	b009      	add	sp, #36	@ 0x24
1004287c:	bd90      	pop	{r4, r7, pc}

1004287e <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
1004287e:	b580      	push	{r7, lr}
10042880:	b086      	sub	sp, #24
10042882:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
10042884:	003b      	movs	r3, r7
10042886:	0018      	movs	r0, r3
10042888:	2318      	movs	r3, #24
1004288a:	001a      	movs	r2, r3
1004288c:	2100      	movs	r1, #0
1004288e:	f006 fc7f 	bl	10049190 <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
10042892:	003b      	movs	r3, r7
10042894:	2202      	movs	r2, #2
10042896:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLK_DIV4;
10042898:	003b      	movs	r3, r7
1004289a:	2280      	movs	r2, #128	@ 0x80
1004289c:	0152      	lsls	r2, r2, #5
1004289e:	615a      	str	r2, [r3, #20]

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
100428a0:	003b      	movs	r3, r7
100428a2:	0018      	movs	r0, r3
100428a4:	f005 fe68 	bl	10048578 <HAL_RCCEx_PeriphCLKConfig>
100428a8:	1e03      	subs	r3, r0, #0
100428aa:	d001      	beq.n	100428b0 <PeriphCommonClock_Config+0x32>
		Error_Handler();
100428ac:	f000 f9de 	bl	10042c6c <Error_Handler>
	}
}
100428b0:	46c0      	nop			@ (mov r8, r8)
100428b2:	46bd      	mov	sp, r7
100428b4:	b006      	add	sp, #24
100428b6:	bd80      	pop	{r7, pc}

100428b8 <MX_RADIO_Init>:
/**
 * @brief RADIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_RADIO_Init(void) {
100428b8:	b580      	push	{r7, lr}
100428ba:	b082      	sub	sp, #8
100428bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RADIO_Init 0 */

	/* USER CODE END RADIO_Init 0 */

	RADIO_HandleTypeDef hradio = { 0 };
100428be:	2300      	movs	r3, #0
100428c0:	607b      	str	r3, [r7, #4]

	/* USER CODE BEGIN RADIO_Init 1 */

	/* USER CODE END RADIO_Init 1 */
	hradio.Instance = RADIO;
100428c2:	23c0      	movs	r3, #192	@ 0xc0
100428c4:	05db      	lsls	r3, r3, #23
100428c6:	607b      	str	r3, [r7, #4]
	HAL_RADIO_Init(&hradio);
100428c8:	1d3b      	adds	r3, r7, #4
100428ca:	0018      	movs	r0, r3
100428cc:	f002 fb32 	bl	10044f34 <HAL_RADIO_Init>
	/* USER CODE BEGIN RADIO_Init 2 */

	/* USER CODE END RADIO_Init 2 */

}
100428d0:	46c0      	nop			@ (mov r8, r8)
100428d2:	46bd      	mov	sp, r7
100428d4:	b002      	add	sp, #8
100428d6:	bd80      	pop	{r7, pc}

100428d8 <MX_RADIO_TIMER_Init>:
/**
 * @brief RADIO_TIMER Initialization Function
 * @param None
 * @retval None
 */
static void MX_RADIO_TIMER_Init(void) {
100428d8:	b580      	push	{r7, lr}
100428da:	b082      	sub	sp, #8
100428dc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RADIO_TIMER_Init 0 */

	/* USER CODE END RADIO_TIMER_Init 0 */

	RADIO_TIMER_InitTypeDef RADIO_TIMER_InitStruct = { 0 };
100428de:	003b      	movs	r3, r7
100428e0:	0018      	movs	r0, r3
100428e2:	2308      	movs	r3, #8
100428e4:	001a      	movs	r2, r3
100428e6:	2100      	movs	r1, #0
100428e8:	f006 fc52 	bl	10049190 <memset>

	/* USER CODE BEGIN RADIO_TIMER_Init 1 */

	/* USER CODE END RADIO_TIMER_Init 1 */

	if (__HAL_RCC_RADIO_IS_CLK_DISABLED()) {
100428ec:	2001      	movs	r0, #1
100428ee:	f7ff fe87 	bl	10042600 <LL_APB2_GRP1_IsEnabledClock>
100428f2:	1e03      	subs	r3, r0, #0
100428f4:	d108      	bne.n	10042908 <MX_RADIO_TIMER_Init+0x30>
		/* Radio Peripheral reset */
		__HAL_RCC_RADIO_FORCE_RESET();
100428f6:	2001      	movs	r0, #1
100428f8:	f7ff fe96 	bl	10042628 <LL_APB2_GRP1_ForceReset>
		__HAL_RCC_RADIO_RELEASE_RESET();
100428fc:	2001      	movs	r0, #1
100428fe:	f7ff fea3 	bl	10042648 <LL_APB2_GRP1_ReleaseReset>

		/* Enable Radio peripheral clock */
		__HAL_RCC_RADIO_CLK_ENABLE();
10042902:	2001      	movs	r0, #1
10042904:	f7ff fe66 	bl	100425d4 <LL_APB2_GRP1_EnableClock>
	}
	/* Wait to be sure that the Radio Timer is active */
	while (LL_RADIO_TIMER_GetAbsoluteTime(WAKEUP) < 0x10)
10042908:	46c0      	nop			@ (mov r8, r8)
1004290a:	4b0c      	ldr	r3, [pc, #48]	@ (1004293c <MX_RADIO_TIMER_Init+0x64>)
1004290c:	0018      	movs	r0, r3
1004290e:	f7ff fe41 	bl	10042594 <LL_RADIO_TIMER_GetAbsoluteTime>
10042912:	0003      	movs	r3, r0
10042914:	2b0f      	cmp	r3, #15
10042916:	d9f8      	bls.n	1004290a <MX_RADIO_TIMER_Init+0x32>
		;
	RADIO_TIMER_InitStruct.XTAL_StartupTime = 320;
10042918:	003b      	movs	r3, r7
1004291a:	22a0      	movs	r2, #160	@ 0xa0
1004291c:	0052      	lsls	r2, r2, #1
1004291e:	801a      	strh	r2, [r3, #0]
	RADIO_TIMER_InitStruct.enableInitialCalibration = FALSE;
10042920:	003b      	movs	r3, r7
10042922:	2200      	movs	r2, #0
10042924:	709a      	strb	r2, [r3, #2]
	RADIO_TIMER_InitStruct.periodicCalibrationInterval = 0;
10042926:	003b      	movs	r3, r7
10042928:	2200      	movs	r2, #0
1004292a:	605a      	str	r2, [r3, #4]
	HAL_RADIO_TIMER_Init(&RADIO_TIMER_InitStruct);
1004292c:	003b      	movs	r3, r7
1004292e:	0018      	movs	r0, r3
10042930:	f003 fdcc 	bl	100464cc <HAL_RADIO_TIMER_Init>
	/* USER CODE BEGIN RADIO_TIMER_Init 2 */

	/* USER CODE END RADIO_TIMER_Init 2 */

}
10042934:	46c0      	nop			@ (mov r8, r8)
10042936:	46bd      	mov	sp, r7
10042938:	b002      	add	sp, #8
1004293a:	bd80      	pop	{r7, pc}
1004293c:	60001800 	.word	0x60001800

10042940 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
10042940:	b580      	push	{r7, lr}
10042942:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
10042944:	4b1b      	ldr	r3, [pc, #108]	@ (100429b4 <MX_SPI2_Init+0x74>)
10042946:	4a1c      	ldr	r2, [pc, #112]	@ (100429b8 <MX_SPI2_Init+0x78>)
10042948:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
1004294a:	4b1a      	ldr	r3, [pc, #104]	@ (100429b4 <MX_SPI2_Init+0x74>)
1004294c:	2282      	movs	r2, #130	@ 0x82
1004294e:	0052      	lsls	r2, r2, #1
10042950:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
10042952:	4b18      	ldr	r3, [pc, #96]	@ (100429b4 <MX_SPI2_Init+0x74>)
10042954:	2200      	movs	r2, #0
10042956:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
10042958:	4b16      	ldr	r3, [pc, #88]	@ (100429b4 <MX_SPI2_Init+0x74>)
1004295a:	22e0      	movs	r2, #224	@ 0xe0
1004295c:	00d2      	lsls	r2, r2, #3
1004295e:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
10042960:	4b14      	ldr	r3, [pc, #80]	@ (100429b4 <MX_SPI2_Init+0x74>)
10042962:	2200      	movs	r2, #0
10042964:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
10042966:	4b13      	ldr	r3, [pc, #76]	@ (100429b4 <MX_SPI2_Init+0x74>)
10042968:	2200      	movs	r2, #0
1004296a:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
1004296c:	4b11      	ldr	r3, [pc, #68]	@ (100429b4 <MX_SPI2_Init+0x74>)
1004296e:	2280      	movs	r2, #128	@ 0x80
10042970:	0092      	lsls	r2, r2, #2
10042972:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
10042974:	4b0f      	ldr	r3, [pc, #60]	@ (100429b4 <MX_SPI2_Init+0x74>)
10042976:	2218      	movs	r2, #24
10042978:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
1004297a:	4b0e      	ldr	r3, [pc, #56]	@ (100429b4 <MX_SPI2_Init+0x74>)
1004297c:	2200      	movs	r2, #0
1004297e:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
10042980:	4b0c      	ldr	r3, [pc, #48]	@ (100429b4 <MX_SPI2_Init+0x74>)
10042982:	2200      	movs	r2, #0
10042984:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
10042986:	4b0b      	ldr	r3, [pc, #44]	@ (100429b4 <MX_SPI2_Init+0x74>)
10042988:	2200      	movs	r2, #0
1004298a:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 7;
1004298c:	4b09      	ldr	r3, [pc, #36]	@ (100429b4 <MX_SPI2_Init+0x74>)
1004298e:	2207      	movs	r2, #7
10042990:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
10042992:	4b08      	ldr	r3, [pc, #32]	@ (100429b4 <MX_SPI2_Init+0x74>)
10042994:	2200      	movs	r2, #0
10042996:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
10042998:	4b06      	ldr	r3, [pc, #24]	@ (100429b4 <MX_SPI2_Init+0x74>)
1004299a:	2208      	movs	r2, #8
1004299c:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
1004299e:	4b05      	ldr	r3, [pc, #20]	@ (100429b4 <MX_SPI2_Init+0x74>)
100429a0:	0018      	movs	r0, r3
100429a2:	f005 fe25 	bl	100485f0 <HAL_SPI_Init>
100429a6:	1e03      	subs	r3, r0, #0
100429a8:	d001      	beq.n	100429ae <MX_SPI2_Init+0x6e>
		Error_Handler();
100429aa:	f000 f95f 	bl	10042c6c <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
100429ae:	46c0      	nop			@ (mov r8, r8)
100429b0:	46bd      	mov	sp, r7
100429b2:	bd80      	pop	{r7, pc}
100429b4:	2000017c 	.word	0x2000017c
100429b8:	41003000 	.word	0x41003000

100429bc <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
100429bc:	b580      	push	{r7, lr}
100429be:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
100429c0:	4b23      	ldr	r3, [pc, #140]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429c2:	4a24      	ldr	r2, [pc, #144]	@ (10042a54 <MX_USART1_UART_Init+0x98>)
100429c4:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
100429c6:	4b22      	ldr	r3, [pc, #136]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429c8:	22e1      	movs	r2, #225	@ 0xe1
100429ca:	0252      	lsls	r2, r2, #9
100429cc:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
100429ce:	4b20      	ldr	r3, [pc, #128]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429d0:	2200      	movs	r2, #0
100429d2:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
100429d4:	4b1e      	ldr	r3, [pc, #120]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429d6:	2200      	movs	r2, #0
100429d8:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
100429da:	4b1d      	ldr	r3, [pc, #116]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429dc:	2200      	movs	r2, #0
100429de:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
100429e0:	4b1b      	ldr	r3, [pc, #108]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429e2:	220c      	movs	r2, #12
100429e4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
100429e6:	4b1a      	ldr	r3, [pc, #104]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429e8:	2200      	movs	r2, #0
100429ea:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
100429ec:	4b18      	ldr	r3, [pc, #96]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429ee:	2200      	movs	r2, #0
100429f0:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
100429f2:	4b17      	ldr	r3, [pc, #92]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429f4:	2200      	movs	r2, #0
100429f6:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
100429f8:	4b15      	ldr	r3, [pc, #84]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
100429fa:	2200      	movs	r2, #0
100429fc:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
100429fe:	4b14      	ldr	r3, [pc, #80]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
10042a00:	2200      	movs	r2, #0
10042a02:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
10042a04:	4b12      	ldr	r3, [pc, #72]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
10042a06:	0018      	movs	r0, r3
10042a08:	f005 feaa 	bl	10048760 <HAL_UART_Init>
10042a0c:	1e03      	subs	r3, r0, #0
10042a0e:	d001      	beq.n	10042a14 <MX_USART1_UART_Init+0x58>
		Error_Handler();
10042a10:	f000 f92c 	bl	10042c6c <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8)
10042a14:	4b0e      	ldr	r3, [pc, #56]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
10042a16:	2100      	movs	r1, #0
10042a18:	0018      	movs	r0, r3
10042a1a:	f006 facb 	bl	10048fb4 <HAL_UARTEx_SetTxFifoThreshold>
10042a1e:	1e03      	subs	r3, r0, #0
10042a20:	d001      	beq.n	10042a26 <MX_USART1_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
10042a22:	f000 f923 	bl	10042c6c <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8)
10042a26:	4b0a      	ldr	r3, [pc, #40]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
10042a28:	2100      	movs	r1, #0
10042a2a:	0018      	movs	r0, r3
10042a2c:	f006 fb02 	bl	10049034 <HAL_UARTEx_SetRxFifoThreshold>
10042a30:	1e03      	subs	r3, r0, #0
10042a32:	d001      	beq.n	10042a38 <MX_USART1_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
10042a34:	f000 f91a 	bl	10042c6c <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
10042a38:	4b05      	ldr	r3, [pc, #20]	@ (10042a50 <MX_USART1_UART_Init+0x94>)
10042a3a:	0018      	movs	r0, r3
10042a3c:	f006 fa80 	bl	10048f40 <HAL_UARTEx_DisableFifoMode>
10042a40:	1e03      	subs	r3, r0, #0
10042a42:	d001      	beq.n	10042a48 <MX_USART1_UART_Init+0x8c>
		Error_Handler();
10042a44:	f000 f912 	bl	10042c6c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
10042a48:	46c0      	nop			@ (mov r8, r8)
10042a4a:	46bd      	mov	sp, r7
10042a4c:	bd80      	pop	{r7, pc}
10042a4e:	46c0      	nop			@ (mov r8, r8)
10042a50:	200001e0 	.word	0x200001e0
10042a54:	41004000 	.word	0x41004000

10042a58 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
10042a58:	b580      	push	{r7, lr}
10042a5a:	b086      	sub	sp, #24
10042a5c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
10042a5e:	1d3b      	adds	r3, r7, #4
10042a60:	0018      	movs	r0, r3
10042a62:	2314      	movs	r3, #20
10042a64:	001a      	movs	r2, r3
10042a66:	2100      	movs	r1, #0
10042a68:	f006 fb92 	bl	10049190 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
10042a6c:	2004      	movs	r0, #4
10042a6e:	f7ff fd9b 	bl	100425a8 <LL_AHB1_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
10042a72:	2008      	movs	r0, #8
10042a74:	f7ff fd98 	bl	100425a8 <LL_AHB1_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
10042a78:	2390      	movs	r3, #144	@ 0x90
10042a7a:	05db      	lsls	r3, r3, #23
10042a7c:	2200      	movs	r2, #0
10042a7e:	2110      	movs	r1, #16
10042a80:	0018      	movs	r0, r3
10042a82:	f002 f892 	bl	10044baa <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
10042a86:	2380      	movs	r3, #128	@ 0x80
10042a88:	00db      	lsls	r3, r3, #3
10042a8a:	4831      	ldr	r0, [pc, #196]	@ (10042b50 <MX_GPIO_Init+0xf8>)
10042a8c:	2200      	movs	r2, #0
10042a8e:	0019      	movs	r1, r3
10042a90:	f002 f88b 	bl	10044baa <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
10042a94:	1d3b      	adds	r3, r7, #4
10042a96:	2204      	movs	r2, #4
10042a98:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10042a9a:	1d3b      	adds	r3, r7, #4
10042a9c:	2202      	movs	r2, #2
10042a9e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
10042aa0:	1d3b      	adds	r3, r7, #4
10042aa2:	2201      	movs	r2, #1
10042aa4:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10042aa6:	1d3b      	adds	r3, r7, #4
10042aa8:	2200      	movs	r2, #0
10042aaa:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Alternate = GPIO_AF5_SWDIO;
10042aac:	1d3b      	adds	r3, r7, #4
10042aae:	2205      	movs	r2, #5
10042ab0:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
10042ab2:	1d3a      	adds	r2, r7, #4
10042ab4:	2390      	movs	r3, #144	@ 0x90
10042ab6:	05db      	lsls	r3, r3, #23
10042ab8:	0011      	movs	r1, r2
10042aba:	0018      	movs	r0, r3
10042abc:	f001 fecc 	bl	10044858 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
10042ac0:	1d3b      	adds	r3, r7, #4
10042ac2:	2210      	movs	r2, #16
10042ac4:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
10042ac6:	1d3b      	adds	r3, r7, #4
10042ac8:	2201      	movs	r2, #1
10042aca:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
10042acc:	1d3b      	adds	r3, r7, #4
10042ace:	2200      	movs	r2, #0
10042ad0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10042ad2:	1d3b      	adds	r3, r7, #4
10042ad4:	2200      	movs	r2, #0
10042ad6:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
10042ad8:	1d3a      	adds	r2, r7, #4
10042ada:	2390      	movs	r3, #144	@ 0x90
10042adc:	05db      	lsls	r3, r3, #23
10042ade:	0011      	movs	r1, r2
10042ae0:	0018      	movs	r0, r3
10042ae2:	f001 feb9 	bl	10044858 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
10042ae6:	1d3b      	adds	r3, r7, #4
10042ae8:	2280      	movs	r2, #128	@ 0x80
10042aea:	00d2      	lsls	r2, r2, #3
10042aec:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
10042aee:	1d3b      	adds	r3, r7, #4
10042af0:	2201      	movs	r2, #1
10042af2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
10042af4:	1d3b      	adds	r3, r7, #4
10042af6:	2200      	movs	r2, #0
10042af8:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10042afa:	1d3b      	adds	r3, r7, #4
10042afc:	2200      	movs	r2, #0
10042afe:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
10042b00:	1d3b      	adds	r3, r7, #4
10042b02:	4a13      	ldr	r2, [pc, #76]	@ (10042b50 <MX_GPIO_Init+0xf8>)
10042b04:	0019      	movs	r1, r3
10042b06:	0010      	movs	r0, r2
10042b08:	f001 fea6 	bl	10044858 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
10042b0c:	1d3b      	adds	r3, r7, #4
10042b0e:	2220      	movs	r2, #32
10042b10:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
10042b12:	1d3b      	adds	r3, r7, #4
10042b14:	2282      	movs	r2, #130	@ 0x82
10042b16:	03d2      	lsls	r2, r2, #15
10042b18:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
10042b1a:	1d3b      	adds	r3, r7, #4
10042b1c:	2200      	movs	r2, #0
10042b1e:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
10042b20:	1d3b      	adds	r3, r7, #4
10042b22:	4a0b      	ldr	r2, [pc, #44]	@ (10042b50 <MX_GPIO_Init+0xf8>)
10042b24:	0019      	movs	r1, r3
10042b26:	0010      	movs	r0, r2
10042b28:	f001 fe96 	bl	10044858 <HAL_GPIO_Init>

	/**/
	LL_PWR_EnableGPIOPullUp(LL_PWR_GPIO_A, LL_PWR_GPIO_BIT_2);
10042b2c:	4b09      	ldr	r3, [pc, #36]	@ (10042b54 <MX_GPIO_Init+0xfc>)
10042b2e:	2104      	movs	r1, #4
10042b30:	0018      	movs	r0, r3
10042b32:	f7ff fce7 	bl	10042504 <LL_PWR_EnableGPIOPullUp>

	/**/
	LL_PWR_SetNoPullA(LL_PWR_GPIO_BIT_4);
10042b36:	2010      	movs	r0, #16
10042b38:	f7ff fcfc 	bl	10042534 <LL_PWR_SetNoPullA>

	/**/
	LL_PWR_SetNoPullB(LL_PWR_GPIO_BIT_10);
10042b3c:	2380      	movs	r3, #128	@ 0x80
10042b3e:	00db      	lsls	r3, r3, #3
10042b40:	0018      	movs	r0, r3
10042b42:	f7ff fd0f 	bl	10042564 <LL_PWR_SetNoPullB>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
10042b46:	46c0      	nop			@ (mov r8, r8)
10042b48:	46bd      	mov	sp, r7
10042b4a:	b006      	add	sp, #24
10042b4c:	bd80      	pop	{r7, pc}
10042b4e:	46c0      	nop			@ (mov r8, r8)
10042b50:	48100000 	.word	0x48100000
10042b54:	48500020 	.word	0x48500020

10042b58 <HAL_RADIO_CallbackRcvError>:

/* USER CODE BEGIN 4 */
void HAL_RADIO_CallbackRcvError(RxStats_t *rxPacketStats) {
10042b58:	b590      	push	{r4, r7, lr}
10042b5a:	b087      	sub	sp, #28
10042b5c:	af04      	add	r7, sp, #16
10042b5e:	6078      	str	r0, [r7, #4]

	HAL_RADIO_ReceivePacketWithAck(beacon_channel, RX_WAKEUP_TIME, receivedData,
10042b60:	4b09      	ldr	r3, [pc, #36]	@ (10042b88 <HAL_RADIO_CallbackRcvError+0x30>)
10042b62:	7818      	ldrb	r0, [r3, #0]
10042b64:	4c09      	ldr	r4, [pc, #36]	@ (10042b8c <HAL_RADIO_CallbackRcvError+0x34>)
10042b66:	4a0a      	ldr	r2, [pc, #40]	@ (10042b90 <HAL_RADIO_CallbackRcvError+0x38>)
10042b68:	23be      	movs	r3, #190	@ 0xbe
10042b6a:	0059      	lsls	r1, r3, #1
10042b6c:	4b09      	ldr	r3, [pc, #36]	@ (10042b94 <HAL_RADIO_CallbackRcvError+0x3c>)
10042b6e:	9302      	str	r3, [sp, #8]
10042b70:	23ff      	movs	r3, #255	@ 0xff
10042b72:	9301      	str	r3, [sp, #4]
10042b74:	4b08      	ldr	r3, [pc, #32]	@ (10042b98 <HAL_RADIO_CallbackRcvError+0x40>)
10042b76:	9300      	str	r3, [sp, #0]
10042b78:	0023      	movs	r3, r4
10042b7a:	f003 f9dd 	bl	10045f38 <HAL_RADIO_ReceivePacketWithAck>
			sendAckData, RX_TIMEOUT, MAX_LL_PACKET_LENGTH, HAL_RADIO_Callback);

}
10042b7e:	46c0      	nop			@ (mov r8, r8)
10042b80:	46bd      	mov	sp, r7
10042b82:	b003      	add	sp, #12
10042b84:	bd90      	pop	{r4, r7, pc}
10042b86:	46c0      	nop			@ (mov r8, r8)
10042b88:	2000064c 	.word	0x2000064c
10042b8c:	20000278 	.word	0x20000278
10042b90:	2000037c 	.word	0x2000037c
10042b94:	100455a5 	.word	0x100455a5
10042b98:	000186a0 	.word	0x000186a0

10042b9c <HAL_RADIO_CallbackRcvTimeout>:

void HAL_RADIO_CallbackRcvTimeout(RxStats_t *rxPacketStats) {
10042b9c:	b590      	push	{r4, r7, lr}
10042b9e:	b087      	sub	sp, #28
10042ba0:	af04      	add	r7, sp, #16
10042ba2:	6078      	str	r0, [r7, #4]

	HAL_RADIO_ReceivePacketWithAck(beacon_channel, RX_WAKEUP_TIME, receivedData,
10042ba4:	4b09      	ldr	r3, [pc, #36]	@ (10042bcc <HAL_RADIO_CallbackRcvTimeout+0x30>)
10042ba6:	7818      	ldrb	r0, [r3, #0]
10042ba8:	4c09      	ldr	r4, [pc, #36]	@ (10042bd0 <HAL_RADIO_CallbackRcvTimeout+0x34>)
10042baa:	4a0a      	ldr	r2, [pc, #40]	@ (10042bd4 <HAL_RADIO_CallbackRcvTimeout+0x38>)
10042bac:	23be      	movs	r3, #190	@ 0xbe
10042bae:	0059      	lsls	r1, r3, #1
10042bb0:	4b09      	ldr	r3, [pc, #36]	@ (10042bd8 <HAL_RADIO_CallbackRcvTimeout+0x3c>)
10042bb2:	9302      	str	r3, [sp, #8]
10042bb4:	23ff      	movs	r3, #255	@ 0xff
10042bb6:	9301      	str	r3, [sp, #4]
10042bb8:	4b08      	ldr	r3, [pc, #32]	@ (10042bdc <HAL_RADIO_CallbackRcvTimeout+0x40>)
10042bba:	9300      	str	r3, [sp, #0]
10042bbc:	0023      	movs	r3, r4
10042bbe:	f003 f9bb 	bl	10045f38 <HAL_RADIO_ReceivePacketWithAck>
			sendAckData, RX_TIMEOUT, MAX_LL_PACKET_LENGTH, HAL_RADIO_Callback);

}
10042bc2:	46c0      	nop			@ (mov r8, r8)
10042bc4:	46bd      	mov	sp, r7
10042bc6:	b003      	add	sp, #12
10042bc8:	bd90      	pop	{r4, r7, pc}
10042bca:	46c0      	nop			@ (mov r8, r8)
10042bcc:	2000064c 	.word	0x2000064c
10042bd0:	20000278 	.word	0x20000278
10042bd4:	2000037c 	.word	0x2000037c
10042bd8:	100455a5 	.word	0x100455a5
10042bdc:	000186a0 	.word	0x000186a0

10042be0 <HAL_RADIO_CallbackTxDone>:

void HAL_RADIO_CallbackTxDone(void) {
10042be0:	b590      	push	{r4, r7, lr}
10042be2:	b085      	sub	sp, #20
10042be4:	af04      	add	r7, sp, #16

	HAL_RADIO_ReceivePacketWithAck(beacon_channel, RX_WAKEUP_TIME, receivedData,
10042be6:	4b09      	ldr	r3, [pc, #36]	@ (10042c0c <HAL_RADIO_CallbackTxDone+0x2c>)
10042be8:	7818      	ldrb	r0, [r3, #0]
10042bea:	4c09      	ldr	r4, [pc, #36]	@ (10042c10 <HAL_RADIO_CallbackTxDone+0x30>)
10042bec:	4a09      	ldr	r2, [pc, #36]	@ (10042c14 <HAL_RADIO_CallbackTxDone+0x34>)
10042bee:	23be      	movs	r3, #190	@ 0xbe
10042bf0:	0059      	lsls	r1, r3, #1
10042bf2:	4b09      	ldr	r3, [pc, #36]	@ (10042c18 <HAL_RADIO_CallbackTxDone+0x38>)
10042bf4:	9302      	str	r3, [sp, #8]
10042bf6:	23ff      	movs	r3, #255	@ 0xff
10042bf8:	9301      	str	r3, [sp, #4]
10042bfa:	4b08      	ldr	r3, [pc, #32]	@ (10042c1c <HAL_RADIO_CallbackTxDone+0x3c>)
10042bfc:	9300      	str	r3, [sp, #0]
10042bfe:	0023      	movs	r3, r4
10042c00:	f003 f99a 	bl	10045f38 <HAL_RADIO_ReceivePacketWithAck>
			sendAckData, RX_TIMEOUT, MAX_LL_PACKET_LENGTH, HAL_RADIO_Callback);

}
10042c04:	46c0      	nop			@ (mov r8, r8)
10042c06:	46bd      	mov	sp, r7
10042c08:	b001      	add	sp, #4
10042c0a:	bd90      	pop	{r4, r7, pc}
10042c0c:	2000064c 	.word	0x2000064c
10042c10:	20000278 	.word	0x20000278
10042c14:	2000037c 	.word	0x2000037c
10042c18:	100455a5 	.word	0x100455a5
10042c1c:	000186a0 	.word	0x000186a0

10042c20 <HAL_RADIO_CallbackRcvOk>:

void HAL_RADIO_CallbackRcvOk(RxStats_t *rxPacketStats) {
10042c20:	b590      	push	{r4, r7, lr}
10042c22:	b087      	sub	sp, #28
10042c24:	af04      	add	r7, sp, #16
10042c26:	6078      	str	r0, [r7, #4]
	ranging = TRUE;
10042c28:	4b0a      	ldr	r3, [pc, #40]	@ (10042c54 <HAL_RADIO_CallbackRcvOk+0x34>)
10042c2a:	2201      	movs	r2, #1
10042c2c:	701a      	strb	r2, [r3, #0]
	HAL_RADIO_ReceivePacketWithAck(beacon_channel, RX_WAKEUP_TIME, receivedData,
10042c2e:	4b0a      	ldr	r3, [pc, #40]	@ (10042c58 <HAL_RADIO_CallbackRcvOk+0x38>)
10042c30:	7818      	ldrb	r0, [r3, #0]
10042c32:	4c0a      	ldr	r4, [pc, #40]	@ (10042c5c <HAL_RADIO_CallbackRcvOk+0x3c>)
10042c34:	4a0a      	ldr	r2, [pc, #40]	@ (10042c60 <HAL_RADIO_CallbackRcvOk+0x40>)
10042c36:	23be      	movs	r3, #190	@ 0xbe
10042c38:	0059      	lsls	r1, r3, #1
10042c3a:	4b0a      	ldr	r3, [pc, #40]	@ (10042c64 <HAL_RADIO_CallbackRcvOk+0x44>)
10042c3c:	9302      	str	r3, [sp, #8]
10042c3e:	23ff      	movs	r3, #255	@ 0xff
10042c40:	9301      	str	r3, [sp, #4]
10042c42:	4b09      	ldr	r3, [pc, #36]	@ (10042c68 <HAL_RADIO_CallbackRcvOk+0x48>)
10042c44:	9300      	str	r3, [sp, #0]
10042c46:	0023      	movs	r3, r4
10042c48:	f003 f976 	bl	10045f38 <HAL_RADIO_ReceivePacketWithAck>
			sendAckData, RX_TIMEOUT, MAX_LL_PACKET_LENGTH, HAL_RADIO_Callback);

}
10042c4c:	46c0      	nop			@ (mov r8, r8)
10042c4e:	46bd      	mov	sp, r7
10042c50:	b003      	add	sp, #12
10042c52:	bd90      	pop	{r4, r7, pc}
10042c54:	20000274 	.word	0x20000274
10042c58:	2000064c 	.word	0x2000064c
10042c5c:	20000278 	.word	0x20000278
10042c60:	2000037c 	.word	0x2000037c
10042c64:	100455a5 	.word	0x100455a5
10042c68:	000186a0 	.word	0x000186a0

10042c6c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
10042c6c:	b580      	push	{r7, lr}
10042c6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
10042c70:	b672      	cpsid	i
}
10042c72:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
10042c74:	46c0      	nop			@ (mov r8, r8)
10042c76:	e7fd      	b.n	10042c74 <Error_Handler+0x8>

10042c78 <LL_PWR_SetNoPullA>:
{
10042c78:	b580      	push	{r7, lr}
10042c7a:	b082      	sub	sp, #8
10042c7c:	af00      	add	r7, sp, #0
10042c7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(PWR->PUCRA, GPIONumber);
10042c80:	4b08      	ldr	r3, [pc, #32]	@ (10042ca4 <LL_PWR_SetNoPullA+0x2c>)
10042c82:	6a1a      	ldr	r2, [r3, #32]
10042c84:	687b      	ldr	r3, [r7, #4]
10042c86:	43d9      	mvns	r1, r3
10042c88:	4b06      	ldr	r3, [pc, #24]	@ (10042ca4 <LL_PWR_SetNoPullA+0x2c>)
10042c8a:	400a      	ands	r2, r1
10042c8c:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(PWR->PDCRA, GPIONumber);
10042c8e:	4b05      	ldr	r3, [pc, #20]	@ (10042ca4 <LL_PWR_SetNoPullA+0x2c>)
10042c90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10042c92:	687b      	ldr	r3, [r7, #4]
10042c94:	43d9      	mvns	r1, r3
10042c96:	4b03      	ldr	r3, [pc, #12]	@ (10042ca4 <LL_PWR_SetNoPullA+0x2c>)
10042c98:	400a      	ands	r2, r1
10042c9a:	625a      	str	r2, [r3, #36]	@ 0x24
}
10042c9c:	46c0      	nop			@ (mov r8, r8)
10042c9e:	46bd      	mov	sp, r7
10042ca0:	b002      	add	sp, #8
10042ca2:	bd80      	pop	{r7, pc}
10042ca4:	48500000 	.word	0x48500000

10042ca8 <LL_AHB1_GRP1_EnableClock>:
{
10042ca8:	b580      	push	{r7, lr}
10042caa:	b084      	sub	sp, #16
10042cac:	af00      	add	r7, sp, #0
10042cae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
10042cb0:	4b07      	ldr	r3, [pc, #28]	@ (10042cd0 <LL_AHB1_GRP1_EnableClock+0x28>)
10042cb2:	6d19      	ldr	r1, [r3, #80]	@ 0x50
10042cb4:	4b06      	ldr	r3, [pc, #24]	@ (10042cd0 <LL_AHB1_GRP1_EnableClock+0x28>)
10042cb6:	687a      	ldr	r2, [r7, #4]
10042cb8:	430a      	orrs	r2, r1
10042cba:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
10042cbc:	4b04      	ldr	r3, [pc, #16]	@ (10042cd0 <LL_AHB1_GRP1_EnableClock+0x28>)
10042cbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
10042cc0:	687a      	ldr	r2, [r7, #4]
10042cc2:	4013      	ands	r3, r2
10042cc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10042cc6:	68fb      	ldr	r3, [r7, #12]
}
10042cc8:	46c0      	nop			@ (mov r8, r8)
10042cca:	46bd      	mov	sp, r7
10042ccc:	b004      	add	sp, #16
10042cce:	bd80      	pop	{r7, pc}
10042cd0:	48400000 	.word	0x48400000

10042cd4 <LL_APB0_GRP1_EnableClock>:
{
10042cd4:	b580      	push	{r7, lr}
10042cd6:	b084      	sub	sp, #16
10042cd8:	af00      	add	r7, sp, #0
10042cda:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB0ENR, Periphs);
10042cdc:	4b07      	ldr	r3, [pc, #28]	@ (10042cfc <LL_APB0_GRP1_EnableClock+0x28>)
10042cde:	6d59      	ldr	r1, [r3, #84]	@ 0x54
10042ce0:	4b06      	ldr	r3, [pc, #24]	@ (10042cfc <LL_APB0_GRP1_EnableClock+0x28>)
10042ce2:	687a      	ldr	r2, [r7, #4]
10042ce4:	430a      	orrs	r2, r1
10042ce6:	655a      	str	r2, [r3, #84]	@ 0x54
  tmpreg = READ_BIT(RCC->APB0ENR, Periphs);
10042ce8:	4b04      	ldr	r3, [pc, #16]	@ (10042cfc <LL_APB0_GRP1_EnableClock+0x28>)
10042cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
10042cec:	687a      	ldr	r2, [r7, #4]
10042cee:	4013      	ands	r3, r2
10042cf0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10042cf2:	68fb      	ldr	r3, [r7, #12]
}
10042cf4:	46c0      	nop			@ (mov r8, r8)
10042cf6:	46bd      	mov	sp, r7
10042cf8:	b004      	add	sp, #16
10042cfa:	bd80      	pop	{r7, pc}
10042cfc:	48400000 	.word	0x48400000

10042d00 <LL_APB1_GRP1_EnableClock>:
{
10042d00:	b580      	push	{r7, lr}
10042d02:	b084      	sub	sp, #16
10042d04:	af00      	add	r7, sp, #0
10042d06:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
10042d08:	4b07      	ldr	r3, [pc, #28]	@ (10042d28 <LL_APB1_GRP1_EnableClock+0x28>)
10042d0a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
10042d0c:	4b06      	ldr	r3, [pc, #24]	@ (10042d28 <LL_APB1_GRP1_EnableClock+0x28>)
10042d0e:	687a      	ldr	r2, [r7, #4]
10042d10:	430a      	orrs	r2, r1
10042d12:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
10042d14:	4b04      	ldr	r3, [pc, #16]	@ (10042d28 <LL_APB1_GRP1_EnableClock+0x28>)
10042d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
10042d18:	687a      	ldr	r2, [r7, #4]
10042d1a:	4013      	ands	r3, r2
10042d1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10042d1e:	68fb      	ldr	r3, [r7, #12]
}
10042d20:	46c0      	nop			@ (mov r8, r8)
10042d22:	46bd      	mov	sp, r7
10042d24:	b004      	add	sp, #16
10042d26:	bd80      	pop	{r7, pc}
10042d28:	48400000 	.word	0x48400000

10042d2c <LL_APB2_GRP1_EnableClock>:
{
10042d2c:	b580      	push	{r7, lr}
10042d2e:	b084      	sub	sp, #16
10042d30:	af00      	add	r7, sp, #0
10042d32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
10042d34:	4b07      	ldr	r3, [pc, #28]	@ (10042d54 <LL_APB2_GRP1_EnableClock+0x28>)
10042d36:	6e19      	ldr	r1, [r3, #96]	@ 0x60
10042d38:	4b06      	ldr	r3, [pc, #24]	@ (10042d54 <LL_APB2_GRP1_EnableClock+0x28>)
10042d3a:	687a      	ldr	r2, [r7, #4]
10042d3c:	430a      	orrs	r2, r1
10042d3e:	661a      	str	r2, [r3, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
10042d40:	4b04      	ldr	r3, [pc, #16]	@ (10042d54 <LL_APB2_GRP1_EnableClock+0x28>)
10042d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
10042d44:	687a      	ldr	r2, [r7, #4]
10042d46:	4013      	ands	r3, r2
10042d48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10042d4a:	68fb      	ldr	r3, [r7, #12]
}
10042d4c:	46c0      	nop			@ (mov r8, r8)
10042d4e:	46bd      	mov	sp, r7
10042d50:	b004      	add	sp, #16
10042d52:	bd80      	pop	{r7, pc}
10042d54:	48400000 	.word	0x48400000

10042d58 <LL_APB2_GRP1_IsEnabledClock>:
{
10042d58:	b580      	push	{r7, lr}
10042d5a:	b082      	sub	sp, #8
10042d5c:	af00      	add	r7, sp, #0
10042d5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RCC->APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
10042d60:	4b06      	ldr	r3, [pc, #24]	@ (10042d7c <LL_APB2_GRP1_IsEnabledClock+0x24>)
10042d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
10042d64:	687a      	ldr	r2, [r7, #4]
10042d66:	4013      	ands	r3, r2
10042d68:	687a      	ldr	r2, [r7, #4]
10042d6a:	429a      	cmp	r2, r3
10042d6c:	d101      	bne.n	10042d72 <LL_APB2_GRP1_IsEnabledClock+0x1a>
10042d6e:	2301      	movs	r3, #1
10042d70:	e000      	b.n	10042d74 <LL_APB2_GRP1_IsEnabledClock+0x1c>
10042d72:	2300      	movs	r3, #0
}
10042d74:	0018      	movs	r0, r3
10042d76:	46bd      	mov	sp, r7
10042d78:	b002      	add	sp, #8
10042d7a:	bd80      	pop	{r7, pc}
10042d7c:	48400000 	.word	0x48400000

10042d80 <LL_APB2_GRP1_ForceReset>:
{
10042d80:	b580      	push	{r7, lr}
10042d82:	b082      	sub	sp, #8
10042d84:	af00      	add	r7, sp, #0
10042d86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
10042d88:	4b04      	ldr	r3, [pc, #16]	@ (10042d9c <LL_APB2_GRP1_ForceReset+0x1c>)
10042d8a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
10042d8c:	4b03      	ldr	r3, [pc, #12]	@ (10042d9c <LL_APB2_GRP1_ForceReset+0x1c>)
10042d8e:	687a      	ldr	r2, [r7, #4]
10042d90:	430a      	orrs	r2, r1
10042d92:	641a      	str	r2, [r3, #64]	@ 0x40
}
10042d94:	46c0      	nop			@ (mov r8, r8)
10042d96:	46bd      	mov	sp, r7
10042d98:	b002      	add	sp, #8
10042d9a:	bd80      	pop	{r7, pc}
10042d9c:	48400000 	.word	0x48400000

10042da0 <LL_APB2_GRP1_ReleaseReset>:
{
10042da0:	b580      	push	{r7, lr}
10042da2:	b082      	sub	sp, #8
10042da4:	af00      	add	r7, sp, #0
10042da6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
10042da8:	4b05      	ldr	r3, [pc, #20]	@ (10042dc0 <LL_APB2_GRP1_ReleaseReset+0x20>)
10042daa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
10042dac:	687b      	ldr	r3, [r7, #4]
10042dae:	43d9      	mvns	r1, r3
10042db0:	4b03      	ldr	r3, [pc, #12]	@ (10042dc0 <LL_APB2_GRP1_ReleaseReset+0x20>)
10042db2:	400a      	ands	r2, r1
10042db4:	641a      	str	r2, [r3, #64]	@ 0x40
}
10042db6:	46c0      	nop			@ (mov r8, r8)
10042db8:	46bd      	mov	sp, r7
10042dba:	b002      	add	sp, #8
10042dbc:	bd80      	pop	{r7, pc}
10042dbe:	46c0      	nop			@ (mov r8, r8)
10042dc0:	48400000 	.word	0x48400000

10042dc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
10042dc4:	b580      	push	{r7, lr}
10042dc6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
10042dc8:	2380      	movs	r3, #128	@ 0x80
10042dca:	005b      	lsls	r3, r3, #1
10042dcc:	0018      	movs	r0, r3
10042dce:	f7ff ff81 	bl	10042cd4 <LL_APB0_GRP1_EnableClock>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
10042dd2:	46c0      	nop			@ (mov r8, r8)
10042dd4:	46bd      	mov	sp, r7
10042dd6:	bd80      	pop	{r7, pc}

10042dd8 <HAL_RADIO_MspInit>:
* This function configures the hardware resources used in this example
* @param hradio: RADIO handle pointer
* @retval None
*/
void HAL_RADIO_MspInit(RADIO_HandleTypeDef* hradio)
{
10042dd8:	b590      	push	{r4, r7, lr}
10042dda:	b089      	sub	sp, #36	@ 0x24
10042ddc:	af00      	add	r7, sp, #0
10042dde:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
10042de0:	2408      	movs	r4, #8
10042de2:	193b      	adds	r3, r7, r4
10042de4:	0018      	movs	r0, r3
10042de6:	2318      	movs	r3, #24
10042de8:	001a      	movs	r2, r3
10042dea:	2100      	movs	r1, #0
10042dec:	f006 f9d0 	bl	10049190 <memset>
  if(hradio->Instance==RADIO)
10042df0:	687b      	ldr	r3, [r7, #4]
10042df2:	681a      	ldr	r2, [r3, #0]
10042df4:	23c0      	movs	r3, #192	@ 0xc0
10042df6:	05db      	lsls	r3, r3, #23
10042df8:	429a      	cmp	r2, r3
10042dfa:	d12b      	bne.n	10042e54 <HAL_RADIO_MspInit+0x7c>

  /* USER CODE END RADIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RF;
10042dfc:	193b      	adds	r3, r7, r4
10042dfe:	2201      	movs	r2, #1
10042e00:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.RFClockSelection = RCC_RF_CLK_32M;
10042e02:	193b      	adds	r3, r7, r4
10042e04:	2202      	movs	r2, #2
10042e06:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
10042e08:	193b      	adds	r3, r7, r4
10042e0a:	0018      	movs	r0, r3
10042e0c:	f005 fbb4 	bl	10048578 <HAL_RCCEx_PeriphCLKConfig>
10042e10:	1e03      	subs	r3, r0, #0
10042e12:	d001      	beq.n	10042e18 <HAL_RADIO_MspInit+0x40>
    {
      Error_Handler();
10042e14:	f7ff ff2a 	bl	10042c6c <Error_Handler>
    }

    /* Peripheral clock enable */
    if (__HAL_RCC_RADIO_IS_CLK_DISABLED())
10042e18:	2001      	movs	r0, #1
10042e1a:	f7ff ff9d 	bl	10042d58 <LL_APB2_GRP1_IsEnabledClock>
10042e1e:	1e03      	subs	r3, r0, #0
10042e20:	d108      	bne.n	10042e34 <HAL_RADIO_MspInit+0x5c>
    {
      /* Radio reset */
      __HAL_RCC_RADIO_FORCE_RESET();
10042e22:	2001      	movs	r0, #1
10042e24:	f7ff ffac 	bl	10042d80 <LL_APB2_GRP1_ForceReset>
      __HAL_RCC_RADIO_RELEASE_RESET();
10042e28:	2001      	movs	r0, #1
10042e2a:	f7ff ffb9 	bl	10042da0 <LL_APB2_GRP1_ReleaseReset>

      /* Enable Radio peripheral clock */
      __HAL_RCC_RADIO_CLK_ENABLE();
10042e2e:	2001      	movs	r0, #1
10042e30:	f7ff ff7c 	bl	10042d2c <LL_APB2_GRP1_EnableClock>
    }

    /* RADIO interrupt Init */
    HAL_NVIC_SetPriority(RADIO_TXRX_IRQn, 0, 0);
10042e34:	2200      	movs	r2, #0
10042e36:	2100      	movs	r1, #0
10042e38:	2012      	movs	r0, #18
10042e3a:	f001 fcdb 	bl	100447f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RADIO_TXRX_IRQn);
10042e3e:	2012      	movs	r0, #18
10042e40:	f001 fced 	bl	1004481e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RADIO_TXRX_SEQ_IRQn, 0, 0);
10042e44:	2200      	movs	r2, #0
10042e46:	2100      	movs	r1, #0
10042e48:	2019      	movs	r0, #25
10042e4a:	f001 fcd3 	bl	100447f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RADIO_TXRX_SEQ_IRQn);
10042e4e:	2019      	movs	r0, #25
10042e50:	f001 fce5 	bl	1004481e <HAL_NVIC_EnableIRQ>

  /* USER CODE END RADIO_MspInit 1 */

  }

}
10042e54:	46c0      	nop			@ (mov r8, r8)
10042e56:	46bd      	mov	sp, r7
10042e58:	b009      	add	sp, #36	@ 0x24
10042e5a:	bd90      	pop	{r4, r7, pc}

10042e5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
10042e5c:	b590      	push	{r4, r7, lr}
10042e5e:	b089      	sub	sp, #36	@ 0x24
10042e60:	af00      	add	r7, sp, #0
10042e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
10042e64:	240c      	movs	r4, #12
10042e66:	193b      	adds	r3, r7, r4
10042e68:	0018      	movs	r0, r3
10042e6a:	2314      	movs	r3, #20
10042e6c:	001a      	movs	r2, r3
10042e6e:	2100      	movs	r1, #0
10042e70:	f006 f98e 	bl	10049190 <memset>
  if(hspi->Instance==SPI2)
10042e74:	687b      	ldr	r3, [r7, #4]
10042e76:	681b      	ldr	r3, [r3, #0]
10042e78:	4a14      	ldr	r2, [pc, #80]	@ (10042ecc <HAL_SPI_MspInit+0x70>)
10042e7a:	4293      	cmp	r3, r2
10042e7c:	d121      	bne.n	10042ec2 <HAL_SPI_MspInit+0x66>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
10042e7e:	2380      	movs	r3, #128	@ 0x80
10042e80:	015b      	lsls	r3, r3, #5
10042e82:	0018      	movs	r0, r3
10042e84:	f7ff ff3c 	bl	10042d00 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
10042e88:	2004      	movs	r0, #4
10042e8a:	f7ff ff0d 	bl	10042ca8 <LL_AHB1_GRP1_EnableClock>
    /**SPI2 GPIO Configuration
    PA5     ------> SPI2_SCK
    PA6     ------> SPI2_MOSI
    PA7     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
10042e8e:	0021      	movs	r1, r4
10042e90:	187b      	adds	r3, r7, r1
10042e92:	22e0      	movs	r2, #224	@ 0xe0
10042e94:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10042e96:	187b      	adds	r3, r7, r1
10042e98:	2202      	movs	r2, #2
10042e9a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
10042e9c:	187b      	adds	r3, r7, r1
10042e9e:	2200      	movs	r2, #0
10042ea0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10042ea2:	187b      	adds	r3, r7, r1
10042ea4:	2200      	movs	r2, #0
10042ea6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
10042ea8:	187b      	adds	r3, r7, r1
10042eaa:	2201      	movs	r2, #1
10042eac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
10042eae:	187a      	adds	r2, r7, r1
10042eb0:	2390      	movs	r3, #144	@ 0x90
10042eb2:	05db      	lsls	r3, r3, #23
10042eb4:	0011      	movs	r1, r2
10042eb6:	0018      	movs	r0, r3
10042eb8:	f001 fcce 	bl	10044858 <HAL_GPIO_Init>

    LL_PWR_SetNoPullA(LL_PWR_GPIO_BIT_5|LL_PWR_GPIO_BIT_6|LL_PWR_GPIO_BIT_7);
10042ebc:	20e0      	movs	r0, #224	@ 0xe0
10042ebe:	f7ff fedb 	bl	10042c78 <LL_PWR_SetNoPullA>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
10042ec2:	46c0      	nop			@ (mov r8, r8)
10042ec4:	46bd      	mov	sp, r7
10042ec6:	b009      	add	sp, #36	@ 0x24
10042ec8:	bd90      	pop	{r4, r7, pc}
10042eca:	46c0      	nop			@ (mov r8, r8)
10042ecc:	41003000 	.word	0x41003000

10042ed0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
10042ed0:	b590      	push	{r4, r7, lr}
10042ed2:	b089      	sub	sp, #36	@ 0x24
10042ed4:	af00      	add	r7, sp, #0
10042ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
10042ed8:	240c      	movs	r4, #12
10042eda:	193b      	adds	r3, r7, r4
10042edc:	0018      	movs	r0, r3
10042ede:	2314      	movs	r3, #20
10042ee0:	001a      	movs	r2, r3
10042ee2:	2100      	movs	r1, #0
10042ee4:	f006 f954 	bl	10049190 <memset>
  if(huart->Instance==USART1)
10042ee8:	687b      	ldr	r3, [r7, #4]
10042eea:	681b      	ldr	r3, [r3, #0]
10042eec:	4a15      	ldr	r2, [pc, #84]	@ (10042f44 <HAL_UART_MspInit+0x74>)
10042eee:	4293      	cmp	r3, r2
10042ef0:	d124      	bne.n	10042f3c <HAL_UART_MspInit+0x6c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
10042ef2:	2380      	movs	r3, #128	@ 0x80
10042ef4:	00db      	lsls	r3, r3, #3
10042ef6:	0018      	movs	r0, r3
10042ef8:	f7ff ff02 	bl	10042d00 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
10042efc:	2004      	movs	r0, #4
10042efe:	f7ff fed3 	bl	10042ca8 <LL_AHB1_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA8     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
10042f02:	193b      	adds	r3, r7, r4
10042f04:	22c0      	movs	r2, #192	@ 0xc0
10042f06:	0092      	lsls	r2, r2, #2
10042f08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10042f0a:	0021      	movs	r1, r4
10042f0c:	187b      	adds	r3, r7, r1
10042f0e:	2202      	movs	r2, #2
10042f10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
10042f12:	187b      	adds	r3, r7, r1
10042f14:	2200      	movs	r2, #0
10042f16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10042f18:	187b      	adds	r3, r7, r1
10042f1a:	2200      	movs	r2, #0
10042f1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
10042f1e:	187b      	adds	r3, r7, r1
10042f20:	2200      	movs	r2, #0
10042f22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
10042f24:	187a      	adds	r2, r7, r1
10042f26:	2390      	movs	r3, #144	@ 0x90
10042f28:	05db      	lsls	r3, r3, #23
10042f2a:	0011      	movs	r1, r2
10042f2c:	0018      	movs	r0, r3
10042f2e:	f001 fc93 	bl	10044858 <HAL_GPIO_Init>

    LL_PWR_SetNoPullA(LL_PWR_GPIO_BIT_9|LL_PWR_GPIO_BIT_8);
10042f32:	23c0      	movs	r3, #192	@ 0xc0
10042f34:	009b      	lsls	r3, r3, #2
10042f36:	0018      	movs	r0, r3
10042f38:	f7ff fe9e 	bl	10042c78 <LL_PWR_SetNoPullA>

  /* USER CODE END USART1_MspInit 1 */

  }

}
10042f3c:	46c0      	nop			@ (mov r8, r8)
10042f3e:	46bd      	mov	sp, r7
10042f40:	b009      	add	sp, #36	@ 0x24
10042f42:	bd90      	pop	{r4, r7, pc}
10042f44:	41004000 	.word	0x41004000

10042f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
10042f48:	b580      	push	{r7, lr}
10042f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
10042f4c:	46c0      	nop			@ (mov r8, r8)
10042f4e:	e7fd      	b.n	10042f4c <NMI_Handler+0x4>

10042f50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
10042f50:	b580      	push	{r7, lr}
10042f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
10042f54:	46c0      	nop			@ (mov r8, r8)
10042f56:	e7fd      	b.n	10042f54 <HardFault_Handler+0x4>

10042f58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
10042f58:	b580      	push	{r7, lr}
10042f5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
10042f5c:	46c0      	nop			@ (mov r8, r8)
10042f5e:	46bd      	mov	sp, r7
10042f60:	bd80      	pop	{r7, pc}

10042f62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
10042f62:	b580      	push	{r7, lr}
10042f64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
10042f66:	46c0      	nop			@ (mov r8, r8)
10042f68:	46bd      	mov	sp, r7
10042f6a:	bd80      	pop	{r7, pc}

10042f6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
10042f6c:	b580      	push	{r7, lr}
10042f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
10042f70:	f001 fb4a 	bl	10044608 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
10042f74:	46c0      	nop			@ (mov r8, r8)
10042f76:	46bd      	mov	sp, r7
10042f78:	bd80      	pop	{r7, pc}

10042f7a <RADIO_TIMER_CPU_WKUP_IRQHandler>:

/**
  * @brief This function handles RADIO_TIMER_CPU_WKUP global interrupt.
  */
void RADIO_TIMER_CPU_WKUP_IRQHandler(void)
{
10042f7a:	b580      	push	{r7, lr}
10042f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RADIO_TIMER_CPU_WKUP_IRQn 0 */

  /* USER CODE END RADIO_TIMER_CPU_WKUP_IRQn 0 */
  HAL_RADIO_TIMER_CPU_WKUP_IRQHandler();
10042f7e:	f004 fe8b 	bl	10047c98 <HAL_RADIO_TIMER_CPU_WKUP_IRQHandler>
  /* USER CODE BEGIN RADIO_TIMER_CPU_WKUP_IRQn 1 */

  /* USER CODE END RADIO_TIMER_CPU_WKUP_IRQn 1 */
}
10042f82:	46c0      	nop			@ (mov r8, r8)
10042f84:	46bd      	mov	sp, r7
10042f86:	bd80      	pop	{r7, pc}

10042f88 <RADIO_TIMER_TXRX_WKUP_IRQHandler>:

/**
  * @brief This function handles RADIO_TIMER_TXRX_WKUP global interrupt.
  */
void RADIO_TIMER_TXRX_WKUP_IRQHandler(void)
{
10042f88:	b580      	push	{r7, lr}
10042f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RADIO_TIMER_TXRX_WKUP_IRQn 0 */

  /* USER CODE END RADIO_TIMER_TXRX_WKUP_IRQn 0 */
  HAL_RADIO_TIMER_TXRX_WKUP_IRQHandler();
10042f8c:	f004 fe8d 	bl	10047caa <HAL_RADIO_TIMER_TXRX_WKUP_IRQHandler>
  /* USER CODE BEGIN RADIO_TIMER_TXRX_WKUP_IRQn 1 */

  /* USER CODE END RADIO_TIMER_TXRX_WKUP_IRQn 1 */
}
10042f90:	46c0      	nop			@ (mov r8, r8)
10042f92:	46bd      	mov	sp, r7
10042f94:	bd80      	pop	{r7, pc}

10042f96 <RADIO_TIMER_ERROR_IRQHandler>:

/**
  * @brief This function handles RADIO_TIMER_ERROR global interrupt.
  */
void RADIO_TIMER_ERROR_IRQHandler(void)
{
10042f96:	b580      	push	{r7, lr}
10042f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RADIO_TIMER_ERROR_IRQn 0 */

  /* USER CODE END RADIO_TIMER_ERROR_IRQn 0 */
  HAL_RADIO_TIMER_ERROR_IRQHandler();
10042f9a:	f004 fe8f 	bl	10047cbc <HAL_RADIO_TIMER_ERROR_IRQHandler>
  /* USER CODE BEGIN RADIO_TIMER_ERROR_IRQn 1 */

  /* USER CODE END RADIO_TIMER_ERROR_IRQn 1 */
}
10042f9e:	46c0      	nop			@ (mov r8, r8)
10042fa0:	46bd      	mov	sp, r7
10042fa2:	bd80      	pop	{r7, pc}

10042fa4 <RADIO_TXRX_IRQHandler>:

/**
  * @brief This function handles RADIO_TXRX global interrupt.
  */
void RADIO_TXRX_IRQHandler(void)
{
10042fa4:	b580      	push	{r7, lr}
10042fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RADIO_TXRX_IRQn 0 */

  /* USER CODE END RADIO_TXRX_IRQn 0 */
  HAL_RADIO_TXRX_IRQHandler();
10042fa8:	f003 f885 	bl	100460b6 <HAL_RADIO_TXRX_IRQHandler>
  /* USER CODE BEGIN RADIO_TXRX_IRQn 1 */

  /* USER CODE END RADIO_TXRX_IRQn 1 */
}
10042fac:	46c0      	nop			@ (mov r8, r8)
10042fae:	46bd      	mov	sp, r7
10042fb0:	bd80      	pop	{r7, pc}

10042fb2 <RADIO_TXRX_SEQ_IRQHandler>:

/**
  * @brief This function handles RADIO_TXRX_SEQ global interrupt.
  */
void RADIO_TXRX_SEQ_IRQHandler(void)
{
10042fb2:	b580      	push	{r7, lr}
10042fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RADIO_TXRX_SEQ_IRQn 0 */

  /* USER CODE END RADIO_TXRX_SEQ_IRQn 0 */
  HAL_RADIO_TXRX_SEQ_IRQHandler();
10042fb6:	f003 f8a5 	bl	10046104 <HAL_RADIO_TXRX_SEQ_IRQHandler>
  /* USER CODE BEGIN RADIO_TXRX_SEQ_IRQn 1 */

  /* USER CODE END RADIO_TXRX_SEQ_IRQn 1 */
}
10042fba:	46c0      	nop			@ (mov r8, r8)
10042fbc:	46bd      	mov	sp, r7
10042fbe:	bd80      	pop	{r7, pc}

10042fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10042fc0:	b590      	push	{r4, r7, lr}
10042fc2:	b083      	sub	sp, #12
10042fc4:	af00      	add	r7, sp, #0
10042fc6:	0002      	movs	r2, r0
10042fc8:	6039      	str	r1, [r7, #0]
10042fca:	1dfb      	adds	r3, r7, #7
10042fcc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10042fce:	1dfb      	adds	r3, r7, #7
10042fd0:	781b      	ldrb	r3, [r3, #0]
10042fd2:	2b7f      	cmp	r3, #127	@ 0x7f
10042fd4:	d828      	bhi.n	10043028 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10042fd6:	4a2f      	ldr	r2, [pc, #188]	@ (10043094 <__NVIC_SetPriority+0xd4>)
10042fd8:	1dfb      	adds	r3, r7, #7
10042fda:	781b      	ldrb	r3, [r3, #0]
10042fdc:	b25b      	sxtb	r3, r3
10042fde:	089b      	lsrs	r3, r3, #2
10042fe0:	33c0      	adds	r3, #192	@ 0xc0
10042fe2:	009b      	lsls	r3, r3, #2
10042fe4:	589b      	ldr	r3, [r3, r2]
10042fe6:	1dfa      	adds	r2, r7, #7
10042fe8:	7812      	ldrb	r2, [r2, #0]
10042fea:	0011      	movs	r1, r2
10042fec:	2203      	movs	r2, #3
10042fee:	400a      	ands	r2, r1
10042ff0:	00d2      	lsls	r2, r2, #3
10042ff2:	21ff      	movs	r1, #255	@ 0xff
10042ff4:	4091      	lsls	r1, r2
10042ff6:	000a      	movs	r2, r1
10042ff8:	43d2      	mvns	r2, r2
10042ffa:	401a      	ands	r2, r3
10042ffc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10042ffe:	683b      	ldr	r3, [r7, #0]
10043000:	019b      	lsls	r3, r3, #6
10043002:	22ff      	movs	r2, #255	@ 0xff
10043004:	401a      	ands	r2, r3
10043006:	1dfb      	adds	r3, r7, #7
10043008:	781b      	ldrb	r3, [r3, #0]
1004300a:	0018      	movs	r0, r3
1004300c:	2303      	movs	r3, #3
1004300e:	4003      	ands	r3, r0
10043010:	00db      	lsls	r3, r3, #3
10043012:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10043014:	481f      	ldr	r0, [pc, #124]	@ (10043094 <__NVIC_SetPriority+0xd4>)
10043016:	1dfb      	adds	r3, r7, #7
10043018:	781b      	ldrb	r3, [r3, #0]
1004301a:	b25b      	sxtb	r3, r3
1004301c:	089b      	lsrs	r3, r3, #2
1004301e:	430a      	orrs	r2, r1
10043020:	33c0      	adds	r3, #192	@ 0xc0
10043022:	009b      	lsls	r3, r3, #2
10043024:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10043026:	e031      	b.n	1004308c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10043028:	4a1b      	ldr	r2, [pc, #108]	@ (10043098 <__NVIC_SetPriority+0xd8>)
1004302a:	1dfb      	adds	r3, r7, #7
1004302c:	781b      	ldrb	r3, [r3, #0]
1004302e:	0019      	movs	r1, r3
10043030:	230f      	movs	r3, #15
10043032:	400b      	ands	r3, r1
10043034:	3b08      	subs	r3, #8
10043036:	089b      	lsrs	r3, r3, #2
10043038:	3306      	adds	r3, #6
1004303a:	009b      	lsls	r3, r3, #2
1004303c:	18d3      	adds	r3, r2, r3
1004303e:	3304      	adds	r3, #4
10043040:	681b      	ldr	r3, [r3, #0]
10043042:	1dfa      	adds	r2, r7, #7
10043044:	7812      	ldrb	r2, [r2, #0]
10043046:	0011      	movs	r1, r2
10043048:	2203      	movs	r2, #3
1004304a:	400a      	ands	r2, r1
1004304c:	00d2      	lsls	r2, r2, #3
1004304e:	21ff      	movs	r1, #255	@ 0xff
10043050:	4091      	lsls	r1, r2
10043052:	000a      	movs	r2, r1
10043054:	43d2      	mvns	r2, r2
10043056:	401a      	ands	r2, r3
10043058:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1004305a:	683b      	ldr	r3, [r7, #0]
1004305c:	019b      	lsls	r3, r3, #6
1004305e:	22ff      	movs	r2, #255	@ 0xff
10043060:	401a      	ands	r2, r3
10043062:	1dfb      	adds	r3, r7, #7
10043064:	781b      	ldrb	r3, [r3, #0]
10043066:	0018      	movs	r0, r3
10043068:	2303      	movs	r3, #3
1004306a:	4003      	ands	r3, r0
1004306c:	00db      	lsls	r3, r3, #3
1004306e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10043070:	4809      	ldr	r0, [pc, #36]	@ (10043098 <__NVIC_SetPriority+0xd8>)
10043072:	1dfb      	adds	r3, r7, #7
10043074:	781b      	ldrb	r3, [r3, #0]
10043076:	001c      	movs	r4, r3
10043078:	230f      	movs	r3, #15
1004307a:	4023      	ands	r3, r4
1004307c:	3b08      	subs	r3, #8
1004307e:	089b      	lsrs	r3, r3, #2
10043080:	430a      	orrs	r2, r1
10043082:	3306      	adds	r3, #6
10043084:	009b      	lsls	r3, r3, #2
10043086:	18c3      	adds	r3, r0, r3
10043088:	3304      	adds	r3, #4
1004308a:	601a      	str	r2, [r3, #0]
}
1004308c:	46c0      	nop			@ (mov r8, r8)
1004308e:	46bd      	mov	sp, r7
10043090:	b003      	add	sp, #12
10043092:	bd90      	pop	{r4, r7, pc}
10043094:	e000e100 	.word	0xe000e100
10043098:	e000ed00 	.word	0xe000ed00

1004309c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
1004309c:	b580      	push	{r7, lr}
1004309e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
100430a0:	f3bf 8f4f 	dsb	sy
}
100430a4:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
100430a6:	4b04      	ldr	r3, [pc, #16]	@ (100430b8 <__NVIC_SystemReset+0x1c>)
100430a8:	4a04      	ldr	r2, [pc, #16]	@ (100430bc <__NVIC_SystemReset+0x20>)
100430aa:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
100430ac:	f3bf 8f4f 	dsb	sy
}
100430b0:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
100430b2:	46c0      	nop			@ (mov r8, r8)
100430b4:	e7fd      	b.n	100430b2 <__NVIC_SystemReset+0x16>
100430b6:	46c0      	nop			@ (mov r8, r8)
100430b8:	e000ed00 	.word	0xe000ed00
100430bc:	05fa0004 	.word	0x05fa0004

100430c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
100430c0:	b590      	push	{r4, r7, lr}
100430c2:	b087      	sub	sp, #28
100430c4:	af00      	add	r7, sp, #0
  uint32_t lsiBw;
#endif
  uint8_t i;
  
  /* If the reset reason is a wakeup from power save restore the context */
  if ((RCC->CSR == 0) && ((PWR->SR1 != 0)||(PWR->SR3 != 0))) {
100430c6:	4a64      	ldr	r2, [pc, #400]	@ (10043258 <SystemInit+0x198>)
100430c8:	2394      	movs	r3, #148	@ 0x94
100430ca:	58d3      	ldr	r3, [r2, r3]
100430cc:	2b00      	cmp	r3, #0
100430ce:	d10e      	bne.n	100430ee <SystemInit+0x2e>
100430d0:	4b62      	ldr	r3, [pc, #392]	@ (1004325c <SystemInit+0x19c>)
100430d2:	691b      	ldr	r3, [r3, #16]
100430d4:	2b00      	cmp	r3, #0
100430d6:	d103      	bne.n	100430e0 <SystemInit+0x20>
100430d8:	4b60      	ldr	r3, [pc, #384]	@ (1004325c <SystemInit+0x19c>)
100430da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
100430dc:	2b00      	cmp	r3, #0
100430de:	d006      	beq.n	100430ee <SystemInit+0x2e>
    RAM_VR.WakeupFromSleepFlag = 1; /* A wakeup from power save occurred */
100430e0:	4b5f      	ldr	r3, [pc, #380]	@ (10043260 <SystemInit+0x1a0>)
100430e2:	2201      	movs	r2, #1
100430e4:	609a      	str	r2, [r3, #8]
    CPUcontextRestore();            /* Restore the context */
100430e6:	f000 f8ff 	bl	100432e8 <CPUcontextRestore>
    /* if the context restore worked properly, we should never return here */
    while(1) { 
      NVIC_SystemReset(); 
100430ea:	f7ff ffd7 	bl	1004309c <__NVIC_SystemReset>

  /* Configure the Vector Table location */
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#else
  SCB->VTOR = (uint32_t) (__vector_table);
100430ee:	4b5d      	ldr	r3, [pc, #372]	@ (10043264 <SystemInit+0x1a4>)
100430f0:	4a5d      	ldr	r2, [pc, #372]	@ (10043268 <SystemInit+0x1a8>)
100430f2:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */

  /* Store in RAM the AppBase information */
  RAM_VR.AppBase = (uint32_t) SCB->VTOR;
100430f4:	4b5b      	ldr	r3, [pc, #364]	@ (10043264 <SystemInit+0x1a4>)
100430f6:	689a      	ldr	r2, [r3, #8]
100430f8:	4b59      	ldr	r3, [pc, #356]	@ (10043260 <SystemInit+0x1a0>)
100430fa:	611a      	str	r2, [r3, #16]

  /* Enable all the RAM banks in retention during power save */
#if defined(PWR_CR2_RAMRET1)
  SET_BIT(PWR->CR2, PWR_CR2_RAMRET1);
100430fc:	4b57      	ldr	r3, [pc, #348]	@ (1004325c <SystemInit+0x19c>)
100430fe:	685a      	ldr	r2, [r3, #4]
10043100:	4b56      	ldr	r3, [pc, #344]	@ (1004325c <SystemInit+0x19c>)
10043102:	2120      	movs	r1, #32
10043104:	430a      	orrs	r2, r1
10043106:	605a      	str	r2, [r3, #4]
#endif /* PWR_CR2_RAMRET1 */
  
#if defined(PWR_CR2_RAMRET2)
  SET_BIT(PWR->CR2, PWR_CR2_RAMRET2);
10043108:	4b54      	ldr	r3, [pc, #336]	@ (1004325c <SystemInit+0x19c>)
1004310a:	685a      	ldr	r2, [r3, #4]
1004310c:	4b53      	ldr	r3, [pc, #332]	@ (1004325c <SystemInit+0x19c>)
1004310e:	2140      	movs	r1, #64	@ 0x40
10043110:	430a      	orrs	r2, r1
10043112:	605a      	str	r2, [r3, #4]
#endif /* PWR_CR2_RAMRET2 */
  
#if defined(PWR_CR2_RAMRET3)
  SET_BIT(PWR->CR2, PWR_CR2_RAMRET3);
10043114:	4b51      	ldr	r3, [pc, #324]	@ (1004325c <SystemInit+0x19c>)
10043116:	685a      	ldr	r2, [r3, #4]
10043118:	4b50      	ldr	r3, [pc, #320]	@ (1004325c <SystemInit+0x19c>)
1004311a:	2180      	movs	r1, #128	@ 0x80
1004311c:	430a      	orrs	r2, r1
1004311e:	605a      	str	r2, [r3, #4]
#endif /* PWR_CR2_GPIORET */
   
  /* SMPS setup */
  if ((CFG_HW_SMPS == SMPS_ON) || (CFG_HW_SMPS == SMPS_BYPAPSS))
  {
    while(READ_BIT(PWR->SR2, PWR_SR2_SMPSRDY) != PWR_SR2_SMPSRDY); // Wait until SMPS is ready
10043120:	46c0      	nop			@ (mov r8, r8)
10043122:	4b4e      	ldr	r3, [pc, #312]	@ (1004325c <SystemInit+0x19c>)
10043124:	695b      	ldr	r3, [r3, #20]
10043126:	2204      	movs	r2, #4
10043128:	4013      	ands	r3, r2
1004312a:	2b04      	cmp	r3, #4
1004312c:	d1f9      	bne.n	10043122 <SystemInit+0x62>
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSBOMSEL, (CFG_HW_SMPS_BOM<<PWR_CR5_SMPSBOMSEL_Pos)); // Configure the SMPS BOM
1004312e:	4b4b      	ldr	r3, [pc, #300]	@ (1004325c <SystemInit+0x19c>)
10043130:	69db      	ldr	r3, [r3, #28]
10043132:	2230      	movs	r2, #48	@ 0x30
10043134:	4393      	bics	r3, r2
10043136:	001a      	movs	r2, r3
10043138:	4b48      	ldr	r3, [pc, #288]	@ (1004325c <SystemInit+0x19c>)
1004313a:	2120      	movs	r1, #32
1004313c:	430a      	orrs	r2, r1
1004313e:	61da      	str	r2, [r3, #28]
  }
  if ((CFG_HW_SMPS == SMPS_ON) || (CFG_HW_SMPS == SMPS_OFF))
  {
    MODIFY_REG(PWR->CR5, PWR_CR5_NOSMPS, (CFG_HW_SMPS<<PWR_CR5_NOSMPS_Pos)); // SMPS ON/OFF Configuration
10043140:	4b46      	ldr	r3, [pc, #280]	@ (1004325c <SystemInit+0x19c>)
10043142:	69da      	ldr	r2, [r3, #28]
10043144:	4b45      	ldr	r3, [pc, #276]	@ (1004325c <SystemInit+0x19c>)
10043146:	4949      	ldr	r1, [pc, #292]	@ (1004326c <SystemInit+0x1ac>)
10043148:	400a      	ands	r2, r1
1004314a:	61da      	str	r2, [r3, #28]
  }
  else
  {
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSFBYP, (1<<PWR_CR5_SMPSFBYP_Pos)); // SMPS BYPASS Configuration
  }
  MODIFY_REG(PWR->CR5, PWR_CR5_SMPSLPOPEN, (CFG_HW_SMPS_LOW_POWER<<PWR_CR5_SMPSLPOPEN_Pos)); // SMPS configuration during power save
1004314c:	4b43      	ldr	r3, [pc, #268]	@ (1004325c <SystemInit+0x19c>)
1004314e:	69da      	ldr	r2, [r3, #28]
10043150:	4b42      	ldr	r3, [pc, #264]	@ (1004325c <SystemInit+0x19c>)
10043152:	2180      	movs	r1, #128	@ 0x80
10043154:	0049      	lsls	r1, r1, #1
10043156:	430a      	orrs	r2, r1
10043158:	61da      	str	r2, [r3, #28]
  
  /* If Trimming values from engineering in flash locations are not present load default values */
  if (*(volatile uint32_t*)VALIDITY_LOCATION != VALIDITY_TAG)
1004315a:	4b45      	ldr	r3, [pc, #276]	@ (10043270 <SystemInit+0x1b0>)
1004315c:	681b      	ldr	r3, [r3, #0]
1004315e:	4a45      	ldr	r2, [pc, #276]	@ (10043274 <SystemInit+0x1b4>)
10043160:	4293      	cmp	r3, r2
10043162:	d05b      	beq.n	1004321c <SystemInit+0x15c>
  {
#if defined(STM32WB06) || defined(STM32WB07)
    hsiCalib       = 0x1E;
10043164:	231e      	movs	r3, #30
10043166:	613b      	str	r3, [r7, #16]
    mainRegulator  = 0x08;
10043168:	2308      	movs	r3, #8
1004316a:	60fb      	str	r3, [r7, #12]
    smpsOutVoltage = 0x03;
1004316c:	2303      	movs	r3, #3
1004316e:	60bb      	str	r3, [r7, #8]
    lsiLpmu        = 0x08;
10043170:	2308      	movs	r3, #8
10043172:	607b      	str	r3, [r7, #4]

    /* Set Low Speed Internal oscillator LPMU trimming value. */
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_TRIM_LSI_LPMU, ((lsiLpmu << PWR_ENGTRIM_TRIM_LSI_LPMU_Pos) & PWR_ENGTRIM_TRIM_LSI_LPMU));
10043174:	4a39      	ldr	r2, [pc, #228]	@ (1004325c <SystemInit+0x19c>)
10043176:	2394      	movs	r3, #148	@ 0x94
10043178:	58d3      	ldr	r3, [r2, r3]
1004317a:	221e      	movs	r2, #30
1004317c:	4393      	bics	r3, r2
1004317e:	001a      	movs	r2, r3
10043180:	687b      	ldr	r3, [r7, #4]
10043182:	005b      	lsls	r3, r3, #1
10043184:	211e      	movs	r1, #30
10043186:	400b      	ands	r3, r1
10043188:	4934      	ldr	r1, [pc, #208]	@ (1004325c <SystemInit+0x19c>)
1004318a:	4313      	orrs	r3, r2
1004318c:	2294      	movs	r2, #148	@ 0x94
1004318e:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_TRIMLSILPMUEN);
10043190:	4a32      	ldr	r2, [pc, #200]	@ (1004325c <SystemInit+0x19c>)
10043192:	2394      	movs	r3, #148	@ 0x94
10043194:	58d3      	ldr	r3, [r2, r3]
10043196:	4931      	ldr	r1, [pc, #196]	@ (1004325c <SystemInit+0x19c>)
10043198:	2201      	movs	r2, #1
1004319a:	4313      	orrs	r3, r2
1004319c:	2294      	movs	r2, #148	@ 0x94
1004319e:	508b      	str	r3, [r1, r2]
    MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_LSISWBW, lsiBw << RCC_CSSWCR_LSISWBW_Pos);
    SET_BIT(RCC->CSSWCR, RCC_CSSWCR_LSISWTRIMEN);
#endif
    
    /* Set HSI Calibration Trimming value */
    MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_HSITRIMSW, hsiCalib << RCC_CSSWCR_HSITRIMSW_Pos);
100431a0:	4b2d      	ldr	r3, [pc, #180]	@ (10043258 <SystemInit+0x198>)
100431a2:	68db      	ldr	r3, [r3, #12]
100431a4:	4a34      	ldr	r2, [pc, #208]	@ (10043278 <SystemInit+0x1b8>)
100431a6:	4013      	ands	r3, r2
100431a8:	0019      	movs	r1, r3
100431aa:	693b      	ldr	r3, [r7, #16]
100431ac:	061a      	lsls	r2, r3, #24
100431ae:	4b2a      	ldr	r3, [pc, #168]	@ (10043258 <SystemInit+0x198>)
100431b0:	430a      	orrs	r2, r1
100431b2:	60da      	str	r2, [r3, #12]
    SET_BIT(RCC->CSSWCR, RCC_CSSWCR_HSISWTRIMEN);
100431b4:	4b28      	ldr	r3, [pc, #160]	@ (10043258 <SystemInit+0x198>)
100431b6:	68da      	ldr	r2, [r3, #12]
100431b8:	4b27      	ldr	r3, [pc, #156]	@ (10043258 <SystemInit+0x198>)
100431ba:	2180      	movs	r1, #128	@ 0x80
100431bc:	0409      	lsls	r1, r1, #16
100431be:	430a      	orrs	r2, r1
100431c0:	60da      	str	r2, [r3, #12]
              
    /* Set Main Regulator voltage Trimming value */ 
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_TRIM_MR, ((mainRegulator << PWR_ENGTRIM_TRIM_MR_Pos) & PWR_ENGTRIM_TRIM_MR));
100431c2:	4a26      	ldr	r2, [pc, #152]	@ (1004325c <SystemInit+0x19c>)
100431c4:	2394      	movs	r3, #148	@ 0x94
100431c6:	58d3      	ldr	r3, [r2, r3]
100431c8:	4a2c      	ldr	r2, [pc, #176]	@ (1004327c <SystemInit+0x1bc>)
100431ca:	401a      	ands	r2, r3
100431cc:	68fb      	ldr	r3, [r7, #12]
100431ce:	0199      	lsls	r1, r3, #6
100431d0:	23f0      	movs	r3, #240	@ 0xf0
100431d2:	009b      	lsls	r3, r3, #2
100431d4:	400b      	ands	r3, r1
100431d6:	4921      	ldr	r1, [pc, #132]	@ (1004325c <SystemInit+0x19c>)
100431d8:	4313      	orrs	r3, r2
100431da:	2294      	movs	r2, #148	@ 0x94
100431dc:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_TRIMMREN);
100431de:	4a1f      	ldr	r2, [pc, #124]	@ (1004325c <SystemInit+0x19c>)
100431e0:	2394      	movs	r3, #148	@ 0x94
100431e2:	58d3      	ldr	r3, [r2, r3]
100431e4:	491d      	ldr	r1, [pc, #116]	@ (1004325c <SystemInit+0x19c>)
100431e6:	2220      	movs	r2, #32
100431e8:	4313      	orrs	r3, r2
100431ea:	2294      	movs	r2, #148	@ 0x94
100431ec:	508b      	str	r3, [r1, r2]

    /* Set SMPS output voltage Trimming value */
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_SMPS_TRIM, ((smpsOutVoltage << PWR_ENGTRIM_SMPS_TRIM_Pos) & PWR_ENGTRIM_SMPS_TRIM));
100431ee:	4a1b      	ldr	r2, [pc, #108]	@ (1004325c <SystemInit+0x19c>)
100431f0:	2394      	movs	r3, #148	@ 0x94
100431f2:	58d3      	ldr	r3, [r2, r3]
100431f4:	4a22      	ldr	r2, [pc, #136]	@ (10043280 <SystemInit+0x1c0>)
100431f6:	401a      	ands	r2, r3
100431f8:	68bb      	ldr	r3, [r7, #8]
100431fa:	02d9      	lsls	r1, r3, #11
100431fc:	23e0      	movs	r3, #224	@ 0xe0
100431fe:	019b      	lsls	r3, r3, #6
10043200:	400b      	ands	r3, r1
10043202:	4916      	ldr	r1, [pc, #88]	@ (1004325c <SystemInit+0x19c>)
10043204:	4313      	orrs	r3, r2
10043206:	2294      	movs	r2, #148	@ 0x94
10043208:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_SMPSTRIMEN);    
1004320a:	4a14      	ldr	r2, [pc, #80]	@ (1004325c <SystemInit+0x19c>)
1004320c:	2394      	movs	r3, #148	@ 0x94
1004320e:	58d3      	ldr	r3, [r2, r3]
10043210:	4912      	ldr	r1, [pc, #72]	@ (1004325c <SystemInit+0x19c>)
10043212:	2280      	movs	r2, #128	@ 0x80
10043214:	00d2      	lsls	r2, r2, #3
10043216:	4313      	orrs	r3, r2
10043218:	2294      	movs	r2, #148	@ 0x94
1004321a:	508b      	str	r3, [r1, r2]
  }

  /* Set all the interrupt with low priprity */
  for (i=0; i<32; i++)
1004321c:	2317      	movs	r3, #23
1004321e:	18fb      	adds	r3, r7, r3
10043220:	2200      	movs	r2, #0
10043222:	701a      	strb	r2, [r3, #0]
10043224:	e00d      	b.n	10043242 <SystemInit+0x182>
  {
    NVIC_SetPriority((IRQn_Type)i, IRQ_LOW_PRIORITY);
10043226:	2417      	movs	r4, #23
10043228:	193b      	adds	r3, r7, r4
1004322a:	781b      	ldrb	r3, [r3, #0]
1004322c:	b25b      	sxtb	r3, r3
1004322e:	2103      	movs	r1, #3
10043230:	0018      	movs	r0, r3
10043232:	f7ff fec5 	bl	10042fc0 <__NVIC_SetPriority>
  for (i=0; i<32; i++)
10043236:	0021      	movs	r1, r4
10043238:	187b      	adds	r3, r7, r1
1004323a:	781a      	ldrb	r2, [r3, #0]
1004323c:	187b      	adds	r3, r7, r1
1004323e:	3201      	adds	r2, #1
10043240:	701a      	strb	r2, [r3, #0]
10043242:	2317      	movs	r3, #23
10043244:	18fb      	adds	r3, r7, r3
10043246:	781b      	ldrb	r3, [r3, #0]
10043248:	2b1f      	cmp	r3, #31
1004324a:	d9ec      	bls.n	10043226 <SystemInit+0x166>
  __ASM volatile ("cpsie i" : : : "memory");
1004324c:	b662      	cpsie	i
}
1004324e:	46c0      	nop			@ (mov r8, r8)
  }
  
  /* Enable all the irqs */
  __enable_irq();
}
10043250:	46c0      	nop			@ (mov r8, r8)
10043252:	46bd      	mov	sp, r7
10043254:	b007      	add	sp, #28
10043256:	bd90      	pop	{r4, r7, pc}
10043258:	48400000 	.word	0x48400000
1004325c:	48500000 	.word	0x48500000
10043260:	20000004 	.word	0x20000004
10043264:	e000ed00 	.word	0xe000ed00
10043268:	10040000 	.word	0x10040000
1004326c:	fffffbff 	.word	0xfffffbff
10043270:	10001ef8 	.word	0x10001ef8
10043274:	fcbceccc 	.word	0xfcbceccc
10043278:	c0ffffff 	.word	0xc0ffffff
1004327c:	fffffc3f 	.word	0xfffffc3f
10043280:	ffffc7ff 	.word	0xffffc7ff

10043284 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
10043284:	b580      	push	{r7, lr}
10043286:	b082      	sub	sp, #8
10043288:	af00      	add	r7, sp, #0
  uint8_t directHSE_enabled;
  uint8_t divPrescaler;

  /* Get SYSCLK source HSE or HSI+PLL64MHz */
  directHSE_enabled = (RCC->CFGR & RCC_CFGR_HSESEL) >> RCC_CFGR_HSESEL_Pos;
1004328a:	4b13      	ldr	r3, [pc, #76]	@ (100432d8 <SystemCoreClockUpdate+0x54>)
1004328c:	689b      	ldr	r3, [r3, #8]
1004328e:	085b      	lsrs	r3, r3, #1
10043290:	b2da      	uxtb	r2, r3
10043292:	1dfb      	adds	r3, r7, #7
10043294:	2101      	movs	r1, #1
10043296:	400a      	ands	r2, r1
10043298:	701a      	strb	r2, [r3, #0]

#if defined(STM32WB06) || defined(STM32WB07)
  /* Get the clock divider */
    divPrescaler = (RCC->CFGR & RCC_CFGR_CLKSYSDIV) >> RCC_CFGR_CLKSYSDIV_Pos;
1004329a:	4b0f      	ldr	r3, [pc, #60]	@ (100432d8 <SystemCoreClockUpdate+0x54>)
1004329c:	689b      	ldr	r3, [r3, #8]
1004329e:	095b      	lsrs	r3, r3, #5
100432a0:	b2da      	uxtb	r2, r3
100432a2:	1dbb      	adds	r3, r7, #6
100432a4:	2107      	movs	r1, #7
100432a6:	400a      	ands	r2, r1
100432a8:	701a      	strb	r2, [r3, #0]
#else
  /* Get the clock divider */
  divPrescaler = (RCC->CFGR & RCC_CFGR_CLKSYSDIV_STATUS) >> RCC_CFGR_CLKSYSDIV_STATUS_Pos;
#endif

  if (directHSE_enabled)
100432aa:	1dfb      	adds	r3, r7, #7
100432ac:	781b      	ldrb	r3, [r3, #0]
100432ae:	2b00      	cmp	r3, #0
100432b0:	d007      	beq.n	100432c2 <SystemCoreClockUpdate+0x3e>
  {
    SystemCoreClock = HSE_VALUE >> (divPrescaler - 1U);
100432b2:	1dbb      	adds	r3, r7, #6
100432b4:	781b      	ldrb	r3, [r3, #0]
100432b6:	3b01      	subs	r3, #1
100432b8:	4a08      	ldr	r2, [pc, #32]	@ (100432dc <SystemCoreClockUpdate+0x58>)
100432ba:	40da      	lsrs	r2, r3
100432bc:	4b08      	ldr	r3, [pc, #32]	@ (100432e0 <SystemCoreClockUpdate+0x5c>)
100432be:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SystemCoreClock = HSI_VALUE >> divPrescaler;
  }  
}
100432c0:	e005      	b.n	100432ce <SystemCoreClockUpdate+0x4a>
    SystemCoreClock = HSI_VALUE >> divPrescaler;
100432c2:	1dbb      	adds	r3, r7, #6
100432c4:	781b      	ldrb	r3, [r3, #0]
100432c6:	4a07      	ldr	r2, [pc, #28]	@ (100432e4 <SystemCoreClockUpdate+0x60>)
100432c8:	40da      	lsrs	r2, r3
100432ca:	4b05      	ldr	r3, [pc, #20]	@ (100432e0 <SystemCoreClockUpdate+0x5c>)
100432cc:	601a      	str	r2, [r3, #0]
}
100432ce:	46c0      	nop			@ (mov r8, r8)
100432d0:	46bd      	mov	sp, r7
100432d2:	b002      	add	sp, #8
100432d4:	bd80      	pop	{r7, pc}
100432d6:	46c0      	nop			@ (mov r8, r8)
100432d8:	48400000 	.word	0x48400000
100432dc:	01e84800 	.word	0x01e84800
100432e0:	20000650 	.word	0x20000650
100432e4:	03d09000 	.word	0x03d09000

100432e8 <CPUcontextRestore>:
  *         by popping it from the stack 
  * @param  None
  * @retval None
  */
__WEAK void CPUcontextRestore(void)
{
100432e8:	b580      	push	{r7, lr}
100432ea:	af00      	add	r7, sp, #0
}
100432ec:	46c0      	nop			@ (mov r8, r8)
100432ee:	46bd      	mov	sp, r7
100432f0:	bd80      	pop	{r7, pc}
	...

100432f4 <Reset_Handler>:

	.section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
100432f4:	4810      	ldr	r0, [pc, #64]	@ (10043338 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
100432f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
100432f8:	f7ff fee2 	bl	100430c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
100432fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
100432fe:	e003      	b.n	10043308 <LoopCopyDataInit>

10043300 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
10043300:	4b0e      	ldr	r3, [pc, #56]	@ (1004333c <LoopForever+0x6>)
  ldr  r3, [r3, r1]
10043302:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
10043304:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
10043306:	3104      	adds	r1, #4

10043308 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
10043308:	480d      	ldr	r0, [pc, #52]	@ (10043340 <LoopForever+0xa>)
  ldr  r3, =_edata
1004330a:	4b0e      	ldr	r3, [pc, #56]	@ (10043344 <LoopForever+0xe>)
  adds  r2, r0, r1
1004330c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
1004330e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
10043310:	d3f6      	bcc.n	10043300 <CopyDataInit>
  ldr  r2, =_sbss
10043312:	4a0d      	ldr	r2, [pc, #52]	@ (10043348 <LoopForever+0x12>)
  b  LoopFillZerobss
10043314:	e002      	b.n	1004331c <LoopFillZerobss>

10043316 <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
10043316:	2300      	movs	r3, #0
  str  r3, [r2]
10043318:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
1004331a:	3204      	adds	r2, #4

1004331c <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
1004331c:	4b0b      	ldr	r3, [pc, #44]	@ (1004334c <LoopForever+0x16>)
  cmp  r2, r3
1004331e:	429a      	cmp	r2, r3
  bcc  FillZerobss
10043320:	d3f9      	bcc.n	10043316 <FillZerobss>
  ldr  r2, =_sbssblue
10043322:	4a0b      	ldr	r2, [pc, #44]	@ (10043350 <LoopForever+0x1a>)
  b  LoopFillZeroBlueRam
10043324:	e002      	b.n	1004332c <LoopFillZeroBlueRam>

10043326 <FillZerobssram>:


FillZerobssram:
  movs  r3, #0
10043326:	2300      	movs	r3, #0
  str  r3, [r2]
10043328:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
1004332a:	3204      	adds	r2, #4

1004332c <LoopFillZeroBlueRam>:

LoopFillZeroBlueRam:
  ldr  r3, = _ebssblue
1004332c:	4b09      	ldr	r3, [pc, #36]	@ (10043354 <LoopForever+0x1e>)
  cmp  r2, r3
1004332e:	429a      	cmp	r2, r3
  bcc  FillZerobssram
10043330:	d3f9      	bcc.n	10043326 <FillZerobssram>

/* Call the application's entry point.*/
  bl  main
10043332:	f7ff f99b 	bl	1004266c <main>

10043336 <LoopForever>:

LoopForever:
    b LoopForever
10043336:	e7fe      	b.n	10043336 <LoopForever>
   ldr   r0, =_estack
10043338:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
1004333c:	10049220 	.word	0x10049220
  ldr  r0, =_sdata
10043340:	20000638 	.word	0x20000638
  ldr  r3, =_edata
10043344:	200006a8 	.word	0x200006a8
  ldr  r2, =_sbss
10043348:	2000017c 	.word	0x2000017c
  ldr  r3, = _ebss
1004334c:	20000638 	.word	0x20000638
  ldr  r2, =_sbssblue
10043350:	200000c0 	.word	0x200000c0
  ldr  r3, = _ebssblue
10043354:	2000017c 	.word	0x2000017c

10043358 <ADC_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
10043358:	e7fe      	b.n	10043358 <ADC_IRQHandler>
	...

1004335c <DW1000_read_reg>:
/*!<
 * LL functions
 * */

static inline void DW1000_read_reg(DW1000_t *dw1000, uint32_t reg,
		uint16_t offset, uint8_t *buffer, uint32_t size) {
1004335c:	b580      	push	{r7, lr}
1004335e:	b084      	sub	sp, #16
10043360:	af00      	add	r7, sp, #0
10043362:	60f8      	str	r0, [r7, #12]
10043364:	60b9      	str	r1, [r7, #8]
10043366:	603b      	str	r3, [r7, #0]
10043368:	1dbb      	adds	r3, r7, #6
1004336a:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
1004336c:	b672      	cpsid	i
}
1004336e:	46c0      	nop			@ (mov r8, r8)
	__disable_irq();
	reg &= 0x3FU;
10043370:	68bb      	ldr	r3, [r7, #8]
10043372:	223f      	movs	r2, #63	@ 0x3f
10043374:	4013      	ands	r3, r2
10043376:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(dw1000->NSS_port, dw1000->NSS_pin, 0);
10043378:	68fb      	ldr	r3, [r7, #12]
1004337a:	6858      	ldr	r0, [r3, #4]
1004337c:	68fb      	ldr	r3, [r7, #12]
1004337e:	899b      	ldrh	r3, [r3, #12]
10043380:	2200      	movs	r2, #0
10043382:	0019      	movs	r1, r3
10043384:	f001 fc11 	bl	10044baa <HAL_GPIO_WritePin>
	if (offset & 0xFF00) {
10043388:	1dbb      	adds	r3, r7, #6
1004338a:	881a      	ldrh	r2, [r3, #0]
1004338c:	23ff      	movs	r3, #255	@ 0xff
1004338e:	021b      	lsls	r3, r3, #8
10043390:	4013      	ands	r3, r2
10043392:	d010      	beq.n	100433b6 <DW1000_read_reg+0x5a>
		reg |= 0x8040U | (offset << 8);
10043394:	1dbb      	adds	r3, r7, #6
10043396:	881b      	ldrh	r3, [r3, #0]
10043398:	021a      	lsls	r2, r3, #8
1004339a:	68bb      	ldr	r3, [r7, #8]
1004339c:	4313      	orrs	r3, r2
1004339e:	4a1f      	ldr	r2, [pc, #124]	@ (1004341c <DW1000_read_reg+0xc0>)
100433a0:	4313      	orrs	r3, r2
100433a2:	60bb      	str	r3, [r7, #8]
		SPI_write8(dw1000->spi, (void*) &reg, 3, DW1000_TIMEOUT);
100433a4:	68fb      	ldr	r3, [r7, #12]
100433a6:	6818      	ldr	r0, [r3, #0]
100433a8:	2308      	movs	r3, #8
100433aa:	18f9      	adds	r1, r7, r3
100433ac:	230a      	movs	r3, #10
100433ae:	2203      	movs	r2, #3
100433b0:	f000 ff9c 	bl	100442ec <SPI_write8>
100433b4:	e01c      	b.n	100433f0 <DW1000_read_reg+0x94>
	} else if (offset) {
100433b6:	1dbb      	adds	r3, r7, #6
100433b8:	881b      	ldrh	r3, [r3, #0]
100433ba:	2b00      	cmp	r3, #0
100433bc:	d010      	beq.n	100433e0 <DW1000_read_reg+0x84>
		reg |= 0x40U | (offset << 8);
100433be:	1dbb      	adds	r3, r7, #6
100433c0:	881b      	ldrh	r3, [r3, #0]
100433c2:	021a      	lsls	r2, r3, #8
100433c4:	68bb      	ldr	r3, [r7, #8]
100433c6:	4313      	orrs	r3, r2
100433c8:	2240      	movs	r2, #64	@ 0x40
100433ca:	4313      	orrs	r3, r2
100433cc:	60bb      	str	r3, [r7, #8]
		SPI_write8(dw1000->spi, (void*) &reg, 2, DW1000_TIMEOUT);
100433ce:	68fb      	ldr	r3, [r7, #12]
100433d0:	6818      	ldr	r0, [r3, #0]
100433d2:	2308      	movs	r3, #8
100433d4:	18f9      	adds	r1, r7, r3
100433d6:	230a      	movs	r3, #10
100433d8:	2202      	movs	r2, #2
100433da:	f000 ff87 	bl	100442ec <SPI_write8>
100433de:	e007      	b.n	100433f0 <DW1000_read_reg+0x94>
	} else {
		SPI_write8(dw1000->spi, (void*) &reg, 1, DW1000_TIMEOUT);
100433e0:	68fb      	ldr	r3, [r7, #12]
100433e2:	6818      	ldr	r0, [r3, #0]
100433e4:	2308      	movs	r3, #8
100433e6:	18f9      	adds	r1, r7, r3
100433e8:	230a      	movs	r3, #10
100433ea:	2201      	movs	r2, #1
100433ec:	f000 ff7e 	bl	100442ec <SPI_write8>
	}
	SPI_read8(dw1000->spi, buffer, size, DW1000_TIMEOUT);
100433f0:	68fb      	ldr	r3, [r7, #12]
100433f2:	6818      	ldr	r0, [r3, #0]
100433f4:	69ba      	ldr	r2, [r7, #24]
100433f6:	6839      	ldr	r1, [r7, #0]
100433f8:	230a      	movs	r3, #10
100433fa:	f000 fff3 	bl	100443e4 <SPI_read8>
	HAL_GPIO_WritePin(dw1000->NSS_port, dw1000->NSS_pin, 1);
100433fe:	68fb      	ldr	r3, [r7, #12]
10043400:	6858      	ldr	r0, [r3, #4]
10043402:	68fb      	ldr	r3, [r7, #12]
10043404:	899b      	ldrh	r3, [r3, #12]
10043406:	2201      	movs	r2, #1
10043408:	0019      	movs	r1, r3
1004340a:	f001 fbce 	bl	10044baa <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
1004340e:	b662      	cpsie	i
}
10043410:	46c0      	nop			@ (mov r8, r8)
	__enable_irq();
}
10043412:	46c0      	nop			@ (mov r8, r8)
10043414:	46bd      	mov	sp, r7
10043416:	b004      	add	sp, #16
10043418:	bd80      	pop	{r7, pc}
1004341a:	46c0      	nop			@ (mov r8, r8)
1004341c:	00008040 	.word	0x00008040

10043420 <DW1000_write_reg>:

static inline void DW1000_write_reg(DW1000_t *dw1000, uint32_t reg,
		uint16_t offset, uint8_t *buffer, uint32_t size) {
10043420:	b580      	push	{r7, lr}
10043422:	b084      	sub	sp, #16
10043424:	af00      	add	r7, sp, #0
10043426:	60f8      	str	r0, [r7, #12]
10043428:	60b9      	str	r1, [r7, #8]
1004342a:	603b      	str	r3, [r7, #0]
1004342c:	1dbb      	adds	r3, r7, #6
1004342e:	801a      	strh	r2, [r3, #0]
	reg = (reg & 0x3FU) | 0x80;
10043430:	68bb      	ldr	r3, [r7, #8]
10043432:	223f      	movs	r2, #63	@ 0x3f
10043434:	4013      	ands	r3, r2
10043436:	2280      	movs	r2, #128	@ 0x80
10043438:	4313      	orrs	r3, r2
1004343a:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(dw1000->NSS_port, dw1000->NSS_pin, 0);
1004343c:	68fb      	ldr	r3, [r7, #12]
1004343e:	6858      	ldr	r0, [r3, #4]
10043440:	68fb      	ldr	r3, [r7, #12]
10043442:	899b      	ldrh	r3, [r3, #12]
10043444:	2200      	movs	r2, #0
10043446:	0019      	movs	r1, r3
10043448:	f001 fbaf 	bl	10044baa <HAL_GPIO_WritePin>
	if (offset & 0xFF00) {
1004344c:	1dbb      	adds	r3, r7, #6
1004344e:	881a      	ldrh	r2, [r3, #0]
10043450:	23ff      	movs	r3, #255	@ 0xff
10043452:	021b      	lsls	r3, r3, #8
10043454:	4013      	ands	r3, r2
10043456:	d010      	beq.n	1004347a <DW1000_write_reg+0x5a>
		reg |= 0x8040U | (offset << 8);
10043458:	1dbb      	adds	r3, r7, #6
1004345a:	881b      	ldrh	r3, [r3, #0]
1004345c:	021a      	lsls	r2, r3, #8
1004345e:	68bb      	ldr	r3, [r7, #8]
10043460:	4313      	orrs	r3, r2
10043462:	4a1e      	ldr	r2, [pc, #120]	@ (100434dc <DW1000_write_reg+0xbc>)
10043464:	4313      	orrs	r3, r2
10043466:	60bb      	str	r3, [r7, #8]
		SPI_write8(dw1000->spi, (void*) &reg, 3, DW1000_TIMEOUT);
10043468:	68fb      	ldr	r3, [r7, #12]
1004346a:	6818      	ldr	r0, [r3, #0]
1004346c:	2308      	movs	r3, #8
1004346e:	18f9      	adds	r1, r7, r3
10043470:	230a      	movs	r3, #10
10043472:	2203      	movs	r2, #3
10043474:	f000 ff3a 	bl	100442ec <SPI_write8>
10043478:	e01c      	b.n	100434b4 <DW1000_write_reg+0x94>
	} else if (offset) {
1004347a:	1dbb      	adds	r3, r7, #6
1004347c:	881b      	ldrh	r3, [r3, #0]
1004347e:	2b00      	cmp	r3, #0
10043480:	d010      	beq.n	100434a4 <DW1000_write_reg+0x84>
		reg |= 0x40U | (offset << 8);
10043482:	1dbb      	adds	r3, r7, #6
10043484:	881b      	ldrh	r3, [r3, #0]
10043486:	021a      	lsls	r2, r3, #8
10043488:	68bb      	ldr	r3, [r7, #8]
1004348a:	4313      	orrs	r3, r2
1004348c:	2240      	movs	r2, #64	@ 0x40
1004348e:	4313      	orrs	r3, r2
10043490:	60bb      	str	r3, [r7, #8]
		SPI_write8(dw1000->spi, (void*) &reg, 2, DW1000_TIMEOUT);
10043492:	68fb      	ldr	r3, [r7, #12]
10043494:	6818      	ldr	r0, [r3, #0]
10043496:	2308      	movs	r3, #8
10043498:	18f9      	adds	r1, r7, r3
1004349a:	230a      	movs	r3, #10
1004349c:	2202      	movs	r2, #2
1004349e:	f000 ff25 	bl	100442ec <SPI_write8>
100434a2:	e007      	b.n	100434b4 <DW1000_write_reg+0x94>
	} else {
		SPI_write8(dw1000->spi, (void*) &reg, 1, DW1000_TIMEOUT);
100434a4:	68fb      	ldr	r3, [r7, #12]
100434a6:	6818      	ldr	r0, [r3, #0]
100434a8:	2308      	movs	r3, #8
100434aa:	18f9      	adds	r1, r7, r3
100434ac:	230a      	movs	r3, #10
100434ae:	2201      	movs	r2, #1
100434b0:	f000 ff1c 	bl	100442ec <SPI_write8>
	}
	SPI_write8(dw1000->spi, buffer, size, DW1000_TIMEOUT);
100434b4:	68fb      	ldr	r3, [r7, #12]
100434b6:	6818      	ldr	r0, [r3, #0]
100434b8:	69ba      	ldr	r2, [r7, #24]
100434ba:	6839      	ldr	r1, [r7, #0]
100434bc:	230a      	movs	r3, #10
100434be:	f000 ff15 	bl	100442ec <SPI_write8>
	HAL_GPIO_WritePin(dw1000->NSS_port, dw1000->NSS_pin, 1);
100434c2:	68fb      	ldr	r3, [r7, #12]
100434c4:	6858      	ldr	r0, [r3, #4]
100434c6:	68fb      	ldr	r3, [r7, #12]
100434c8:	899b      	ldrh	r3, [r3, #12]
100434ca:	2201      	movs	r2, #1
100434cc:	0019      	movs	r1, r3
100434ce:	f001 fb6c 	bl	10044baa <HAL_GPIO_WritePin>
}
100434d2:	46c0      	nop			@ (mov r8, r8)
100434d4:	46bd      	mov	sp, r7
100434d6:	b004      	add	sp, #16
100434d8:	bd80      	pop	{r7, pc}
100434da:	46c0      	nop			@ (mov r8, r8)
100434dc:	00008040 	.word	0x00008040

100434e0 <DW1000_init>:

/*!<
 * functions
 * */
void DW1000_init(DW1000_t *dw1000) {
100434e0:	b590      	push	{r4, r7, lr}
100434e2:	b087      	sub	sp, #28
100434e4:	af02      	add	r7, sp, #8
100434e6:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	// reset
	HAL_GPIO_WritePin(dw1000->NRST_port, dw1000->NRST_pin, 0);
100434e8:	687b      	ldr	r3, [r7, #4]
100434ea:	6898      	ldr	r0, [r3, #8]
100434ec:	687b      	ldr	r3, [r7, #4]
100434ee:	89db      	ldrh	r3, [r3, #14]
100434f0:	2200      	movs	r2, #0
100434f2:	0019      	movs	r1, r3
100434f4:	f001 fb59 	bl	10044baa <HAL_GPIO_WritePin>
	HAL_Delay(1);
100434f8:	2001      	movs	r0, #1
100434fa:	f001 f8ab 	bl	10044654 <HAL_Delay>

	HAL_GPIO_WritePin(dw1000->NRST_port, dw1000->NRST_pin, 1);
100434fe:	687b      	ldr	r3, [r7, #4]
10043500:	6898      	ldr	r0, [r3, #8]
10043502:	687b      	ldr	r3, [r7, #4]
10043504:	89db      	ldrh	r3, [r3, #14]
10043506:	2201      	movs	r2, #1
10043508:	0019      	movs	r1, r3
1004350a:	f001 fb4e 	bl	10044baa <HAL_GPIO_WritePin>

	// check devid
	DW1000_read_reg(dw1000, DEV_ID_ID, 0, (void*) &tmp, 4);
1004350e:	230c      	movs	r3, #12
10043510:	18fb      	adds	r3, r7, r3
10043512:	6878      	ldr	r0, [r7, #4]
10043514:	2204      	movs	r2, #4
10043516:	9200      	str	r2, [sp, #0]
10043518:	2200      	movs	r2, #0
1004351a:	2100      	movs	r1, #0
1004351c:	f7ff ff1e 	bl	1004335c <DW1000_read_reg>
	if (tmp != 0xDECA0130UL) {
10043520:	68fb      	ldr	r3, [r7, #12]
10043522:	4a9c      	ldr	r2, [pc, #624]	@ (10043794 <DW1000_init+0x2b4>)
10043524:	4293      	cmp	r3, r2
10043526:	d001      	beq.n	1004352c <DW1000_init+0x4c>
		for (;;)
10043528:	46c0      	nop			@ (mov r8, r8)
1004352a:	e7fd      	b.n	10043528 <DW1000_init+0x48>
			;
	}

	// enable clock
	DW1000_read_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*) &tmp, 2);
1004352c:	240c      	movs	r4, #12
1004352e:	193b      	adds	r3, r7, r4
10043530:	6878      	ldr	r0, [r7, #4]
10043532:	2202      	movs	r2, #2
10043534:	9200      	str	r2, [sp, #0]
10043536:	2200      	movs	r2, #0
10043538:	2136      	movs	r1, #54	@ 0x36
1004353a:	f7ff ff0f 	bl	1004335c <DW1000_read_reg>
	tmp &= 0xFFFCU;	// reset sys_clk select
1004353e:	68fb      	ldr	r3, [r7, #12]
10043540:	4a95      	ldr	r2, [pc, #596]	@ (10043798 <DW1000_init+0x2b8>)
10043542:	4013      	ands	r3, r2
10043544:	60fb      	str	r3, [r7, #12]
	tmp |= 0x0001U;	// select XTI as sys_clk
10043546:	68fb      	ldr	r3, [r7, #12]
10043548:	2201      	movs	r2, #1
1004354a:	4313      	orrs	r3, r2
1004354c:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*) &tmp, 2);
1004354e:	193b      	adds	r3, r7, r4
10043550:	6878      	ldr	r0, [r7, #4]
10043552:	2202      	movs	r2, #2
10043554:	9200      	str	r2, [sp, #0]
10043556:	2200      	movs	r2, #0
10043558:	2136      	movs	r1, #54	@ 0x36
1004355a:	f7ff ff61 	bl	10043420 <DW1000_write_reg>

	tmp = PMSC_CTRL1_PKTSEQ_DISABLE;
1004355e:	2300      	movs	r3, #0
10043560:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL1_OFFSET, (void*) &tmp, 2); // Disable PMSC ctrl of RF and RX clk blocks
10043562:	193b      	adds	r3, r7, r4
10043564:	6878      	ldr	r0, [r7, #4]
10043566:	2202      	movs	r2, #2
10043568:	9200      	str	r2, [sp, #0]
1004356a:	2204      	movs	r2, #4
1004356c:	2136      	movs	r1, #54	@ 0x36
1004356e:	f7ff ff57 	bl	10043420 <DW1000_write_reg>

	// Clear any AON auto download bits (as reset will trigger AON download)
	tmp = 0x00;
10043572:	2300      	movs	r3, #0
10043574:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, AON_ID, AON_WCFG_OFFSET, (void*) &tmp, 2);
10043576:	193b      	adds	r3, r7, r4
10043578:	6878      	ldr	r0, [r7, #4]
1004357a:	2202      	movs	r2, #2
1004357c:	9200      	str	r2, [sp, #0]
1004357e:	2200      	movs	r2, #0
10043580:	212c      	movs	r1, #44	@ 0x2c
10043582:	f7ff ff4d 	bl	10043420 <DW1000_write_reg>
	// Clear the wake-up configuration
	DW1000_write_reg(dw1000, AON_ID, AON_CFG0_OFFSET, (void*) &tmp, 1);
10043586:	193b      	adds	r3, r7, r4
10043588:	6878      	ldr	r0, [r7, #4]
1004358a:	2201      	movs	r2, #1
1004358c:	9200      	str	r2, [sp, #0]
1004358e:	2206      	movs	r2, #6
10043590:	212c      	movs	r1, #44	@ 0x2c
10043592:	f7ff ff45 	bl	10043420 <DW1000_write_reg>
	// Upload the new configuration
	DW1000_write_reg(dw1000, AON_ID, AON_CTRL_OFFSET, (void*) &tmp, 1); // Clear the register
10043596:	193b      	adds	r3, r7, r4
10043598:	6878      	ldr	r0, [r7, #4]
1004359a:	2201      	movs	r2, #1
1004359c:	9200      	str	r2, [sp, #0]
1004359e:	2202      	movs	r2, #2
100435a0:	212c      	movs	r1, #44	@ 0x2c
100435a2:	f7ff ff3d 	bl	10043420 <DW1000_write_reg>
	tmp = AON_CTRL_SAVE;
100435a6:	2302      	movs	r3, #2
100435a8:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, AON_ID, AON_CTRL_OFFSET, (void*) &tmp, 1);
100435aa:	193b      	adds	r3, r7, r4
100435ac:	6878      	ldr	r0, [r7, #4]
100435ae:	2201      	movs	r2, #1
100435b0:	9200      	str	r2, [sp, #0]
100435b2:	2202      	movs	r2, #2
100435b4:	212c      	movs	r1, #44	@ 0x2c
100435b6:	f7ff ff33 	bl	10043420 <DW1000_write_reg>

	// Reset HIF, TX, RX and PMSC (set the reset bits)
	tmp = PMSC_CTRL0_RESET_ALL;
100435ba:	2300      	movs	r3, #0
100435bc:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, (void*) &tmp,
100435be:	193b      	adds	r3, r7, r4
100435c0:	6878      	ldr	r0, [r7, #4]
100435c2:	2201      	movs	r2, #1
100435c4:	9200      	str	r2, [sp, #0]
100435c6:	2203      	movs	r2, #3
100435c8:	2136      	movs	r1, #54	@ 0x36
100435ca:	f7ff ff29 	bl	10043420 <DW1000_write_reg>
			1);

	// DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
	// Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
	HAL_Delay(1);
100435ce:	2001      	movs	r0, #1
100435d0:	f001 f840 	bl	10044654 <HAL_Delay>

	// Clear the reset bits
	tmp = PMSC_CTRL0_RESET_CLEAR;
100435d4:	23f0      	movs	r3, #240	@ 0xf0
100435d6:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, (void*) &tmp,
100435d8:	193b      	adds	r3, r7, r4
100435da:	6878      	ldr	r0, [r7, #4]
100435dc:	2201      	movs	r2, #1
100435de:	9200      	str	r2, [sp, #0]
100435e0:	2203      	movs	r2, #3
100435e2:	2136      	movs	r1, #54	@ 0x36
100435e4:	f7ff ff1c 	bl	10043420 <DW1000_write_reg>
			1);

	// enable clock
	DW1000_read_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*) &tmp, 2);
100435e8:	193b      	adds	r3, r7, r4
100435ea:	6878      	ldr	r0, [r7, #4]
100435ec:	2202      	movs	r2, #2
100435ee:	9200      	str	r2, [sp, #0]
100435f0:	2200      	movs	r2, #0
100435f2:	2136      	movs	r1, #54	@ 0x36
100435f4:	f7ff feb2 	bl	1004335c <DW1000_read_reg>
	tmp &= 0xFFFCU;	// reset sys_clk select
100435f8:	68fb      	ldr	r3, [r7, #12]
100435fa:	4a67      	ldr	r2, [pc, #412]	@ (10043798 <DW1000_init+0x2b8>)
100435fc:	4013      	ands	r3, r2
100435fe:	60fb      	str	r3, [r7, #12]
	tmp |= 0x0001U;	// select XTI as sys_clk
10043600:	68fb      	ldr	r3, [r7, #12]
10043602:	2201      	movs	r2, #1
10043604:	4313      	orrs	r3, r2
10043606:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*) &tmp, 2);
10043608:	193b      	adds	r3, r7, r4
1004360a:	6878      	ldr	r0, [r7, #4]
1004360c:	2202      	movs	r2, #2
1004360e:	9200      	str	r2, [sp, #0]
10043610:	2200      	movs	r2, #0
10043612:	2136      	movs	r1, #54	@ 0x36
10043614:	f7ff ff04 	bl	10043420 <DW1000_write_reg>

	// configure the CPLL lock detect
	tmp = EC_CTRL_PLLLCK;
10043618:	2304      	movs	r3, #4
1004361a:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, EXT_SYNC_ID, EC_CTRL_OFFSET, (void*) &tmp, 1);
1004361c:	193b      	adds	r3, r7, r4
1004361e:	6878      	ldr	r0, [r7, #4]
10043620:	2201      	movs	r2, #1
10043622:	9200      	str	r2, [sp, #0]
10043624:	2200      	movs	r2, #0
10043626:	2124      	movs	r1, #36	@ 0x24
10043628:	f7ff fefa 	bl	10043420 <DW1000_write_reg>

	// LDO tune config
	// Write the address
	tmp = LDOTUNE_ADDRESS;
1004362c:	2304      	movs	r3, #4
1004362e:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, OTP_IF_ID, OTP_ADDR, (void*) &tmp, 2);
10043630:	193b      	adds	r3, r7, r4
10043632:	6878      	ldr	r0, [r7, #4]
10043634:	2202      	movs	r2, #2
10043636:	9200      	str	r2, [sp, #0]
10043638:	2204      	movs	r2, #4
1004363a:	212d      	movs	r1, #45	@ 0x2d
1004363c:	f7ff fef0 	bl	10043420 <DW1000_write_reg>

	// Perform OTP Read - Manual read mode has to be set
	tmp = OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN;
10043640:	2303      	movs	r3, #3
10043642:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, OTP_IF_ID, OTP_CTRL, (void*) &tmp, 1);
10043644:	193b      	adds	r3, r7, r4
10043646:	6878      	ldr	r0, [r7, #4]
10043648:	2201      	movs	r2, #1
1004364a:	9200      	str	r2, [sp, #0]
1004364c:	2206      	movs	r2, #6
1004364e:	212d      	movs	r1, #45	@ 0x2d
10043650:	f7ff fee6 	bl	10043420 <DW1000_write_reg>
	tmp = 0;
10043654:	2300      	movs	r3, #0
10043656:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, OTP_IF_ID, OTP_CTRL, (void*) &tmp, 1);
10043658:	193b      	adds	r3, r7, r4
1004365a:	6878      	ldr	r0, [r7, #4]
1004365c:	2201      	movs	r2, #1
1004365e:	9200      	str	r2, [sp, #0]
10043660:	2206      	movs	r2, #6
10043662:	212d      	movs	r1, #45	@ 0x2d
10043664:	f7ff fedc 	bl	10043420 <DW1000_write_reg>
	DW1000_read_reg(dw1000, OTP_IF_ID, OTP_RDAT, (void*) &tmp, 4);
10043668:	193b      	adds	r3, r7, r4
1004366a:	6878      	ldr	r0, [r7, #4]
1004366c:	2204      	movs	r2, #4
1004366e:	9200      	str	r2, [sp, #0]
10043670:	220a      	movs	r2, #10
10043672:	212d      	movs	r1, #45	@ 0x2d
10043674:	f7ff fe72 	bl	1004335c <DW1000_read_reg>
	if ((tmp & 0xFF) != 0) {
10043678:	68fb      	ldr	r3, [r7, #12]
1004367a:	22ff      	movs	r2, #255	@ 0xff
1004367c:	4013      	ands	r3, r2
1004367e:	d009      	beq.n	10043694 <DW1000_init+0x1b4>
		tmp = OTP_SF_LDO_KICK;
10043680:	2302      	movs	r3, #2
10043682:	60fb      	str	r3, [r7, #12]
		DW1000_write_reg(dw1000, OTP_IF_ID, OTP_SF, (void*) &tmp, 1); // Set load LDO kick bit
10043684:	193b      	adds	r3, r7, r4
10043686:	6878      	ldr	r0, [r7, #4]
10043688:	2201      	movs	r2, #1
1004368a:	9200      	str	r2, [sp, #0]
1004368c:	2212      	movs	r2, #18
1004368e:	212d      	movs	r1, #45	@ 0x2d
10043690:	f7ff fec6 	bl	10043420 <DW1000_write_reg>
	}

	// xtrim OTP
	// Write the address
	tmp = XTRIM_ADDRESS;
10043694:	231e      	movs	r3, #30
10043696:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, OTP_IF_ID, OTP_ADDR, (void*) &tmp, 2);
10043698:	240c      	movs	r4, #12
1004369a:	193b      	adds	r3, r7, r4
1004369c:	6878      	ldr	r0, [r7, #4]
1004369e:	2202      	movs	r2, #2
100436a0:	9200      	str	r2, [sp, #0]
100436a2:	2204      	movs	r2, #4
100436a4:	212d      	movs	r1, #45	@ 0x2d
100436a6:	f7ff febb 	bl	10043420 <DW1000_write_reg>

	// Perform OTP Read - Manual read mode has to be set
	tmp = OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN;
100436aa:	2303      	movs	r3, #3
100436ac:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, OTP_IF_ID, OTP_CTRL, (void*) &tmp, 1);
100436ae:	193b      	adds	r3, r7, r4
100436b0:	6878      	ldr	r0, [r7, #4]
100436b2:	2201      	movs	r2, #1
100436b4:	9200      	str	r2, [sp, #0]
100436b6:	2206      	movs	r2, #6
100436b8:	212d      	movs	r1, #45	@ 0x2d
100436ba:	f7ff feb1 	bl	10043420 <DW1000_write_reg>
	tmp = 0x00;
100436be:	2300      	movs	r3, #0
100436c0:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, OTP_IF_ID, OTP_CTRL, (void*) &tmp, 1); // OTPREAD is self clearing but OTPRDEN is not
100436c2:	193b      	adds	r3, r7, r4
100436c4:	6878      	ldr	r0, [r7, #4]
100436c6:	2201      	movs	r2, #1
100436c8:	9200      	str	r2, [sp, #0]
100436ca:	2206      	movs	r2, #6
100436cc:	212d      	movs	r1, #45	@ 0x2d
100436ce:	f7ff fea7 	bl	10043420 <DW1000_write_reg>

	// Read read data, available 40ns after rising edge of OTP_READ

	DW1000_read_reg(dw1000, OTP_IF_ID, OTP_RDAT, (void*) &tmp, 4);
100436d2:	193b      	adds	r3, r7, r4
100436d4:	6878      	ldr	r0, [r7, #4]
100436d6:	2204      	movs	r2, #4
100436d8:	9200      	str	r2, [sp, #0]
100436da:	220a      	movs	r2, #10
100436dc:	212d      	movs	r1, #45	@ 0x2d
100436de:	f7ff fe3d 	bl	1004335c <DW1000_read_reg>
	tmp &= 0xffff;
100436e2:	68fb      	ldr	r3, [r7, #12]
100436e4:	041b      	lsls	r3, r3, #16
100436e6:	0c1b      	lsrs	r3, r3, #16
100436e8:	60fb      	str	r3, [r7, #12]

	if ((tmp & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
100436ea:	68fb      	ldr	r3, [r7, #12]
100436ec:	221f      	movs	r2, #31
100436ee:	4013      	ands	r3, r2
100436f0:	d101      	bne.n	100436f6 <DW1000_init+0x216>
			{
		tmp = FS_XTALT_MIDRANGE; // Set to mid-range if no calibration value inside
100436f2:	2310      	movs	r3, #16
100436f4:	60fb      	str	r3, [r7, #12]
	}
	// Configure XTAL trim
	uint8_t reg_val = (3 << 5) | (tmp & FS_XTALT_MASK);
100436f6:	68fb      	ldr	r3, [r7, #12]
100436f8:	b2db      	uxtb	r3, r3
100436fa:	221f      	movs	r2, #31
100436fc:	4013      	ands	r3, r2
100436fe:	b2db      	uxtb	r3, r3
10043700:	2260      	movs	r2, #96	@ 0x60
10043702:	4313      	orrs	r3, r2
10043704:	b2da      	uxtb	r2, r3
10043706:	210b      	movs	r1, #11
10043708:	187b      	adds	r3, r7, r1
1004370a:	701a      	strb	r2, [r3, #0]
	DW1000_write_reg(dw1000, FS_CTRL_ID, FS_XTALT_OFFSET, (void*) &reg_val, 1);
1004370c:	187b      	adds	r3, r7, r1
1004370e:	6878      	ldr	r0, [r7, #4]
10043710:	2201      	movs	r2, #1
10043712:	9200      	str	r2, [sp, #0]
10043714:	220e      	movs	r2, #14
10043716:	212b      	movs	r1, #43	@ 0x2b
10043718:	f7ff fe82 	bl	10043420 <DW1000_write_reg>

	// force enable LDE
	tmp = 0x0301U;
1004371c:	4b1f      	ldr	r3, [pc, #124]	@ (1004379c <DW1000_init+0x2bc>)
1004371e:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*) &tmp, 2);
10043720:	240c      	movs	r4, #12
10043722:	193b      	adds	r3, r7, r4
10043724:	6878      	ldr	r0, [r7, #4]
10043726:	2202      	movs	r2, #2
10043728:	9200      	str	r2, [sp, #0]
1004372a:	2200      	movs	r2, #0
1004372c:	2136      	movs	r1, #54	@ 0x36
1004372e:	f7ff fe77 	bl	10043420 <DW1000_write_reg>
	tmp = OTP_CTRL_LDELOAD;
10043732:	2380      	movs	r3, #128	@ 0x80
10043734:	021b      	lsls	r3, r3, #8
10043736:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, OTP_IF_ID, OTP_CTRL, (void*) &tmp, 2); // Set load LDE kick bit
10043738:	193b      	adds	r3, r7, r4
1004373a:	6878      	ldr	r0, [r7, #4]
1004373c:	2202      	movs	r2, #2
1004373e:	9200      	str	r2, [sp, #0]
10043740:	2206      	movs	r2, #6
10043742:	212d      	movs	r1, #45	@ 0x2d
10043744:	f7ff fe6c 	bl	10043420 <DW1000_write_reg>
	HAL_Delay(1);
10043748:	2001      	movs	r0, #1
1004374a:	f000 ff83 	bl	10044654 <HAL_Delay>
	DW1000_read_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*) &tmp, 2);
1004374e:	193b      	adds	r3, r7, r4
10043750:	6878      	ldr	r0, [r7, #4]
10043752:	2202      	movs	r2, #2
10043754:	9200      	str	r2, [sp, #0]
10043756:	2200      	movs	r2, #0
10043758:	2136      	movs	r1, #54	@ 0x36
1004375a:	f7ff fdff 	bl	1004335c <DW1000_read_reg>
	tmp &= 0xFE00U;
1004375e:	68fa      	ldr	r2, [r7, #12]
10043760:	23fe      	movs	r3, #254	@ 0xfe
10043762:	021b      	lsls	r3, r3, #8
10043764:	4013      	ands	r3, r2
10043766:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_OFFSET, (void*) &tmp, 2);
10043768:	193b      	adds	r3, r7, r4
1004376a:	6878      	ldr	r0, [r7, #4]
1004376c:	2202      	movs	r2, #2
1004376e:	9200      	str	r2, [sp, #0]
10043770:	2200      	movs	r2, #0
10043772:	2136      	movs	r1, #54	@ 0x36
10043774:	f7ff fe54 	bl	10043420 <DW1000_write_reg>

	// AON
	tmp = 0x00;
10043778:	2300      	movs	r3, #0
1004377a:	60fb      	str	r3, [r7, #12]
	DW1000_write_reg(dw1000, AON_ID, AON_CFG1_OFFSET, (void*) &tmp, 1);
1004377c:	193b      	adds	r3, r7, r4
1004377e:	6878      	ldr	r0, [r7, #4]
10043780:	2201      	movs	r2, #1
10043782:	9200      	str	r2, [sp, #0]
10043784:	220a      	movs	r2, #10
10043786:	212c      	movs	r1, #44	@ 0x2c
10043788:	f7ff fe4a 	bl	10043420 <DW1000_write_reg>
}
1004378c:	46c0      	nop			@ (mov r8, r8)
1004378e:	46bd      	mov	sp, r7
10043790:	b005      	add	sp, #20
10043792:	bd90      	pop	{r4, r7, pc}
10043794:	deca0130 	.word	0xdeca0130
10043798:	0000fffc 	.word	0x0000fffc
1004379c:	00000301 	.word	0x00000301

100437a0 <DW1000_config>:

uint8_t DW1000_config(DW1000_t *dw1000, DW1000_config_t *cfg) {
100437a0:	b5f0      	push	{r4, r5, r6, r7, lr}
100437a2:	b08d      	sub	sp, #52	@ 0x34
100437a4:	af02      	add	r7, sp, #8
100437a6:	6078      	str	r0, [r7, #4]
100437a8:	6039      	str	r1, [r7, #0]
	uint32_t tmp = 0;
100437aa:	2300      	movs	r3, #0
100437ac:	623b      	str	r3, [r7, #32]
	uint32_t sysCFGreg;
	uint16_t reg16 = 0x28F4; // rx code 9 (lde_replicaCoeff)
100437ae:	241a      	movs	r4, #26
100437b0:	193b      	adds	r3, r7, r4
100437b2:	4ae5      	ldr	r2, [pc, #916]	@ (10043b48 <DW1000_config+0x3a8>)
100437b4:	801a      	strh	r2, [r3, #0]

	DW1000_read_reg(dw1000, SYS_CFG_ID, 0x00, (void*) &sysCFGreg, 4);
100437b6:	231c      	movs	r3, #28
100437b8:	18fb      	adds	r3, r7, r3
100437ba:	6878      	ldr	r0, [r7, #4]
100437bc:	2204      	movs	r2, #4
100437be:	9200      	str	r2, [sp, #0]
100437c0:	2200      	movs	r2, #0
100437c2:	2104      	movs	r1, #4
100437c4:	f7ff fdca 	bl	1004335c <DW1000_read_reg>
	if (DWT_BR_110K == cfg->dataRate) {
100437c8:	683b      	ldr	r3, [r7, #0]
100437ca:	79db      	ldrb	r3, [r3, #7]
100437cc:	2b00      	cmp	r3, #0
100437ce:	d10b      	bne.n	100437e8 <DW1000_config+0x48>
		sysCFGreg |= SYS_CFG_RXM110K;
100437d0:	69fb      	ldr	r3, [r7, #28]
100437d2:	2280      	movs	r2, #128	@ 0x80
100437d4:	03d2      	lsls	r2, r2, #15
100437d6:	4313      	orrs	r3, r2
100437d8:	61fb      	str	r3, [r7, #28]
		reg16 >>= 3; // lde_replicaCoeff must be divided by 8
100437da:	193b      	adds	r3, r7, r4
100437dc:	881b      	ldrh	r3, [r3, #0]
100437de:	08db      	lsrs	r3, r3, #3
100437e0:	b29a      	uxth	r2, r3
100437e2:	193b      	adds	r3, r7, r4
100437e4:	801a      	strh	r2, [r3, #0]
100437e6:	e003      	b.n	100437f0 <DW1000_config+0x50>
	} else {
		sysCFGreg &= (~SYS_CFG_RXM110K);
100437e8:	69fb      	ldr	r3, [r7, #28]
100437ea:	4ad8      	ldr	r2, [pc, #864]	@ (10043b4c <DW1000_config+0x3ac>)
100437ec:	4013      	ands	r3, r2
100437ee:	61fb      	str	r3, [r7, #28]
	}

	sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
100437f0:	69fb      	ldr	r3, [r7, #28]
100437f2:	4ad7      	ldr	r2, [pc, #860]	@ (10043b50 <DW1000_config+0x3b0>)
100437f4:	4013      	ands	r3, r2
100437f6:	61fb      	str	r3, [r7, #28]
	sysCFGreg |= (SYS_CFG_PHR_MODE_11
			& ((uint32_t) cfg->phrMode << SYS_CFG_PHR_MODE_SHFT));
100437f8:	683b      	ldr	r3, [r7, #0]
100437fa:	7a1b      	ldrb	r3, [r3, #8]
100437fc:	041a      	lsls	r2, r3, #16
100437fe:	23c0      	movs	r3, #192	@ 0xc0
10043800:	029b      	lsls	r3, r3, #10
10043802:	401a      	ands	r2, r3
	sysCFGreg |= (SYS_CFG_PHR_MODE_11
10043804:	69fb      	ldr	r3, [r7, #28]
10043806:	4313      	orrs	r3, r2
10043808:	61fb      	str	r3, [r7, #28]

	DW1000_write_reg(dw1000, SYS_CFG_ID, 0x00, (void*) &sysCFGreg, 4);
1004380a:	231c      	movs	r3, #28
1004380c:	18fb      	adds	r3, r7, r3
1004380e:	6878      	ldr	r0, [r7, #4]
10043810:	2204      	movs	r2, #4
10043812:	9200      	str	r2, [sp, #0]
10043814:	2200      	movs	r2, #0
10043816:	2104      	movs	r1, #4
10043818:	f7ff fe02 	bl	10043420 <DW1000_write_reg>

	// Set the lde_replicaCoeff
	DW1000_write_reg(dw1000, LDE_IF_ID, LDE_REPC_OFFSET, (void*) &reg16, 2);
1004381c:	231a      	movs	r3, #26
1004381e:	18fb      	adds	r3, r7, r3
10043820:	49cc      	ldr	r1, [pc, #816]	@ (10043b54 <DW1000_config+0x3b4>)
10043822:	6878      	ldr	r0, [r7, #4]
10043824:	2202      	movs	r2, #2
10043826:	9200      	str	r2, [sp, #0]
10043828:	000a      	movs	r2, r1
1004382a:	212e      	movs	r1, #46	@ 0x2e
1004382c:	f7ff fdf8 	bl	10043420 <DW1000_write_reg>

	tmp = LDE_PARAM1;
10043830:	236d      	movs	r3, #109	@ 0x6d
10043832:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, LDE_IF_ID, LDE_CFG1_OFFSET, (void*) &tmp, 1); // 8-bit configuration register
10043834:	2420      	movs	r4, #32
10043836:	193b      	adds	r3, r7, r4
10043838:	49c7      	ldr	r1, [pc, #796]	@ (10043b58 <DW1000_config+0x3b8>)
1004383a:	6878      	ldr	r0, [r7, #4]
1004383c:	2201      	movs	r2, #1
1004383e:	9200      	str	r2, [sp, #0]
10043840:	000a      	movs	r2, r1
10043842:	212e      	movs	r1, #46	@ 0x2e
10043844:	f7ff fdec 	bl	10043420 <DW1000_write_reg>

	if (dw1000_cfg.prf - DWT_PRF_16M) {
10043848:	4bc4      	ldr	r3, [pc, #784]	@ (10043b5c <DW1000_config+0x3bc>)
1004384a:	785b      	ldrb	r3, [r3, #1]
1004384c:	2b01      	cmp	r3, #1
1004384e:	d00b      	beq.n	10043868 <DW1000_config+0xc8>
		tmp = LDE_PARAM3_64;
10043850:	4bc3      	ldr	r3, [pc, #780]	@ (10043b60 <DW1000_config+0x3c0>)
10043852:	623b      	str	r3, [r7, #32]
		DW1000_write_reg(dw1000, LDE_IF_ID, LDE_CFG2_OFFSET, (void*) &tmp, 2); // 16-bit LDE configuration tuning register
10043854:	193b      	adds	r3, r7, r4
10043856:	49c3      	ldr	r1, [pc, #780]	@ (10043b64 <DW1000_config+0x3c4>)
10043858:	6878      	ldr	r0, [r7, #4]
1004385a:	2202      	movs	r2, #2
1004385c:	9200      	str	r2, [sp, #0]
1004385e:	000a      	movs	r2, r1
10043860:	212e      	movs	r1, #46	@ 0x2e
10043862:	f7ff fddd 	bl	10043420 <DW1000_write_reg>
10043866:	e00b      	b.n	10043880 <DW1000_config+0xe0>
	} else {
		tmp = LDE_PARAM3_16;
10043868:	4bbf      	ldr	r3, [pc, #764]	@ (10043b68 <DW1000_config+0x3c8>)
1004386a:	623b      	str	r3, [r7, #32]
		DW1000_write_reg(dw1000, LDE_IF_ID, LDE_CFG2_OFFSET, (void*) &tmp, 2);
1004386c:	2320      	movs	r3, #32
1004386e:	18fb      	adds	r3, r7, r3
10043870:	49bc      	ldr	r1, [pc, #752]	@ (10043b64 <DW1000_config+0x3c4>)
10043872:	6878      	ldr	r0, [r7, #4]
10043874:	2202      	movs	r2, #2
10043876:	9200      	str	r2, [sp, #0]
10043878:	000a      	movs	r2, r1
1004387a:	212e      	movs	r1, #46	@ 0x2e
1004387c:	f7ff fdd0 	bl	10043420 <DW1000_write_reg>
	}

	// Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
	tmp = FS_PLLCFG_CH2;
10043880:	4bba      	ldr	r3, [pc, #744]	@ (10043b6c <DW1000_config+0x3cc>)
10043882:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, FS_CTRL_ID, FS_PLLCFG_OFFSET, (void*) &tmp, 4);
10043884:	2420      	movs	r4, #32
10043886:	193b      	adds	r3, r7, r4
10043888:	6878      	ldr	r0, [r7, #4]
1004388a:	2204      	movs	r2, #4
1004388c:	9200      	str	r2, [sp, #0]
1004388e:	2207      	movs	r2, #7
10043890:	212b      	movs	r1, #43	@ 0x2b
10043892:	f7ff fdc5 	bl	10043420 <DW1000_write_reg>
	tmp = FS_PLLTUNE_CH2;
10043896:	2326      	movs	r3, #38	@ 0x26
10043898:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, FS_CTRL_ID, FS_PLLTUNE_OFFSET, (void*) &tmp, 1);
1004389a:	193b      	adds	r3, r7, r4
1004389c:	6878      	ldr	r0, [r7, #4]
1004389e:	2201      	movs	r2, #1
100438a0:	9200      	str	r2, [sp, #0]
100438a2:	220b      	movs	r2, #11
100438a4:	212b      	movs	r1, #43	@ 0x2b
100438a6:	f7ff fdbb 	bl	10043420 <DW1000_write_reg>

	// Configure RF RX blocks (for specified channel/bandwidth)
	tmp = RF_RXCTRLH_NBW;
100438aa:	23d8      	movs	r3, #216	@ 0xd8
100438ac:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, RF_CONF_ID, RF_RXCTRLH_OFFSET, (void*) &tmp, 1);
100438ae:	193b      	adds	r3, r7, r4
100438b0:	6878      	ldr	r0, [r7, #4]
100438b2:	2201      	movs	r2, #1
100438b4:	9200      	str	r2, [sp, #0]
100438b6:	220b      	movs	r2, #11
100438b8:	2128      	movs	r1, #40	@ 0x28
100438ba:	f7ff fdb1 	bl	10043420 <DW1000_write_reg>

	// Configure RF TX blocks (for specified channel and PRF)
	// Configure RF TX control
	tmp = RF_TXCTRL_CH2;
100438be:	4bac      	ldr	r3, [pc, #688]	@ (10043b70 <DW1000_config+0x3d0>)
100438c0:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, RF_CONF_ID, RF_TXCTRL_OFFSET, (void*) &tmp, 4);
100438c2:	193b      	adds	r3, r7, r4
100438c4:	6878      	ldr	r0, [r7, #4]
100438c6:	2204      	movs	r2, #4
100438c8:	9200      	str	r2, [sp, #0]
100438ca:	220c      	movs	r2, #12
100438cc:	2128      	movs	r1, #40	@ 0x28
100438ce:	f7ff fda7 	bl	10043420 <DW1000_write_reg>

	// Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
	// DTUNE0
	tmp = DRX_TUNE0b_110K_NSTD;
100438d2:	2316      	movs	r3, #22
100438d4:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, DRX_CONF_ID, DRX_TUNE0b_OFFSET, (void*) &tmp, 2);
100438d6:	193b      	adds	r3, r7, r4
100438d8:	6878      	ldr	r0, [r7, #4]
100438da:	2202      	movs	r2, #2
100438dc:	9200      	str	r2, [sp, #0]
100438de:	2202      	movs	r2, #2
100438e0:	2127      	movs	r1, #39	@ 0x27
100438e2:	f7ff fd9d 	bl	10043420 <DW1000_write_reg>

	// DTUNE1
	tmp = DRX_TUNE1a_PRF64;
100438e6:	238d      	movs	r3, #141	@ 0x8d
100438e8:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, DRX_CONF_ID, DRX_TUNE1a_OFFSET, (void*) &tmp, 2);
100438ea:	193b      	adds	r3, r7, r4
100438ec:	6878      	ldr	r0, [r7, #4]
100438ee:	2202      	movs	r2, #2
100438f0:	9200      	str	r2, [sp, #0]
100438f2:	2204      	movs	r2, #4
100438f4:	2127      	movs	r1, #39	@ 0x27
100438f6:	f7ff fd93 	bl	10043420 <DW1000_write_reg>
	tmp = DRX_TUNE1b_110K;
100438fa:	2364      	movs	r3, #100	@ 0x64
100438fc:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, DRX_CONF_ID, DRX_TUNE1b_OFFSET, (void*) &tmp, 2);
100438fe:	193b      	adds	r3, r7, r4
10043900:	6878      	ldr	r0, [r7, #4]
10043902:	2202      	movs	r2, #2
10043904:	9200      	str	r2, [sp, #0]
10043906:	2206      	movs	r2, #6
10043908:	2127      	movs	r1, #39	@ 0x27
1004390a:	f7ff fd89 	bl	10043420 <DW1000_write_reg>

	// DTUNE2
	tmp = DRX_TUNE2_PRF64_PAC32;
1004390e:	4b99      	ldr	r3, [pc, #612]	@ (10043b74 <DW1000_config+0x3d4>)
10043910:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, DRX_CONF_ID, DRX_TUNE2_OFFSET, (void*) &tmp, 4);
10043912:	193b      	adds	r3, r7, r4
10043914:	6878      	ldr	r0, [r7, #4]
10043916:	2204      	movs	r2, #4
10043918:	9200      	str	r2, [sp, #0]
1004391a:	2208      	movs	r2, #8
1004391c:	2127      	movs	r1, #39	@ 0x27
1004391e:	f7ff fd7f 	bl	10043420 <DW1000_write_reg>

	// DTUNE3 (SFD timeout)
	// Don't allow 0 - SFD timeout will always be enabled
	if (cfg->sfdTO == 0) {
10043922:	683b      	ldr	r3, [r7, #0]
10043924:	895b      	ldrh	r3, [r3, #10]
10043926:	2b00      	cmp	r3, #0
10043928:	d102      	bne.n	10043930 <DW1000_config+0x190>
		cfg->sfdTO = DWT_SFDTOC_DEF;
1004392a:	683b      	ldr	r3, [r7, #0]
1004392c:	4a92      	ldr	r2, [pc, #584]	@ (10043b78 <DW1000_config+0x3d8>)
1004392e:	815a      	strh	r2, [r3, #10]
	}
	tmp = cfg->sfdTO;
10043930:	683b      	ldr	r3, [r7, #0]
10043932:	895b      	ldrh	r3, [r3, #10]
10043934:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, DRX_CONF_ID, DRX_SFDTOC_OFFSET, (void*) &tmp, 2);
10043936:	2420      	movs	r4, #32
10043938:	193b      	adds	r3, r7, r4
1004393a:	6878      	ldr	r0, [r7, #4]
1004393c:	2202      	movs	r2, #2
1004393e:	9200      	str	r2, [sp, #0]
10043940:	2220      	movs	r2, #32
10043942:	2127      	movs	r1, #39	@ 0x27
10043944:	f7ff fd6c 	bl	10043420 <DW1000_write_reg>

	// Configure AGC parameters
	tmp = AGC_TUNE2_VAL;
10043948:	4b8c      	ldr	r3, [pc, #560]	@ (10043b7c <DW1000_config+0x3dc>)
1004394a:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, AGC_CFG_STS_ID, 0xC, (void*) &tmp, 4);
1004394c:	193b      	adds	r3, r7, r4
1004394e:	6878      	ldr	r0, [r7, #4]
10043950:	2204      	movs	r2, #4
10043952:	9200      	str	r2, [sp, #0]
10043954:	220c      	movs	r2, #12
10043956:	2123      	movs	r1, #35	@ 0x23
10043958:	f7ff fd62 	bl	10043420 <DW1000_write_reg>
	tmp = AGC_TUNE1_64M;
1004395c:	4b88      	ldr	r3, [pc, #544]	@ (10043b80 <DW1000_config+0x3e0>)
1004395e:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, AGC_CFG_STS_ID, 0x4, (void*) &tmp, 2);
10043960:	193b      	adds	r3, r7, r4
10043962:	6878      	ldr	r0, [r7, #4]
10043964:	2202      	movs	r2, #2
10043966:	9200      	str	r2, [sp, #0]
10043968:	2204      	movs	r2, #4
1004396a:	2123      	movs	r1, #35	@ 0x23
1004396c:	f7ff fd58 	bl	10043420 <DW1000_write_reg>

	// Set (non-standard) user SFD for improved performance,
	uint8_t nsSfd_result = 0;
10043970:	2527      	movs	r5, #39	@ 0x27
10043972:	197b      	adds	r3, r7, r5
10043974:	2200      	movs	r2, #0
10043976:	701a      	strb	r2, [r3, #0]
	uint8_t useDWnsSFD = 0;
10043978:	2626      	movs	r6, #38	@ 0x26
1004397a:	19bb      	adds	r3, r7, r6
1004397c:	2200      	movs	r2, #0
1004397e:	701a      	strb	r2, [r3, #0]
	if (cfg->nsSFD) {
10043980:	683b      	ldr	r3, [r7, #0]
10043982:	799b      	ldrb	r3, [r3, #6]
10043984:	2b00      	cmp	r3, #0
10043986:	d00f      	beq.n	100439a8 <DW1000_config+0x208>
		// Write non standard (DW) SFD length
		tmp = DW_NS_SFD_LEN_110K;
10043988:	2340      	movs	r3, #64	@ 0x40
1004398a:	623b      	str	r3, [r7, #32]
		DW1000_write_reg(dw1000, USR_SFD_ID, 0x00, (void*) &tmp, 1);
1004398c:	193b      	adds	r3, r7, r4
1004398e:	6878      	ldr	r0, [r7, #4]
10043990:	2201      	movs	r2, #1
10043992:	9200      	str	r2, [sp, #0]
10043994:	2200      	movs	r2, #0
10043996:	2121      	movs	r1, #33	@ 0x21
10043998:	f7ff fd42 	bl	10043420 <DW1000_write_reg>
		nsSfd_result = 3;
1004399c:	197b      	adds	r3, r7, r5
1004399e:	2203      	movs	r2, #3
100439a0:	701a      	strb	r2, [r3, #0]
		useDWnsSFD = 1;
100439a2:	19bb      	adds	r3, r7, r6
100439a4:	2201      	movs	r2, #1
100439a6:	701a      	strb	r2, [r3, #0]
	}

	uint8_t chan = cfg->chan;
100439a8:	2125      	movs	r1, #37	@ 0x25
100439aa:	187b      	adds	r3, r7, r1
100439ac:	683a      	ldr	r2, [r7, #0]
100439ae:	7812      	ldrb	r2, [r2, #0]
100439b0:	701a      	strb	r2, [r3, #0]
	uint32_t regval = (CHAN_CTRL_TX_CHAN_MASK
			& (chan << CHAN_CTRL_TX_CHAN_SHIFT))
100439b2:	187b      	adds	r3, r7, r1
100439b4:	781b      	ldrb	r3, [r3, #0]
100439b6:	220f      	movs	r2, #15
100439b8:	401a      	ands	r2, r3
			| // Transmit Channel
			(CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT))
100439ba:	187b      	adds	r3, r7, r1
100439bc:	781b      	ldrb	r3, [r3, #0]
100439be:	011b      	lsls	r3, r3, #4
100439c0:	21ff      	movs	r1, #255	@ 0xff
100439c2:	400b      	ands	r3, r1
			| // Transmit Channel
100439c4:	431a      	orrs	r2, r3
			| // Receive Channel
			(CHAN_CTRL_RXFPRF_MASK
					& ((uint32_t) cfg->prf << CHAN_CTRL_RXFPRF_SHIFT))
100439c6:	683b      	ldr	r3, [r7, #0]
100439c8:	785b      	ldrb	r3, [r3, #1]
100439ca:	0499      	lsls	r1, r3, #18
100439cc:	23c0      	movs	r3, #192	@ 0xc0
100439ce:	031b      	lsls	r3, r3, #12
100439d0:	400b      	ands	r3, r1
			| // Receive Channel
100439d2:	431a      	orrs	r2, r3
			| // RX PRF
			((CHAN_CTRL_TNSSFD | CHAN_CTRL_RNSSFD)
					& ((uint32_t) nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT))
100439d4:	2327      	movs	r3, #39	@ 0x27
100439d6:	18fb      	adds	r3, r7, r3
100439d8:	781b      	ldrb	r3, [r3, #0]
100439da:	0519      	lsls	r1, r3, #20
100439dc:	23c0      	movs	r3, #192	@ 0xc0
100439de:	039b      	lsls	r3, r3, #14
100439e0:	400b      	ands	r3, r1
			| // RX PRF
100439e2:	431a      	orrs	r2, r3
			| // nsSFD enable RX&TX
			(CHAN_CTRL_DWSFD & ((uint32_t) useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT))
100439e4:	2326      	movs	r3, #38	@ 0x26
100439e6:	18fb      	adds	r3, r7, r3
100439e8:	781b      	ldrb	r3, [r3, #0]
100439ea:	0459      	lsls	r1, r3, #17
100439ec:	2380      	movs	r3, #128	@ 0x80
100439ee:	029b      	lsls	r3, r3, #10
100439f0:	400b      	ands	r3, r1
			| // nsSFD enable RX&TX
100439f2:	431a      	orrs	r2, r3
			| // Use DW nsSFD
			(CHAN_CTRL_TX_PCOD_MASK
					& ((uint32_t) cfg->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
100439f4:	683b      	ldr	r3, [r7, #0]
100439f6:	791b      	ldrb	r3, [r3, #4]
100439f8:	0599      	lsls	r1, r3, #22
100439fa:	23f8      	movs	r3, #248	@ 0xf8
100439fc:	04db      	lsls	r3, r3, #19
100439fe:	400b      	ands	r3, r1
			| // Use DW nsSFD
10043a00:	431a      	orrs	r2, r3
			(CHAN_CTRL_RX_PCOD_MASK
					& ((uint32_t) cfg->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)); // RX Preamble Code
10043a02:	683b      	ldr	r3, [r7, #0]
10043a04:	795b      	ldrb	r3, [r3, #5]
10043a06:	06db      	lsls	r3, r3, #27
					& ((uint32_t) cfg->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
10043a08:	4313      	orrs	r3, r2
	uint32_t regval = (CHAN_CTRL_TX_CHAN_MASK
10043a0a:	617b      	str	r3, [r7, #20]

	DW1000_write_reg(dw1000, CHAN_CTRL_ID, 0x00, (void*) &regval, 4);
10043a0c:	2314      	movs	r3, #20
10043a0e:	18fb      	adds	r3, r7, r3
10043a10:	6878      	ldr	r0, [r7, #4]
10043a12:	2204      	movs	r2, #4
10043a14:	9200      	str	r2, [sp, #0]
10043a16:	2200      	movs	r2, #0
10043a18:	211f      	movs	r1, #31
10043a1a:	f7ff fd01 	bl	10043420 <DW1000_write_reg>

	// Set up TX Preamble Size, PRF and Data Rate
	txFCTRL = ((uint32_t) (cfg->txPreambLength | cfg->prf)
10043a1e:	683b      	ldr	r3, [r7, #0]
10043a20:	789a      	ldrb	r2, [r3, #2]
10043a22:	683b      	ldr	r3, [r7, #0]
10043a24:	785b      	ldrb	r3, [r3, #1]
10043a26:	4313      	orrs	r3, r2
10043a28:	b2db      	uxtb	r3, r3
			<< TX_FCTRL_TXPRF_SHFT)
10043a2a:	041a      	lsls	r2, r3, #16
			| ((uint32_t) cfg->dataRate << TX_FCTRL_TXBR_SHFT);
10043a2c:	683b      	ldr	r3, [r7, #0]
10043a2e:	79db      	ldrb	r3, [r3, #7]
10043a30:	035b      	lsls	r3, r3, #13
10043a32:	431a      	orrs	r2, r3
	txFCTRL = ((uint32_t) (cfg->txPreambLength | cfg->prf)
10043a34:	4b53      	ldr	r3, [pc, #332]	@ (10043b84 <DW1000_config+0x3e4>)
10043a36:	601a      	str	r2, [r3, #0]

	DW1000_write_reg(dw1000, TX_FCTRL_ID, 0x00, (void*) &txFCTRL, 4);
10043a38:	4b52      	ldr	r3, [pc, #328]	@ (10043b84 <DW1000_config+0x3e4>)
10043a3a:	6878      	ldr	r0, [r7, #4]
10043a3c:	2204      	movs	r2, #4
10043a3e:	9200      	str	r2, [sp, #0]
10043a40:	2200      	movs	r2, #0
10043a42:	2108      	movs	r1, #8
10043a44:	f7ff fcec 	bl	10043420 <DW1000_write_reg>

	// Request TX start and TRX off at the same time
	tmp = SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF;
10043a48:	2342      	movs	r3, #66	@ 0x42
10043a4a:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, SYS_CTRL_ID, SYS_CTRL_OFFSET, (void*) &tmp, 1);
10043a4c:	2420      	movs	r4, #32
10043a4e:	193b      	adds	r3, r7, r4
10043a50:	6878      	ldr	r0, [r7, #4]
10043a52:	2201      	movs	r2, #1
10043a54:	9200      	str	r2, [sp, #0]
10043a56:	2200      	movs	r2, #0
10043a58:	210d      	movs	r1, #13
10043a5a:	f7ff fce1 	bl	10043420 <DW1000_write_reg>

	// set rx antenna delay
	tmp = RX_ANT_DLY;
10043a5e:	4b4a      	ldr	r3, [pc, #296]	@ (10043b88 <DW1000_config+0x3e8>)
10043a60:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, LDE_IF_ID, LDE_RXANTD_OFFSET, (void*) &tmp, 2);
10043a62:	193b      	adds	r3, r7, r4
10043a64:	4949      	ldr	r1, [pc, #292]	@ (10043b8c <DW1000_config+0x3ec>)
10043a66:	6878      	ldr	r0, [r7, #4]
10043a68:	2202      	movs	r2, #2
10043a6a:	9200      	str	r2, [sp, #0]
10043a6c:	000a      	movs	r2, r1
10043a6e:	212e      	movs	r1, #46	@ 0x2e
10043a70:	f7ff fcd6 	bl	10043420 <DW1000_write_reg>
	// set tx antenna delay
	tmp = TX_ANT_DLY;
10043a74:	4b44      	ldr	r3, [pc, #272]	@ (10043b88 <DW1000_config+0x3e8>)
10043a76:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, LDE_IF_ID, TX_ANTD_OFFSET, (void*) &tmp, 2);
10043a78:	193b      	adds	r3, r7, r4
10043a7a:	6878      	ldr	r0, [r7, #4]
10043a7c:	2202      	movs	r2, #2
10043a7e:	9200      	str	r2, [sp, #0]
10043a80:	2200      	movs	r2, #0
10043a82:	212e      	movs	r1, #46	@ 0x2e
10043a84:	f7ff fccc 	bl	10043420 <DW1000_write_reg>

	/* tx specific functions */
	if (dw1000->tx) {
10043a88:	687b      	ldr	r3, [r7, #4]
10043a8a:	7c1b      	ldrb	r3, [r3, #16]
10043a8c:	2201      	movs	r2, #1
10043a8e:	4013      	ands	r3, r2
10043a90:	b2db      	uxtb	r3, r3
10043a92:	2b00      	cmp	r3, #0
10043a94:	d038      	beq.n	10043b08 <DW1000_config+0x368>
		// set rx after tx delay
		uint32_t val;
		DW1000_read_reg(dw1000, ACK_RESP_T_ID, 0x00, (void*) &val, 4); // Read ACK_RESP_T_ID register
10043a96:	250c      	movs	r5, #12
10043a98:	197b      	adds	r3, r7, r5
10043a9a:	6878      	ldr	r0, [r7, #4]
10043a9c:	2204      	movs	r2, #4
10043a9e:	9200      	str	r2, [sp, #0]
10043aa0:	2200      	movs	r2, #0
10043aa2:	211a      	movs	r1, #26
10043aa4:	f7ff fc5a 	bl	1004335c <DW1000_read_reg>
		val &= ~(ACK_RESP_T_W4R_TIM_MASK); // Clear the timer (19:0)
10043aa8:	68fb      	ldr	r3, [r7, #12]
10043aaa:	0d1b      	lsrs	r3, r3, #20
10043aac:	051b      	lsls	r3, r3, #20
10043aae:	60fb      	str	r3, [r7, #12]
		val |= (POLL_TX_TO_RESP_RX_DLY_UUS & ACK_RESP_T_W4R_TIM_MASK); // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
10043ab0:	68fb      	ldr	r3, [r7, #12]
10043ab2:	2296      	movs	r2, #150	@ 0x96
10043ab4:	0052      	lsls	r2, r2, #1
10043ab6:	4313      	orrs	r3, r2
10043ab8:	60fb      	str	r3, [r7, #12]
		DW1000_write_reg(dw1000, ACK_RESP_T_ID, 0x00, (void*) &val, 4);
10043aba:	197b      	adds	r3, r7, r5
10043abc:	6878      	ldr	r0, [r7, #4]
10043abe:	2204      	movs	r2, #4
10043ac0:	9200      	str	r2, [sp, #0]
10043ac2:	2200      	movs	r2, #0
10043ac4:	211a      	movs	r1, #26
10043ac6:	f7ff fcab 	bl	10043420 <DW1000_write_reg>

		uint32_t time = RESP_RX_TIMEOUT_UUS;
10043aca:	4b31      	ldr	r3, [pc, #196]	@ (10043b90 <DW1000_config+0x3f0>)
10043acc:	60bb      	str	r3, [r7, #8]
		// set tx timeout
		DW1000_write_reg(dw1000, RX_FWTO_ID, RX_FWTO_OFFSET, (void*) &time, 2);
10043ace:	2308      	movs	r3, #8
10043ad0:	18fb      	adds	r3, r7, r3
10043ad2:	6878      	ldr	r0, [r7, #4]
10043ad4:	2202      	movs	r2, #2
10043ad6:	9200      	str	r2, [sp, #0]
10043ad8:	2200      	movs	r2, #0
10043ada:	210c      	movs	r1, #12
10043adc:	f7ff fca0 	bl	10043420 <DW1000_write_reg>
		DW1000_read_reg(dw1000, SYS_CFG_ID, 0x03, (void*) &tmp, 1); // Read at offset 3 to get the upper byte only
10043ae0:	193b      	adds	r3, r7, r4
10043ae2:	6878      	ldr	r0, [r7, #4]
10043ae4:	2201      	movs	r2, #1
10043ae6:	9200      	str	r2, [sp, #0]
10043ae8:	2203      	movs	r2, #3
10043aea:	2104      	movs	r1, #4
10043aec:	f7ff fc36 	bl	1004335c <DW1000_read_reg>
		tmp |= (SYS_CFG_RXWTOE >> 24); // Shift RXWTOE mask as we read the upper byte only
10043af0:	6a3b      	ldr	r3, [r7, #32]
10043af2:	2210      	movs	r2, #16
10043af4:	4313      	orrs	r3, r2
10043af6:	623b      	str	r3, [r7, #32]
		// OR in 32bit value (1 bit set), I know this is in high byte.

		DW1000_write_reg(dw1000, SYS_CFG_ID, 0x03, (void*) &tmp, 1); // Write at offset 3 to write the upper byte only
10043af8:	193b      	adds	r3, r7, r4
10043afa:	6878      	ldr	r0, [r7, #4]
10043afc:	2201      	movs	r2, #1
10043afe:	9200      	str	r2, [sp, #0]
10043b00:	2203      	movs	r2, #3
10043b02:	2104      	movs	r1, #4
10043b04:	f7ff fc8c 	bl	10043420 <DW1000_write_reg>

	}
	/* end of tx specific functions */

	// set preamble timeout
	tmp = PRE_TIMEOUT;
10043b08:	2320      	movs	r3, #32
10043b0a:	623b      	str	r3, [r7, #32]
	DW1000_write_reg(dw1000, DRX_CONF_ID, DRX_PRETOC_OFFSET, (void*) &tmp, 2);
10043b0c:	2320      	movs	r3, #32
10043b0e:	18fb      	adds	r3, r7, r3
10043b10:	6878      	ldr	r0, [r7, #4]
10043b12:	2202      	movs	r2, #2
10043b14:	9200      	str	r2, [sp, #0]
10043b16:	2224      	movs	r2, #36	@ 0x24
10043b18:	2127      	movs	r1, #39	@ 0x27
10043b1a:	f7ff fc81 	bl	10043420 <DW1000_write_reg>

	uint32_t sys_status;
	DW1000_read_reg(dw1000, SYS_STATUS_ID, 0x00, (void*) &sys_status, 4); // Read at offset 3 to get the upper 2 bytes out of 5
10043b1e:	2310      	movs	r3, #16
10043b20:	18fb      	adds	r3, r7, r3
10043b22:	6878      	ldr	r0, [r7, #4]
10043b24:	2204      	movs	r2, #4
10043b26:	9200      	str	r2, [sp, #0]
10043b28:	2200      	movs	r2, #0
10043b2a:	210f      	movs	r1, #15
10043b2c:	f7ff fc16 	bl	1004335c <DW1000_read_reg>
	if (sys_status & 0x2) {
10043b30:	693b      	ldr	r3, [r7, #16]
10043b32:	2202      	movs	r2, #2
10043b34:	4013      	ands	r3, r2
10043b36:	d001      	beq.n	10043b3c <DW1000_config+0x39c>
		return 1;
10043b38:	2301      	movs	r3, #1
10043b3a:	e000      	b.n	10043b3e <DW1000_config+0x39e>
	} else {
		return 0;
10043b3c:	2300      	movs	r3, #0
	}

}
10043b3e:	0018      	movs	r0, r3
10043b40:	46bd      	mov	sp, r7
10043b42:	b00b      	add	sp, #44	@ 0x2c
10043b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
10043b46:	46c0      	nop			@ (mov r8, r8)
10043b48:	000028f4 	.word	0x000028f4
10043b4c:	ffbfffff 	.word	0xffbfffff
10043b50:	fffcffff 	.word	0xfffcffff
10043b54:	00002804 	.word	0x00002804
10043b58:	00000806 	.word	0x00000806
10043b5c:	20000654 	.word	0x20000654
10043b60:	00000607 	.word	0x00000607
10043b64:	00001806 	.word	0x00001806
10043b68:	00001607 	.word	0x00001607
10043b6c:	08400508 	.word	0x08400508
10043b70:	00045ca0 	.word	0x00045ca0
10043b74:	353b015e 	.word	0x353b015e
10043b78:	00001041 	.word	0x00001041
10043b7c:	2502a907 	.word	0x2502a907
10043b80:	0000889b 	.word	0x0000889b
10043b84:	20000480 	.word	0x20000480
10043b88:	00004034 	.word	0x00004034
10043b8c:	00001804 	.word	0x00001804
10043b90:	00001388 	.word	0x00001388

10043b94 <get_tx_timestamp_u64>:

static uint64_t get_tx_timestamp_u64(DW1000_t *dw1000) {
10043b94:	b5f0      	push	{r4, r5, r6, r7, lr}
10043b96:	b08d      	sub	sp, #52	@ 0x34
10043b98:	af02      	add	r7, sp, #8
10043b9a:	6178      	str	r0, [r7, #20]
	uint8_t ts_tab[5];
	uint64_t ts = 0;
10043b9c:	2200      	movs	r2, #0
10043b9e:	2300      	movs	r3, #0
10043ba0:	623a      	str	r2, [r7, #32]
10043ba2:	627b      	str	r3, [r7, #36]	@ 0x24
	int8_t i;
	DW1000_read_reg(dw1000, TX_TIME_ID, TX_TIME_TX_STAMP_OFFSET,
10043ba4:	2308      	movs	r3, #8
10043ba6:	2610      	movs	r6, #16
10043ba8:	199b      	adds	r3, r3, r6
10043baa:	19db      	adds	r3, r3, r7
10043bac:	6978      	ldr	r0, [r7, #20]
10043bae:	2205      	movs	r2, #5
10043bb0:	9200      	str	r2, [sp, #0]
10043bb2:	2200      	movs	r2, #0
10043bb4:	2117      	movs	r1, #23
10043bb6:	f7ff fbd1 	bl	1004335c <DW1000_read_reg>
			(void*) &ts_tab, TX_TIME_TX_STAMP_LEN);
	for (i = 4; i >= 0; i--) {
10043bba:	230f      	movs	r3, #15
10043bbc:	199b      	adds	r3, r3, r6
10043bbe:	19db      	adds	r3, r3, r7
10043bc0:	2204      	movs	r2, #4
10043bc2:	701a      	strb	r2, [r3, #0]
10043bc4:	e02d      	b.n	10043c22 <get_tx_timestamp_u64+0x8e>
		ts <<= 8;
10043bc6:	6a3b      	ldr	r3, [r7, #32]
10043bc8:	0e1b      	lsrs	r3, r3, #24
10043bca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10043bcc:	0215      	lsls	r5, r2, #8
10043bce:	431d      	orrs	r5, r3
10043bd0:	6a3b      	ldr	r3, [r7, #32]
10043bd2:	021c      	lsls	r4, r3, #8
10043bd4:	623c      	str	r4, [r7, #32]
10043bd6:	627d      	str	r5, [r7, #36]	@ 0x24
		ts |= ts_tab[i];
10043bd8:	200f      	movs	r0, #15
10043bda:	2110      	movs	r1, #16
10043bdc:	1843      	adds	r3, r0, r1
10043bde:	19db      	adds	r3, r3, r7
10043be0:	781b      	ldrb	r3, [r3, #0]
10043be2:	b25b      	sxtb	r3, r3
10043be4:	2208      	movs	r2, #8
10043be6:	1852      	adds	r2, r2, r1
10043be8:	19d2      	adds	r2, r2, r7
10043bea:	5cd3      	ldrb	r3, [r2, r3]
10043bec:	60bb      	str	r3, [r7, #8]
10043bee:	2300      	movs	r3, #0
10043bf0:	60fb      	str	r3, [r7, #12]
10043bf2:	6a3b      	ldr	r3, [r7, #32]
10043bf4:	68b9      	ldr	r1, [r7, #8]
10043bf6:	68fa      	ldr	r2, [r7, #12]
10043bf8:	000e      	movs	r6, r1
10043bfa:	431e      	orrs	r6, r3
10043bfc:	603e      	str	r6, [r7, #0]
10043bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043c00:	431a      	orrs	r2, r3
10043c02:	607a      	str	r2, [r7, #4]
10043c04:	683a      	ldr	r2, [r7, #0]
10043c06:	687b      	ldr	r3, [r7, #4]
10043c08:	623a      	str	r2, [r7, #32]
10043c0a:	627b      	str	r3, [r7, #36]	@ 0x24
	for (i = 4; i >= 0; i--) {
10043c0c:	2110      	movs	r1, #16
10043c0e:	1843      	adds	r3, r0, r1
10043c10:	19db      	adds	r3, r3, r7
10043c12:	781b      	ldrb	r3, [r3, #0]
10043c14:	b25b      	sxtb	r3, r3
10043c16:	b2db      	uxtb	r3, r3
10043c18:	3b01      	subs	r3, #1
10043c1a:	b2da      	uxtb	r2, r3
10043c1c:	1843      	adds	r3, r0, r1
10043c1e:	19db      	adds	r3, r3, r7
10043c20:	701a      	strb	r2, [r3, #0]
10043c22:	230f      	movs	r3, #15
10043c24:	2210      	movs	r2, #16
10043c26:	189b      	adds	r3, r3, r2
10043c28:	19db      	adds	r3, r3, r7
10043c2a:	781b      	ldrb	r3, [r3, #0]
10043c2c:	2b7f      	cmp	r3, #127	@ 0x7f
10043c2e:	d9ca      	bls.n	10043bc6 <get_tx_timestamp_u64+0x32>
	}
	return ts;
10043c30:	6a3a      	ldr	r2, [r7, #32]
10043c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
10043c34:	0010      	movs	r0, r2
10043c36:	0019      	movs	r1, r3
10043c38:	46bd      	mov	sp, r7
10043c3a:	b00b      	add	sp, #44	@ 0x2c
10043c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

10043c3e <get_rx_timestamp_u64>:

static uint64_t get_rx_timestamp_u64(DW1000_t *dw1000) {
10043c3e:	b5f0      	push	{r4, r5, r6, r7, lr}
10043c40:	b08d      	sub	sp, #52	@ 0x34
10043c42:	af02      	add	r7, sp, #8
10043c44:	6178      	str	r0, [r7, #20]
	uint8_t ts_tab[5];
	uint64_t ts = 0;
10043c46:	2200      	movs	r2, #0
10043c48:	2300      	movs	r3, #0
10043c4a:	623a      	str	r2, [r7, #32]
10043c4c:	627b      	str	r3, [r7, #36]	@ 0x24
	int8_t i;
	DW1000_read_reg(dw1000, RX_TIME_ID, RX_TIME_RX_STAMP_OFFSET,
10043c4e:	2308      	movs	r3, #8
10043c50:	2610      	movs	r6, #16
10043c52:	199b      	adds	r3, r3, r6
10043c54:	19db      	adds	r3, r3, r7
10043c56:	6978      	ldr	r0, [r7, #20]
10043c58:	2205      	movs	r2, #5
10043c5a:	9200      	str	r2, [sp, #0]
10043c5c:	2200      	movs	r2, #0
10043c5e:	2115      	movs	r1, #21
10043c60:	f7ff fb7c 	bl	1004335c <DW1000_read_reg>
			(void*) &ts_tab, RX_TIME_RX_STAMP_LEN);
	for (i = 4; i >= 0; i--) {
10043c64:	230f      	movs	r3, #15
10043c66:	199b      	adds	r3, r3, r6
10043c68:	19db      	adds	r3, r3, r7
10043c6a:	2204      	movs	r2, #4
10043c6c:	701a      	strb	r2, [r3, #0]
10043c6e:	e02d      	b.n	10043ccc <get_rx_timestamp_u64+0x8e>
		ts <<= 8;
10043c70:	6a3b      	ldr	r3, [r7, #32]
10043c72:	0e1b      	lsrs	r3, r3, #24
10043c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10043c76:	0215      	lsls	r5, r2, #8
10043c78:	431d      	orrs	r5, r3
10043c7a:	6a3b      	ldr	r3, [r7, #32]
10043c7c:	021c      	lsls	r4, r3, #8
10043c7e:	623c      	str	r4, [r7, #32]
10043c80:	627d      	str	r5, [r7, #36]	@ 0x24
		ts |= ts_tab[i];
10043c82:	200f      	movs	r0, #15
10043c84:	2110      	movs	r1, #16
10043c86:	1843      	adds	r3, r0, r1
10043c88:	19db      	adds	r3, r3, r7
10043c8a:	781b      	ldrb	r3, [r3, #0]
10043c8c:	b25b      	sxtb	r3, r3
10043c8e:	2208      	movs	r2, #8
10043c90:	1852      	adds	r2, r2, r1
10043c92:	19d2      	adds	r2, r2, r7
10043c94:	5cd3      	ldrb	r3, [r2, r3]
10043c96:	60bb      	str	r3, [r7, #8]
10043c98:	2300      	movs	r3, #0
10043c9a:	60fb      	str	r3, [r7, #12]
10043c9c:	6a3b      	ldr	r3, [r7, #32]
10043c9e:	68b9      	ldr	r1, [r7, #8]
10043ca0:	68fa      	ldr	r2, [r7, #12]
10043ca2:	000e      	movs	r6, r1
10043ca4:	431e      	orrs	r6, r3
10043ca6:	603e      	str	r6, [r7, #0]
10043ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043caa:	431a      	orrs	r2, r3
10043cac:	607a      	str	r2, [r7, #4]
10043cae:	683a      	ldr	r2, [r7, #0]
10043cb0:	687b      	ldr	r3, [r7, #4]
10043cb2:	623a      	str	r2, [r7, #32]
10043cb4:	627b      	str	r3, [r7, #36]	@ 0x24
	for (i = 4; i >= 0; i--) {
10043cb6:	2110      	movs	r1, #16
10043cb8:	1843      	adds	r3, r0, r1
10043cba:	19db      	adds	r3, r3, r7
10043cbc:	781b      	ldrb	r3, [r3, #0]
10043cbe:	b25b      	sxtb	r3, r3
10043cc0:	b2db      	uxtb	r3, r3
10043cc2:	3b01      	subs	r3, #1
10043cc4:	b2da      	uxtb	r2, r3
10043cc6:	1843      	adds	r3, r0, r1
10043cc8:	19db      	adds	r3, r3, r7
10043cca:	701a      	strb	r2, [r3, #0]
10043ccc:	230f      	movs	r3, #15
10043cce:	2210      	movs	r2, #16
10043cd0:	189b      	adds	r3, r3, r2
10043cd2:	19db      	adds	r3, r3, r7
10043cd4:	781b      	ldrb	r3, [r3, #0]
10043cd6:	2b7f      	cmp	r3, #127	@ 0x7f
10043cd8:	d9ca      	bls.n	10043c70 <get_rx_timestamp_u64+0x32>
	}
	return ts;
10043cda:	6a3a      	ldr	r2, [r7, #32]
10043cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
10043cde:	0010      	movs	r0, r2
10043ce0:	0019      	movs	r1, r3
10043ce2:	46bd      	mov	sp, r7
10043ce4:	b00b      	add	sp, #44	@ 0x2c
10043ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}

10043ce8 <final_msg_get_ts>:
		ts_field[i] = (uint8_t) ts;
		ts >>= 8;
	}
}

static void final_msg_get_ts(const uint8_t *ts_field, uint32_t *ts) {
10043ce8:	b580      	push	{r7, lr}
10043cea:	b084      	sub	sp, #16
10043cec:	af00      	add	r7, sp, #0
10043cee:	6078      	str	r0, [r7, #4]
10043cf0:	6039      	str	r1, [r7, #0]
	int8_t i;
	*ts = 0;
10043cf2:	683b      	ldr	r3, [r7, #0]
10043cf4:	2200      	movs	r2, #0
10043cf6:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FINAL_MSG_TS_LEN; i++) {
10043cf8:	230f      	movs	r3, #15
10043cfa:	18fb      	adds	r3, r7, r3
10043cfc:	2200      	movs	r2, #0
10043cfe:	701a      	strb	r2, [r3, #0]
10043d00:	e01a      	b.n	10043d38 <final_msg_get_ts+0x50>
		*ts += ts_field[i] << (i * 8);
10043d02:	683b      	ldr	r3, [r7, #0]
10043d04:	681b      	ldr	r3, [r3, #0]
10043d06:	200f      	movs	r0, #15
10043d08:	183a      	adds	r2, r7, r0
10043d0a:	7812      	ldrb	r2, [r2, #0]
10043d0c:	b252      	sxtb	r2, r2
10043d0e:	6879      	ldr	r1, [r7, #4]
10043d10:	188a      	adds	r2, r1, r2
10043d12:	7812      	ldrb	r2, [r2, #0]
10043d14:	0011      	movs	r1, r2
10043d16:	183a      	adds	r2, r7, r0
10043d18:	7812      	ldrb	r2, [r2, #0]
10043d1a:	b252      	sxtb	r2, r2
10043d1c:	00d2      	lsls	r2, r2, #3
10043d1e:	4091      	lsls	r1, r2
10043d20:	000a      	movs	r2, r1
10043d22:	189a      	adds	r2, r3, r2
10043d24:	683b      	ldr	r3, [r7, #0]
10043d26:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FINAL_MSG_TS_LEN; i++) {
10043d28:	183b      	adds	r3, r7, r0
10043d2a:	781b      	ldrb	r3, [r3, #0]
10043d2c:	b25b      	sxtb	r3, r3
10043d2e:	b2db      	uxtb	r3, r3
10043d30:	3301      	adds	r3, #1
10043d32:	b2da      	uxtb	r2, r3
10043d34:	183b      	adds	r3, r7, r0
10043d36:	701a      	strb	r2, [r3, #0]
10043d38:	230f      	movs	r3, #15
10043d3a:	18fb      	adds	r3, r7, r3
10043d3c:	781b      	ldrb	r3, [r3, #0]
10043d3e:	b25b      	sxtb	r3, r3
10043d40:	2b03      	cmp	r3, #3
10043d42:	ddde      	ble.n	10043d02 <final_msg_get_ts+0x1a>
	}
}
10043d44:	46c0      	nop			@ (mov r8, r8)
10043d46:	46c0      	nop			@ (mov r8, r8)
10043d48:	46bd      	mov	sp, r7
10043d4a:	b004      	add	sp, #16
10043d4c:	bd80      	pop	{r7, pc}
	...

10043d50 <DW1000_responder>:
				(void*) &tmp, 1);
	}

}

double DW1000_responder(DW1000_t *dw1000, uint8_t channel) {
10043d50:	b5f0      	push	{r4, r5, r6, r7, lr}
10043d52:	b09b      	sub	sp, #108	@ 0x6c
10043d54:	af02      	add	r7, sp, #8
10043d56:	6078      	str	r0, [r7, #4]
10043d58:	000a      	movs	r2, r1
10043d5a:	1cfb      	adds	r3, r7, #3
10043d5c:	701a      	strb	r2, [r3, #0]

	/* Clear reception timeout to start next ranging process. */
	uint32_t tmp;

	DW1000_read_reg(dw1000, SYS_CFG_ID, 3, (void*) &tmp, 1); // Read at offset 3 to get the upper byte only
10043d5e:	2624      	movs	r6, #36	@ 0x24
10043d60:	19bb      	adds	r3, r7, r6
10043d62:	6878      	ldr	r0, [r7, #4]
10043d64:	2201      	movs	r2, #1
10043d66:	9200      	str	r2, [sp, #0]
10043d68:	2203      	movs	r2, #3
10043d6a:	2104      	movs	r1, #4
10043d6c:	f7ff faf6 	bl	1004335c <DW1000_read_reg>
	tmp &= ~(SYS_CFG_RXWTOE >> 24); // Shift RXWTOE mask as we read the upper byte only
10043d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043d72:	2210      	movs	r2, #16
10043d74:	4393      	bics	r3, r2
10043d76:	627b      	str	r3, [r7, #36]	@ 0x24
	DW1000_write_reg(dw1000, SYS_CFG_ID, 3, (void*) &tmp, 1);
10043d78:	19bb      	adds	r3, r7, r6
10043d7a:	6878      	ldr	r0, [r7, #4]
10043d7c:	2201      	movs	r2, #1
10043d7e:	9200      	str	r2, [sp, #0]
10043d80:	2203      	movs	r2, #3
10043d82:	2104      	movs	r1, #4
10043d84:	f7ff fb4c 	bl	10043420 <DW1000_write_reg>

	/* Activate reception immediately. */
	DW1000_read_reg(dw1000, SYS_STATUS_ID, 3, (void*) &tmp, 1); // Read 1 byte at offset 3 to get the 4th byte out of 5
10043d88:	19bb      	adds	r3, r7, r6
10043d8a:	6878      	ldr	r0, [r7, #4]
10043d8c:	2201      	movs	r2, #1
10043d8e:	9200      	str	r2, [sp, #0]
10043d90:	2203      	movs	r2, #3
10043d92:	210f      	movs	r1, #15
10043d94:	f7ff fae2 	bl	1004335c <DW1000_read_reg>

	if ((tmp & (SYS_STATUS_ICRBP >> 24)) !=   // IC side Receive Buffer Pointer
			((tmp & (SYS_STATUS_HSRBP >> 24)) << 1)) // Host Side Receive Buffer Pointer
10043d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043d9a:	005a      	lsls	r2, r3, #1
	if ((tmp & (SYS_STATUS_ICRBP >> 24)) !=   // IC side Receive Buffer Pointer
10043d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043d9e:	4053      	eors	r3, r2
10043da0:	2280      	movs	r2, #128	@ 0x80
10043da2:	4013      	ands	r3, r2
10043da4:	d009      	beq.n	10043dba <DW1000_responder+0x6a>
			{
		tmp = 0x01;
10043da6:	2301      	movs	r3, #1
10043da8:	627b      	str	r3, [r7, #36]	@ 0x24
		DW1000_write_reg(dw1000, SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET,
10043daa:	19bb      	adds	r3, r7, r6
10043dac:	6878      	ldr	r0, [r7, #4]
10043dae:	2201      	movs	r2, #1
10043db0:	9200      	str	r2, [sp, #0]
10043db2:	2203      	movs	r2, #3
10043db4:	210d      	movs	r1, #13
10043db6:	f7ff fb33 	bl	10043420 <DW1000_write_reg>
				(void*) &tmp, 1); // We need to swap RX buffer status reg (write one to toggle internally)
	}

	tmp = SYS_CTRL_RXENAB;
10043dba:	2380      	movs	r3, #128	@ 0x80
10043dbc:	005b      	lsls	r3, r3, #1
10043dbe:	627b      	str	r3, [r7, #36]	@ 0x24
	DW1000_write_reg(dw1000, SYS_CTRL_ID, SYS_CTRL_OFFSET, (void*) &tmp, 2);
10043dc0:	2324      	movs	r3, #36	@ 0x24
10043dc2:	18fb      	adds	r3, r7, r3
10043dc4:	6878      	ldr	r0, [r7, #4]
10043dc6:	2202      	movs	r2, #2
10043dc8:	9200      	str	r2, [sp, #0]
10043dca:	2200      	movs	r2, #0
10043dcc:	210d      	movs	r1, #13
10043dce:	f7ff fb27 	bl	10043420 <DW1000_write_reg>

	/* Poll for reception of a frame or error/timeout. See NOTE 8 below. */
	do {
		DW1000_read_reg(dw1000, SYS_STATUS_ID, 0x0, (void*) &status_reg, 4);
10043dd2:	4b75      	ldr	r3, [pc, #468]	@ (10043fa8 <DW1000_responder+0x258>)
10043dd4:	6878      	ldr	r0, [r7, #4]
10043dd6:	2204      	movs	r2, #4
10043dd8:	9200      	str	r2, [sp, #0]
10043dda:	2200      	movs	r2, #0
10043ddc:	210f      	movs	r1, #15
10043dde:	f7ff fabd 	bl	1004335c <DW1000_read_reg>
	} while (!(status_reg
			& (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)));
10043de2:	4b71      	ldr	r3, [pc, #452]	@ (10043fa8 <DW1000_responder+0x258>)
10043de4:	681b      	ldr	r3, [r3, #0]
10043de6:	4a71      	ldr	r2, [pc, #452]	@ (10043fac <DW1000_responder+0x25c>)
10043de8:	4013      	ands	r3, r2
	} while (!(status_reg
10043dea:	d0f2      	beq.n	10043dd2 <DW1000_responder+0x82>

	if (status_reg & SYS_STATUS_RXFCG) {
10043dec:	4b6e      	ldr	r3, [pc, #440]	@ (10043fa8 <DW1000_responder+0x258>)
10043dee:	681a      	ldr	r2, [r3, #0]
10043df0:	2380      	movs	r3, #128	@ 0x80
10043df2:	01db      	lsls	r3, r3, #7
10043df4:	4013      	ands	r3, r2
10043df6:	d100      	bne.n	10043dfa <DW1000_responder+0xaa>
10043df8:	e22b      	b.n	10044252 <DW1000_responder+0x502>

		uint32_t frame_len;

		/* Clear good RX frame event in the DW1000 status register. */
		tmp = SYS_STATUS_RXFCG;
10043dfa:	2380      	movs	r3, #128	@ 0x80
10043dfc:	01db      	lsls	r3, r3, #7
10043dfe:	627b      	str	r3, [r7, #36]	@ 0x24
		DW1000_write_reg(dw1000, SYS_STATUS_ID, 0x00, (void*) &tmp, 4);
10043e00:	2324      	movs	r3, #36	@ 0x24
10043e02:	18fb      	adds	r3, r7, r3
10043e04:	6878      	ldr	r0, [r7, #4]
10043e06:	2204      	movs	r2, #4
10043e08:	9200      	str	r2, [sp, #0]
10043e0a:	2200      	movs	r2, #0
10043e0c:	210f      	movs	r1, #15
10043e0e:	f7ff fb07 	bl	10043420 <DW1000_write_reg>
		memset(rx_buffer, 0, sizeof(rx_buffer));
10043e12:	4b67      	ldr	r3, [pc, #412]	@ (10043fb0 <DW1000_responder+0x260>)
10043e14:	2219      	movs	r2, #25
10043e16:	2100      	movs	r1, #0
10043e18:	0018      	movs	r0, r3
10043e1a:	f005 f9b9 	bl	10049190 <memset>
		/* A frame has been received, read it into the local buffer. */
		DW1000_read_reg(dw1000, RX_FINFO_ID, 0x00, (void*) &frame_len, 4);
10043e1e:	2320      	movs	r3, #32
10043e20:	18fb      	adds	r3, r7, r3
10043e22:	6878      	ldr	r0, [r7, #4]
10043e24:	2204      	movs	r2, #4
10043e26:	9200      	str	r2, [sp, #0]
10043e28:	2200      	movs	r2, #0
10043e2a:	2110      	movs	r1, #16
10043e2c:	f7ff fa96 	bl	1004335c <DW1000_read_reg>
		frame_len &= RX_FINFO_RXFL_MASK_1023;
10043e30:	6a3b      	ldr	r3, [r7, #32]
10043e32:	059b      	lsls	r3, r3, #22
10043e34:	0d9b      	lsrs	r3, r3, #22
10043e36:	623b      	str	r3, [r7, #32]
		if (frame_len <= RX_BUF_LEN) {
10043e38:	6a3b      	ldr	r3, [r7, #32]
10043e3a:	2b19      	cmp	r3, #25
10043e3c:	d808      	bhi.n	10043e50 <DW1000_responder+0x100>
			DW1000_read_reg(dw1000, RX_BUFFER_ID, 0x00, (void*) &rx_buffer,
10043e3e:	6a3b      	ldr	r3, [r7, #32]
10043e40:	4a5b      	ldr	r2, [pc, #364]	@ (10043fb0 <DW1000_responder+0x260>)
10043e42:	6878      	ldr	r0, [r7, #4]
10043e44:	9300      	str	r3, [sp, #0]
10043e46:	0013      	movs	r3, r2
10043e48:	2200      	movs	r2, #0
10043e4a:	2111      	movs	r1, #17
10043e4c:	f7ff fa86 	bl	1004335c <DW1000_read_reg>
					frame_len);
		}

		rx_buffer[ALL_MSG_SN_IDX] = 0;
10043e50:	4b57      	ldr	r3, [pc, #348]	@ (10043fb0 <DW1000_responder+0x260>)
10043e52:	2200      	movs	r2, #0
10043e54:	709a      	strb	r2, [r3, #2]

		if (memcmp(rx_buffer, rx_poll_msg, ALL_MSG_COMMON_LEN) == 0
10043e56:	4957      	ldr	r1, [pc, #348]	@ (10043fb4 <DW1000_responder+0x264>)
10043e58:	4b55      	ldr	r3, [pc, #340]	@ (10043fb0 <DW1000_responder+0x260>)
10043e5a:	220a      	movs	r2, #10
10043e5c:	0018      	movs	r0, r3
10043e5e:	f005 f989 	bl	10049174 <memcmp>
10043e62:	1e03      	subs	r3, r0, #0
10043e64:	d000      	beq.n	10043e68 <DW1000_responder+0x118>
10043e66:	e214      	b.n	10044292 <DW1000_responder+0x542>
				&& rx_buffer[10] == channel) {
10043e68:	4b51      	ldr	r3, [pc, #324]	@ (10043fb0 <DW1000_responder+0x260>)
10043e6a:	7a9b      	ldrb	r3, [r3, #10]
10043e6c:	1cfa      	adds	r2, r7, #3
10043e6e:	7812      	ldrb	r2, [r2, #0]
10043e70:	429a      	cmp	r2, r3
10043e72:	d000      	beq.n	10043e76 <DW1000_responder+0x126>
10043e74:	e20d      	b.n	10044292 <DW1000_responder+0x542>
			uint32_t resp_tx_time;

			/* Retrieve poll reception timestamp. */
			poll_rx_ts = get_rx_timestamp_u64(dw1000);
10043e76:	687b      	ldr	r3, [r7, #4]
10043e78:	0018      	movs	r0, r3
10043e7a:	f7ff fee0 	bl	10043c3e <get_rx_timestamp_u64>
10043e7e:	0002      	movs	r2, r0
10043e80:	000b      	movs	r3, r1
10043e82:	494d      	ldr	r1, [pc, #308]	@ (10043fb8 <DW1000_responder+0x268>)
10043e84:	600a      	str	r2, [r1, #0]
10043e86:	604b      	str	r3, [r1, #4]

			// set rx after tx delay
			DW1000_read_reg(dw1000, ACK_RESP_T_ID, 0x00, (void*) &tmp, 4); // Read ACK_RESP_T_ID register
10043e88:	2624      	movs	r6, #36	@ 0x24
10043e8a:	19bb      	adds	r3, r7, r6
10043e8c:	6878      	ldr	r0, [r7, #4]
10043e8e:	2204      	movs	r2, #4
10043e90:	9200      	str	r2, [sp, #0]
10043e92:	2200      	movs	r2, #0
10043e94:	211a      	movs	r1, #26
10043e96:	f7ff fa61 	bl	1004335c <DW1000_read_reg>
			tmp &= ~(ACK_RESP_T_W4R_TIM_MASK); // Clear the timer (19:0)
10043e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043e9c:	0d1b      	lsrs	r3, r3, #20
10043e9e:	051b      	lsls	r3, r3, #20
10043ea0:	627b      	str	r3, [r7, #36]	@ 0x24
			tmp |= (RESP_TX_TO_FINAL_RX_DLY_UUS & ACK_RESP_T_W4R_TIM_MASK); // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
10043ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043ea4:	22fa      	movs	r2, #250	@ 0xfa
10043ea6:	0052      	lsls	r2, r2, #1
10043ea8:	4313      	orrs	r3, r2
10043eaa:	627b      	str	r3, [r7, #36]	@ 0x24
			DW1000_write_reg(dw1000, ACK_RESP_T_ID, 0x00, (void*) &tmp, 4);
10043eac:	19bb      	adds	r3, r7, r6
10043eae:	6878      	ldr	r0, [r7, #4]
10043eb0:	2204      	movs	r2, #4
10043eb2:	9200      	str	r2, [sp, #0]
10043eb4:	2200      	movs	r2, #0
10043eb6:	211a      	movs	r1, #26
10043eb8:	f7ff fab2 	bl	10043420 <DW1000_write_reg>

			// set rx timeout
			tmp = 0;
10043ebc:	2300      	movs	r3, #0
10043ebe:	627b      	str	r3, [r7, #36]	@ 0x24
			DW1000_read_reg(dw1000, SYS_CFG_ID, 0x03, (void*) &tmp, 1); // Read at offset 3 to get the upper byte only
10043ec0:	19bb      	adds	r3, r7, r6
10043ec2:	6878      	ldr	r0, [r7, #4]
10043ec4:	2201      	movs	r2, #1
10043ec6:	9200      	str	r2, [sp, #0]
10043ec8:	2203      	movs	r2, #3
10043eca:	2104      	movs	r1, #4
10043ecc:	f7ff fa46 	bl	1004335c <DW1000_read_reg>

			uint32_t time = FINAL_RX_TIMEOUT_UUS;
10043ed0:	4b3a      	ldr	r3, [pc, #232]	@ (10043fbc <DW1000_responder+0x26c>)
10043ed2:	61bb      	str	r3, [r7, #24]
			DW1000_write_reg(dw1000, RX_FWTO_ID, RX_FWTO_OFFSET, (void*) &time,
10043ed4:	2318      	movs	r3, #24
10043ed6:	18fb      	adds	r3, r7, r3
10043ed8:	6878      	ldr	r0, [r7, #4]
10043eda:	2202      	movs	r2, #2
10043edc:	9200      	str	r2, [sp, #0]
10043ede:	2200      	movs	r2, #0
10043ee0:	210c      	movs	r1, #12
10043ee2:	f7ff fa9d 	bl	10043420 <DW1000_write_reg>
					2);
			tmp |= (SYS_CFG_RXWTOE >> 24); // Shift RXWTOE mask as we read the upper byte only
10043ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043ee8:	2210      	movs	r2, #16
10043eea:	4313      	orrs	r3, r2
10043eec:	627b      	str	r3, [r7, #36]	@ 0x24
			// OR in 32bit value (1 bit set), I know this is in high byte.
			DW1000_write_reg(dw1000, SYS_CFG_ID, 0x03, (void*) &tmp, 1); // Write at offset 3 to write the upper byte only
10043eee:	19bb      	adds	r3, r7, r6
10043ef0:	6878      	ldr	r0, [r7, #4]
10043ef2:	2201      	movs	r2, #1
10043ef4:	9200      	str	r2, [sp, #0]
10043ef6:	2203      	movs	r2, #3
10043ef8:	2104      	movs	r1, #4
10043efa:	f7ff fa91 	bl	10043420 <DW1000_write_reg>

			tx_resp_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
10043efe:	4b30      	ldr	r3, [pc, #192]	@ (10043fc0 <DW1000_responder+0x270>)
10043f00:	781a      	ldrb	r2, [r3, #0]
10043f02:	4b30      	ldr	r3, [pc, #192]	@ (10043fc4 <DW1000_responder+0x274>)
10043f04:	709a      	strb	r2, [r3, #2]
			tx_resp_msg[13] = channel;
10043f06:	4b2f      	ldr	r3, [pc, #188]	@ (10043fc4 <DW1000_responder+0x274>)
10043f08:	1cfa      	adds	r2, r7, #3
10043f0a:	7812      	ldrb	r2, [r2, #0]
10043f0c:	735a      	strb	r2, [r3, #13]
			DW1000_write_reg(dw1000, TX_BUFFER_ID, 0, tx_resp_msg,
10043f0e:	4b2d      	ldr	r3, [pc, #180]	@ (10043fc4 <DW1000_responder+0x274>)
10043f10:	6878      	ldr	r0, [r7, #4]
10043f12:	220e      	movs	r2, #14
10043f14:	9200      	str	r2, [sp, #0]
10043f16:	2200      	movs	r2, #0
10043f18:	2109      	movs	r1, #9
10043f1a:	f7ff fa81 	bl	10043420 <DW1000_write_reg>
					sizeof(tx_resp_msg) - 2);

			tmp = txFCTRL | sizeof(tx_resp_msg)
					| ((uint32_t) 0x0U << TX_FCTRL_TXBOFFS_SHFT)
					| ((uint32_t) 0x1U << TX_FCTRL_TR_SHFT);
10043f1e:	4b2a      	ldr	r3, [pc, #168]	@ (10043fc8 <DW1000_responder+0x278>)
10043f20:	681b      	ldr	r3, [r3, #0]
10043f22:	4a2a      	ldr	r2, [pc, #168]	@ (10043fcc <DW1000_responder+0x27c>)
10043f24:	4313      	orrs	r3, r2
			tmp = txFCTRL | sizeof(tx_resp_msg)
10043f26:	627b      	str	r3, [r7, #36]	@ 0x24
			DW1000_write_reg(dw1000, TX_FCTRL_ID, 0x00, (void*) &tmp, 4);
10043f28:	19bb      	adds	r3, r7, r6
10043f2a:	6878      	ldr	r0, [r7, #4]
10043f2c:	2204      	movs	r2, #4
10043f2e:	9200      	str	r2, [sp, #0]
10043f30:	2200      	movs	r2, #0
10043f32:	2108      	movs	r1, #8
10043f34:	f7ff fa74 	bl	10043420 <DW1000_write_reg>

			/* Set send time for response. See NOTE 9 below. */
			resp_tx_time = (poll_rx_ts
					+ (POLL_RX_TO_RESP_TX_DLY_UUS * UUS_TO_DWT_TIME)) >> 8;
10043f38:	4b1f      	ldr	r3, [pc, #124]	@ (10043fb8 <DW1000_responder+0x268>)
10043f3a:	681a      	ldr	r2, [r3, #0]
10043f3c:	685b      	ldr	r3, [r3, #4]
10043f3e:	4824      	ldr	r0, [pc, #144]	@ (10043fd0 <DW1000_responder+0x280>)
10043f40:	2100      	movs	r1, #0
10043f42:	1812      	adds	r2, r2, r0
10043f44:	414b      	adcs	r3, r1
10043f46:	0619      	lsls	r1, r3, #24
10043f48:	0a14      	lsrs	r4, r2, #8
10043f4a:	430c      	orrs	r4, r1
10043f4c:	0a1d      	lsrs	r5, r3, #8
			resp_tx_time = (poll_rx_ts
10043f4e:	0023      	movs	r3, r4
10043f50:	61fb      	str	r3, [r7, #28]
			DW1000_write_reg(dw1000, DX_TIME_ID, 0x01, (void*) &resp_tx_time,
10043f52:	231c      	movs	r3, #28
10043f54:	18fb      	adds	r3, r7, r3
10043f56:	6878      	ldr	r0, [r7, #4]
10043f58:	2204      	movs	r2, #4
10043f5a:	9200      	str	r2, [sp, #0]
10043f5c:	2201      	movs	r2, #1
10043f5e:	210a      	movs	r1, #10
10043f60:	f7ff fa5e 	bl	10043420 <DW1000_write_reg>
					4);

			// start TX
			tmp = SYS_CTRL_WAIT4RESP | SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT;
10043f64:	2386      	movs	r3, #134	@ 0x86
10043f66:	627b      	str	r3, [r7, #36]	@ 0x24
			DW1000_write_reg(dw1000, SYS_CTRL_ID, SYS_CTRL_OFFSET, (void*) &tmp,
10043f68:	19bb      	adds	r3, r7, r6
10043f6a:	6878      	ldr	r0, [r7, #4]
10043f6c:	2201      	movs	r2, #1
10043f6e:	9200      	str	r2, [sp, #0]
10043f70:	2200      	movs	r2, #0
10043f72:	210d      	movs	r1, #13
10043f74:	f7ff fa54 	bl	10043420 <DW1000_write_reg>
					1);

			DW1000_read_reg(dw1000, SYS_STATUS_ID, 0x03, (void*) &tmp, 2); // Read at offset 3 to get the upper 2 bytes out of 5
10043f78:	19bb      	adds	r3, r7, r6
10043f7a:	6878      	ldr	r0, [r7, #4]
10043f7c:	2202      	movs	r2, #2
10043f7e:	9200      	str	r2, [sp, #0]
10043f80:	2203      	movs	r2, #3
10043f82:	210f      	movs	r1, #15
10043f84:	f7ff f9ea 	bl	1004335c <DW1000_read_reg>

			if (tmp & SYS_STATUS_TXERR) {
10043f88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10043f8a:	2381      	movs	r3, #129	@ 0x81
10043f8c:	00db      	lsls	r3, r3, #3
10043f8e:	4013      	ands	r3, r2
10043f90:	d020      	beq.n	10043fd4 <DW1000_responder+0x284>
				tmp = SYS_CTRL_TRXOFF;
10043f92:	2340      	movs	r3, #64	@ 0x40
10043f94:	627b      	str	r3, [r7, #36]	@ 0x24
				DW1000_write_reg(dw1000, SYS_CTRL_ID, SYS_CTRL_OFFSET,
10043f96:	19bb      	adds	r3, r7, r6
10043f98:	6878      	ldr	r0, [r7, #4]
10043f9a:	2201      	movs	r2, #1
10043f9c:	9200      	str	r2, [sp, #0]
10043f9e:	2200      	movs	r2, #0
10043fa0:	210d      	movs	r1, #13
10043fa2:	f7ff fa3d 	bl	10043420 <DW1000_write_reg>
10043fa6:	e155      	b.n	10044254 <DW1000_responder+0x504>
10043fa8:	20000484 	.word	0x20000484
10043fac:	2427d000 	.word	0x2427d000
10043fb0:	20000498 	.word	0x20000498
10043fb4:	20000660 	.word	0x20000660
10043fb8:	200004b8 	.word	0x200004b8
10043fbc:	00001388 	.word	0x00001388
10043fc0:	200004d0 	.word	0x200004d0
10043fc4:	20000670 	.word	0x20000670
10043fc8:	20000480 	.word	0x20000480
10043fcc:	00008010 	.word	0x00008010
10043fd0:	0bb80000 	.word	0x0bb80000
						(void*) &tmp, 1);
				goto TXError;
			}
			uint32_t sys_status;
			DW1000_read_reg(dw1000, SYS_STATUS_ID, 0x00, (void*) &sys_status,
10043fd4:	2314      	movs	r3, #20
10043fd6:	18fb      	adds	r3, r7, r3
10043fd8:	6878      	ldr	r0, [r7, #4]
10043fda:	2204      	movs	r2, #4
10043fdc:	9200      	str	r2, [sp, #0]
10043fde:	2200      	movs	r2, #0
10043fe0:	210f      	movs	r1, #15
10043fe2:	f7ff f9bb 	bl	1004335c <DW1000_read_reg>
					4); // Read at offset 3 to get the upper 2 bytes out of 5
			// poll for reception
			status_reg = 0;
10043fe6:	4bae      	ldr	r3, [pc, #696]	@ (100442a0 <DW1000_responder+0x550>)
10043fe8:	2200      	movs	r2, #0
10043fea:	601a      	str	r2, [r3, #0]
			do {
				DW1000_read_reg(dw1000, SYS_STATUS_ID, 0x0, (void*) &status_reg,
10043fec:	4bac      	ldr	r3, [pc, #688]	@ (100442a0 <DW1000_responder+0x550>)
10043fee:	6878      	ldr	r0, [r7, #4]
10043ff0:	2204      	movs	r2, #4
10043ff2:	9200      	str	r2, [sp, #0]
10043ff4:	2200      	movs	r2, #0
10043ff6:	210f      	movs	r1, #15
10043ff8:	f7ff f9b0 	bl	1004335c <DW1000_read_reg>
						4);
			} while (!(status_reg
					& (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO
10043ffc:	4ba8      	ldr	r3, [pc, #672]	@ (100442a0 <DW1000_responder+0x550>)
10043ffe:	681b      	ldr	r3, [r3, #0]
10044000:	4aa8      	ldr	r2, [pc, #672]	@ (100442a4 <DW1000_responder+0x554>)
10044002:	4013      	ands	r3, r2
			} while (!(status_reg
10044004:	d0f2      	beq.n	10043fec <DW1000_responder+0x29c>
							| SYS_STATUS_ALL_RX_ERR)));
			/* Increment frame sequence number after transmission of the response message (modulo 256). */
			frame_seq_nb++;
10044006:	4ba8      	ldr	r3, [pc, #672]	@ (100442a8 <DW1000_responder+0x558>)
10044008:	781b      	ldrb	r3, [r3, #0]
1004400a:	3301      	adds	r3, #1
1004400c:	b2da      	uxtb	r2, r3
1004400e:	4ba6      	ldr	r3, [pc, #664]	@ (100442a8 <DW1000_responder+0x558>)
10044010:	701a      	strb	r2, [r3, #0]

			if (status_reg & SYS_STATUS_RXFCG) {
10044012:	4ba3      	ldr	r3, [pc, #652]	@ (100442a0 <DW1000_responder+0x550>)
10044014:	681a      	ldr	r2, [r3, #0]
10044016:	2380      	movs	r3, #128	@ 0x80
10044018:	01db      	lsls	r3, r3, #7
1004401a:	4013      	ands	r3, r2
1004401c:	d100      	bne.n	10044020 <DW1000_responder+0x2d0>
1004401e:	e0f8      	b.n	10044212 <DW1000_responder+0x4c2>
				tmp = SYS_STATUS_RXFCG | SYS_STATUS_TXFRS;
10044020:	2381      	movs	r3, #129	@ 0x81
10044022:	01db      	lsls	r3, r3, #7
10044024:	627b      	str	r3, [r7, #36]	@ 0x24
				DW1000_write_reg(dw1000, SYS_STATUS_ID, 0x00, (void*) &tmp, 4);
10044026:	2324      	movs	r3, #36	@ 0x24
10044028:	18fb      	adds	r3, r7, r3
1004402a:	6878      	ldr	r0, [r7, #4]
1004402c:	2204      	movs	r2, #4
1004402e:	9200      	str	r2, [sp, #0]
10044030:	2200      	movs	r2, #0
10044032:	210f      	movs	r1, #15
10044034:	f7ff f9f4 	bl	10043420 <DW1000_write_reg>
				/* A frame has been received, read it into the local buffer. */
				DW1000_read_reg(dw1000, RX_FINFO_ID, 0x00, (void*) &frame_len,
10044038:	2320      	movs	r3, #32
1004403a:	18fb      	adds	r3, r7, r3
1004403c:	6878      	ldr	r0, [r7, #4]
1004403e:	2204      	movs	r2, #4
10044040:	9200      	str	r2, [sp, #0]
10044042:	2200      	movs	r2, #0
10044044:	2110      	movs	r1, #16
10044046:	f7ff f989 	bl	1004335c <DW1000_read_reg>
						4);
				frame_len &= RX_FINFO_RXFLEN_MASK;
1004404a:	6a3b      	ldr	r3, [r7, #32]
1004404c:	227f      	movs	r2, #127	@ 0x7f
1004404e:	4013      	ands	r3, r2
10044050:	623b      	str	r3, [r7, #32]
				if (frame_len <= RX_BUF_LEN) {
10044052:	6a3b      	ldr	r3, [r7, #32]
10044054:	2b19      	cmp	r3, #25
10044056:	d808      	bhi.n	1004406a <DW1000_responder+0x31a>
					DW1000_read_reg(dw1000, RX_BUFFER_ID, 0x00,
10044058:	6a3b      	ldr	r3, [r7, #32]
1004405a:	4a94      	ldr	r2, [pc, #592]	@ (100442ac <DW1000_responder+0x55c>)
1004405c:	6878      	ldr	r0, [r7, #4]
1004405e:	9300      	str	r3, [sp, #0]
10044060:	0013      	movs	r3, r2
10044062:	2200      	movs	r2, #0
10044064:	2111      	movs	r1, #17
10044066:	f7ff f979 	bl	1004335c <DW1000_read_reg>
							(void*) &rx_buffer, frame_len);
				}
				rx_buffer[ALL_MSG_SN_IDX] = 0;
1004406a:	4b90      	ldr	r3, [pc, #576]	@ (100442ac <DW1000_responder+0x55c>)
1004406c:	2200      	movs	r2, #0
1004406e:	709a      	strb	r2, [r3, #2]
				if (memcmp(rx_buffer, rx_final_msg, ALL_MSG_COMMON_LEN) == 0) {
10044070:	498f      	ldr	r1, [pc, #572]	@ (100442b0 <DW1000_responder+0x560>)
10044072:	4b8e      	ldr	r3, [pc, #568]	@ (100442ac <DW1000_responder+0x55c>)
10044074:	220a      	movs	r2, #10
10044076:	0018      	movs	r0, r3
10044078:	f005 f87c 	bl	10049174 <memcmp>
1004407c:	1e03      	subs	r3, r0, #0
1004407e:	d000      	beq.n	10044082 <DW1000_responder+0x332>
10044080:	e107      	b.n	10044292 <DW1000_responder+0x542>
					uint32_t poll_rx_ts_32, resp_tx_ts_32, final_rx_ts_32;
					double Ra, Rb, Da, Db;
					int64_t tof_dtu;

					/* Retrieve response transmission and final reception timestamps. */
					resp_tx_ts = get_tx_timestamp_u64(dw1000);
10044082:	687b      	ldr	r3, [r7, #4]
10044084:	0018      	movs	r0, r3
10044086:	f7ff fd85 	bl	10043b94 <get_tx_timestamp_u64>
1004408a:	0002      	movs	r2, r0
1004408c:	000b      	movs	r3, r1
1004408e:	4989      	ldr	r1, [pc, #548]	@ (100442b4 <DW1000_responder+0x564>)
10044090:	600a      	str	r2, [r1, #0]
10044092:	604b      	str	r3, [r1, #4]
					final_rx_ts = get_rx_timestamp_u64(dw1000);
10044094:	687b      	ldr	r3, [r7, #4]
10044096:	0018      	movs	r0, r3
10044098:	f7ff fdd1 	bl	10043c3e <get_rx_timestamp_u64>
1004409c:	0002      	movs	r2, r0
1004409e:	000b      	movs	r3, r1
100440a0:	4985      	ldr	r1, [pc, #532]	@ (100442b8 <DW1000_responder+0x568>)
100440a2:	600a      	str	r2, [r1, #0]
100440a4:	604b      	str	r3, [r1, #4]

					/* Get timestamps embedded in the final message. */
					final_msg_get_ts(&rx_buffer[FINAL_MSG_POLL_TX_TS_IDX],
100440a6:	2310      	movs	r3, #16
100440a8:	18fa      	adds	r2, r7, r3
100440aa:	4b84      	ldr	r3, [pc, #528]	@ (100442bc <DW1000_responder+0x56c>)
100440ac:	0011      	movs	r1, r2
100440ae:	0018      	movs	r0, r3
100440b0:	f7ff fe1a 	bl	10043ce8 <final_msg_get_ts>
							&poll_tx_ts);
					final_msg_get_ts(&rx_buffer[FINAL_MSG_RESP_RX_TS_IDX],
100440b4:	230c      	movs	r3, #12
100440b6:	18fa      	adds	r2, r7, r3
100440b8:	4b81      	ldr	r3, [pc, #516]	@ (100442c0 <DW1000_responder+0x570>)
100440ba:	0011      	movs	r1, r2
100440bc:	0018      	movs	r0, r3
100440be:	f7ff fe13 	bl	10043ce8 <final_msg_get_ts>
							&resp_rx_ts);
					final_msg_get_ts(&rx_buffer[FINAL_MSG_FINAL_TX_TS_IDX],
100440c2:	2308      	movs	r3, #8
100440c4:	18fa      	adds	r2, r7, r3
100440c6:	4b7f      	ldr	r3, [pc, #508]	@ (100442c4 <DW1000_responder+0x574>)
100440c8:	0011      	movs	r1, r2
100440ca:	0018      	movs	r0, r3
100440cc:	f7ff fe0c 	bl	10043ce8 <final_msg_get_ts>
							&final_tx_ts);

					/* Compute time of flight. 32-bit subtractions give correct answers even if clock has wrapped. See NOTE 12 below. */
					poll_rx_ts_32 = (uint32_t) poll_rx_ts;
100440d0:	4b7d      	ldr	r3, [pc, #500]	@ (100442c8 <DW1000_responder+0x578>)
100440d2:	681a      	ldr	r2, [r3, #0]
100440d4:	685b      	ldr	r3, [r3, #4]
100440d6:	0013      	movs	r3, r2
100440d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
					resp_tx_ts_32 = (uint32_t) resp_tx_ts;
100440da:	4b76      	ldr	r3, [pc, #472]	@ (100442b4 <DW1000_responder+0x564>)
100440dc:	681a      	ldr	r2, [r3, #0]
100440de:	685b      	ldr	r3, [r3, #4]
100440e0:	0013      	movs	r3, r2
100440e2:	65bb      	str	r3, [r7, #88]	@ 0x58
					final_rx_ts_32 = (uint32_t) final_rx_ts;
100440e4:	4b74      	ldr	r3, [pc, #464]	@ (100442b8 <DW1000_responder+0x568>)
100440e6:	681a      	ldr	r2, [r3, #0]
100440e8:	685b      	ldr	r3, [r3, #4]
100440ea:	0013      	movs	r3, r2
100440ec:	657b      	str	r3, [r7, #84]	@ 0x54
					Ra = (double) (resp_rx_ts - poll_tx_ts);
100440ee:	68fa      	ldr	r2, [r7, #12]
100440f0:	693b      	ldr	r3, [r7, #16]
100440f2:	1ad3      	subs	r3, r2, r3
100440f4:	0018      	movs	r0, r3
100440f6:	f7fe f84f 	bl	10042198 <__aeabi_ui2d>
100440fa:	0002      	movs	r2, r0
100440fc:	000b      	movs	r3, r1
100440fe:	64ba      	str	r2, [r7, #72]	@ 0x48
10044100:	64fb      	str	r3, [r7, #76]	@ 0x4c
					Rb = (double) (final_rx_ts_32 - resp_tx_ts_32);
10044102:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
10044104:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
10044106:	1ad3      	subs	r3, r2, r3
10044108:	0018      	movs	r0, r3
1004410a:	f7fe f845 	bl	10042198 <__aeabi_ui2d>
1004410e:	0002      	movs	r2, r0
10044110:	000b      	movs	r3, r1
10044112:	643a      	str	r2, [r7, #64]	@ 0x40
10044114:	647b      	str	r3, [r7, #68]	@ 0x44
					Da = (double) (final_tx_ts - resp_rx_ts);
10044116:	68ba      	ldr	r2, [r7, #8]
10044118:	68fb      	ldr	r3, [r7, #12]
1004411a:	1ad3      	subs	r3, r2, r3
1004411c:	0018      	movs	r0, r3
1004411e:	f7fe f83b 	bl	10042198 <__aeabi_ui2d>
10044122:	0002      	movs	r2, r0
10044124:	000b      	movs	r3, r1
10044126:	63ba      	str	r2, [r7, #56]	@ 0x38
10044128:	63fb      	str	r3, [r7, #60]	@ 0x3c
					Db = (double) (resp_tx_ts_32 - poll_rx_ts_32);
1004412a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
1004412c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
1004412e:	1ad3      	subs	r3, r2, r3
10044130:	0018      	movs	r0, r3
10044132:	f7fe f831 	bl	10042198 <__aeabi_ui2d>
10044136:	0002      	movs	r2, r0
10044138:	000b      	movs	r3, r1
1004413a:	633a      	str	r2, [r7, #48]	@ 0x30
1004413c:	637b      	str	r3, [r7, #52]	@ 0x34
					tof_dtu = (int64_t) ((Ra * Rb - Da * Db)
1004413e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
10044140:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10044142:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
10044144:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
10044146:	f7fd f959 	bl	100413fc <__aeabi_dmul>
1004414a:	0002      	movs	r2, r0
1004414c:	000b      	movs	r3, r1
1004414e:	0014      	movs	r4, r2
10044150:	001d      	movs	r5, r3
10044152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10044154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10044156:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
10044158:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
1004415a:	f7fd f94f 	bl	100413fc <__aeabi_dmul>
1004415e:	0002      	movs	r2, r0
10044160:	000b      	movs	r3, r1
10044162:	0020      	movs	r0, r4
10044164:	0029      	movs	r1, r5
10044166:	f7fd fc11 	bl	1004198c <__aeabi_dsub>
1004416a:	0002      	movs	r2, r0
1004416c:	000b      	movs	r3, r1
1004416e:	0014      	movs	r4, r2
10044170:	001d      	movs	r5, r3
							/ (Ra + Rb + Da + Db));
10044172:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
10044174:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10044176:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
10044178:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
1004417a:	f7fc fac1 	bl	10040700 <__aeabi_dadd>
1004417e:	0002      	movs	r2, r0
10044180:	000b      	movs	r3, r1
10044182:	0010      	movs	r0, r2
10044184:	0019      	movs	r1, r3
10044186:	6bba      	ldr	r2, [r7, #56]	@ 0x38
10044188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
1004418a:	f7fc fab9 	bl	10040700 <__aeabi_dadd>
1004418e:	0002      	movs	r2, r0
10044190:	000b      	movs	r3, r1
10044192:	0010      	movs	r0, r2
10044194:	0019      	movs	r1, r3
10044196:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10044198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004419a:	f7fc fab1 	bl	10040700 <__aeabi_dadd>
1004419e:	0002      	movs	r2, r0
100441a0:	000b      	movs	r3, r1
100441a2:	0020      	movs	r0, r4
100441a4:	0029      	movs	r1, r5
100441a6:	f7fc fe0f 	bl	10040dc8 <__aeabi_ddiv>
100441aa:	0002      	movs	r2, r0
100441ac:	000b      	movs	r3, r1
					tof_dtu = (int64_t) ((Ra * Rb - Da * Db)
100441ae:	0010      	movs	r0, r2
100441b0:	0019      	movs	r1, r3
100441b2:	f7fc f989 	bl	100404c8 <__aeabi_d2lz>
100441b6:	0002      	movs	r2, r0
100441b8:	000b      	movs	r3, r1
100441ba:	62ba      	str	r2, [r7, #40]	@ 0x28
100441bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					tof = tof_dtu * DWT_TIME_UNITS;
100441be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
100441c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
100441c2:	f7fc f9bb 	bl	1004053c <__aeabi_l2d>
100441c6:	4a41      	ldr	r2, [pc, #260]	@ (100442cc <DW1000_responder+0x57c>)
100441c8:	4b41      	ldr	r3, [pc, #260]	@ (100442d0 <DW1000_responder+0x580>)
100441ca:	f7fd f917 	bl	100413fc <__aeabi_dmul>
100441ce:	0002      	movs	r2, r0
100441d0:	000b      	movs	r3, r1
100441d2:	4940      	ldr	r1, [pc, #256]	@ (100442d4 <DW1000_responder+0x584>)
100441d4:	600a      	str	r2, [r1, #0]
100441d6:	604b      	str	r3, [r1, #4]
					distance = tof * SPEED_OF_LIGHT;
100441d8:	4b3e      	ldr	r3, [pc, #248]	@ (100442d4 <DW1000_responder+0x584>)
100441da:	6818      	ldr	r0, [r3, #0]
100441dc:	6859      	ldr	r1, [r3, #4]
100441de:	2298      	movs	r2, #152	@ 0x98
100441e0:	0552      	lsls	r2, r2, #21
100441e2:	4b3d      	ldr	r3, [pc, #244]	@ (100442d8 <DW1000_responder+0x588>)
100441e4:	f7fd f90a 	bl	100413fc <__aeabi_dmul>
100441e8:	0002      	movs	r2, r0
100441ea:	000b      	movs	r3, r1
100441ec:	493b      	ldr	r1, [pc, #236]	@ (100442dc <DW1000_responder+0x58c>)
100441ee:	600a      	str	r2, [r1, #0]
100441f0:	604b      	str	r3, [r1, #4]
					distance -= 137.34302980478139;
100441f2:	4b3a      	ldr	r3, [pc, #232]	@ (100442dc <DW1000_responder+0x58c>)
100441f4:	6818      	ldr	r0, [r3, #0]
100441f6:	6859      	ldr	r1, [r3, #4]
100441f8:	4a39      	ldr	r2, [pc, #228]	@ (100442e0 <DW1000_responder+0x590>)
100441fa:	4b3a      	ldr	r3, [pc, #232]	@ (100442e4 <DW1000_responder+0x594>)
100441fc:	f7fd fbc6 	bl	1004198c <__aeabi_dsub>
10044200:	0002      	movs	r2, r0
10044202:	000b      	movs	r3, r1
10044204:	4935      	ldr	r1, [pc, #212]	@ (100442dc <DW1000_responder+0x58c>)
10044206:	600a      	str	r2, [r1, #0]
10044208:	604b      	str	r3, [r1, #4]
					return distance;
1004420a:	4b34      	ldr	r3, [pc, #208]	@ (100442dc <DW1000_responder+0x58c>)
1004420c:	681a      	ldr	r2, [r3, #0]
1004420e:	685b      	ldr	r3, [r3, #4]
10044210:	e041      	b.n	10044296 <DW1000_responder+0x546>
				}
			} else {
				/* Clear RX error/timeout events in the DW1000 status register. */
				tmp = SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR;
10044212:	4b35      	ldr	r3, [pc, #212]	@ (100442e8 <DW1000_responder+0x598>)
10044214:	627b      	str	r3, [r7, #36]	@ 0x24
				DW1000_write_reg(dw1000, SYS_STATUS_ID, 0x00, (void*) &tmp, 4);
10044216:	2424      	movs	r4, #36	@ 0x24
10044218:	193b      	adds	r3, r7, r4
1004421a:	6878      	ldr	r0, [r7, #4]
1004421c:	2204      	movs	r2, #4
1004421e:	9200      	str	r2, [sp, #0]
10044220:	2200      	movs	r2, #0
10044222:	210f      	movs	r1, #15
10044224:	f7ff f8fc 	bl	10043420 <DW1000_write_reg>
				/* Reset RX to properly reinitialise LDE operation. */
				tmp = PMSC_CTRL0_RESET_RX;
10044228:	23e0      	movs	r3, #224	@ 0xe0
1004422a:	627b      	str	r3, [r7, #36]	@ 0x24
				DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET,
1004422c:	193b      	adds	r3, r7, r4
1004422e:	6878      	ldr	r0, [r7, #4]
10044230:	2201      	movs	r2, #1
10044232:	9200      	str	r2, [sp, #0]
10044234:	2203      	movs	r2, #3
10044236:	2136      	movs	r1, #54	@ 0x36
10044238:	f7ff f8f2 	bl	10043420 <DW1000_write_reg>
						(void*) &tmp, 1);
				// Clear RX reset
				tmp = PMSC_CTRL0_RESET_CLEAR;
1004423c:	23f0      	movs	r3, #240	@ 0xf0
1004423e:	627b      	str	r3, [r7, #36]	@ 0x24
				DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET,
10044240:	193b      	adds	r3, r7, r4
10044242:	6878      	ldr	r0, [r7, #4]
10044244:	2201      	movs	r2, #1
10044246:	9200      	str	r2, [sp, #0]
10044248:	2203      	movs	r2, #3
1004424a:	2136      	movs	r1, #54	@ 0x36
1004424c:	f7ff f8e8 	bl	10043420 <DW1000_write_reg>
10044250:	e01f      	b.n	10044292 <DW1000_responder+0x542>
						(void*) &tmp, 1);
			}
		}
	} else {
		TXError:
10044252:	46c0      	nop			@ (mov r8, r8)
		/* Clear RX error/timeout events in the DW1000 status register. */
		tmp = SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR;
10044254:	4b24      	ldr	r3, [pc, #144]	@ (100442e8 <DW1000_responder+0x598>)
10044256:	627b      	str	r3, [r7, #36]	@ 0x24
		DW1000_write_reg(dw1000, SYS_STATUS_ID, 0x00, (void*) &tmp, 4);
10044258:	2424      	movs	r4, #36	@ 0x24
1004425a:	193b      	adds	r3, r7, r4
1004425c:	6878      	ldr	r0, [r7, #4]
1004425e:	2204      	movs	r2, #4
10044260:	9200      	str	r2, [sp, #0]
10044262:	2200      	movs	r2, #0
10044264:	210f      	movs	r1, #15
10044266:	f7ff f8db 	bl	10043420 <DW1000_write_reg>
		/* Reset RX to properly reinitialise LDE operation. */
		tmp = PMSC_CTRL0_RESET_RX;
1004426a:	23e0      	movs	r3, #224	@ 0xe0
1004426c:	627b      	str	r3, [r7, #36]	@ 0x24
		DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET,
1004426e:	193b      	adds	r3, r7, r4
10044270:	6878      	ldr	r0, [r7, #4]
10044272:	2201      	movs	r2, #1
10044274:	9200      	str	r2, [sp, #0]
10044276:	2203      	movs	r2, #3
10044278:	2136      	movs	r1, #54	@ 0x36
1004427a:	f7ff f8d1 	bl	10043420 <DW1000_write_reg>
				(void*) &tmp, 1);
		// Clear RX reset
		tmp = PMSC_CTRL0_RESET_CLEAR;
1004427e:	23f0      	movs	r3, #240	@ 0xf0
10044280:	627b      	str	r3, [r7, #36]	@ 0x24
		DW1000_write_reg(dw1000, PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET,
10044282:	193b      	adds	r3, r7, r4
10044284:	6878      	ldr	r0, [r7, #4]
10044286:	2201      	movs	r2, #1
10044288:	9200      	str	r2, [sp, #0]
1004428a:	2203      	movs	r2, #3
1004428c:	2136      	movs	r1, #54	@ 0x36
1004428e:	f7ff f8c7 	bl	10043420 <DW1000_write_reg>
				(void*) &tmp, 1);

	}
	return 0;
10044292:	2200      	movs	r2, #0
10044294:	2300      	movs	r3, #0
}
10044296:	0010      	movs	r0, r2
10044298:	0019      	movs	r1, r3
1004429a:	46bd      	mov	sp, r7
1004429c:	b019      	add	sp, #100	@ 0x64
1004429e:	bdf0      	pop	{r4, r5, r6, r7, pc}
100442a0:	20000484 	.word	0x20000484
100442a4:	2427d000 	.word	0x2427d000
100442a8:	200004d0 	.word	0x200004d0
100442ac:	20000498 	.word	0x20000498
100442b0:	20000680 	.word	0x20000680
100442b4:	200004c0 	.word	0x200004c0
100442b8:	200004c8 	.word	0x200004c8
100442bc:	200004a2 	.word	0x200004a2
100442c0:	200004a6 	.word	0x200004a6
100442c4:	200004aa 	.word	0x200004aa
100442c8:	200004b8 	.word	0x200004b8
100442cc:	3bce48fa 	.word	0x3bce48fa
100442d0:	3db13518 	.word	0x3db13518
100442d4:	20000488 	.word	0x20000488
100442d8:	41b1dd19 	.word	0x41b1dd19
100442dc:	20000490 	.word	0x20000490
100442e0:	19a422dc 	.word	0x19a422dc
100442e4:	40612afa 	.word	0x40612afa
100442e8:	24279000 	.word	0x24279000

100442ec <SPI_write8>:


/*!<
 * usage
 * */
uint32_t SPI_write8(SPI_HandleTypeDef* spi, const uint8_t* buffer, uint32_t size, uint32_t timeout) {
100442ec:	b5f0      	push	{r4, r5, r6, r7, lr}
100442ee:	b08f      	sub	sp, #60	@ 0x3c
100442f0:	af00      	add	r7, sp, #0
100442f2:	6278      	str	r0, [r7, #36]	@ 0x24
100442f4:	6239      	str	r1, [r7, #32]
100442f6:	61fa      	str	r2, [r7, #28]
100442f8:	61bb      	str	r3, [r7, #24]
	spi->Instance->CR1 |= 0x00000040UL;
100442fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100442fc:	681b      	ldr	r3, [r3, #0]
100442fe:	681a      	ldr	r2, [r3, #0]
10044300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10044302:	681b      	ldr	r3, [r3, #0]
10044304:	2140      	movs	r1, #64	@ 0x40
10044306:	430a      	orrs	r2, r1
10044308:	601a      	str	r2, [r3, #0]
	uint64_t start = uwTick;
1004430a:	4b35      	ldr	r3, [pc, #212]	@ (100443e0 <SPI_write8+0xf4>)
1004430c:	681b      	ldr	r3, [r3, #0]
1004430e:	62bb      	str	r3, [r7, #40]	@ 0x28
10044310:	2300      	movs	r3, #0
10044312:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t i = 0;
10044314:	2300      	movs	r3, #0
10044316:	637b      	str	r3, [r7, #52]	@ 0x34
	for (; i < size; i++) {
10044318:	e02c      	b.n	10044374 <SPI_write8+0x88>
		while (!(spi->Instance->SR & 0x00000002UL))	{ if ( uwTick - start > timeout) { goto SPI_master_write8_end; } }
1004431a:	4b31      	ldr	r3, [pc, #196]	@ (100443e0 <SPI_write8+0xf4>)
1004431c:	681b      	ldr	r3, [r3, #0]
1004431e:	613b      	str	r3, [r7, #16]
10044320:	2300      	movs	r3, #0
10044322:	617b      	str	r3, [r7, #20]
10044324:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10044326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10044328:	6938      	ldr	r0, [r7, #16]
1004432a:	6979      	ldr	r1, [r7, #20]
1004432c:	1a80      	subs	r0, r0, r2
1004432e:	4199      	sbcs	r1, r3
10044330:	0002      	movs	r2, r0
10044332:	000b      	movs	r3, r1
10044334:	69b9      	ldr	r1, [r7, #24]
10044336:	60b9      	str	r1, [r7, #8]
10044338:	2100      	movs	r1, #0
1004433a:	60f9      	str	r1, [r7, #12]
1004433c:	68b8      	ldr	r0, [r7, #8]
1004433e:	68f9      	ldr	r1, [r7, #12]
10044340:	000e      	movs	r6, r1
10044342:	42b3      	cmp	r3, r6
10044344:	d83b      	bhi.n	100443be <SPI_write8+0xd2>
10044346:	000e      	movs	r6, r1
10044348:	42b3      	cmp	r3, r6
1004434a:	d102      	bne.n	10044352 <SPI_write8+0x66>
1004434c:	0001      	movs	r1, r0
1004434e:	428a      	cmp	r2, r1
10044350:	d835      	bhi.n	100443be <SPI_write8+0xd2>
10044352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10044354:	681b      	ldr	r3, [r3, #0]
10044356:	689b      	ldr	r3, [r3, #8]
10044358:	2202      	movs	r2, #2
1004435a:	4013      	ands	r3, r2
1004435c:	d0dd      	beq.n	1004431a <SPI_write8+0x2e>
		*((volatile uint8_t*)&spi->Instance->DR) = buffer[i];
1004435e:	6a3a      	ldr	r2, [r7, #32]
10044360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10044362:	18d2      	adds	r2, r2, r3
10044364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10044366:	681b      	ldr	r3, [r3, #0]
10044368:	330c      	adds	r3, #12
1004436a:	7812      	ldrb	r2, [r2, #0]
1004436c:	701a      	strb	r2, [r3, #0]
	for (; i < size; i++) {
1004436e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10044370:	3301      	adds	r3, #1
10044372:	637b      	str	r3, [r7, #52]	@ 0x34
10044374:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
10044376:	69fb      	ldr	r3, [r7, #28]
10044378:	429a      	cmp	r2, r3
1004437a:	d3ea      	bcc.n	10044352 <SPI_write8+0x66>
	}
	while (spi->Instance->SR & 0x00000080UL)			{ if ( uwTick - start > timeout) { goto SPI_master_write8_end; } }
1004437c:	e015      	b.n	100443aa <SPI_write8+0xbe>
1004437e:	4b18      	ldr	r3, [pc, #96]	@ (100443e0 <SPI_write8+0xf4>)
10044380:	681b      	ldr	r3, [r3, #0]
10044382:	603b      	str	r3, [r7, #0]
10044384:	2300      	movs	r3, #0
10044386:	607b      	str	r3, [r7, #4]
10044388:	6aba      	ldr	r2, [r7, #40]	@ 0x28
1004438a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
1004438c:	6838      	ldr	r0, [r7, #0]
1004438e:	6879      	ldr	r1, [r7, #4]
10044390:	1a80      	subs	r0, r0, r2
10044392:	4199      	sbcs	r1, r3
10044394:	0002      	movs	r2, r0
10044396:	000b      	movs	r3, r1
10044398:	69b9      	ldr	r1, [r7, #24]
1004439a:	000c      	movs	r4, r1
1004439c:	2100      	movs	r1, #0
1004439e:	000d      	movs	r5, r1
100443a0:	42ab      	cmp	r3, r5
100443a2:	d80e      	bhi.n	100443c2 <SPI_write8+0xd6>
100443a4:	d101      	bne.n	100443aa <SPI_write8+0xbe>
100443a6:	42a2      	cmp	r2, r4
100443a8:	d80b      	bhi.n	100443c2 <SPI_write8+0xd6>
100443aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100443ac:	681b      	ldr	r3, [r3, #0]
100443ae:	689b      	ldr	r3, [r3, #8]
100443b0:	2280      	movs	r2, #128	@ 0x80
100443b2:	4013      	ands	r3, r2
100443b4:	d1e3      	bne.n	1004437e <SPI_write8+0x92>
	i++; SPI_master_write8_end:
100443b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100443b8:	3301      	adds	r3, #1
100443ba:	637b      	str	r3, [r7, #52]	@ 0x34
100443bc:	e002      	b.n	100443c4 <SPI_write8+0xd8>
		while (!(spi->Instance->SR & 0x00000002UL))	{ if ( uwTick - start > timeout) { goto SPI_master_write8_end; } }
100443be:	46c0      	nop			@ (mov r8, r8)
100443c0:	e000      	b.n	100443c4 <SPI_write8+0xd8>
	while (spi->Instance->SR & 0x00000080UL)			{ if ( uwTick - start > timeout) { goto SPI_master_write8_end; } }
100443c2:	46c0      	nop			@ (mov r8, r8)
	spi->Instance->CR1 &= ~0x00000040UL;
100443c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100443c6:	681b      	ldr	r3, [r3, #0]
100443c8:	681a      	ldr	r2, [r3, #0]
100443ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100443cc:	681b      	ldr	r3, [r3, #0]
100443ce:	2140      	movs	r1, #64	@ 0x40
100443d0:	438a      	bics	r2, r1
100443d2:	601a      	str	r2, [r3, #0]
	return i;
100443d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
100443d6:	0018      	movs	r0, r3
100443d8:	46bd      	mov	sp, r7
100443da:	b00f      	add	sp, #60	@ 0x3c
100443dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
100443de:	46c0      	nop			@ (mov r8, r8)
100443e0:	200004d4 	.word	0x200004d4

100443e4 <SPI_read8>:

uint32_t SPI_read8(SPI_HandleTypeDef* spi, uint8_t* buffer, uint32_t size, uint32_t timeout) {
100443e4:	b5f0      	push	{r4, r5, r6, r7, lr}
100443e6:	b093      	sub	sp, #76	@ 0x4c
100443e8:	af00      	add	r7, sp, #0
100443ea:	6378      	str	r0, [r7, #52]	@ 0x34
100443ec:	6339      	str	r1, [r7, #48]	@ 0x30
100443ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
100443f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	spi->Instance->CR1 |= 0x00000040UL;
100443f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100443f4:	681b      	ldr	r3, [r3, #0]
100443f6:	6819      	ldr	r1, [r3, #0]
100443f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100443fa:	681a      	ldr	r2, [r3, #0]
100443fc:	2340      	movs	r3, #64	@ 0x40
100443fe:	430b      	orrs	r3, r1
10044400:	6013      	str	r3, [r2, #0]
	uint64_t start = uwTick;
10044402:	4b50      	ldr	r3, [pc, #320]	@ (10044544 <SPI_read8+0x160>)
10044404:	681b      	ldr	r3, [r3, #0]
10044406:	63bb      	str	r3, [r7, #56]	@ 0x38
10044408:	2300      	movs	r3, #0
1004440a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t i = 0;
1004440c:	2300      	movs	r3, #0
1004440e:	647b      	str	r3, [r7, #68]	@ 0x44

	while (spi->Instance->SR & 0x00000001UL) {
10044410:	e002      	b.n	10044418 <SPI_read8+0x34>
		(void)(volatile uint8_t)spi->Instance->DR;  // flush buffer
10044412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10044414:	681b      	ldr	r3, [r3, #0]
10044416:	68db      	ldr	r3, [r3, #12]
	while (spi->Instance->SR & 0x00000001UL) {
10044418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004441a:	681b      	ldr	r3, [r3, #0]
1004441c:	689a      	ldr	r2, [r3, #8]
1004441e:	2301      	movs	r3, #1
10044420:	4013      	ands	r3, r2
10044422:	d1f6      	bne.n	10044412 <SPI_read8+0x2e>
	}

	for (; i < size; i++) {
10044424:	e056      	b.n	100444d4 <SPI_read8+0xf0>
		while (!(spi->Instance->SR & 0x00000002UL))	{ if ( uwTick - start > timeout) { goto SPI_master_read8_end; } }
10044426:	4b47      	ldr	r3, [pc, #284]	@ (10044544 <SPI_read8+0x160>)
10044428:	681b      	ldr	r3, [r3, #0]
1004442a:	623b      	str	r3, [r7, #32]
1004442c:	2300      	movs	r3, #0
1004442e:	627b      	str	r3, [r7, #36]	@ 0x24
10044430:	6bba      	ldr	r2, [r7, #56]	@ 0x38
10044432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10044434:	6a38      	ldr	r0, [r7, #32]
10044436:	6a79      	ldr	r1, [r7, #36]	@ 0x24
10044438:	1a80      	subs	r0, r0, r2
1004443a:	4199      	sbcs	r1, r3
1004443c:	0002      	movs	r2, r0
1004443e:	000b      	movs	r3, r1
10044440:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
10044442:	61b9      	str	r1, [r7, #24]
10044444:	2100      	movs	r1, #0
10044446:	61f9      	str	r1, [r7, #28]
10044448:	69b8      	ldr	r0, [r7, #24]
1004444a:	69f9      	ldr	r1, [r7, #28]
1004444c:	000e      	movs	r6, r1
1004444e:	42b3      	cmp	r3, r6
10044450:	d900      	bls.n	10044454 <SPI_read8+0x70>
10044452:	e064      	b.n	1004451e <SPI_read8+0x13a>
10044454:	000e      	movs	r6, r1
10044456:	42b3      	cmp	r3, r6
10044458:	d102      	bne.n	10044460 <SPI_read8+0x7c>
1004445a:	0001      	movs	r1, r0
1004445c:	428a      	cmp	r2, r1
1004445e:	d85e      	bhi.n	1004451e <SPI_read8+0x13a>
10044460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10044462:	681b      	ldr	r3, [r3, #0]
10044464:	689a      	ldr	r2, [r3, #8]
10044466:	2302      	movs	r3, #2
10044468:	4013      	ands	r3, r2
1004446a:	d0dc      	beq.n	10044426 <SPI_read8+0x42>
		*((volatile uint8_t*)&spi->Instance->DR) = 0;
1004446c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004446e:	681b      	ldr	r3, [r3, #0]
10044470:	330c      	adds	r3, #12
10044472:	001a      	movs	r2, r3
10044474:	2300      	movs	r3, #0
10044476:	7013      	strb	r3, [r2, #0]
		while (!(spi->Instance->SR & 0x00000001UL))	{ if ( uwTick - start > timeout) { goto SPI_master_read8_end; } }
10044478:	e01b      	b.n	100444b2 <SPI_read8+0xce>
1004447a:	4b32      	ldr	r3, [pc, #200]	@ (10044544 <SPI_read8+0x160>)
1004447c:	681b      	ldr	r3, [r3, #0]
1004447e:	613b      	str	r3, [r7, #16]
10044480:	2300      	movs	r3, #0
10044482:	617b      	str	r3, [r7, #20]
10044484:	6bba      	ldr	r2, [r7, #56]	@ 0x38
10044486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10044488:	6938      	ldr	r0, [r7, #16]
1004448a:	6979      	ldr	r1, [r7, #20]
1004448c:	1a80      	subs	r0, r0, r2
1004448e:	4199      	sbcs	r1, r3
10044490:	0002      	movs	r2, r0
10044492:	000b      	movs	r3, r1
10044494:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
10044496:	60b9      	str	r1, [r7, #8]
10044498:	2100      	movs	r1, #0
1004449a:	60f9      	str	r1, [r7, #12]
1004449c:	68b8      	ldr	r0, [r7, #8]
1004449e:	68f9      	ldr	r1, [r7, #12]
100444a0:	000e      	movs	r6, r1
100444a2:	42b3      	cmp	r3, r6
100444a4:	d83d      	bhi.n	10044522 <SPI_read8+0x13e>
100444a6:	000e      	movs	r6, r1
100444a8:	42b3      	cmp	r3, r6
100444aa:	d102      	bne.n	100444b2 <SPI_read8+0xce>
100444ac:	0001      	movs	r1, r0
100444ae:	428a      	cmp	r2, r1
100444b0:	d837      	bhi.n	10044522 <SPI_read8+0x13e>
100444b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100444b4:	681b      	ldr	r3, [r3, #0]
100444b6:	689a      	ldr	r2, [r3, #8]
100444b8:	2301      	movs	r3, #1
100444ba:	4013      	ands	r3, r2
100444bc:	d0dd      	beq.n	1004447a <SPI_read8+0x96>
		buffer[i] = (volatile uint8_t)spi->Instance->DR;
100444be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100444c0:	681b      	ldr	r3, [r3, #0]
100444c2:	68d9      	ldr	r1, [r3, #12]
100444c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
100444c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
100444c8:	18d2      	adds	r2, r2, r3
100444ca:	b2cb      	uxtb	r3, r1
100444cc:	7013      	strb	r3, [r2, #0]
	for (; i < size; i++) {
100444ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
100444d0:	3301      	adds	r3, #1
100444d2:	647b      	str	r3, [r7, #68]	@ 0x44
100444d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
100444d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100444d8:	429a      	cmp	r2, r3
100444da:	d3c1      	bcc.n	10044460 <SPI_read8+0x7c>
	}
	while (spi->Instance->SR & 0x00000080UL)			{ if ( uwTick - start > timeout) { goto SPI_master_read8_end; } }
100444dc:	e015      	b.n	1004450a <SPI_read8+0x126>
100444de:	4b19      	ldr	r3, [pc, #100]	@ (10044544 <SPI_read8+0x160>)
100444e0:	681b      	ldr	r3, [r3, #0]
100444e2:	603b      	str	r3, [r7, #0]
100444e4:	2300      	movs	r3, #0
100444e6:	607b      	str	r3, [r7, #4]
100444e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
100444ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
100444ec:	6838      	ldr	r0, [r7, #0]
100444ee:	6879      	ldr	r1, [r7, #4]
100444f0:	1a80      	subs	r0, r0, r2
100444f2:	4199      	sbcs	r1, r3
100444f4:	0002      	movs	r2, r0
100444f6:	000b      	movs	r3, r1
100444f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
100444fa:	000c      	movs	r4, r1
100444fc:	2100      	movs	r1, #0
100444fe:	000d      	movs	r5, r1
10044500:	42ab      	cmp	r3, r5
10044502:	d810      	bhi.n	10044526 <SPI_read8+0x142>
10044504:	d101      	bne.n	1004450a <SPI_read8+0x126>
10044506:	42a2      	cmp	r2, r4
10044508:	d80d      	bhi.n	10044526 <SPI_read8+0x142>
1004450a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004450c:	681b      	ldr	r3, [r3, #0]
1004450e:	689b      	ldr	r3, [r3, #8]
10044510:	2280      	movs	r2, #128	@ 0x80
10044512:	4013      	ands	r3, r2
10044514:	d1e3      	bne.n	100444de <SPI_read8+0xfa>
	i++; SPI_master_read8_end:
10044516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10044518:	3301      	adds	r3, #1
1004451a:	647b      	str	r3, [r7, #68]	@ 0x44
1004451c:	e004      	b.n	10044528 <SPI_read8+0x144>
		while (!(spi->Instance->SR & 0x00000002UL))	{ if ( uwTick - start > timeout) { goto SPI_master_read8_end; } }
1004451e:	46c0      	nop			@ (mov r8, r8)
10044520:	e002      	b.n	10044528 <SPI_read8+0x144>
		while (!(spi->Instance->SR & 0x00000001UL))	{ if ( uwTick - start > timeout) { goto SPI_master_read8_end; } }
10044522:	46c0      	nop			@ (mov r8, r8)
10044524:	e000      	b.n	10044528 <SPI_read8+0x144>
	while (spi->Instance->SR & 0x00000080UL)			{ if ( uwTick - start > timeout) { goto SPI_master_read8_end; } }
10044526:	46c0      	nop			@ (mov r8, r8)
	spi->Instance->CR1 &= ~0x00000040UL;
10044528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004452a:	681b      	ldr	r3, [r3, #0]
1004452c:	681a      	ldr	r2, [r3, #0]
1004452e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10044530:	681b      	ldr	r3, [r3, #0]
10044532:	2140      	movs	r1, #64	@ 0x40
10044534:	438a      	bics	r2, r1
10044536:	601a      	str	r2, [r3, #0]
	return i;
10044538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
1004453a:	0018      	movs	r0, r3
1004453c:	46bd      	mov	sp, r7
1004453e:	b013      	add	sp, #76	@ 0x4c
10044540:	bdf0      	pop	{r4, r5, r6, r7, pc}
10044542:	46c0      	nop			@ (mov r8, r8)
10044544:	200004d4 	.word	0x200004d4

10044548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
10044548:	b580      	push	{r7, lr}
1004454a:	b082      	sub	sp, #8
1004454c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
1004454e:	1dfb      	adds	r3, r7, #7
10044550:	2200      	movs	r2, #0
10044552:	701a      	strb	r2, [r3, #0]

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
10044554:	2003      	movs	r0, #3
10044556:	f000 f80f 	bl	10044578 <HAL_InitTick>
1004455a:	1e03      	subs	r3, r0, #0
1004455c:	d003      	beq.n	10044566 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
1004455e:	1dfb      	adds	r3, r7, #7
10044560:	2201      	movs	r2, #1
10044562:	701a      	strb	r2, [r3, #0]
10044564:	e001      	b.n	1004456a <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
10044566:	f7fe fc2d 	bl	10042dc4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
1004456a:	1dfb      	adds	r3, r7, #7
1004456c:	781b      	ldrb	r3, [r3, #0]
}
1004456e:	0018      	movs	r0, r3
10044570:	46bd      	mov	sp, r7
10044572:	b002      	add	sp, #8
10044574:	bd80      	pop	{r7, pc}
	...

10044578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
10044578:	b590      	push	{r4, r7, lr}
1004457a:	b085      	sub	sp, #20
1004457c:	af00      	add	r7, sp, #0
1004457e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
10044580:	230f      	movs	r3, #15
10044582:	18fb      	adds	r3, r7, r3
10044584:	2200      	movs	r2, #0
10044586:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
10044588:	4b1d      	ldr	r3, [pc, #116]	@ (10044600 <HAL_InitTick+0x88>)
1004458a:	781b      	ldrb	r3, [r3, #0]
1004458c:	2b00      	cmp	r3, #0
1004458e:	d02c      	beq.n	100445ea <HAL_InitTick+0x72>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetSysClockFreq() / (1000U / uwTickFreq)) == 0U)
10044590:	f003 ff7c 	bl	1004848c <HAL_RCC_GetSysClockFreq>
10044594:	0004      	movs	r4, r0
10044596:	4b1a      	ldr	r3, [pc, #104]	@ (10044600 <HAL_InitTick+0x88>)
10044598:	781b      	ldrb	r3, [r3, #0]
1004459a:	0019      	movs	r1, r3
1004459c:	23fa      	movs	r3, #250	@ 0xfa
1004459e:	0098      	lsls	r0, r3, #2
100445a0:	f7fb fdb0 	bl	10040104 <__udivsi3>
100445a4:	0003      	movs	r3, r0
100445a6:	0019      	movs	r1, r3
100445a8:	0020      	movs	r0, r4
100445aa:	f7fb fdab 	bl	10040104 <__udivsi3>
100445ae:	0003      	movs	r3, r0
100445b0:	0018      	movs	r0, r3
100445b2:	f000 f944 	bl	1004483e <HAL_SYSTICK_Config>
100445b6:	1e03      	subs	r3, r0, #0
100445b8:	d112      	bne.n	100445e0 <HAL_InitTick+0x68>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
100445ba:	687b      	ldr	r3, [r7, #4]
100445bc:	2b03      	cmp	r3, #3
100445be:	d80a      	bhi.n	100445d6 <HAL_InitTick+0x5e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
100445c0:	6879      	ldr	r1, [r7, #4]
100445c2:	2301      	movs	r3, #1
100445c4:	425b      	negs	r3, r3
100445c6:	2200      	movs	r2, #0
100445c8:	0018      	movs	r0, r3
100445ca:	f000 f913 	bl	100447f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
100445ce:	4b0d      	ldr	r3, [pc, #52]	@ (10044604 <HAL_InitTick+0x8c>)
100445d0:	687a      	ldr	r2, [r7, #4]
100445d2:	601a      	str	r2, [r3, #0]
100445d4:	e00d      	b.n	100445f2 <HAL_InitTick+0x7a>
      }
      else
      {
        status = HAL_ERROR;
100445d6:	230f      	movs	r3, #15
100445d8:	18fb      	adds	r3, r7, r3
100445da:	2201      	movs	r2, #1
100445dc:	701a      	strb	r2, [r3, #0]
100445de:	e008      	b.n	100445f2 <HAL_InitTick+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
100445e0:	230f      	movs	r3, #15
100445e2:	18fb      	adds	r3, r7, r3
100445e4:	2201      	movs	r2, #1
100445e6:	701a      	strb	r2, [r3, #0]
100445e8:	e003      	b.n	100445f2 <HAL_InitTick+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
100445ea:	230f      	movs	r3, #15
100445ec:	18fb      	adds	r3, r7, r3
100445ee:	2201      	movs	r2, #1
100445f0:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
100445f2:	230f      	movs	r3, #15
100445f4:	18fb      	adds	r3, r7, r3
100445f6:	781b      	ldrb	r3, [r3, #0]
}
100445f8:	0018      	movs	r0, r3
100445fa:	46bd      	mov	sp, r7
100445fc:	b005      	add	sp, #20
100445fe:	bd90      	pop	{r4, r7, pc}
10044600:	200006a0 	.word	0x200006a0
10044604:	2000069c 	.word	0x2000069c

10044608 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
10044608:	b580      	push	{r7, lr}
1004460a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
1004460c:	4b05      	ldr	r3, [pc, #20]	@ (10044624 <HAL_IncTick+0x1c>)
1004460e:	781b      	ldrb	r3, [r3, #0]
10044610:	001a      	movs	r2, r3
10044612:	4b05      	ldr	r3, [pc, #20]	@ (10044628 <HAL_IncTick+0x20>)
10044614:	681b      	ldr	r3, [r3, #0]
10044616:	18d2      	adds	r2, r2, r3
10044618:	4b03      	ldr	r3, [pc, #12]	@ (10044628 <HAL_IncTick+0x20>)
1004461a:	601a      	str	r2, [r3, #0]
}
1004461c:	46c0      	nop			@ (mov r8, r8)
1004461e:	46bd      	mov	sp, r7
10044620:	bd80      	pop	{r7, pc}
10044622:	46c0      	nop			@ (mov r8, r8)
10044624:	200006a0 	.word	0x200006a0
10044628:	200004d4 	.word	0x200004d4

1004462c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
1004462c:	b580      	push	{r7, lr}
1004462e:	af00      	add	r7, sp, #0
  return uwTick;
10044630:	4b02      	ldr	r3, [pc, #8]	@ (1004463c <HAL_GetTick+0x10>)
10044632:	681b      	ldr	r3, [r3, #0]
}
10044634:	0018      	movs	r0, r3
10044636:	46bd      	mov	sp, r7
10044638:	bd80      	pop	{r7, pc}
1004463a:	46c0      	nop			@ (mov r8, r8)
1004463c:	200004d4 	.word	0x200004d4

10044640 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
10044640:	b580      	push	{r7, lr}
10044642:	af00      	add	r7, sp, #0
  return uwTickPrio;
10044644:	4b02      	ldr	r3, [pc, #8]	@ (10044650 <HAL_GetTickPrio+0x10>)
10044646:	681b      	ldr	r3, [r3, #0]
}
10044648:	0018      	movs	r0, r3
1004464a:	46bd      	mov	sp, r7
1004464c:	bd80      	pop	{r7, pc}
1004464e:	46c0      	nop			@ (mov r8, r8)
10044650:	2000069c 	.word	0x2000069c

10044654 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
10044654:	b580      	push	{r7, lr}
10044656:	b084      	sub	sp, #16
10044658:	af00      	add	r7, sp, #0
1004465a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
1004465c:	f7ff ffe6 	bl	1004462c <HAL_GetTick>
10044660:	0003      	movs	r3, r0
10044662:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
10044664:	687b      	ldr	r3, [r7, #4]
10044666:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
10044668:	68fb      	ldr	r3, [r7, #12]
1004466a:	3301      	adds	r3, #1
1004466c:	d005      	beq.n	1004467a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
1004466e:	4b0a      	ldr	r3, [pc, #40]	@ (10044698 <HAL_Delay+0x44>)
10044670:	781b      	ldrb	r3, [r3, #0]
10044672:	001a      	movs	r2, r3
10044674:	68fb      	ldr	r3, [r7, #12]
10044676:	189b      	adds	r3, r3, r2
10044678:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
1004467a:	46c0      	nop			@ (mov r8, r8)
1004467c:	f7ff ffd6 	bl	1004462c <HAL_GetTick>
10044680:	0002      	movs	r2, r0
10044682:	68bb      	ldr	r3, [r7, #8]
10044684:	1ad3      	subs	r3, r2, r3
10044686:	68fa      	ldr	r2, [r7, #12]
10044688:	429a      	cmp	r2, r3
1004468a:	d8f7      	bhi.n	1004467c <HAL_Delay+0x28>
  {
  }
}
1004468c:	46c0      	nop			@ (mov r8, r8)
1004468e:	46c0      	nop			@ (mov r8, r8)
10044690:	46bd      	mov	sp, r7
10044692:	b004      	add	sp, #16
10044694:	bd80      	pop	{r7, pc}
10044696:	46c0      	nop			@ (mov r8, r8)
10044698:	200006a0 	.word	0x200006a0

1004469c <__NVIC_EnableIRQ>:
{
1004469c:	b580      	push	{r7, lr}
1004469e:	b082      	sub	sp, #8
100446a0:	af00      	add	r7, sp, #0
100446a2:	0002      	movs	r2, r0
100446a4:	1dfb      	adds	r3, r7, #7
100446a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100446a8:	1dfb      	adds	r3, r7, #7
100446aa:	781b      	ldrb	r3, [r3, #0]
100446ac:	2b7f      	cmp	r3, #127	@ 0x7f
100446ae:	d809      	bhi.n	100446c4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100446b0:	1dfb      	adds	r3, r7, #7
100446b2:	781b      	ldrb	r3, [r3, #0]
100446b4:	001a      	movs	r2, r3
100446b6:	231f      	movs	r3, #31
100446b8:	401a      	ands	r2, r3
100446ba:	4b04      	ldr	r3, [pc, #16]	@ (100446cc <__NVIC_EnableIRQ+0x30>)
100446bc:	2101      	movs	r1, #1
100446be:	4091      	lsls	r1, r2
100446c0:	000a      	movs	r2, r1
100446c2:	601a      	str	r2, [r3, #0]
}
100446c4:	46c0      	nop			@ (mov r8, r8)
100446c6:	46bd      	mov	sp, r7
100446c8:	b002      	add	sp, #8
100446ca:	bd80      	pop	{r7, pc}
100446cc:	e000e100 	.word	0xe000e100

100446d0 <__NVIC_SetPriority>:
{
100446d0:	b590      	push	{r4, r7, lr}
100446d2:	b083      	sub	sp, #12
100446d4:	af00      	add	r7, sp, #0
100446d6:	0002      	movs	r2, r0
100446d8:	6039      	str	r1, [r7, #0]
100446da:	1dfb      	adds	r3, r7, #7
100446dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100446de:	1dfb      	adds	r3, r7, #7
100446e0:	781b      	ldrb	r3, [r3, #0]
100446e2:	2b7f      	cmp	r3, #127	@ 0x7f
100446e4:	d828      	bhi.n	10044738 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100446e6:	4a2f      	ldr	r2, [pc, #188]	@ (100447a4 <__NVIC_SetPriority+0xd4>)
100446e8:	1dfb      	adds	r3, r7, #7
100446ea:	781b      	ldrb	r3, [r3, #0]
100446ec:	b25b      	sxtb	r3, r3
100446ee:	089b      	lsrs	r3, r3, #2
100446f0:	33c0      	adds	r3, #192	@ 0xc0
100446f2:	009b      	lsls	r3, r3, #2
100446f4:	589b      	ldr	r3, [r3, r2]
100446f6:	1dfa      	adds	r2, r7, #7
100446f8:	7812      	ldrb	r2, [r2, #0]
100446fa:	0011      	movs	r1, r2
100446fc:	2203      	movs	r2, #3
100446fe:	400a      	ands	r2, r1
10044700:	00d2      	lsls	r2, r2, #3
10044702:	21ff      	movs	r1, #255	@ 0xff
10044704:	4091      	lsls	r1, r2
10044706:	000a      	movs	r2, r1
10044708:	43d2      	mvns	r2, r2
1004470a:	401a      	ands	r2, r3
1004470c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1004470e:	683b      	ldr	r3, [r7, #0]
10044710:	019b      	lsls	r3, r3, #6
10044712:	22ff      	movs	r2, #255	@ 0xff
10044714:	401a      	ands	r2, r3
10044716:	1dfb      	adds	r3, r7, #7
10044718:	781b      	ldrb	r3, [r3, #0]
1004471a:	0018      	movs	r0, r3
1004471c:	2303      	movs	r3, #3
1004471e:	4003      	ands	r3, r0
10044720:	00db      	lsls	r3, r3, #3
10044722:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10044724:	481f      	ldr	r0, [pc, #124]	@ (100447a4 <__NVIC_SetPriority+0xd4>)
10044726:	1dfb      	adds	r3, r7, #7
10044728:	781b      	ldrb	r3, [r3, #0]
1004472a:	b25b      	sxtb	r3, r3
1004472c:	089b      	lsrs	r3, r3, #2
1004472e:	430a      	orrs	r2, r1
10044730:	33c0      	adds	r3, #192	@ 0xc0
10044732:	009b      	lsls	r3, r3, #2
10044734:	501a      	str	r2, [r3, r0]
}
10044736:	e031      	b.n	1004479c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10044738:	4a1b      	ldr	r2, [pc, #108]	@ (100447a8 <__NVIC_SetPriority+0xd8>)
1004473a:	1dfb      	adds	r3, r7, #7
1004473c:	781b      	ldrb	r3, [r3, #0]
1004473e:	0019      	movs	r1, r3
10044740:	230f      	movs	r3, #15
10044742:	400b      	ands	r3, r1
10044744:	3b08      	subs	r3, #8
10044746:	089b      	lsrs	r3, r3, #2
10044748:	3306      	adds	r3, #6
1004474a:	009b      	lsls	r3, r3, #2
1004474c:	18d3      	adds	r3, r2, r3
1004474e:	3304      	adds	r3, #4
10044750:	681b      	ldr	r3, [r3, #0]
10044752:	1dfa      	adds	r2, r7, #7
10044754:	7812      	ldrb	r2, [r2, #0]
10044756:	0011      	movs	r1, r2
10044758:	2203      	movs	r2, #3
1004475a:	400a      	ands	r2, r1
1004475c:	00d2      	lsls	r2, r2, #3
1004475e:	21ff      	movs	r1, #255	@ 0xff
10044760:	4091      	lsls	r1, r2
10044762:	000a      	movs	r2, r1
10044764:	43d2      	mvns	r2, r2
10044766:	401a      	ands	r2, r3
10044768:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1004476a:	683b      	ldr	r3, [r7, #0]
1004476c:	019b      	lsls	r3, r3, #6
1004476e:	22ff      	movs	r2, #255	@ 0xff
10044770:	401a      	ands	r2, r3
10044772:	1dfb      	adds	r3, r7, #7
10044774:	781b      	ldrb	r3, [r3, #0]
10044776:	0018      	movs	r0, r3
10044778:	2303      	movs	r3, #3
1004477a:	4003      	ands	r3, r0
1004477c:	00db      	lsls	r3, r3, #3
1004477e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10044780:	4809      	ldr	r0, [pc, #36]	@ (100447a8 <__NVIC_SetPriority+0xd8>)
10044782:	1dfb      	adds	r3, r7, #7
10044784:	781b      	ldrb	r3, [r3, #0]
10044786:	001c      	movs	r4, r3
10044788:	230f      	movs	r3, #15
1004478a:	4023      	ands	r3, r4
1004478c:	3b08      	subs	r3, #8
1004478e:	089b      	lsrs	r3, r3, #2
10044790:	430a      	orrs	r2, r1
10044792:	3306      	adds	r3, #6
10044794:	009b      	lsls	r3, r3, #2
10044796:	18c3      	adds	r3, r0, r3
10044798:	3304      	adds	r3, #4
1004479a:	601a      	str	r2, [r3, #0]
}
1004479c:	46c0      	nop			@ (mov r8, r8)
1004479e:	46bd      	mov	sp, r7
100447a0:	b003      	add	sp, #12
100447a2:	bd90      	pop	{r4, r7, pc}
100447a4:	e000e100 	.word	0xe000e100
100447a8:	e000ed00 	.word	0xe000ed00

100447ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
100447ac:	b580      	push	{r7, lr}
100447ae:	b082      	sub	sp, #8
100447b0:	af00      	add	r7, sp, #0
100447b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
100447b4:	687b      	ldr	r3, [r7, #4]
100447b6:	1e5a      	subs	r2, r3, #1
100447b8:	2380      	movs	r3, #128	@ 0x80
100447ba:	045b      	lsls	r3, r3, #17
100447bc:	429a      	cmp	r2, r3
100447be:	d301      	bcc.n	100447c4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
100447c0:	2301      	movs	r3, #1
100447c2:	e010      	b.n	100447e6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
100447c4:	4b0a      	ldr	r3, [pc, #40]	@ (100447f0 <SysTick_Config+0x44>)
100447c6:	687a      	ldr	r2, [r7, #4]
100447c8:	3a01      	subs	r2, #1
100447ca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
100447cc:	2301      	movs	r3, #1
100447ce:	425b      	negs	r3, r3
100447d0:	2103      	movs	r1, #3
100447d2:	0018      	movs	r0, r3
100447d4:	f7ff ff7c 	bl	100446d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
100447d8:	4b05      	ldr	r3, [pc, #20]	@ (100447f0 <SysTick_Config+0x44>)
100447da:	2200      	movs	r2, #0
100447dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
100447de:	4b04      	ldr	r3, [pc, #16]	@ (100447f0 <SysTick_Config+0x44>)
100447e0:	2207      	movs	r2, #7
100447e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
100447e4:	2300      	movs	r3, #0
}
100447e6:	0018      	movs	r0, r3
100447e8:	46bd      	mov	sp, r7
100447ea:	b002      	add	sp, #8
100447ec:	bd80      	pop	{r7, pc}
100447ee:	46c0      	nop			@ (mov r8, r8)
100447f0:	e000e010 	.word	0xe000e010

100447f4 <HAL_NVIC_SetPriority>:
  *         with stm32wb0x devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
100447f4:	b580      	push	{r7, lr}
100447f6:	b084      	sub	sp, #16
100447f8:	af00      	add	r7, sp, #0
100447fa:	60b9      	str	r1, [r7, #8]
100447fc:	607a      	str	r2, [r7, #4]
100447fe:	210f      	movs	r1, #15
10044800:	187b      	adds	r3, r7, r1
10044802:	1c02      	adds	r2, r0, #0
10044804:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
10044806:	68ba      	ldr	r2, [r7, #8]
10044808:	187b      	adds	r3, r7, r1
1004480a:	781b      	ldrb	r3, [r3, #0]
1004480c:	b25b      	sxtb	r3, r3
1004480e:	0011      	movs	r1, r2
10044810:	0018      	movs	r0, r3
10044812:	f7ff ff5d 	bl	100446d0 <__NVIC_SetPriority>
}
10044816:	46c0      	nop			@ (mov r8, r8)
10044818:	46bd      	mov	sp, r7
1004481a:	b004      	add	sp, #16
1004481c:	bd80      	pop	{r7, pc}

1004481e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file)
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
1004481e:	b580      	push	{r7, lr}
10044820:	b082      	sub	sp, #8
10044822:	af00      	add	r7, sp, #0
10044824:	0002      	movs	r2, r0
10044826:	1dfb      	adds	r3, r7, #7
10044828:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
1004482a:	1dfb      	adds	r3, r7, #7
1004482c:	781b      	ldrb	r3, [r3, #0]
1004482e:	b25b      	sxtb	r3, r3
10044830:	0018      	movs	r0, r3
10044832:	f7ff ff33 	bl	1004469c <__NVIC_EnableIRQ>
}
10044836:	46c0      	nop			@ (mov r8, r8)
10044838:	46bd      	mov	sp, r7
1004483a:	b002      	add	sp, #8
1004483c:	bd80      	pop	{r7, pc}

1004483e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
1004483e:	b580      	push	{r7, lr}
10044840:	b082      	sub	sp, #8
10044842:	af00      	add	r7, sp, #0
10044844:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
10044846:	687b      	ldr	r3, [r7, #4]
10044848:	0018      	movs	r0, r3
1004484a:	f7ff ffaf 	bl	100447ac <SysTick_Config>
1004484e:	0003      	movs	r3, r0
}
10044850:	0018      	movs	r0, r3
10044852:	46bd      	mov	sp, r7
10044854:	b002      	add	sp, #8
10044856:	bd80      	pop	{r7, pc}

10044858 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
10044858:	b580      	push	{r7, lr}
1004485a:	b086      	sub	sp, #24
1004485c:	af00      	add	r7, sp, #0
1004485e:	6078      	str	r0, [r7, #4]
10044860:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
10044862:	2300      	movs	r3, #0
10044864:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
10044866:	e194      	b.n	10044b92 <HAL_GPIO_Init+0x33a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
10044868:	683b      	ldr	r3, [r7, #0]
1004486a:	681b      	ldr	r3, [r3, #0]
1004486c:	2101      	movs	r1, #1
1004486e:	697a      	ldr	r2, [r7, #20]
10044870:	4091      	lsls	r1, r2
10044872:	000a      	movs	r2, r1
10044874:	4013      	ands	r3, r2
10044876:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
10044878:	68fb      	ldr	r3, [r7, #12]
1004487a:	2b00      	cmp	r3, #0
1004487c:	d100      	bne.n	10044880 <HAL_GPIO_Init+0x28>
1004487e:	e185      	b.n	10044b8c <HAL_GPIO_Init+0x334>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
10044880:	683b      	ldr	r3, [r7, #0]
10044882:	685b      	ldr	r3, [r3, #4]
10044884:	2203      	movs	r2, #3
10044886:	4013      	ands	r3, r2
10044888:	2b01      	cmp	r3, #1
1004488a:	d005      	beq.n	10044898 <HAL_GPIO_Init+0x40>
1004488c:	683b      	ldr	r3, [r7, #0]
1004488e:	685b      	ldr	r3, [r3, #4]
10044890:	2203      	movs	r2, #3
10044892:	4013      	ands	r3, r2
10044894:	2b02      	cmp	r3, #2
10044896:	d130      	bne.n	100448fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
10044898:	687b      	ldr	r3, [r7, #4]
1004489a:	689b      	ldr	r3, [r3, #8]
1004489c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
1004489e:	697b      	ldr	r3, [r7, #20]
100448a0:	005b      	lsls	r3, r3, #1
100448a2:	2203      	movs	r2, #3
100448a4:	409a      	lsls	r2, r3
100448a6:	0013      	movs	r3, r2
100448a8:	43da      	mvns	r2, r3
100448aa:	693b      	ldr	r3, [r7, #16]
100448ac:	4013      	ands	r3, r2
100448ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
100448b0:	683b      	ldr	r3, [r7, #0]
100448b2:	68da      	ldr	r2, [r3, #12]
100448b4:	697b      	ldr	r3, [r7, #20]
100448b6:	005b      	lsls	r3, r3, #1
100448b8:	409a      	lsls	r2, r3
100448ba:	0013      	movs	r3, r2
100448bc:	693a      	ldr	r2, [r7, #16]
100448be:	4313      	orrs	r3, r2
100448c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
100448c2:	687b      	ldr	r3, [r7, #4]
100448c4:	693a      	ldr	r2, [r7, #16]
100448c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
100448c8:	687b      	ldr	r3, [r7, #4]
100448ca:	685b      	ldr	r3, [r3, #4]
100448cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
100448ce:	2201      	movs	r2, #1
100448d0:	697b      	ldr	r3, [r7, #20]
100448d2:	409a      	lsls	r2, r3
100448d4:	0013      	movs	r3, r2
100448d6:	43da      	mvns	r2, r3
100448d8:	693b      	ldr	r3, [r7, #16]
100448da:	4013      	ands	r3, r2
100448dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
100448de:	683b      	ldr	r3, [r7, #0]
100448e0:	685b      	ldr	r3, [r3, #4]
100448e2:	091b      	lsrs	r3, r3, #4
100448e4:	2201      	movs	r2, #1
100448e6:	401a      	ands	r2, r3
100448e8:	697b      	ldr	r3, [r7, #20]
100448ea:	409a      	lsls	r2, r3
100448ec:	0013      	movs	r3, r2
100448ee:	693a      	ldr	r2, [r7, #16]
100448f0:	4313      	orrs	r3, r2
100448f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
100448f4:	687b      	ldr	r3, [r7, #4]
100448f6:	693a      	ldr	r2, [r7, #16]
100448f8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
100448fa:	683b      	ldr	r3, [r7, #0]
100448fc:	685b      	ldr	r3, [r3, #4]
100448fe:	2203      	movs	r2, #3
10044900:	4013      	ands	r3, r2
10044902:	2b03      	cmp	r3, #3
10044904:	d017      	beq.n	10044936 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
10044906:	687b      	ldr	r3, [r7, #4]
10044908:	68db      	ldr	r3, [r3, #12]
1004490a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
1004490c:	697b      	ldr	r3, [r7, #20]
1004490e:	005b      	lsls	r3, r3, #1
10044910:	2203      	movs	r2, #3
10044912:	409a      	lsls	r2, r3
10044914:	0013      	movs	r3, r2
10044916:	43da      	mvns	r2, r3
10044918:	693b      	ldr	r3, [r7, #16]
1004491a:	4013      	ands	r3, r2
1004491c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
1004491e:	683b      	ldr	r3, [r7, #0]
10044920:	689a      	ldr	r2, [r3, #8]
10044922:	697b      	ldr	r3, [r7, #20]
10044924:	005b      	lsls	r3, r3, #1
10044926:	409a      	lsls	r2, r3
10044928:	0013      	movs	r3, r2
1004492a:	693a      	ldr	r2, [r7, #16]
1004492c:	4313      	orrs	r3, r2
1004492e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
10044930:	687b      	ldr	r3, [r7, #4]
10044932:	693a      	ldr	r2, [r7, #16]
10044934:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
10044936:	683b      	ldr	r3, [r7, #0]
10044938:	685b      	ldr	r3, [r3, #4]
1004493a:	2203      	movs	r2, #3
1004493c:	4013      	ands	r3, r2
1004493e:	2b02      	cmp	r3, #2
10044940:	d123      	bne.n	1004498a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
10044942:	697b      	ldr	r3, [r7, #20]
10044944:	08da      	lsrs	r2, r3, #3
10044946:	687b      	ldr	r3, [r7, #4]
10044948:	3208      	adds	r2, #8
1004494a:	0092      	lsls	r2, r2, #2
1004494c:	58d3      	ldr	r3, [r2, r3]
1004494e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
10044950:	697b      	ldr	r3, [r7, #20]
10044952:	2207      	movs	r2, #7
10044954:	4013      	ands	r3, r2
10044956:	009b      	lsls	r3, r3, #2
10044958:	220f      	movs	r2, #15
1004495a:	409a      	lsls	r2, r3
1004495c:	0013      	movs	r3, r2
1004495e:	43da      	mvns	r2, r3
10044960:	693b      	ldr	r3, [r7, #16]
10044962:	4013      	ands	r3, r2
10044964:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
10044966:	683b      	ldr	r3, [r7, #0]
10044968:	691a      	ldr	r2, [r3, #16]
1004496a:	697b      	ldr	r3, [r7, #20]
1004496c:	2107      	movs	r1, #7
1004496e:	400b      	ands	r3, r1
10044970:	009b      	lsls	r3, r3, #2
10044972:	409a      	lsls	r2, r3
10044974:	0013      	movs	r3, r2
10044976:	693a      	ldr	r2, [r7, #16]
10044978:	4313      	orrs	r3, r2
1004497a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
1004497c:	697b      	ldr	r3, [r7, #20]
1004497e:	08da      	lsrs	r2, r3, #3
10044980:	687b      	ldr	r3, [r7, #4]
10044982:	3208      	adds	r2, #8
10044984:	0092      	lsls	r2, r2, #2
10044986:	6939      	ldr	r1, [r7, #16]
10044988:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
1004498a:	687b      	ldr	r3, [r7, #4]
1004498c:	681b      	ldr	r3, [r3, #0]
1004498e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
10044990:	697b      	ldr	r3, [r7, #20]
10044992:	005b      	lsls	r3, r3, #1
10044994:	2203      	movs	r2, #3
10044996:	409a      	lsls	r2, r3
10044998:	0013      	movs	r3, r2
1004499a:	43da      	mvns	r2, r3
1004499c:	693b      	ldr	r3, [r7, #16]
1004499e:	4013      	ands	r3, r2
100449a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
100449a2:	683b      	ldr	r3, [r7, #0]
100449a4:	685b      	ldr	r3, [r3, #4]
100449a6:	2203      	movs	r2, #3
100449a8:	401a      	ands	r2, r3
100449aa:	697b      	ldr	r3, [r7, #20]
100449ac:	005b      	lsls	r3, r3, #1
100449ae:	409a      	lsls	r2, r3
100449b0:	0013      	movs	r3, r2
100449b2:	693a      	ldr	r2, [r7, #16]
100449b4:	4313      	orrs	r3, r2
100449b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
100449b8:	687b      	ldr	r3, [r7, #4]
100449ba:	693a      	ldr	r2, [r7, #16]
100449bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
100449be:	683b      	ldr	r3, [r7, #0]
100449c0:	685a      	ldr	r2, [r3, #4]
100449c2:	23c0      	movs	r3, #192	@ 0xc0
100449c4:	029b      	lsls	r3, r3, #10
100449c6:	4013      	ands	r3, r2
100449c8:	d100      	bne.n	100449cc <HAL_GPIO_Init+0x174>
100449ca:	e0df      	b.n	10044b8c <HAL_GPIO_Init+0x334>
      {

        /* Edge/Level line configuration */
        if ((GPIO_Init->Mode & DETECTION_TYPE) != 0x00u)
100449cc:	683b      	ldr	r3, [r7, #0]
100449ce:	685a      	ldr	r2, [r3, #4]
100449d0:	2380      	movs	r3, #128	@ 0x80
100449d2:	02db      	lsls	r3, r3, #11
100449d4:	4013      	ands	r3, r2
100449d6:	d031      	beq.n	10044a3c <HAL_GPIO_Init+0x1e4>
        {
          temp = SYSCFG->IO_DTR;
100449d8:	2380      	movs	r3, #128	@ 0x80
100449da:	05db      	lsls	r3, r3, #23
100449dc:	68db      	ldr	r3, [r3, #12]
100449de:	613b      	str	r3, [r7, #16]
          if (GPIOx == GPIOA)
100449e0:	687a      	ldr	r2, [r7, #4]
100449e2:	2390      	movs	r3, #144	@ 0x90
100449e4:	05db      	lsls	r3, r3, #23
100449e6:	429a      	cmp	r2, r3
100449e8:	d111      	bne.n	10044a0e <HAL_GPIO_Init+0x1b6>
          {
            temp &= ~(1 << position);
100449ea:	2201      	movs	r2, #1
100449ec:	697b      	ldr	r3, [r7, #20]
100449ee:	409a      	lsls	r2, r3
100449f0:	0013      	movs	r3, r2
100449f2:	43db      	mvns	r3, r3
100449f4:	001a      	movs	r2, r3
100449f6:	693b      	ldr	r3, [r7, #16]
100449f8:	4013      	ands	r3, r2
100449fa:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
100449fc:	2201      	movs	r2, #1
100449fe:	697b      	ldr	r3, [r7, #20]
10044a00:	409a      	lsls	r2, r3
10044a02:	0013      	movs	r3, r2
10044a04:	001a      	movs	r2, r3
10044a06:	693b      	ldr	r3, [r7, #16]
10044a08:	4313      	orrs	r3, r2
10044a0a:	613b      	str	r3, [r7, #16]
10044a0c:	e012      	b.n	10044a34 <HAL_GPIO_Init+0x1dc>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10044a0e:	2201      	movs	r2, #1
10044a10:	697b      	ldr	r3, [r7, #20]
10044a12:	409a      	lsls	r2, r3
10044a14:	0013      	movs	r3, r2
10044a16:	041b      	lsls	r3, r3, #16
10044a18:	43db      	mvns	r3, r3
10044a1a:	001a      	movs	r2, r3
10044a1c:	693b      	ldr	r3, [r7, #16]
10044a1e:	4013      	ands	r3, r2
10044a20:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10044a22:	2201      	movs	r2, #1
10044a24:	697b      	ldr	r3, [r7, #20]
10044a26:	409a      	lsls	r2, r3
10044a28:	0013      	movs	r3, r2
10044a2a:	041b      	lsls	r3, r3, #16
10044a2c:	001a      	movs	r2, r3
10044a2e:	693b      	ldr	r3, [r7, #16]
10044a30:	4313      	orrs	r3, r2
10044a32:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_DTR = temp;
10044a34:	2380      	movs	r3, #128	@ 0x80
10044a36:	05db      	lsls	r3, r3, #23
10044a38:	693a      	ldr	r2, [r7, #16]
10044a3a:	60da      	str	r2, [r3, #12]
        }

		/* Edge selection configuration */
		if ((GPIO_Init->Mode & EDGE_SELECTION) != 0x00u)
10044a3c:	683b      	ldr	r3, [r7, #0]
10044a3e:	685a      	ldr	r2, [r3, #4]
10044a40:	2380      	movs	r3, #128	@ 0x80
10044a42:	035b      	lsls	r3, r3, #13
10044a44:	4013      	ands	r3, r2
10044a46:	d031      	beq.n	10044aac <HAL_GPIO_Init+0x254>
        {
          temp = SYSCFG->IO_IBER;
10044a48:	2380      	movs	r3, #128	@ 0x80
10044a4a:	05db      	lsls	r3, r3, #23
10044a4c:	691b      	ldr	r3, [r3, #16]
10044a4e:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10044a50:	687a      	ldr	r2, [r7, #4]
10044a52:	2390      	movs	r3, #144	@ 0x90
10044a54:	05db      	lsls	r3, r3, #23
10044a56:	429a      	cmp	r2, r3
10044a58:	d111      	bne.n	10044a7e <HAL_GPIO_Init+0x226>
          {
            temp &= ~(1 << position);
10044a5a:	2201      	movs	r2, #1
10044a5c:	697b      	ldr	r3, [r7, #20]
10044a5e:	409a      	lsls	r2, r3
10044a60:	0013      	movs	r3, r2
10044a62:	43db      	mvns	r3, r3
10044a64:	001a      	movs	r2, r3
10044a66:	693b      	ldr	r3, [r7, #16]
10044a68:	4013      	ands	r3, r2
10044a6a:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10044a6c:	2201      	movs	r2, #1
10044a6e:	697b      	ldr	r3, [r7, #20]
10044a70:	409a      	lsls	r2, r3
10044a72:	0013      	movs	r3, r2
10044a74:	001a      	movs	r2, r3
10044a76:	693b      	ldr	r3, [r7, #16]
10044a78:	4313      	orrs	r3, r2
10044a7a:	613b      	str	r3, [r7, #16]
10044a7c:	e012      	b.n	10044aa4 <HAL_GPIO_Init+0x24c>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10044a7e:	2201      	movs	r2, #1
10044a80:	697b      	ldr	r3, [r7, #20]
10044a82:	409a      	lsls	r2, r3
10044a84:	0013      	movs	r3, r2
10044a86:	041b      	lsls	r3, r3, #16
10044a88:	43db      	mvns	r3, r3
10044a8a:	001a      	movs	r2, r3
10044a8c:	693b      	ldr	r3, [r7, #16]
10044a8e:	4013      	ands	r3, r2
10044a90:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10044a92:	2201      	movs	r2, #1
10044a94:	697b      	ldr	r3, [r7, #20]
10044a96:	409a      	lsls	r2, r3
10044a98:	0013      	movs	r3, r2
10044a9a:	041b      	lsls	r3, r3, #16
10044a9c:	001a      	movs	r2, r3
10044a9e:	693b      	ldr	r3, [r7, #16]
10044aa0:	4313      	orrs	r3, r2
10044aa2:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IBER= temp;
10044aa4:	2380      	movs	r3, #128	@ 0x80
10044aa6:	05db      	lsls	r3, r3, #23
10044aa8:	693a      	ldr	r2, [r7, #16]
10044aaa:	611a      	str	r2, [r3, #16]
        }

        /* Trigger mode configuration */
		if ((GPIO_Init->Mode & TRIGGER_MODE) != 0x00u)
10044aac:	683b      	ldr	r3, [r7, #0]
10044aae:	685a      	ldr	r2, [r3, #4]
10044ab0:	2380      	movs	r3, #128	@ 0x80
10044ab2:	03db      	lsls	r3, r3, #15
10044ab4:	4013      	ands	r3, r2
10044ab6:	d031      	beq.n	10044b1c <HAL_GPIO_Init+0x2c4>
        {
          temp = SYSCFG->IO_IEVR;
10044ab8:	2380      	movs	r3, #128	@ 0x80
10044aba:	05db      	lsls	r3, r3, #23
10044abc:	695b      	ldr	r3, [r3, #20]
10044abe:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10044ac0:	687a      	ldr	r2, [r7, #4]
10044ac2:	2390      	movs	r3, #144	@ 0x90
10044ac4:	05db      	lsls	r3, r3, #23
10044ac6:	429a      	cmp	r2, r3
10044ac8:	d111      	bne.n	10044aee <HAL_GPIO_Init+0x296>
          {
            temp &= ~(1 << position);
10044aca:	2201      	movs	r2, #1
10044acc:	697b      	ldr	r3, [r7, #20]
10044ace:	409a      	lsls	r2, r3
10044ad0:	0013      	movs	r3, r2
10044ad2:	43db      	mvns	r3, r3
10044ad4:	001a      	movs	r2, r3
10044ad6:	693b      	ldr	r3, [r7, #16]
10044ad8:	4013      	ands	r3, r2
10044ada:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10044adc:	2201      	movs	r2, #1
10044ade:	697b      	ldr	r3, [r7, #20]
10044ae0:	409a      	lsls	r2, r3
10044ae2:	0013      	movs	r3, r2
10044ae4:	001a      	movs	r2, r3
10044ae6:	693b      	ldr	r3, [r7, #16]
10044ae8:	4313      	orrs	r3, r2
10044aea:	613b      	str	r3, [r7, #16]
10044aec:	e012      	b.n	10044b14 <HAL_GPIO_Init+0x2bc>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10044aee:	2201      	movs	r2, #1
10044af0:	697b      	ldr	r3, [r7, #20]
10044af2:	409a      	lsls	r2, r3
10044af4:	0013      	movs	r3, r2
10044af6:	041b      	lsls	r3, r3, #16
10044af8:	43db      	mvns	r3, r3
10044afa:	001a      	movs	r2, r3
10044afc:	693b      	ldr	r3, [r7, #16]
10044afe:	4013      	ands	r3, r2
10044b00:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10044b02:	2201      	movs	r2, #1
10044b04:	697b      	ldr	r3, [r7, #20]
10044b06:	409a      	lsls	r2, r3
10044b08:	0013      	movs	r3, r2
10044b0a:	041b      	lsls	r3, r3, #16
10044b0c:	001a      	movs	r2, r3
10044b0e:	693b      	ldr	r3, [r7, #16]
10044b10:	4313      	orrs	r3, r2
10044b12:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IEVR= temp;
10044b14:	2380      	movs	r3, #128	@ 0x80
10044b16:	05db      	lsls	r3, r3, #23
10044b18:	693a      	ldr	r2, [r7, #16]
10044b1a:	615a      	str	r2, [r3, #20]
        }

        /* Enable the specified EXTI interrupt line */
        if ((GPIO_Init->Mode & EXTI_IT) == EXTI_IT)
10044b1c:	683b      	ldr	r3, [r7, #0]
10044b1e:	685a      	ldr	r2, [r3, #4]
10044b20:	2380      	movs	r3, #128	@ 0x80
10044b22:	025b      	lsls	r3, r3, #9
10044b24:	4013      	ands	r3, r2
10044b26:	d031      	beq.n	10044b8c <HAL_GPIO_Init+0x334>
        {
          temp = SYSCFG->IO_IER;
10044b28:	2380      	movs	r3, #128	@ 0x80
10044b2a:	05db      	lsls	r3, r3, #23
10044b2c:	699b      	ldr	r3, [r3, #24]
10044b2e:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10044b30:	687a      	ldr	r2, [r7, #4]
10044b32:	2390      	movs	r3, #144	@ 0x90
10044b34:	05db      	lsls	r3, r3, #23
10044b36:	429a      	cmp	r2, r3
10044b38:	d111      	bne.n	10044b5e <HAL_GPIO_Init+0x306>
          {
            temp &= ~(1 << position);
10044b3a:	2201      	movs	r2, #1
10044b3c:	697b      	ldr	r3, [r7, #20]
10044b3e:	409a      	lsls	r2, r3
10044b40:	0013      	movs	r3, r2
10044b42:	43db      	mvns	r3, r3
10044b44:	001a      	movs	r2, r3
10044b46:	693b      	ldr	r3, [r7, #16]
10044b48:	4013      	ands	r3, r2
10044b4a:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10044b4c:	2201      	movs	r2, #1
10044b4e:	697b      	ldr	r3, [r7, #20]
10044b50:	409a      	lsls	r2, r3
10044b52:	0013      	movs	r3, r2
10044b54:	001a      	movs	r2, r3
10044b56:	693b      	ldr	r3, [r7, #16]
10044b58:	4313      	orrs	r3, r2
10044b5a:	613b      	str	r3, [r7, #16]
10044b5c:	e012      	b.n	10044b84 <HAL_GPIO_Init+0x32c>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10044b5e:	2201      	movs	r2, #1
10044b60:	697b      	ldr	r3, [r7, #20]
10044b62:	409a      	lsls	r2, r3
10044b64:	0013      	movs	r3, r2
10044b66:	041b      	lsls	r3, r3, #16
10044b68:	43db      	mvns	r3, r3
10044b6a:	001a      	movs	r2, r3
10044b6c:	693b      	ldr	r3, [r7, #16]
10044b6e:	4013      	ands	r3, r2
10044b70:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10044b72:	2201      	movs	r2, #1
10044b74:	697b      	ldr	r3, [r7, #20]
10044b76:	409a      	lsls	r2, r3
10044b78:	0013      	movs	r3, r2
10044b7a:	041b      	lsls	r3, r3, #16
10044b7c:	001a      	movs	r2, r3
10044b7e:	693b      	ldr	r3, [r7, #16]
10044b80:	4313      	orrs	r3, r2
10044b82:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IER= temp;
10044b84:	2380      	movs	r3, #128	@ 0x80
10044b86:	05db      	lsls	r3, r3, #23
10044b88:	693a      	ldr	r2, [r7, #16]
10044b8a:	619a      	str	r2, [r3, #24]
        }
      }
    }

    position++;
10044b8c:	697b      	ldr	r3, [r7, #20]
10044b8e:	3301      	adds	r3, #1
10044b90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
10044b92:	683b      	ldr	r3, [r7, #0]
10044b94:	681a      	ldr	r2, [r3, #0]
10044b96:	697b      	ldr	r3, [r7, #20]
10044b98:	40da      	lsrs	r2, r3
10044b9a:	1e13      	subs	r3, r2, #0
10044b9c:	d000      	beq.n	10044ba0 <HAL_GPIO_Init+0x348>
10044b9e:	e663      	b.n	10044868 <HAL_GPIO_Init+0x10>
  }
}
10044ba0:	46c0      	nop			@ (mov r8, r8)
10044ba2:	46c0      	nop			@ (mov r8, r8)
10044ba4:	46bd      	mov	sp, r7
10044ba6:	b006      	add	sp, #24
10044ba8:	bd80      	pop	{r7, pc}

10044baa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
10044baa:	b580      	push	{r7, lr}
10044bac:	b082      	sub	sp, #8
10044bae:	af00      	add	r7, sp, #0
10044bb0:	6078      	str	r0, [r7, #4]
10044bb2:	0008      	movs	r0, r1
10044bb4:	0011      	movs	r1, r2
10044bb6:	1cbb      	adds	r3, r7, #2
10044bb8:	1c02      	adds	r2, r0, #0
10044bba:	801a      	strh	r2, [r3, #0]
10044bbc:	1c7b      	adds	r3, r7, #1
10044bbe:	1c0a      	adds	r2, r1, #0
10044bc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
10044bc2:	1c7b      	adds	r3, r7, #1
10044bc4:	781b      	ldrb	r3, [r3, #0]
10044bc6:	2b00      	cmp	r3, #0
10044bc8:	d004      	beq.n	10044bd4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
10044bca:	1cbb      	adds	r3, r7, #2
10044bcc:	881a      	ldrh	r2, [r3, #0]
10044bce:	687b      	ldr	r3, [r7, #4]
10044bd0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
10044bd2:	e003      	b.n	10044bdc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
10044bd4:	1cbb      	adds	r3, r7, #2
10044bd6:	881a      	ldrh	r2, [r3, #0]
10044bd8:	687b      	ldr	r3, [r7, #4]
10044bda:	629a      	str	r2, [r3, #40]	@ 0x28
}
10044bdc:	46c0      	nop			@ (mov r8, r8)
10044bde:	46bd      	mov	sp, r7
10044be0:	b002      	add	sp, #8
10044be2:	bd80      	pop	{r7, pc}

10044be4 <LL_RADIO_SetRadioConfigurationAddressPointer>:
  * @rmtoll WORD0          RADIOCONFIGPTR       LL_RADIO_SetRadioConfigurationAddressPointer
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetRadioConfigurationAddressPointer(uint32_t value)
{
10044be4:	b580      	push	{r7, lr}
10044be6:	b082      	sub	sp, #8
10044be8:	af00      	add	r7, sp, #0
10044bea:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD0, GLOBAL_WORD0_RADIOCONFIGPTR, value);
10044bec:	4b04      	ldr	r3, [pc, #16]	@ (10044c00 <LL_RADIO_SetRadioConfigurationAddressPointer+0x1c>)
10044bee:	681b      	ldr	r3, [r3, #0]
10044bf0:	4b03      	ldr	r3, [pc, #12]	@ (10044c00 <LL_RADIO_SetRadioConfigurationAddressPointer+0x1c>)
10044bf2:	687a      	ldr	r2, [r7, #4]
10044bf4:	601a      	str	r2, [r3, #0]
}
10044bf6:	46c0      	nop			@ (mov r8, r8)
10044bf8:	46bd      	mov	sp, r7
10044bfa:	b002      	add	sp, #8
10044bfc:	bd80      	pop	{r7, pc}
10044bfe:	46c0      	nop			@ (mov r8, r8)
10044c00:	200000c0 	.word	0x200000c0

10044c04 <LL_RADIO_SetWakeupInitDelay>:
  * @rmtoll WORD1          WAKEUPINITDELAY       LL_RADIO_SetWakeupInitDelay
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetWakeupInitDelay(uint32_t value)
{
10044c04:	b580      	push	{r7, lr}
10044c06:	b082      	sub	sp, #8
10044c08:	af00      	add	r7, sp, #0
10044c0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD1, GLOBAL_WORD1_WAKEUPINITDELAY, value);
10044c0c:	4b07      	ldr	r3, [pc, #28]	@ (10044c2c <LL_RADIO_SetWakeupInitDelay+0x28>)
10044c0e:	685b      	ldr	r3, [r3, #4]
10044c10:	4a07      	ldr	r2, [pc, #28]	@ (10044c30 <LL_RADIO_SetWakeupInitDelay+0x2c>)
10044c12:	4013      	ands	r3, r2
10044c14:	0019      	movs	r1, r3
10044c16:	687b      	ldr	r3, [r7, #4]
10044c18:	021b      	lsls	r3, r3, #8
10044c1a:	041b      	lsls	r3, r3, #16
10044c1c:	0c1a      	lsrs	r2, r3, #16
10044c1e:	4b03      	ldr	r3, [pc, #12]	@ (10044c2c <LL_RADIO_SetWakeupInitDelay+0x28>)
10044c20:	430a      	orrs	r2, r1
10044c22:	605a      	str	r2, [r3, #4]
}
10044c24:	46c0      	nop			@ (mov r8, r8)
10044c26:	46bd      	mov	sp, r7
10044c28:	b002      	add	sp, #8
10044c2a:	bd80      	pop	{r7, pc}
10044c2c:	200000c0 	.word	0x200000c0
10044c30:	ffff00ff 	.word	0xffff00ff

10044c34 <LL_RADIO_SetTimer12InitDelayCal>:
  * @rmtoll WORD1          TIMER12INITDELAYCAL       LL_RADIO_SetTimer12InitDelayCal
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetTimer12InitDelayCal(uint32_t value)
{
10044c34:	b580      	push	{r7, lr}
10044c36:	b082      	sub	sp, #8
10044c38:	af00      	add	r7, sp, #0
10044c3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD1, GLOBAL_WORD1_TIMER12INITDELAYCAL, value);
10044c3c:	4b08      	ldr	r3, [pc, #32]	@ (10044c60 <LL_RADIO_SetTimer12InitDelayCal+0x2c>)
10044c3e:	685b      	ldr	r3, [r3, #4]
10044c40:	4a08      	ldr	r2, [pc, #32]	@ (10044c64 <LL_RADIO_SetTimer12InitDelayCal+0x30>)
10044c42:	4013      	ands	r3, r2
10044c44:	0019      	movs	r1, r3
10044c46:	687b      	ldr	r3, [r7, #4]
10044c48:	041a      	lsls	r2, r3, #16
10044c4a:	23ff      	movs	r3, #255	@ 0xff
10044c4c:	041b      	lsls	r3, r3, #16
10044c4e:	401a      	ands	r2, r3
10044c50:	4b03      	ldr	r3, [pc, #12]	@ (10044c60 <LL_RADIO_SetTimer12InitDelayCal+0x2c>)
10044c52:	430a      	orrs	r2, r1
10044c54:	605a      	str	r2, [r3, #4]
}
10044c56:	46c0      	nop			@ (mov r8, r8)
10044c58:	46bd      	mov	sp, r7
10044c5a:	b002      	add	sp, #8
10044c5c:	bd80      	pop	{r7, pc}
10044c5e:	46c0      	nop			@ (mov r8, r8)
10044c60:	200000c0 	.word	0x200000c0
10044c64:	ff00ffff 	.word	0xff00ffff

10044c68 <LL_RADIO_SetTimer12InitDelayNoCal>:
  * @rmtoll WORD1          TIMER2INITDELAYNOCAL       LL_RADIO_SetTimer12InitDelayNoCal
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetTimer12InitDelayNoCal(uint32_t value)
{
10044c68:	b580      	push	{r7, lr}
10044c6a:	b082      	sub	sp, #8
10044c6c:	af00      	add	r7, sp, #0
10044c6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD1, GLOBAL_WORD1_TIMER2INITDELAYNOCAL, value);
10044c70:	4b06      	ldr	r3, [pc, #24]	@ (10044c8c <LL_RADIO_SetTimer12InitDelayNoCal+0x24>)
10044c72:	685b      	ldr	r3, [r3, #4]
10044c74:	021b      	lsls	r3, r3, #8
10044c76:	0a19      	lsrs	r1, r3, #8
10044c78:	687b      	ldr	r3, [r7, #4]
10044c7a:	061a      	lsls	r2, r3, #24
10044c7c:	4b03      	ldr	r3, [pc, #12]	@ (10044c8c <LL_RADIO_SetTimer12InitDelayNoCal+0x24>)
10044c7e:	430a      	orrs	r2, r1
10044c80:	605a      	str	r2, [r3, #4]
}
10044c82:	46c0      	nop			@ (mov r8, r8)
10044c84:	46bd      	mov	sp, r7
10044c86:	b002      	add	sp, #8
10044c88:	bd80      	pop	{r7, pc}
10044c8a:	46c0      	nop			@ (mov r8, r8)
10044c8c:	200000c0 	.word	0x200000c0

10044c90 <LL_RADIO_SetTransmitCalDelayChk>:
  * @rmtoll WORD2          TRANSMITCALDELAYCHK       LL_RADIO_SetTransmitCalDelayChk
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetTransmitCalDelayChk(uint32_t value)
{
10044c90:	b580      	push	{r7, lr}
10044c92:	b082      	sub	sp, #8
10044c94:	af00      	add	r7, sp, #0
10044c96:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD2, GLOBAL_WORD2_TRANSMITCALDELAYCHK, value);
10044c98:	4b07      	ldr	r3, [pc, #28]	@ (10044cb8 <LL_RADIO_SetTransmitCalDelayChk+0x28>)
10044c9a:	689b      	ldr	r3, [r3, #8]
10044c9c:	22ff      	movs	r2, #255	@ 0xff
10044c9e:	4393      	bics	r3, r2
10044ca0:	0019      	movs	r1, r3
10044ca2:	687b      	ldr	r3, [r7, #4]
10044ca4:	22ff      	movs	r2, #255	@ 0xff
10044ca6:	401a      	ands	r2, r3
10044ca8:	4b03      	ldr	r3, [pc, #12]	@ (10044cb8 <LL_RADIO_SetTransmitCalDelayChk+0x28>)
10044caa:	430a      	orrs	r2, r1
10044cac:	609a      	str	r2, [r3, #8]
}
10044cae:	46c0      	nop			@ (mov r8, r8)
10044cb0:	46bd      	mov	sp, r7
10044cb2:	b002      	add	sp, #8
10044cb4:	bd80      	pop	{r7, pc}
10044cb6:	46c0      	nop			@ (mov r8, r8)
10044cb8:	200000c0 	.word	0x200000c0

10044cbc <LL_RADIO_SetTransmitNoCalDelayChk>:
  * @rmtoll WORD2          TRANSMITNOCALDELAYCHK       LL_RADIO_SetTransmitNoCalDelayChk
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetTransmitNoCalDelayChk(uint32_t value)
{
10044cbc:	b580      	push	{r7, lr}
10044cbe:	b082      	sub	sp, #8
10044cc0:	af00      	add	r7, sp, #0
10044cc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD2, GLOBAL_WORD2_TRANSMITNOCALDELAYCHK, value);
10044cc4:	4b07      	ldr	r3, [pc, #28]	@ (10044ce4 <LL_RADIO_SetTransmitNoCalDelayChk+0x28>)
10044cc6:	689b      	ldr	r3, [r3, #8]
10044cc8:	4a07      	ldr	r2, [pc, #28]	@ (10044ce8 <LL_RADIO_SetTransmitNoCalDelayChk+0x2c>)
10044cca:	4013      	ands	r3, r2
10044ccc:	0019      	movs	r1, r3
10044cce:	687b      	ldr	r3, [r7, #4]
10044cd0:	021b      	lsls	r3, r3, #8
10044cd2:	041b      	lsls	r3, r3, #16
10044cd4:	0c1a      	lsrs	r2, r3, #16
10044cd6:	4b03      	ldr	r3, [pc, #12]	@ (10044ce4 <LL_RADIO_SetTransmitNoCalDelayChk+0x28>)
10044cd8:	430a      	orrs	r2, r1
10044cda:	609a      	str	r2, [r3, #8]
}
10044cdc:	46c0      	nop			@ (mov r8, r8)
10044cde:	46bd      	mov	sp, r7
10044ce0:	b002      	add	sp, #8
10044ce2:	bd80      	pop	{r7, pc}
10044ce4:	200000c0 	.word	0x200000c0
10044ce8:	ffff00ff 	.word	0xffff00ff

10044cec <LL_RADIO_SetReceivedCalDelayChk>:
  * @rmtoll WORD2          RECEIVECALDELAYCHK       LL_RADIO_SetReceivedCalDelayChk
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetReceivedCalDelayChk(uint32_t value)
{
10044cec:	b580      	push	{r7, lr}
10044cee:	b082      	sub	sp, #8
10044cf0:	af00      	add	r7, sp, #0
10044cf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD2, GLOBAL_WORD2_RECEIVECALDELAYCHK, value);
10044cf4:	4b08      	ldr	r3, [pc, #32]	@ (10044d18 <LL_RADIO_SetReceivedCalDelayChk+0x2c>)
10044cf6:	689b      	ldr	r3, [r3, #8]
10044cf8:	4a08      	ldr	r2, [pc, #32]	@ (10044d1c <LL_RADIO_SetReceivedCalDelayChk+0x30>)
10044cfa:	4013      	ands	r3, r2
10044cfc:	0019      	movs	r1, r3
10044cfe:	687b      	ldr	r3, [r7, #4]
10044d00:	041a      	lsls	r2, r3, #16
10044d02:	23ff      	movs	r3, #255	@ 0xff
10044d04:	041b      	lsls	r3, r3, #16
10044d06:	401a      	ands	r2, r3
10044d08:	4b03      	ldr	r3, [pc, #12]	@ (10044d18 <LL_RADIO_SetReceivedCalDelayChk+0x2c>)
10044d0a:	430a      	orrs	r2, r1
10044d0c:	609a      	str	r2, [r3, #8]
}
10044d0e:	46c0      	nop			@ (mov r8, r8)
10044d10:	46bd      	mov	sp, r7
10044d12:	b002      	add	sp, #8
10044d14:	bd80      	pop	{r7, pc}
10044d16:	46c0      	nop			@ (mov r8, r8)
10044d18:	200000c0 	.word	0x200000c0
10044d1c:	ff00ffff 	.word	0xff00ffff

10044d20 <LL_RADIO_SetReceivedNoCalDelayChk>:
  * @rmtoll WORD2          RECEIVENOCALDELAYCHK       LL_RADIO_SetReceivedNoCalDelayChk
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetReceivedNoCalDelayChk(uint32_t value)
{
10044d20:	b580      	push	{r7, lr}
10044d22:	b082      	sub	sp, #8
10044d24:	af00      	add	r7, sp, #0
10044d26:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD2, GLOBAL_WORD2_RECEIVENOCALDELAYCHK, value);
10044d28:	4b06      	ldr	r3, [pc, #24]	@ (10044d44 <LL_RADIO_SetReceivedNoCalDelayChk+0x24>)
10044d2a:	689b      	ldr	r3, [r3, #8]
10044d2c:	021b      	lsls	r3, r3, #8
10044d2e:	0a19      	lsrs	r1, r3, #8
10044d30:	687b      	ldr	r3, [r7, #4]
10044d32:	061a      	lsls	r2, r3, #24
10044d34:	4b03      	ldr	r3, [pc, #12]	@ (10044d44 <LL_RADIO_SetReceivedNoCalDelayChk+0x24>)
10044d36:	430a      	orrs	r2, r1
10044d38:	609a      	str	r2, [r3, #8]
}
10044d3a:	46c0      	nop			@ (mov r8, r8)
10044d3c:	46bd      	mov	sp, r7
10044d3e:	b002      	add	sp, #8
10044d40:	bd80      	pop	{r7, pc}
10044d42:	46c0      	nop			@ (mov r8, r8)
10044d44:	200000c0 	.word	0x200000c0

10044d48 <LL_RADIO_SetConfigurationEndDuration>:
  * @rmtoll WORD3          CONFIGENDDURATION       LL_RADIO_SetConfigurationEndDuration
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetConfigurationEndDuration(uint32_t value)
{
10044d48:	b580      	push	{r7, lr}
10044d4a:	b082      	sub	sp, #8
10044d4c:	af00      	add	r7, sp, #0
10044d4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD3, GLOBAL_WORD3_CONFIGENDDURATION, value);
10044d50:	4b07      	ldr	r3, [pc, #28]	@ (10044d70 <LL_RADIO_SetConfigurationEndDuration+0x28>)
10044d52:	68db      	ldr	r3, [r3, #12]
10044d54:	22ff      	movs	r2, #255	@ 0xff
10044d56:	4393      	bics	r3, r2
10044d58:	0019      	movs	r1, r3
10044d5a:	687b      	ldr	r3, [r7, #4]
10044d5c:	22ff      	movs	r2, #255	@ 0xff
10044d5e:	401a      	ands	r2, r3
10044d60:	4b03      	ldr	r3, [pc, #12]	@ (10044d70 <LL_RADIO_SetConfigurationEndDuration+0x28>)
10044d62:	430a      	orrs	r2, r1
10044d64:	60da      	str	r2, [r3, #12]
}
10044d66:	46c0      	nop			@ (mov r8, r8)
10044d68:	46bd      	mov	sp, r7
10044d6a:	b002      	add	sp, #8
10044d6c:	bd80      	pop	{r7, pc}
10044d6e:	46c0      	nop			@ (mov r8, r8)
10044d70:	200000c0 	.word	0x200000c0

10044d74 <LL_RADIO_SetTxDataReadyCheck>:
  * @rmtoll WORD3          TXDATAREADYCHECK       LL_RADIO_SetTxDataReadyCheck
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetTxDataReadyCheck(uint32_t value)
{
10044d74:	b580      	push	{r7, lr}
10044d76:	b082      	sub	sp, #8
10044d78:	af00      	add	r7, sp, #0
10044d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD3, GLOBAL_WORD3_TXDATAREADYCHECK, value);
10044d7c:	4b07      	ldr	r3, [pc, #28]	@ (10044d9c <LL_RADIO_SetTxDataReadyCheck+0x28>)
10044d7e:	68db      	ldr	r3, [r3, #12]
10044d80:	4a07      	ldr	r2, [pc, #28]	@ (10044da0 <LL_RADIO_SetTxDataReadyCheck+0x2c>)
10044d82:	4013      	ands	r3, r2
10044d84:	0019      	movs	r1, r3
10044d86:	687b      	ldr	r3, [r7, #4]
10044d88:	021b      	lsls	r3, r3, #8
10044d8a:	041b      	lsls	r3, r3, #16
10044d8c:	0c1a      	lsrs	r2, r3, #16
10044d8e:	4b03      	ldr	r3, [pc, #12]	@ (10044d9c <LL_RADIO_SetTxDataReadyCheck+0x28>)
10044d90:	430a      	orrs	r2, r1
10044d92:	60da      	str	r2, [r3, #12]
}
10044d94:	46c0      	nop			@ (mov r8, r8)
10044d96:	46bd      	mov	sp, r7
10044d98:	b002      	add	sp, #8
10044d9a:	bd80      	pop	{r7, pc}
10044d9c:	200000c0 	.word	0x200000c0
10044da0:	ffff00ff 	.word	0xffff00ff

10044da4 <LL_RADIO_SetTxDelayStart>:
  * @rmtoll WORD3          TXDELAYSTART       LL_RADIO_SetTxDelayStart
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetTxDelayStart(uint32_t value)
{
10044da4:	b580      	push	{r7, lr}
10044da6:	b082      	sub	sp, #8
10044da8:	af00      	add	r7, sp, #0
10044daa:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD3, GLOBAL_WORD3_TXDELAYSTART, value);
10044dac:	4b08      	ldr	r3, [pc, #32]	@ (10044dd0 <LL_RADIO_SetTxDelayStart+0x2c>)
10044dae:	68db      	ldr	r3, [r3, #12]
10044db0:	4a08      	ldr	r2, [pc, #32]	@ (10044dd4 <LL_RADIO_SetTxDelayStart+0x30>)
10044db2:	4013      	ands	r3, r2
10044db4:	0019      	movs	r1, r3
10044db6:	687b      	ldr	r3, [r7, #4]
10044db8:	041a      	lsls	r2, r3, #16
10044dba:	23ff      	movs	r3, #255	@ 0xff
10044dbc:	041b      	lsls	r3, r3, #16
10044dbe:	401a      	ands	r2, r3
10044dc0:	4b03      	ldr	r3, [pc, #12]	@ (10044dd0 <LL_RADIO_SetTxDelayStart+0x2c>)
10044dc2:	430a      	orrs	r2, r1
10044dc4:	60da      	str	r2, [r3, #12]
}
10044dc6:	46c0      	nop			@ (mov r8, r8)
10044dc8:	46bd      	mov	sp, r7
10044dca:	b002      	add	sp, #8
10044dcc:	bd80      	pop	{r7, pc}
10044dce:	46c0      	nop			@ (mov r8, r8)
10044dd0:	200000c0 	.word	0x200000c0
10044dd4:	ff00ffff 	.word	0xff00ffff

10044dd8 <LL_RADIO_SetTxDelayEnd>:
  * @rmtoll WORD3          TXDELAYEND       LL_RADIO_SetTxDelayEnd
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetTxDelayEnd(uint32_t value)
{
10044dd8:	b580      	push	{r7, lr}
10044dda:	b082      	sub	sp, #8
10044ddc:	af00      	add	r7, sp, #0
10044dde:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD3, GLOBAL_WORD3_TXDELAYEND, value);
10044de0:	4b08      	ldr	r3, [pc, #32]	@ (10044e04 <LL_RADIO_SetTxDelayEnd+0x2c>)
10044de2:	68db      	ldr	r3, [r3, #12]
10044de4:	4a08      	ldr	r2, [pc, #32]	@ (10044e08 <LL_RADIO_SetTxDelayEnd+0x30>)
10044de6:	4013      	ands	r3, r2
10044de8:	0019      	movs	r1, r3
10044dea:	687b      	ldr	r3, [r7, #4]
10044dec:	061a      	lsls	r2, r3, #24
10044dee:	23fc      	movs	r3, #252	@ 0xfc
10044df0:	059b      	lsls	r3, r3, #22
10044df2:	401a      	ands	r2, r3
10044df4:	4b03      	ldr	r3, [pc, #12]	@ (10044e04 <LL_RADIO_SetTxDelayEnd+0x2c>)
10044df6:	430a      	orrs	r2, r1
10044df8:	60da      	str	r2, [r3, #12]
}
10044dfa:	46c0      	nop			@ (mov r8, r8)
10044dfc:	46bd      	mov	sp, r7
10044dfe:	b002      	add	sp, #8
10044e00:	bd80      	pop	{r7, pc}
10044e02:	46c0      	nop			@ (mov r8, r8)
10044e04:	200000c0 	.word	0x200000c0
10044e08:	c0ffffff 	.word	0xc0ffffff

10044e0c <LL_RADIO_SetTransmissionReadyTimeout>:
  * @rmtoll WORD4          TXREADYTIMEOUT       LL_RADIO_SetTransmissionReadyTimeout
  * @param  value
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_SetTransmissionReadyTimeout(uint32_t value)
{
10044e0c:	b580      	push	{r7, lr}
10044e0e:	b082      	sub	sp, #8
10044e10:	af00      	add	r7, sp, #0
10044e12:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEGLOBWORD->WORD4, GLOBAL_WORD4_TXREADYTIMEOUT, value);
10044e14:	4b07      	ldr	r3, [pc, #28]	@ (10044e34 <LL_RADIO_SetTransmissionReadyTimeout+0x28>)
10044e16:	691b      	ldr	r3, [r3, #16]
10044e18:	22ff      	movs	r2, #255	@ 0xff
10044e1a:	4393      	bics	r3, r2
10044e1c:	0019      	movs	r1, r3
10044e1e:	687b      	ldr	r3, [r7, #4]
10044e20:	22ff      	movs	r2, #255	@ 0xff
10044e22:	401a      	ands	r2, r3
10044e24:	4b03      	ldr	r3, [pc, #12]	@ (10044e34 <LL_RADIO_SetTransmissionReadyTimeout+0x28>)
10044e26:	430a      	orrs	r2, r1
10044e28:	611a      	str	r2, [r3, #16]
}
10044e2a:	46c0      	nop			@ (mov r8, r8)
10044e2c:	46bd      	mov	sp, r7
10044e2e:	b002      	add	sp, #8
10044e30:	bd80      	pop	{r7, pc}
10044e32:	46c0      	nop			@ (mov r8, r8)
10044e34:	200000c0 	.word	0x200000c0

10044e38 <LL_RADIO_ChkFlagAutoclearEnable_Enable>:
  * @brief  RADIO Enable
  * @rmtoll WORD5          CHKFLAGAUTOCLEARENA            LL_RADIO_ChkFlagAutoclearEnable_Enable
  * @retval uint32_t
  */
__STATIC_INLINE void LL_RADIO_ChkFlagAutoclearEnable_Enable(void)
{
10044e38:	b580      	push	{r7, lr}
10044e3a:	af00      	add	r7, sp, #0
  SET_BIT(BLUEGLOBWORD->WORD5, GLOBAL_WORD5_CHKFLAGAUTOCLEARENA);
10044e3c:	4b04      	ldr	r3, [pc, #16]	@ (10044e50 <LL_RADIO_ChkFlagAutoclearEnable_Enable+0x18>)
10044e3e:	695a      	ldr	r2, [r3, #20]
10044e40:	4b03      	ldr	r3, [pc, #12]	@ (10044e50 <LL_RADIO_ChkFlagAutoclearEnable_Enable+0x18>)
10044e42:	2104      	movs	r1, #4
10044e44:	430a      	orrs	r2, r1
10044e46:	615a      	str	r2, [r3, #20]
}
10044e48:	46c0      	nop			@ (mov r8, r8)
10044e4a:	46bd      	mov	sp, r7
10044e4c:	bd80      	pop	{r7, pc}
10044e4e:	46c0      	nop			@ (mov r8, r8)
10044e50:	200000c0 	.word	0x200000c0

10044e54 <LL_RADIO_NoActiveLErrorInterrupt_Enable>:
  * @brief  Indicate if INTNOACTIVELERROR is enabled
  * @rmtoll WORD5          INTNOACTIVELERROR            LL_RADIO_NoActiveLErrorInterrupt_Enable
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE void LL_RADIO_NoActiveLErrorInterrupt_Enable(void)
{
10044e54:	b580      	push	{r7, lr}
10044e56:	af00      	add	r7, sp, #0
  SET_BIT(BLUEGLOBWORD->WORD5, GLOBAL_WORD5_INTNOACTIVELERROR);
10044e58:	4b04      	ldr	r3, [pc, #16]	@ (10044e6c <LL_RADIO_NoActiveLErrorInterrupt_Enable+0x18>)
10044e5a:	695a      	ldr	r2, [r3, #20]
10044e5c:	4b03      	ldr	r3, [pc, #12]	@ (10044e6c <LL_RADIO_NoActiveLErrorInterrupt_Enable+0x18>)
10044e5e:	2180      	movs	r1, #128	@ 0x80
10044e60:	0409      	lsls	r1, r1, #16
10044e62:	430a      	orrs	r2, r1
10044e64:	615a      	str	r2, [r3, #20]
}
10044e66:	46c0      	nop			@ (mov r8, r8)
10044e68:	46bd      	mov	sp, r7
10044e6a:	bd80      	pop	{r7, pc}
10044e6c:	200000c0 	.word	0x200000c0

10044e70 <LL_RADIO_TxRxSkipInterrupt_Enable>:
  * @brief  RADIO Enable
  * @rmtoll WORD5          INTTXRXSKIP            LL_RADIO_TxRxSkipInterrupt_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TxRxSkipInterrupt_Enable(void)
{
10044e70:	b580      	push	{r7, lr}
10044e72:	af00      	add	r7, sp, #0
  SET_BIT(BLUEGLOBWORD->WORD5, GLOBAL_WORD5_INTTXRXSKIP);
10044e74:	4b04      	ldr	r3, [pc, #16]	@ (10044e88 <LL_RADIO_TxRxSkipInterrupt_Enable+0x18>)
10044e76:	695a      	ldr	r2, [r3, #20]
10044e78:	4b03      	ldr	r3, [pc, #12]	@ (10044e88 <LL_RADIO_TxRxSkipInterrupt_Enable+0x18>)
10044e7a:	2180      	movs	r1, #128	@ 0x80
10044e7c:	0589      	lsls	r1, r1, #22
10044e7e:	430a      	orrs	r2, r1
10044e80:	615a      	str	r2, [r3, #20]
}
10044e82:	46c0      	nop			@ (mov r8, r8)
10044e84:	46bd      	mov	sp, r7
10044e86:	bd80      	pop	{r7, pc}
10044e88:	200000c0 	.word	0x200000c0

10044e8c <LL_RADIO_Active2ErrorInterrupt_Enable>:
  * @brief  RADIO Enable
  * @rmtoll WORD5          INTACTIVE2ERR            LL_RADIO_Active2ErrorInterrupt_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_Active2ErrorInterrupt_Enable(void)
{
10044e8c:	b580      	push	{r7, lr}
10044e8e:	af00      	add	r7, sp, #0
  SET_BIT(BLUEGLOBWORD->WORD5, GLOBAL_WORD5_INTACTIVE2ERR);
10044e90:	4b04      	ldr	r3, [pc, #16]	@ (10044ea4 <LL_RADIO_Active2ErrorInterrupt_Enable+0x18>)
10044e92:	695a      	ldr	r2, [r3, #20]
10044e94:	4b03      	ldr	r3, [pc, #12]	@ (10044ea4 <LL_RADIO_Active2ErrorInterrupt_Enable+0x18>)
10044e96:	2180      	movs	r1, #128	@ 0x80
10044e98:	05c9      	lsls	r1, r1, #23
10044e9a:	430a      	orrs	r2, r1
10044e9c:	615a      	str	r2, [r3, #20]
}
10044e9e:	46c0      	nop			@ (mov r8, r8)
10044ea0:	46bd      	mov	sp, r7
10044ea2:	bd80      	pop	{r7, pc}
10044ea4:	200000c0 	.word	0x200000c0

10044ea8 <LL_RADIO_TIMER_DisableTimer1>:
{
10044ea8:	b580      	push	{r7, lr}
10044eaa:	b082      	sub	sp, #8
10044eac:	af00      	add	r7, sp, #0
10044eae:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEx->TIMEOUTDESTREG, BLUE_TIMEOUTDESTREG_DESTINATION, 0);
10044eb0:	687b      	ldr	r3, [r7, #4]
10044eb2:	68db      	ldr	r3, [r3, #12]
10044eb4:	2203      	movs	r2, #3
10044eb6:	4393      	bics	r3, r2
10044eb8:	001a      	movs	r2, r3
10044eba:	687b      	ldr	r3, [r7, #4]
10044ebc:	60da      	str	r2, [r3, #12]
}
10044ebe:	46c0      	nop			@ (mov r8, r8)
10044ec0:	46bd      	mov	sp, r7
10044ec2:	b002      	add	sp, #8
10044ec4:	bd80      	pop	{r7, pc}

10044ec6 <LL_RADIO_TIMER_DisableTimer2>:
{
10044ec6:	b580      	push	{r7, lr}
10044ec8:	b082      	sub	sp, #8
10044eca:	af00      	add	r7, sp, #0
10044ecc:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEx->TIMEOUTDESTREG, BLUE_TIMEOUTDESTREG_DESTINATION, 0);
10044ece:	687b      	ldr	r3, [r7, #4]
10044ed0:	68db      	ldr	r3, [r3, #12]
10044ed2:	2203      	movs	r2, #3
10044ed4:	4393      	bics	r3, r2
10044ed6:	001a      	movs	r2, r3
10044ed8:	687b      	ldr	r3, [r7, #4]
10044eda:	60da      	str	r2, [r3, #12]
}
10044edc:	46c0      	nop			@ (mov r8, r8)
10044ede:	46bd      	mov	sp, r7
10044ee0:	b002      	add	sp, #8
10044ee2:	bd80      	pop	{r7, pc}

10044ee4 <LL_RADIO_TIMER_DisableBLEWakeupTimer>:
{
10044ee4:	b580      	push	{r7, lr}
10044ee6:	b082      	sub	sp, #8
10044ee8:	af00      	add	r7, sp, #0
10044eea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(WAKEUPx->BLUE_SLEEP_REQUEST_MODE, WAKEUP_BLUE_SLEEP_REQUEST_MODE_BLE_WAKEUP_EN);
10044eec:	687b      	ldr	r3, [r7, #4]
10044eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10044ef0:	4a03      	ldr	r2, [pc, #12]	@ (10044f00 <LL_RADIO_TIMER_DisableBLEWakeupTimer+0x1c>)
10044ef2:	401a      	ands	r2, r3
10044ef4:	687b      	ldr	r3, [r7, #4]
10044ef6:	629a      	str	r2, [r3, #40]	@ 0x28
}
10044ef8:	46c0      	nop			@ (mov r8, r8)
10044efa:	46bd      	mov	sp, r7
10044efc:	b002      	add	sp, #8
10044efe:	bd80      	pop	{r7, pc}
10044f00:	bfffffff 	.word	0xbfffffff

10044f04 <CondRoutineTrue>:
  */

#if USE_RADIO_PROPRIETARY_DRIVER

static uint8_t CondRoutineTrue(ActionPacket *p)
{
10044f04:	b580      	push	{r7, lr}
10044f06:	b082      	sub	sp, #8
10044f08:	af00      	add	r7, sp, #0
10044f0a:	6078      	str	r0, [r7, #4]
  return TRUE;
10044f0c:	2301      	movs	r3, #1
}
10044f0e:	0018      	movs	r0, r3
10044f10:	46bd      	mov	sp, r7
10044f12:	b002      	add	sp, #8
10044f14:	bd80      	pop	{r7, pc}

10044f16 <CondRoutineRxTrue>:
{
  return TRUE;
}

static uint8_t CondRoutineRxTrue(ActionPacket *p)
{
10044f16:	b580      	push	{r7, lr}
10044f18:	b082      	sub	sp, #8
10044f1a:	af00      	add	r7, sp, #0
10044f1c:	6078      	str	r0, [r7, #4]
  /* received a packet */
  if ((p->status & BLUE_INTERRUPT1REG_RCVOK) != 0)
10044f1e:	687b      	ldr	r3, [r7, #4]
10044f20:	68db      	ldr	r3, [r3, #12]
10044f22:	2b00      	cmp	r3, #0
10044f24:	da01      	bge.n	10044f2a <CondRoutineRxTrue+0x14>
  {
    /* packet received without CRC error */
    return TRUE;
10044f26:	2301      	movs	r3, #1
10044f28:	e000      	b.n	10044f2c <CondRoutineRxTrue+0x16>
  }
  return FALSE;
10044f2a:	2300      	movs	r3, #0
}
10044f2c:	0018      	movs	r0, r3
10044f2e:	46bd      	mov	sp, r7
10044f30:	b002      	add	sp, #8
10044f32:	bd80      	pop	{r7, pc}

10044f34 <HAL_RADIO_Init>:
/**
  * @brief  Initializes the radio.
  * @retval None
  */
void HAL_RADIO_Init(RADIO_HandleTypeDef *hradio)
{
10044f34:	b590      	push	{r4, r7, lr}
10044f36:	b08d      	sub	sp, #52	@ 0x34
10044f38:	af00      	add	r7, sp, #0
10044f3a:	6078      	str	r0, [r7, #4]
  uint32_t mr_ble_iptat;
  uint32_t mr_ble_vbg;
  uint32_t mr_ble_rxadc_delay_i;
  uint32_t mr_ble_rxadc_delay_q;
  uint8_t mr_ble_rxadc_delay_flag;
  uint8_t *hot_table_radio_config = (uint8_t *)&hot_table_radio_config_u32[4];
10044f3c:	4b14      	ldr	r3, [pc, #80]	@ (10044f90 <HAL_RADIO_Init+0x5c>)
10044f3e:	617b      	str	r3, [r7, #20]
  uint8_t index;

  /* Retrieve Trimming values from engineering flash locations */
  if (*(volatile uint32_t *)VALIDITY_LOCATION == VALIDITY_TAG)
10044f40:	4b14      	ldr	r3, [pc, #80]	@ (10044f94 <HAL_RADIO_Init+0x60>)
10044f42:	681b      	ldr	r3, [r3, #0]
10044f44:	4a14      	ldr	r2, [pc, #80]	@ (10044f98 <HAL_RADIO_Init+0x64>)
10044f46:	4293      	cmp	r3, r2
10044f48:	d12a      	bne.n	10044fa0 <HAL_RADIO_Init+0x6c>
  {
    mr_ble_ibias            = ((*(volatile uint32_t *)MR_TRIMMING_LOCATION) & MR_BLE_IBIAS_TRIM_Msk) >> MR_BLE_IBIAS_TRIM_Pos;
10044f4a:	4b14      	ldr	r3, [pc, #80]	@ (10044f9c <HAL_RADIO_Init+0x68>)
10044f4c:	681b      	ldr	r3, [r3, #0]
10044f4e:	0a1b      	lsrs	r3, r3, #8
10044f50:	220f      	movs	r2, #15
10044f52:	4013      	ands	r3, r2
10044f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mr_ble_iptat            = ((*(volatile uint32_t *)MR_TRIMMING_LOCATION) & MR_BLE_IPTAT_TRIM_Msk) >> MR_BLE_IPTAT_TRIM_Pos;
10044f56:	4b11      	ldr	r3, [pc, #68]	@ (10044f9c <HAL_RADIO_Init+0x68>)
10044f58:	681b      	ldr	r3, [r3, #0]
10044f5a:	0b1b      	lsrs	r3, r3, #12
10044f5c:	220f      	movs	r2, #15
10044f5e:	4013      	ands	r3, r2
10044f60:	62bb      	str	r3, [r7, #40]	@ 0x28
    mr_ble_vbg              = ((*(volatile uint32_t *)MR_TRIMMING_LOCATION) & MR_BLE_VBG_TRIM_Msk) >> MR_BLE_VBG_TRIM_Pos;
10044f62:	4b0e      	ldr	r3, [pc, #56]	@ (10044f9c <HAL_RADIO_Init+0x68>)
10044f64:	681b      	ldr	r3, [r3, #0]
10044f66:	0c1b      	lsrs	r3, r3, #16
10044f68:	220f      	movs	r2, #15
10044f6a:	4013      	ands	r3, r2
10044f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    mr_ble_rxadc_delay_i    = ((*(volatile uint32_t *)MR_TRIMMING_LOCATION) & MR_BLE_RXADC_DELAY_I_TRIM_Msk) >> MR_BLE_RXADC_DELAY_I_TRIM_Pos;
10044f6e:	4b0b      	ldr	r3, [pc, #44]	@ (10044f9c <HAL_RADIO_Init+0x68>)
10044f70:	681b      	ldr	r3, [r3, #0]
10044f72:	0d1b      	lsrs	r3, r3, #20
10044f74:	2207      	movs	r2, #7
10044f76:	4013      	ands	r3, r2
10044f78:	623b      	str	r3, [r7, #32]
    mr_ble_rxadc_delay_q    = ((*(volatile uint32_t *)MR_TRIMMING_LOCATION) & MR_BLE_RXADC_DELAY_Q_TRIM_Msk) >> MR_BLE_RXADC_DELAY_Q_TRIM_Pos;
10044f7a:	4b08      	ldr	r3, [pc, #32]	@ (10044f9c <HAL_RADIO_Init+0x68>)
10044f7c:	681b      	ldr	r3, [r3, #0]
10044f7e:	0e1b      	lsrs	r3, r3, #24
10044f80:	2207      	movs	r2, #7
10044f82:	4013      	ands	r3, r2
10044f84:	61fb      	str	r3, [r7, #28]
    mr_ble_rxadc_delay_flag = TRUE;
10044f86:	231b      	movs	r3, #27
10044f88:	18fb      	adds	r3, r7, r3
10044f8a:	2201      	movs	r2, #1
10044f8c:	701a      	strb	r2, [r3, #0]
10044f8e:	e011      	b.n	10044fb4 <HAL_RADIO_Init+0x80>
10044f90:	20000574 	.word	0x20000574
10044f94:	10001ef8 	.word	0x10001ef8
10044f98:	fcbceccc 	.word	0xfcbceccc
10044f9c:	10001ee8 	.word	0x10001ee8
  }
  else
  {
    mr_ble_ibias = 0x08;
10044fa0:	2308      	movs	r3, #8
10044fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mr_ble_iptat = 0x07;
10044fa4:	2307      	movs	r3, #7
10044fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
    mr_ble_vbg   = 0x08;
10044fa8:	2308      	movs	r3, #8
10044faa:	627b      	str	r3, [r7, #36]	@ 0x24
    mr_ble_rxadc_delay_flag = FALSE;
10044fac:	231b      	movs	r3, #27
10044fae:	18fb      	adds	r3, r7, r3
10044fb0:	2200      	movs	r2, #0
10044fb2:	701a      	strb	r2, [r3, #0]
    mr_ble_rxadc_delay_q    = 3;
    mr_ble_rxadc_delay_flag = TRUE;
#endif /* STM32WB05 or STM32WB09 */
  }

  BLUEGLOB->BYTE4 = BLUE_IDLE_0;
10044fb4:	4bfc      	ldr	r3, [pc, #1008]	@ (100453a8 <HAL_RADIO_Init+0x474>)
10044fb6:	2200      	movs	r2, #0
10044fb8:	711a      	strb	r2, [r3, #4]
  if (hradio != NULL)
10044fba:	687b      	ldr	r3, [r7, #4]
10044fbc:	2b00      	cmp	r3, #0
10044fbe:	d003      	beq.n	10044fc8 <HAL_RADIO_Init+0x94>
  {
    HAL_RADIO_MspInit(hradio);
10044fc0:	687b      	ldr	r3, [r7, #4]
10044fc2:	0018      	movs	r0, r3
10044fc4:	f7fd ff08 	bl	10042dd8 <HAL_RADIO_MspInit>
  }
  LL_RADIO_TIMER_DisableTimer1(BLUE);
10044fc8:	23c0      	movs	r3, #192	@ 0xc0
10044fca:	05db      	lsls	r3, r3, #23
10044fcc:	0018      	movs	r0, r3
10044fce:	f7ff ff6b 	bl	10044ea8 <LL_RADIO_TIMER_DisableTimer1>
  LL_RADIO_TIMER_DisableTimer2(BLUE);
10044fd2:	23c0      	movs	r3, #192	@ 0xc0
10044fd4:	05db      	lsls	r3, r3, #23
10044fd6:	0018      	movs	r0, r3
10044fd8:	f7ff ff75 	bl	10044ec6 <LL_RADIO_TIMER_DisableTimer2>
  LL_RADIO_TIMER_DisableBLEWakeupTimer(WAKEUP);
10044fdc:	4bf3      	ldr	r3, [pc, #972]	@ (100453ac <HAL_RADIO_Init+0x478>)
10044fde:	0018      	movs	r0, r3
10044fe0:	f7ff ff80 	bl	10044ee4 <LL_RADIO_TIMER_DisableBLEWakeupTimer>

  /* Write Radio Trimming values in the registers: Cbias' VBG, Cbias' IPTAT, Cbias' IBIAS, RxAnaUsr Delay Trim I & Q */
  MODIFY_REG_FIELD(RRM->CBIAS1_ANA_ENG, RRM_CBIAS1_ANA_ENG_RFD_CBIAS_VBG_TRIM, mr_ble_vbg);
10044fe4:	4af2      	ldr	r2, [pc, #968]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10044fe6:	239e      	movs	r3, #158	@ 0x9e
10044fe8:	009b      	lsls	r3, r3, #2
10044fea:	58d3      	ldr	r3, [r2, r3]
10044fec:	220f      	movs	r2, #15
10044fee:	4393      	bics	r3, r2
10044ff0:	001a      	movs	r2, r3
10044ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10044ff4:	210f      	movs	r1, #15
10044ff6:	400b      	ands	r3, r1
10044ff8:	49ed      	ldr	r1, [pc, #948]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10044ffa:	431a      	orrs	r2, r3
10044ffc:	239e      	movs	r3, #158	@ 0x9e
10044ffe:	009b      	lsls	r3, r3, #2
10045000:	50ca      	str	r2, [r1, r3]
  MODIFY_REG_FIELD(RRM->CBIAS0_ANA_ENG, RRM_CBIAS0_ANA_ENG_RFD_CBIAS_IPTAT_TRIM, mr_ble_iptat);
10045002:	4aeb      	ldr	r2, [pc, #940]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045004:	239d      	movs	r3, #157	@ 0x9d
10045006:	009b      	lsls	r3, r3, #2
10045008:	58d3      	ldr	r3, [r2, r3]
1004500a:	22f0      	movs	r2, #240	@ 0xf0
1004500c:	4393      	bics	r3, r2
1004500e:	001a      	movs	r2, r3
10045010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10045012:	011b      	lsls	r3, r3, #4
10045014:	21ff      	movs	r1, #255	@ 0xff
10045016:	400b      	ands	r3, r1
10045018:	49e5      	ldr	r1, [pc, #916]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
1004501a:	431a      	orrs	r2, r3
1004501c:	239d      	movs	r3, #157	@ 0x9d
1004501e:	009b      	lsls	r3, r3, #2
10045020:	50ca      	str	r2, [r1, r3]
  MODIFY_REG_FIELD(RRM->CBIAS0_ANA_ENG, RRM_CBIAS0_ANA_ENG_RFD_CBIAS_IBIAS_TRIM, mr_ble_ibias);
10045022:	4ae3      	ldr	r2, [pc, #908]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045024:	239d      	movs	r3, #157	@ 0x9d
10045026:	009b      	lsls	r3, r3, #2
10045028:	58d3      	ldr	r3, [r2, r3]
1004502a:	220f      	movs	r2, #15
1004502c:	4393      	bics	r3, r2
1004502e:	001a      	movs	r2, r3
10045030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10045032:	210f      	movs	r1, #15
10045034:	400b      	ands	r3, r1
10045036:	49de      	ldr	r1, [pc, #888]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045038:	431a      	orrs	r2, r3
1004503a:	239d      	movs	r3, #157	@ 0x9d
1004503c:	009b      	lsls	r3, r3, #2
1004503e:	50ca      	str	r2, [r1, r3]
  if (mr_ble_rxadc_delay_flag)
10045040:	231b      	movs	r3, #27
10045042:	18fb      	adds	r3, r7, r3
10045044:	781b      	ldrb	r3, [r3, #0]
10045046:	2b00      	cmp	r3, #0
10045048:	d01e      	beq.n	10045088 <HAL_RADIO_Init+0x154>
  {
    MODIFY_REG_FIELD(RRM->RXADC_ANA_USR, RRM_RXADC_ANA_USR_RFD_RXADC_DELAYTRIM_I, mr_ble_rxadc_delay_i);
1004504a:	4ad9      	ldr	r2, [pc, #868]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
1004504c:	2392      	movs	r3, #146	@ 0x92
1004504e:	009b      	lsls	r3, r3, #2
10045050:	58d3      	ldr	r3, [r2, r3]
10045052:	2207      	movs	r2, #7
10045054:	4393      	bics	r3, r2
10045056:	001a      	movs	r2, r3
10045058:	6a3b      	ldr	r3, [r7, #32]
1004505a:	2107      	movs	r1, #7
1004505c:	400b      	ands	r3, r1
1004505e:	49d4      	ldr	r1, [pc, #848]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045060:	431a      	orrs	r2, r3
10045062:	2392      	movs	r3, #146	@ 0x92
10045064:	009b      	lsls	r3, r3, #2
10045066:	50ca      	str	r2, [r1, r3]
    MODIFY_REG_FIELD(RRM->RXADC_ANA_USR, RRM_RXADC_ANA_USR_RFD_RXADC_DELAYTRIM_Q, mr_ble_rxadc_delay_q);
10045068:	4ad1      	ldr	r2, [pc, #836]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
1004506a:	2392      	movs	r3, #146	@ 0x92
1004506c:	009b      	lsls	r3, r3, #2
1004506e:	58d3      	ldr	r3, [r2, r3]
10045070:	2238      	movs	r2, #56	@ 0x38
10045072:	4393      	bics	r3, r2
10045074:	001a      	movs	r2, r3
10045076:	69fb      	ldr	r3, [r7, #28]
10045078:	00db      	lsls	r3, r3, #3
1004507a:	2138      	movs	r1, #56	@ 0x38
1004507c:	400b      	ands	r3, r1
1004507e:	49cc      	ldr	r1, [pc, #816]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045080:	431a      	orrs	r2, r3
10045082:	2392      	movs	r3, #146	@ 0x92
10045084:	009b      	lsls	r3, r3, #2
10045086:	50ca      	str	r2, [r1, r3]
  }

  /* Radio AFC configuration */
  MODIFY_REG(RRM->AFC1_DIG_ENG, RRM_AFC1_DIG_ENG_AFC_DELAY_AFTER | RRM_AFC1_DIG_ENG_AFC_DELAY_BEFORE,
10045088:	4ac9      	ldr	r2, [pc, #804]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
1004508a:	23a4      	movs	r3, #164	@ 0xa4
1004508c:	005b      	lsls	r3, r3, #1
1004508e:	58d3      	ldr	r3, [r2, r3]
10045090:	22ff      	movs	r2, #255	@ 0xff
10045092:	4393      	bics	r3, r2
10045094:	49c6      	ldr	r1, [pc, #792]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045096:	2255      	movs	r2, #85	@ 0x55
10045098:	431a      	orrs	r2, r3
1004509a:	23a4      	movs	r3, #164	@ 0xa4
1004509c:	005b      	lsls	r3, r3, #1
1004509e:	50ca      	str	r2, [r1, r3]
             ((AFC_DELAY_BEFORE << RRM_AFC1_DIG_ENG_AFC_DELAY_BEFORE_Pos) & RRM_AFC1_DIG_ENG_AFC_DELAY_BEFORE_Msk) |
             ((AFC_DELAY_AFTER << RRM_AFC1_DIG_ENG_AFC_DELAY_AFTER_Pos) & RRM_AFC1_DIG_ENG_AFC_DELAY_AFTER_Msk));
  MODIFY_REG(RRM->CR0_DIG_ENG, RRM_CR0_DIG_ENG_CR_GAIN_BEFORE | RRM_CR0_DIG_ENG_CR_GAIN_AFTER,
100450a0:	4ac3      	ldr	r2, [pc, #780]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100450a2:	23aa      	movs	r3, #170	@ 0xaa
100450a4:	005b      	lsls	r3, r3, #1
100450a6:	58d3      	ldr	r3, [r2, r3]
100450a8:	22ff      	movs	r2, #255	@ 0xff
100450aa:	4393      	bics	r3, r2
100450ac:	49c0      	ldr	r1, [pc, #768]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100450ae:	2266      	movs	r2, #102	@ 0x66
100450b0:	431a      	orrs	r2, r3
100450b2:	23aa      	movs	r3, #170	@ 0xaa
100450b4:	005b      	lsls	r3, r3, #1
100450b6:	50ca      	str	r2, [r1, r3]
             ((CR_GAIN_BEFORE << RRM_CR0_DIG_ENG_CR_GAIN_BEFORE_Pos) & RRM_CR0_DIG_ENG_CR_GAIN_BEFORE_Msk) |
             ((CR_GAIN_AFTER << RRM_CR0_DIG_ENG_CR_GAIN_AFTER_Pos) & RRM_CR0_DIG_ENG_CR_GAIN_AFTER_Msk));
  MODIFY_REG(RRM->CR0_LR, RRM_CR0_LR_CR_LR_GAIN_BEFORE | RRM_CR0_LR_CR_LR_GAIN_AFTER,
100450b8:	4abd      	ldr	r2, [pc, #756]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100450ba:	23b4      	movs	r3, #180	@ 0xb4
100450bc:	005b      	lsls	r3, r3, #1
100450be:	58d3      	ldr	r3, [r2, r3]
100450c0:	22ff      	movs	r2, #255	@ 0xff
100450c2:	4393      	bics	r3, r2
100450c4:	49ba      	ldr	r1, [pc, #744]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100450c6:	2255      	movs	r2, #85	@ 0x55
100450c8:	431a      	orrs	r2, r3
100450ca:	23b4      	movs	r3, #180	@ 0xb4
100450cc:	005b      	lsls	r3, r3, #1
100450ce:	50ca      	str	r2, [r1, r3]
             ((CR_LR_GAIN_BEFORE << RRM_CR0_LR_CR_LR_GAIN_BEFORE_Pos) & RRM_CR0_LR_CR_LR_GAIN_BEFORE_Msk) |
             ((CR_LR_GAIN_AFTER << RRM_CR0_LR_CR_LR_GAIN_AFTER_Pos) & RRM_CR0_LR_CR_LR_GAIN_AFTER_Msk));

  /* Radio RSSI Threshold configuration */
  MODIFY_REG_FIELD(RRM->LR_RSSI_THR_DIG_ENG, RRM_LR_RSSI_THR_DIG_ENG_LR_RSSI_THR, LR_RSSI_THR);
100450d0:	4ab7      	ldr	r2, [pc, #732]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100450d2:	23c4      	movs	r3, #196	@ 0xc4
100450d4:	005b      	lsls	r3, r3, #1
100450d6:	58d3      	ldr	r3, [r2, r3]
100450d8:	22ff      	movs	r2, #255	@ 0xff
100450da:	4393      	bics	r3, r2
100450dc:	49b4      	ldr	r1, [pc, #720]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100450de:	221d      	movs	r2, #29
100450e0:	431a      	orrs	r2, r3
100450e2:	23c4      	movs	r3, #196	@ 0xc4
100450e4:	005b      	lsls	r3, r3, #1
100450e6:	50ca      	str	r2, [r1, r3]
  MODIFY_REG_FIELD(RRM->LR_PD_THR_DIG_ENG, RRM_LR_PD_THR_DIG_ENG_LR_PD_THR, LR_PD_THR);
100450e8:	4ab1      	ldr	r2, [pc, #708]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100450ea:	23c2      	movs	r3, #194	@ 0xc2
100450ec:	005b      	lsls	r3, r3, #1
100450ee:	58d3      	ldr	r3, [r2, r3]
100450f0:	22ff      	movs	r2, #255	@ 0xff
100450f2:	4393      	bics	r3, r2
100450f4:	49ae      	ldr	r1, [pc, #696]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100450f6:	2259      	movs	r2, #89	@ 0x59
100450f8:	431a      	orrs	r2, r3
100450fa:	23c2      	movs	r3, #194	@ 0xc2
100450fc:	005b      	lsls	r3, r3, #1
100450fe:	50ca      	str	r2, [r1, r3]
  MODIFY_REG_FIELD(RRM->LR_AAC_THR_DIG_ENG, RRM_LR_AAC_THR_DIG_ENG_LR_AAC_THR, LR_AAC_THR);
10045100:	4aab      	ldr	r2, [pc, #684]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045102:	23c6      	movs	r3, #198	@ 0xc6
10045104:	005b      	lsls	r3, r3, #1
10045106:	58d3      	ldr	r3, [r2, r3]
10045108:	22ff      	movs	r2, #255	@ 0xff
1004510a:	4393      	bics	r3, r2
1004510c:	49a8      	ldr	r1, [pc, #672]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
1004510e:	2232      	movs	r2, #50	@ 0x32
10045110:	431a      	orrs	r2, r3
10045112:	23c6      	movs	r3, #198	@ 0xc6
10045114:	005b      	lsls	r3, r3, #1
10045116:	50ca      	str	r2, [r1, r3]

  /* Enable Viterbi */
  SET_BIT(RRM->VIT_CONF_DIG_ENG, RRM_VIT_CONF_DIG_ENG_VIT_CONF_0);
10045118:	4aa5      	ldr	r2, [pc, #660]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
1004511a:	23b6      	movs	r3, #182	@ 0xb6
1004511c:	005b      	lsls	r3, r3, #1
1004511e:	58d3      	ldr	r3, [r2, r3]
10045120:	49a3      	ldr	r1, [pc, #652]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045122:	2201      	movs	r2, #1
10045124:	431a      	orrs	r2, r3
10045126:	23b6      	movs	r3, #182	@ 0xb6
10045128:	005b      	lsls	r3, r3, #1
1004512a:	50ca      	str	r2, [r1, r3]
  MODIFY_REG_FIELD(RRM->ANTSW_DIG0_USR, RRM_ANTSW0_DIG_USR_RX_TIME_TO_SAMPLE, RX_TIME_TO_SAMPLE);
  MODIFY_REG_FIELD(RRM->ANTSW_DIG1_USR, RRM_ANTSW1_DIG_USR_RX_TIME_TO_SWITCH, RX_TIME_TO_SWITCH);
#endif /* STM32WB05 or STM32WB09 */

  /*Set InitDelay*/
  LL_RADIO_SetWakeupInitDelay(INITDELAY_WAKEUP);
1004512c:	2040      	movs	r0, #64	@ 0x40
1004512e:	f7ff fd69 	bl	10044c04 <LL_RADIO_SetWakeupInitDelay>
  LL_RADIO_SetTimer12InitDelayCal(INITDELAY_TIMER12_CAL);
10045132:	203f      	movs	r0, #63	@ 0x3f
10045134:	f7ff fd7e 	bl	10044c34 <LL_RADIO_SetTimer12InitDelayCal>
  LL_RADIO_SetTimer12InitDelayNoCal(INITDELAY_TIMER2_NOCAL);
10045138:	2009      	movs	r0, #9
1004513a:	f7ff fd95 	bl	10044c68 <LL_RADIO_SetTimer12InitDelayNoCal>

  /*Set Init_radio_delay*/
  LL_RADIO_SetReceivedCalDelayChk(DELAYCHK_RECEIVE_CAL);
1004513e:	2074      	movs	r0, #116	@ 0x74
10045140:	f7ff fdd4 	bl	10044cec <LL_RADIO_SetReceivedCalDelayChk>
  LL_RADIO_SetReceivedNoCalDelayChk(DELAYCHK_RECEIVE_NOCAL);
10045144:	2038      	movs	r0, #56	@ 0x38
10045146:	f7ff fdeb 	bl	10044d20 <LL_RADIO_SetReceivedNoCalDelayChk>
  LL_RADIO_SetTransmitCalDelayChk(DELAYCHK_TRANSMIT_CAL);
1004514a:	2076      	movs	r0, #118	@ 0x76
1004514c:	f7ff fda0 	bl	10044c90 <LL_RADIO_SetTransmitCalDelayChk>
  LL_RADIO_SetTransmitNoCalDelayChk(DELAYCHK_TRANSMIT_NOCAL);
10045150:	203a      	movs	r0, #58	@ 0x3a
10045152:	f7ff fdb3 	bl	10044cbc <LL_RADIO_SetTransmitNoCalDelayChk>

  /* Initial and final TX delays: control the on-air start time of the TX packet
  *  and the length of the packet "tail" after last bit is transmitted
  */
  LL_RADIO_SetTxDelayStart(TXDELAY_START);
10045156:	2010      	movs	r0, #16
10045158:	f7ff fe24 	bl	10044da4 <LL_RADIO_SetTxDelayStart>
  LL_RADIO_SetTxDelayEnd(TXDELAY_END);
1004515c:	2010      	movs	r0, #16
1004515e:	f7ff fe3b 	bl	10044dd8 <LL_RADIO_SetTxDelayEnd>

  /* Timeout for TX ready signal from the radio FSM after the 2nd init phase
  *  has expired
  */
  LL_RADIO_SetTransmissionReadyTimeout(TXREADY_TIMEOUT);
10045162:	2005      	movs	r0, #5
10045164:	f7ff fe52 	bl	10044e0c <LL_RADIO_SetTransmissionReadyTimeout>

  /* Timing for the various programming phases of the radio, modem and memory
  *  pointers.
  */
  LL_RADIO_SetConfigurationEndDuration(CONFIG_END_DURATION);
10045168:	2014      	movs	r0, #20
1004516a:	f7ff fded 	bl	10044d48 <LL_RADIO_SetConfigurationEndDuration>
  LL_RADIO_SetTxDataReadyCheck(CHECK_TXDATAREADY);
1004516e:	2005      	movs	r0, #5
10045170:	f7ff fe00 	bl	10044d74 <LL_RADIO_SetTxDataReadyCheck>

  LL_RADIO_ChkFlagAutoclearEnable_Enable();
10045174:	f7ff fe60 	bl	10044e38 <LL_RADIO_ChkFlagAutoclearEnable_Enable>
  LL_RADIO_NoActiveLErrorInterrupt_Enable();
10045178:	f7ff fe6c 	bl	10044e54 <LL_RADIO_NoActiveLErrorInterrupt_Enable>
  LL_RADIO_TxRxSkipInterrupt_Enable();
1004517c:	f7ff fe78 	bl	10044e70 <LL_RADIO_TxRxSkipInterrupt_Enable>
  /* The commands in the hot table start at word 4
  * The words 0 to 2 are used to point to the command list
  * for the various trigger events, word 3 is a null command
  * (see function BLEPLAT_CNTR_SetRadioConfigData)
  */
  index = 0;
10045180:	2013      	movs	r0, #19
10045182:	183b      	adds	r3, r7, r0
10045184:	2200      	movs	r2, #0
10045186:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = 0x01;
10045188:	183b      	adds	r3, r7, r0
1004518a:	781b      	ldrb	r3, [r3, #0]
1004518c:	183a      	adds	r2, r7, r0
1004518e:	1c59      	adds	r1, r3, #1
10045190:	7011      	strb	r1, [r2, #0]
10045192:	001a      	movs	r2, r3
10045194:	697b      	ldr	r3, [r7, #20]
10045196:	189b      	adds	r3, r3, r2
10045198:	2201      	movs	r2, #1
1004519a:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_CBIAS1_ANA_ENG;
1004519c:	183b      	adds	r3, r7, r0
1004519e:	781b      	ldrb	r3, [r3, #0]
100451a0:	183a      	adds	r2, r7, r0
100451a2:	1c59      	adds	r1, r3, #1
100451a4:	7011      	strb	r1, [r2, #0]
100451a6:	001a      	movs	r2, r3
100451a8:	697b      	ldr	r3, [r7, #20]
100451aa:	189b      	adds	r3, r3, r2
100451ac:	225e      	movs	r2, #94	@ 0x5e
100451ae:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->CBIAS1_ANA_ENG;
100451b0:	4a7f      	ldr	r2, [pc, #508]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100451b2:	239e      	movs	r3, #158	@ 0x9e
100451b4:	009b      	lsls	r3, r3, #2
100451b6:	58d1      	ldr	r1, [r2, r3]
100451b8:	183b      	adds	r3, r7, r0
100451ba:	781b      	ldrb	r3, [r3, #0]
100451bc:	0004      	movs	r4, r0
100451be:	183a      	adds	r2, r7, r0
100451c0:	1c58      	adds	r0, r3, #1
100451c2:	7010      	strb	r0, [r2, #0]
100451c4:	001a      	movs	r2, r3
100451c6:	697b      	ldr	r3, [r7, #20]
100451c8:	189b      	adds	r3, r3, r2
100451ca:	b2ca      	uxtb	r2, r1
100451cc:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = 0x01;
100451ce:	0020      	movs	r0, r4
100451d0:	183b      	adds	r3, r7, r0
100451d2:	781b      	ldrb	r3, [r3, #0]
100451d4:	183a      	adds	r2, r7, r0
100451d6:	1c59      	adds	r1, r3, #1
100451d8:	7011      	strb	r1, [r2, #0]
100451da:	001a      	movs	r2, r3
100451dc:	697b      	ldr	r3, [r7, #20]
100451de:	189b      	adds	r3, r3, r2
100451e0:	2201      	movs	r2, #1
100451e2:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_CBIAS0_ANA_ENG;
100451e4:	183b      	adds	r3, r7, r0
100451e6:	781b      	ldrb	r3, [r3, #0]
100451e8:	183a      	adds	r2, r7, r0
100451ea:	1c59      	adds	r1, r3, #1
100451ec:	7011      	strb	r1, [r2, #0]
100451ee:	001a      	movs	r2, r3
100451f0:	697b      	ldr	r3, [r7, #20]
100451f2:	189b      	adds	r3, r3, r2
100451f4:	225d      	movs	r2, #93	@ 0x5d
100451f6:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->CBIAS0_ANA_ENG;
100451f8:	4a6d      	ldr	r2, [pc, #436]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100451fa:	239d      	movs	r3, #157	@ 0x9d
100451fc:	009b      	lsls	r3, r3, #2
100451fe:	58d1      	ldr	r1, [r2, r3]
10045200:	183b      	adds	r3, r7, r0
10045202:	781b      	ldrb	r3, [r3, #0]
10045204:	0004      	movs	r4, r0
10045206:	183a      	adds	r2, r7, r0
10045208:	1c58      	adds	r0, r3, #1
1004520a:	7010      	strb	r0, [r2, #0]
1004520c:	001a      	movs	r2, r3
1004520e:	697b      	ldr	r3, [r7, #20]
10045210:	189b      	adds	r3, r3, r2
10045212:	b2ca      	uxtb	r2, r1
10045214:	701a      	strb	r2, [r3, #0]

  hot_table_radio_config[index++] = 0x01;
10045216:	0020      	movs	r0, r4
10045218:	183b      	adds	r3, r7, r0
1004521a:	781b      	ldrb	r3, [r3, #0]
1004521c:	183a      	adds	r2, r7, r0
1004521e:	1c59      	adds	r1, r3, #1
10045220:	7011      	strb	r1, [r2, #0]
10045222:	001a      	movs	r2, r3
10045224:	697b      	ldr	r3, [r7, #20]
10045226:	189b      	adds	r3, r3, r2
10045228:	2201      	movs	r2, #1
1004522a:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_RXADC_ANA_USR;
1004522c:	183b      	adds	r3, r7, r0
1004522e:	781b      	ldrb	r3, [r3, #0]
10045230:	183a      	adds	r2, r7, r0
10045232:	1c59      	adds	r1, r3, #1
10045234:	7011      	strb	r1, [r2, #0]
10045236:	001a      	movs	r2, r3
10045238:	697b      	ldr	r3, [r7, #20]
1004523a:	189b      	adds	r3, r3, r2
1004523c:	2252      	movs	r2, #82	@ 0x52
1004523e:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->RXADC_ANA_USR;
10045240:	4a5b      	ldr	r2, [pc, #364]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045242:	2392      	movs	r3, #146	@ 0x92
10045244:	009b      	lsls	r3, r3, #2
10045246:	58d1      	ldr	r1, [r2, r3]
10045248:	183b      	adds	r3, r7, r0
1004524a:	781b      	ldrb	r3, [r3, #0]
1004524c:	0004      	movs	r4, r0
1004524e:	183a      	adds	r2, r7, r0
10045250:	1c58      	adds	r0, r3, #1
10045252:	7010      	strb	r0, [r2, #0]
10045254:	001a      	movs	r2, r3
10045256:	697b      	ldr	r3, [r7, #20]
10045258:	189b      	adds	r3, r3, r2
1004525a:	b2ca      	uxtb	r2, r1
1004525c:	701a      	strb	r2, [r3, #0]

  hot_table_radio_config[index++] = 0x01;
1004525e:	0020      	movs	r0, r4
10045260:	183b      	adds	r3, r7, r0
10045262:	781b      	ldrb	r3, [r3, #0]
10045264:	183a      	adds	r2, r7, r0
10045266:	1c59      	adds	r1, r3, #1
10045268:	7011      	strb	r1, [r2, #0]
1004526a:	001a      	movs	r2, r3
1004526c:	697b      	ldr	r3, [r7, #20]
1004526e:	189b      	adds	r3, r3, r2
10045270:	2201      	movs	r2, #1
10045272:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_AFC1_DIG_ENG;
10045274:	183b      	adds	r3, r7, r0
10045276:	781b      	ldrb	r3, [r3, #0]
10045278:	183a      	adds	r2, r7, r0
1004527a:	1c59      	adds	r1, r3, #1
1004527c:	7011      	strb	r1, [r2, #0]
1004527e:	001a      	movs	r2, r3
10045280:	697b      	ldr	r3, [r7, #20]
10045282:	189b      	adds	r3, r3, r2
10045284:	2212      	movs	r2, #18
10045286:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->AFC1_DIG_ENG;
10045288:	4a49      	ldr	r2, [pc, #292]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
1004528a:	23a4      	movs	r3, #164	@ 0xa4
1004528c:	005b      	lsls	r3, r3, #1
1004528e:	58d1      	ldr	r1, [r2, r3]
10045290:	183b      	adds	r3, r7, r0
10045292:	781b      	ldrb	r3, [r3, #0]
10045294:	0004      	movs	r4, r0
10045296:	183a      	adds	r2, r7, r0
10045298:	1c58      	adds	r0, r3, #1
1004529a:	7010      	strb	r0, [r2, #0]
1004529c:	001a      	movs	r2, r3
1004529e:	697b      	ldr	r3, [r7, #20]
100452a0:	189b      	adds	r3, r3, r2
100452a2:	b2ca      	uxtb	r2, r1
100452a4:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = 0x01;
100452a6:	0020      	movs	r0, r4
100452a8:	183b      	adds	r3, r7, r0
100452aa:	781b      	ldrb	r3, [r3, #0]
100452ac:	183a      	adds	r2, r7, r0
100452ae:	1c59      	adds	r1, r3, #1
100452b0:	7011      	strb	r1, [r2, #0]
100452b2:	001a      	movs	r2, r3
100452b4:	697b      	ldr	r3, [r7, #20]
100452b6:	189b      	adds	r3, r3, r2
100452b8:	2201      	movs	r2, #1
100452ba:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_CR0_DIG_ENG;
100452bc:	183b      	adds	r3, r7, r0
100452be:	781b      	ldrb	r3, [r3, #0]
100452c0:	183a      	adds	r2, r7, r0
100452c2:	1c59      	adds	r1, r3, #1
100452c4:	7011      	strb	r1, [r2, #0]
100452c6:	001a      	movs	r2, r3
100452c8:	697b      	ldr	r3, [r7, #20]
100452ca:	189b      	adds	r3, r3, r2
100452cc:	2215      	movs	r2, #21
100452ce:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->CR0_DIG_ENG;
100452d0:	4a37      	ldr	r2, [pc, #220]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
100452d2:	23aa      	movs	r3, #170	@ 0xaa
100452d4:	005b      	lsls	r3, r3, #1
100452d6:	58d1      	ldr	r1, [r2, r3]
100452d8:	183b      	adds	r3, r7, r0
100452da:	781b      	ldrb	r3, [r3, #0]
100452dc:	0004      	movs	r4, r0
100452de:	183a      	adds	r2, r7, r0
100452e0:	1c58      	adds	r0, r3, #1
100452e2:	7010      	strb	r0, [r2, #0]
100452e4:	001a      	movs	r2, r3
100452e6:	697b      	ldr	r3, [r7, #20]
100452e8:	189b      	adds	r3, r3, r2
100452ea:	b2ca      	uxtb	r2, r1
100452ec:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = 0x01;
100452ee:	0020      	movs	r0, r4
100452f0:	183b      	adds	r3, r7, r0
100452f2:	781b      	ldrb	r3, [r3, #0]
100452f4:	183a      	adds	r2, r7, r0
100452f6:	1c59      	adds	r1, r3, #1
100452f8:	7011      	strb	r1, [r2, #0]
100452fa:	001a      	movs	r2, r3
100452fc:	697b      	ldr	r3, [r7, #20]
100452fe:	189b      	adds	r3, r3, r2
10045300:	2201      	movs	r2, #1
10045302:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_CR0_LR;
10045304:	183b      	adds	r3, r7, r0
10045306:	781b      	ldrb	r3, [r3, #0]
10045308:	183a      	adds	r2, r7, r0
1004530a:	1c59      	adds	r1, r3, #1
1004530c:	7011      	strb	r1, [r2, #0]
1004530e:	001a      	movs	r2, r3
10045310:	697b      	ldr	r3, [r7, #20]
10045312:	189b      	adds	r3, r3, r2
10045314:	221a      	movs	r2, #26
10045316:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->CR0_LR;
10045318:	4a25      	ldr	r2, [pc, #148]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
1004531a:	23b4      	movs	r3, #180	@ 0xb4
1004531c:	005b      	lsls	r3, r3, #1
1004531e:	58d1      	ldr	r1, [r2, r3]
10045320:	183b      	adds	r3, r7, r0
10045322:	781b      	ldrb	r3, [r3, #0]
10045324:	0004      	movs	r4, r0
10045326:	183a      	adds	r2, r7, r0
10045328:	1c58      	adds	r0, r3, #1
1004532a:	7010      	strb	r0, [r2, #0]
1004532c:	001a      	movs	r2, r3
1004532e:	697b      	ldr	r3, [r7, #20]
10045330:	189b      	adds	r3, r3, r2
10045332:	b2ca      	uxtb	r2, r1
10045334:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = 0x01;
10045336:	0020      	movs	r0, r4
10045338:	183b      	adds	r3, r7, r0
1004533a:	781b      	ldrb	r3, [r3, #0]
1004533c:	183a      	adds	r2, r7, r0
1004533e:	1c59      	adds	r1, r3, #1
10045340:	7011      	strb	r1, [r2, #0]
10045342:	001a      	movs	r2, r3
10045344:	697b      	ldr	r3, [r7, #20]
10045346:	189b      	adds	r3, r3, r2
10045348:	2201      	movs	r2, #1
1004534a:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_LR_RSSI_THR_DIG_ENG;
1004534c:	183b      	adds	r3, r7, r0
1004534e:	781b      	ldrb	r3, [r3, #0]
10045350:	183a      	adds	r2, r7, r0
10045352:	1c59      	adds	r1, r3, #1
10045354:	7011      	strb	r1, [r2, #0]
10045356:	001a      	movs	r2, r3
10045358:	697b      	ldr	r3, [r7, #20]
1004535a:	189b      	adds	r3, r3, r2
1004535c:	2222      	movs	r2, #34	@ 0x22
1004535e:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->LR_RSSI_THR_DIG_ENG;
10045360:	4a13      	ldr	r2, [pc, #76]	@ (100453b0 <HAL_RADIO_Init+0x47c>)
10045362:	23c4      	movs	r3, #196	@ 0xc4
10045364:	005b      	lsls	r3, r3, #1
10045366:	58d1      	ldr	r1, [r2, r3]
10045368:	183b      	adds	r3, r7, r0
1004536a:	781b      	ldrb	r3, [r3, #0]
1004536c:	0004      	movs	r4, r0
1004536e:	183a      	adds	r2, r7, r0
10045370:	1c58      	adds	r0, r3, #1
10045372:	7010      	strb	r0, [r2, #0]
10045374:	001a      	movs	r2, r3
10045376:	697b      	ldr	r3, [r7, #20]
10045378:	189b      	adds	r3, r3, r2
1004537a:	b2ca      	uxtb	r2, r1
1004537c:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = 0x01;
1004537e:	0020      	movs	r0, r4
10045380:	183b      	adds	r3, r7, r0
10045382:	781b      	ldrb	r3, [r3, #0]
10045384:	183a      	adds	r2, r7, r0
10045386:	1c59      	adds	r1, r3, #1
10045388:	7011      	strb	r1, [r2, #0]
1004538a:	001a      	movs	r2, r3
1004538c:	697b      	ldr	r3, [r7, #20]
1004538e:	189b      	adds	r3, r3, r2
10045390:	2201      	movs	r2, #1
10045392:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_LR_PD_THR_DIG_ENG;
10045394:	183b      	adds	r3, r7, r0
10045396:	781b      	ldrb	r3, [r3, #0]
10045398:	183a      	adds	r2, r7, r0
1004539a:	1c59      	adds	r1, r3, #1
1004539c:	7011      	strb	r1, [r2, #0]
1004539e:	001a      	movs	r2, r3
100453a0:	697b      	ldr	r3, [r7, #20]
100453a2:	189b      	adds	r3, r3, r2
100453a4:	e006      	b.n	100453b4 <HAL_RADIO_Init+0x480>
100453a6:	46c0      	nop			@ (mov r8, r8)
100453a8:	200000c0 	.word	0x200000c0
100453ac:	60001800 	.word	0x60001800
100453b0:	60001400 	.word	0x60001400
100453b4:	2221      	movs	r2, #33	@ 0x21
100453b6:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->LR_PD_THR_DIG_ENG;
100453b8:	4a4c      	ldr	r2, [pc, #304]	@ (100454ec <HAL_RADIO_Init+0x5b8>)
100453ba:	23c2      	movs	r3, #194	@ 0xc2
100453bc:	005b      	lsls	r3, r3, #1
100453be:	58d1      	ldr	r1, [r2, r3]
100453c0:	183b      	adds	r3, r7, r0
100453c2:	781b      	ldrb	r3, [r3, #0]
100453c4:	0004      	movs	r4, r0
100453c6:	183a      	adds	r2, r7, r0
100453c8:	1c58      	adds	r0, r3, #1
100453ca:	7010      	strb	r0, [r2, #0]
100453cc:	001a      	movs	r2, r3
100453ce:	697b      	ldr	r3, [r7, #20]
100453d0:	189b      	adds	r3, r3, r2
100453d2:	b2ca      	uxtb	r2, r1
100453d4:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = 0x01;
100453d6:	0020      	movs	r0, r4
100453d8:	183b      	adds	r3, r7, r0
100453da:	781b      	ldrb	r3, [r3, #0]
100453dc:	183a      	adds	r2, r7, r0
100453de:	1c59      	adds	r1, r3, #1
100453e0:	7011      	strb	r1, [r2, #0]
100453e2:	001a      	movs	r2, r3
100453e4:	697b      	ldr	r3, [r7, #20]
100453e6:	189b      	adds	r3, r3, r2
100453e8:	2201      	movs	r2, #1
100453ea:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_LR_AAC_THR_DIG_ENG;
100453ec:	183b      	adds	r3, r7, r0
100453ee:	781b      	ldrb	r3, [r3, #0]
100453f0:	183a      	adds	r2, r7, r0
100453f2:	1c59      	adds	r1, r3, #1
100453f4:	7011      	strb	r1, [r2, #0]
100453f6:	001a      	movs	r2, r3
100453f8:	697b      	ldr	r3, [r7, #20]
100453fa:	189b      	adds	r3, r3, r2
100453fc:	2223      	movs	r2, #35	@ 0x23
100453fe:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->LR_AAC_THR_DIG_ENG;
10045400:	4a3a      	ldr	r2, [pc, #232]	@ (100454ec <HAL_RADIO_Init+0x5b8>)
10045402:	23c6      	movs	r3, #198	@ 0xc6
10045404:	005b      	lsls	r3, r3, #1
10045406:	58d1      	ldr	r1, [r2, r3]
10045408:	183b      	adds	r3, r7, r0
1004540a:	781b      	ldrb	r3, [r3, #0]
1004540c:	0004      	movs	r4, r0
1004540e:	183a      	adds	r2, r7, r0
10045410:	1c58      	adds	r0, r3, #1
10045412:	7010      	strb	r0, [r2, #0]
10045414:	001a      	movs	r2, r3
10045416:	697b      	ldr	r3, [r7, #20]
10045418:	189b      	adds	r3, r3, r2
1004541a:	b2ca      	uxtb	r2, r1
1004541c:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = 0x01;
1004541e:	0020      	movs	r0, r4
10045420:	183b      	adds	r3, r7, r0
10045422:	781b      	ldrb	r3, [r3, #0]
10045424:	183a      	adds	r2, r7, r0
10045426:	1c59      	adds	r1, r3, #1
10045428:	7011      	strb	r1, [r2, #0]
1004542a:	001a      	movs	r2, r3
1004542c:	697b      	ldr	r3, [r7, #20]
1004542e:	189b      	adds	r3, r3, r2
10045430:	2201      	movs	r2, #1
10045432:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM_VIT_CONF_DIG_ENG;
10045434:	183b      	adds	r3, r7, r0
10045436:	781b      	ldrb	r3, [r3, #0]
10045438:	183a      	adds	r2, r7, r0
1004543a:	1c59      	adds	r1, r3, #1
1004543c:	7011      	strb	r1, [r2, #0]
1004543e:	001a      	movs	r2, r3
10045440:	697b      	ldr	r3, [r7, #20]
10045442:	189b      	adds	r3, r3, r2
10045444:	221b      	movs	r2, #27
10045446:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->VIT_CONF_DIG_ENG;
10045448:	4a28      	ldr	r2, [pc, #160]	@ (100454ec <HAL_RADIO_Init+0x5b8>)
1004544a:	23b6      	movs	r3, #182	@ 0xb6
1004544c:	005b      	lsls	r3, r3, #1
1004544e:	58d1      	ldr	r1, [r2, r3]
10045450:	183b      	adds	r3, r7, r0
10045452:	781b      	ldrb	r3, [r3, #0]
10045454:	0004      	movs	r4, r0
10045456:	183a      	adds	r2, r7, r0
10045458:	1c58      	adds	r0, r3, #1
1004545a:	7010      	strb	r0, [r2, #0]
1004545c:	001a      	movs	r2, r3
1004545e:	697b      	ldr	r3, [r7, #20]
10045460:	189b      	adds	r3, r3, r2
10045462:	b2ca      	uxtb	r2, r1
10045464:	701a      	strb	r2, [r3, #0]
  hot_table_radio_config[index++] = RRM->ANTSW_DIG0_USR;
  hot_table_radio_config[index++] = 0x01;
  hot_table_radio_config[index++] = RRM_ANTSW_DIG1_USR;
  hot_table_radio_config[index++] = RRM->ANTSW_DIG1_USR;
#endif
  hot_table_radio_config[index++] = 0x00;
10045466:	193b      	adds	r3, r7, r4
10045468:	781b      	ldrb	r3, [r3, #0]
1004546a:	193a      	adds	r2, r7, r4
1004546c:	1c59      	adds	r1, r3, #1
1004546e:	7011      	strb	r1, [r2, #0]
10045470:	001a      	movs	r2, r3
10045472:	697b      	ldr	r3, [r7, #20]
10045474:	189b      	adds	r3, r3, r2
10045476:	2200      	movs	r2, #0
10045478:	701a      	strb	r2, [r3, #0]

  hot_table_radio_config_u32[0] = (uint32_t)(&hot_table_radio_config_u32[4]); /* Point to Port 0 command list 1 executed when Wakeup timer triggers */
1004547a:	4a1d      	ldr	r2, [pc, #116]	@ (100454f0 <HAL_RADIO_Init+0x5bc>)
1004547c:	4b1d      	ldr	r3, [pc, #116]	@ (100454f4 <HAL_RADIO_Init+0x5c0>)
1004547e:	601a      	str	r2, [r3, #0]
  hot_table_radio_config_u32[1] = (uint32_t)(&hot_table_radio_config_u32[4]); /* Point to Port 0 command list 2 executed when Timer1 triggers       */
10045480:	4a1b      	ldr	r2, [pc, #108]	@ (100454f0 <HAL_RADIO_Init+0x5bc>)
10045482:	4b1c      	ldr	r3, [pc, #112]	@ (100454f4 <HAL_RADIO_Init+0x5c0>)
10045484:	605a      	str	r2, [r3, #4]
  hot_table_radio_config_u32[2] = (uint32_t)(&hot_table_radio_config_u32[3]); /* Point to Port 0 command list 3 executed when Timer2 triggers       */
10045486:	4a1c      	ldr	r2, [pc, #112]	@ (100454f8 <HAL_RADIO_Init+0x5c4>)
10045488:	4b1a      	ldr	r3, [pc, #104]	@ (100454f4 <HAL_RADIO_Init+0x5c0>)
1004548a:	609a      	str	r2, [r3, #8]
  hot_table_radio_config_u32[3] = 0x00000000;                /* Null command */
1004548c:	4b19      	ldr	r3, [pc, #100]	@ (100454f4 <HAL_RADIO_Init+0x5c0>)
1004548e:	2200      	movs	r2, #0
10045490:	60da      	str	r2, [r3, #12]

  LL_RADIO_SetRadioConfigurationAddressPointer(hot_table_radio_config_u32[0]);
10045492:	4b18      	ldr	r3, [pc, #96]	@ (100454f4 <HAL_RADIO_Init+0x5c0>)
10045494:	681b      	ldr	r3, [r3, #0]
10045496:	0018      	movs	r0, r3
10045498:	f7ff fba4 	bl	10044be4 <LL_RADIO_SetRadioConfigurationAddressPointer>
  /* Reload radio config pointer */
  RRM->UDRA_CTRL0 = RRM_UDRA_CTRL0_RELOAD_RDCFGPTR;
1004549c:	4b13      	ldr	r3, [pc, #76]	@ (100454ec <HAL_RADIO_Init+0x5b8>)
1004549e:	2201      	movs	r2, #1
100454a0:	611a      	str	r2, [r3, #16]
  LL_RADIO_Active2ErrorInterrupt_Enable();
100454a2:	f7ff fcf3 	bl	10044e8c <LL_RADIO_Active2ErrorInterrupt_Enable>

#if USE_RADIO_PROPRIETARY_DRIVER
  globalParameters.back2backTime = BACK_TO_BACK_TIME;
100454a6:	4b15      	ldr	r3, [pc, #84]	@ (100454fc <HAL_RADIO_Init+0x5c8>)
100454a8:	2296      	movs	r2, #150	@ 0x96
100454aa:	601a      	str	r2, [r3, #0]
  globalParameters.tone_start_stop_flag = 0;
100454ac:	4b13      	ldr	r3, [pc, #76]	@ (100454fc <HAL_RADIO_Init+0x5c8>)
100454ae:	2200      	movs	r2, #0
100454b0:	711a      	strb	r2, [r3, #4]
#endif

  /*Clear all interrupts of the BLUE Controller*/
  uint32_t int_val_tmp = BLUE->INTERRUPT1REG;
100454b2:	23c0      	movs	r3, #192	@ 0xc0
100454b4:	05db      	lsls	r3, r3, #23
100454b6:	685b      	ldr	r3, [r3, #4]
100454b8:	60fb      	str	r3, [r7, #12]
  BLUE->INTERRUPT1REG = int_val_tmp;
100454ba:	23c0      	movs	r3, #192	@ 0xc0
100454bc:	05db      	lsls	r3, r3, #23
100454be:	68fa      	ldr	r2, [r7, #12]
100454c0:	605a      	str	r2, [r3, #4]

  /*BLE wake up IRQ Status clearing and enable*/
  WAKEUP->WAKEUP_BLE_IRQ_STATUS |= 1;
100454c2:	4b0f      	ldr	r3, [pc, #60]	@ (10045500 <HAL_RADIO_Init+0x5cc>)
100454c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
100454c6:	4b0e      	ldr	r3, [pc, #56]	@ (10045500 <HAL_RADIO_Init+0x5cc>)
100454c8:	2101      	movs	r1, #1
100454ca:	430a      	orrs	r2, r1
100454cc:	645a      	str	r2, [r3, #68]	@ 0x44
  WAKEUP->WAKEUP_BLE_IRQ_ENABLE |= 1;
100454ce:	4b0c      	ldr	r3, [pc, #48]	@ (10045500 <HAL_RADIO_Init+0x5cc>)
100454d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
100454d2:	4b0b      	ldr	r3, [pc, #44]	@ (10045500 <HAL_RADIO_Init+0x5cc>)
100454d4:	2101      	movs	r1, #1
100454d6:	430a      	orrs	r2, r1
100454d8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* If the device is configured with
     System clock = 64 MHz and BLE clock = 16 MHz
     a register read is necessary to end fine
     the clear interrupt register operation,
     due the AHB down converter latency */
  int_val_tmp = BLUE->INTERRUPT1REG;
100454da:	23c0      	movs	r3, #192	@ 0xc0
100454dc:	05db      	lsls	r3, r3, #23
100454de:	685b      	ldr	r3, [r3, #4]
100454e0:	60fb      	str	r3, [r7, #12]

  return;
100454e2:	46c0      	nop			@ (mov r8, r8)
}
100454e4:	46bd      	mov	sp, r7
100454e6:	b00d      	add	sp, #52	@ 0x34
100454e8:	bd90      	pop	{r4, r7, pc}
100454ea:	46c0      	nop			@ (mov r8, r8)
100454ec:	60001400 	.word	0x60001400
100454f0:	20000574 	.word	0x20000574
100454f4:	20000564 	.word	0x20000564
100454f8:	20000570 	.word	0x20000570
100454fc:	200004d8 	.word	0x200004d8
10045500:	60001800 	.word	0x60001800

10045504 <HAL_RADIO_ReadRSSI>:
/**
  * @brief  Read RSSI
  * @retval int8_t: RSSI in dBm
  */
int8_t HAL_RADIO_ReadRSSI(void)
{
10045504:	b580      	push	{r7, lr}
10045506:	b086      	sub	sp, #24
10045508:	af00      	add	r7, sp, #0
  int32_t rssi_dbm;
  uint32_t rssi0 = RRM->RSSI0_DIG_OUT;
1004550a:	4a24      	ldr	r2, [pc, #144]	@ (1004559c <HAL_RADIO_ReadRSSI+0x98>)
1004550c:	23a9      	movs	r3, #169	@ 0xa9
1004550e:	009b      	lsls	r3, r3, #2
10045510:	58d3      	ldr	r3, [r2, r3]
10045512:	60fb      	str	r3, [r7, #12]
  uint32_t rssi1 = RRM->RSSI1_DIG_OUT;
10045514:	4a21      	ldr	r2, [pc, #132]	@ (1004559c <HAL_RADIO_ReadRSSI+0x98>)
10045516:	23aa      	movs	r3, #170	@ 0xaa
10045518:	009b      	lsls	r3, r3, #2
1004551a:	58d3      	ldr	r3, [r2, r3]
1004551c:	60bb      	str	r3, [r7, #8]

  uint32_t rssi_int16 = ((rssi1 & 0xFF) << 8) | (rssi0 & 0xFF);
1004551e:	68bb      	ldr	r3, [r7, #8]
10045520:	021b      	lsls	r3, r3, #8
10045522:	041b      	lsls	r3, r3, #16
10045524:	0c1a      	lsrs	r2, r3, #16
10045526:	68fb      	ldr	r3, [r7, #12]
10045528:	21ff      	movs	r1, #255	@ 0xff
1004552a:	400b      	ands	r3, r1
1004552c:	4313      	orrs	r3, r2
1004552e:	613b      	str	r3, [r7, #16]
  uint32_t reg_agc = RRM->AGC_DIG_OUT;
10045530:	4a1a      	ldr	r2, [pc, #104]	@ (1004559c <HAL_RADIO_ReadRSSI+0x98>)
10045532:	23ab      	movs	r3, #171	@ 0xab
10045534:	009b      	lsls	r3, r3, #2
10045536:	58d3      	ldr	r3, [r2, r3]
10045538:	607b      	str	r3, [r7, #4]

  if ((rssi_int16 == 0U) || (reg_agc > 0xbU))
1004553a:	693b      	ldr	r3, [r7, #16]
1004553c:	2b00      	cmp	r3, #0
1004553e:	d002      	beq.n	10045546 <HAL_RADIO_ReadRSSI+0x42>
10045540:	687b      	ldr	r3, [r7, #4]
10045542:	2b0b      	cmp	r3, #11
10045544:	d902      	bls.n	1004554c <HAL_RADIO_ReadRSSI+0x48>
  {
    rssi_dbm = 127 ;
10045546:	237f      	movs	r3, #127	@ 0x7f
10045548:	617b      	str	r3, [r7, #20]
1004554a:	e020      	b.n	1004558e <HAL_RADIO_ReadRSSI+0x8a>
  }
  else
  {
    rssi_dbm = (int32_t)reg_agc * 6 - RSSI_OFFSET;//127 ;
1004554c:	687a      	ldr	r2, [r7, #4]
1004554e:	0013      	movs	r3, r2
10045550:	005b      	lsls	r3, r3, #1
10045552:	189b      	adds	r3, r3, r2
10045554:	005b      	lsls	r3, r3, #1
10045556:	3b77      	subs	r3, #119	@ 0x77
10045558:	617b      	str	r3, [r7, #20]
    while (rssi_int16 > 30U)
1004555a:	e005      	b.n	10045568 <HAL_RADIO_ReadRSSI+0x64>
    {
      rssi_dbm = rssi_dbm + 6 ;
1004555c:	697b      	ldr	r3, [r7, #20]
1004555e:	3306      	adds	r3, #6
10045560:	617b      	str	r3, [r7, #20]
      rssi_int16 = (rssi_int16 >> 1) ;
10045562:	693b      	ldr	r3, [r7, #16]
10045564:	085b      	lsrs	r3, r3, #1
10045566:	613b      	str	r3, [r7, #16]
    while (rssi_int16 > 30U)
10045568:	693b      	ldr	r3, [r7, #16]
1004556a:	2b1e      	cmp	r3, #30
1004556c:	d8f6      	bhi.n	1004555c <HAL_RADIO_ReadRSSI+0x58>
    }
    rssi_dbm = rssi_dbm + (int32_t)(uint32_t)((417U * rssi_int16 + 18080U) >> 10);
1004556e:	693a      	ldr	r2, [r7, #16]
10045570:	0013      	movs	r3, r2
10045572:	005b      	lsls	r3, r3, #1
10045574:	189b      	adds	r3, r3, r2
10045576:	009b      	lsls	r3, r3, #2
10045578:	189b      	adds	r3, r3, r2
1004557a:	015b      	lsls	r3, r3, #5
1004557c:	189b      	adds	r3, r3, r2
1004557e:	4a08      	ldr	r2, [pc, #32]	@ (100455a0 <HAL_RADIO_ReadRSSI+0x9c>)
10045580:	4694      	mov	ip, r2
10045582:	4463      	add	r3, ip
10045584:	0a9b      	lsrs	r3, r3, #10
10045586:	001a      	movs	r2, r3
10045588:	697b      	ldr	r3, [r7, #20]
1004558a:	189b      	adds	r3, r3, r2
1004558c:	617b      	str	r3, [r7, #20]
  }
  return (int8_t)rssi_dbm;
1004558e:	697b      	ldr	r3, [r7, #20]
10045590:	b25b      	sxtb	r3, r3
}
10045592:	0018      	movs	r0, r3
10045594:	46bd      	mov	sp, r7
10045596:	b006      	add	sp, #24
10045598:	bd80      	pop	{r7, pc}
1004559a:	46c0      	nop			@ (mov r8, r8)
1004559c:	60001400 	.word	0x60001400
100455a0:	000046a0 	.word	0x000046a0

100455a4 <HAL_RADIO_Callback>:
  * @param  p: Current action packet which its transaction has been completed.
  * @param  next: Next action packet which is going to be scheduled.
  * @retval return value: TRUE
  */
uint8_t HAL_RADIO_Callback(ActionPacket *p, ActionPacket *next)
{
100455a4:	b590      	push	{r4, r7, lr}
100455a6:	b085      	sub	sp, #20
100455a8:	af00      	add	r7, sp, #0
100455aa:	6078      	str	r0, [r7, #4]
100455ac:	6039      	str	r1, [r7, #0]
  /* Event is a reception */
  if ((p->status & BLUE_STATUSREG_PREVTRANSMIT) == 0)
100455ae:	687b      	ldr	r3, [r7, #4]
100455b0:	68db      	ldr	r3, [r3, #12]
100455b2:	2240      	movs	r2, #64	@ 0x40
100455b4:	4013      	ands	r3, r2
100455b6:	d153      	bne.n	10045660 <HAL_RADIO_Callback+0xbc>
  {
    RxStats_t receivedStats = {0};
100455b8:	2408      	movs	r4, #8
100455ba:	193b      	adds	r3, r7, r4
100455bc:	0018      	movs	r0, r3
100455be:	2308      	movs	r3, #8
100455c0:	001a      	movs	r2, r3
100455c2:	2100      	movs	r1, #0
100455c4:	f003 fde4 	bl	10049190 <memset>
    /* Reception ends with no errors */
    if ((p->status & BLUE_INTERRUPT1REG_RCVOK) != 0)
100455c8:	687b      	ldr	r3, [r7, #4]
100455ca:	68db      	ldr	r3, [r3, #12]
100455cc:	2b00      	cmp	r3, #0
100455ce:	da20      	bge.n	10045612 <HAL_RADIO_Callback+0x6e>
    {
      if ((p->status & BLUE_INTERRUPT1REG_ENCERROR) != 0)
100455d0:	687b      	ldr	r3, [r7, #4]
100455d2:	68da      	ldr	r2, [r3, #12]
100455d4:	2380      	movs	r3, #128	@ 0x80
100455d6:	019b      	lsls	r3, r3, #6
100455d8:	4013      	ands	r3, r2
100455da:	d00c      	beq.n	100455f6 <HAL_RADIO_Callback+0x52>
      {
        receivedStats.rssi = p->rssi;
100455dc:	687b      	ldr	r3, [r7, #4]
100455de:	695a      	ldr	r2, [r3, #20]
100455e0:	193b      	adds	r3, r7, r4
100455e2:	601a      	str	r2, [r3, #0]
        receivedStats.timestamp_receive = p->timestamp_receive;
100455e4:	687b      	ldr	r3, [r7, #4]
100455e6:	691a      	ldr	r2, [r3, #16]
100455e8:	193b      	adds	r3, r7, r4
100455ea:	605a      	str	r2, [r3, #4]
        HAL_RADIO_CallbackRcvEncryptErr(&receivedStats);
100455ec:	193b      	adds	r3, r7, r4
100455ee:	0018      	movs	r0, r3
100455f0:	f000 f843 	bl	1004567a <HAL_RADIO_CallbackRcvEncryptErr>
100455f4:	e03c      	b.n	10045670 <HAL_RADIO_Callback+0xcc>
      }
      else
      {
        receivedStats.rssi = p->rssi;
100455f6:	687b      	ldr	r3, [r7, #4]
100455f8:	695a      	ldr	r2, [r3, #20]
100455fa:	2108      	movs	r1, #8
100455fc:	187b      	adds	r3, r7, r1
100455fe:	601a      	str	r2, [r3, #0]
        receivedStats.timestamp_receive = p->timestamp_receive;
10045600:	687b      	ldr	r3, [r7, #4]
10045602:	691a      	ldr	r2, [r3, #16]
10045604:	187b      	adds	r3, r7, r1
10045606:	605a      	str	r2, [r3, #4]
        HAL_RADIO_CallbackRcvOk(&receivedStats);
10045608:	187b      	adds	r3, r7, r1
1004560a:	0018      	movs	r0, r3
1004560c:	f7fd fb08 	bl	10042c20 <HAL_RADIO_CallbackRcvOk>
10045610:	e02e      	b.n	10045670 <HAL_RADIO_Callback+0xcc>
      }
    }
    /* Reception ends with timeout */
    else if ((p->status & BLUE_INTERRUPT1REG_RCVTIMEOUT) != 0)
10045612:	687b      	ldr	r3, [r7, #4]
10045614:	68da      	ldr	r2, [r3, #12]
10045616:	2380      	movs	r3, #128	@ 0x80
10045618:	04db      	lsls	r3, r3, #19
1004561a:	4013      	ands	r3, r2
1004561c:	d00c      	beq.n	10045638 <HAL_RADIO_Callback+0x94>
    {
      receivedStats.rssi = p->rssi;
1004561e:	687b      	ldr	r3, [r7, #4]
10045620:	695a      	ldr	r2, [r3, #20]
10045622:	2108      	movs	r1, #8
10045624:	187b      	adds	r3, r7, r1
10045626:	601a      	str	r2, [r3, #0]
      receivedStats.timestamp_receive = 0;
10045628:	187b      	adds	r3, r7, r1
1004562a:	2200      	movs	r2, #0
1004562c:	605a      	str	r2, [r3, #4]
      HAL_RADIO_CallbackRcvTimeout(&receivedStats);
1004562e:	187b      	adds	r3, r7, r1
10045630:	0018      	movs	r0, r3
10045632:	f7fd fab3 	bl	10042b9c <HAL_RADIO_CallbackRcvTimeout>
10045636:	e01b      	b.n	10045670 <HAL_RADIO_Callback+0xcc>
    }
    /* Reception ends with errors */
    else if ((p->status & BLUE_INTERRUPT1REG_RCVCRCERR) != 0)
10045638:	687b      	ldr	r3, [r7, #4]
1004563a:	68da      	ldr	r2, [r3, #12]
1004563c:	2380      	movs	r3, #128	@ 0x80
1004563e:	05db      	lsls	r3, r3, #23
10045640:	4013      	ands	r3, r2
10045642:	d015      	beq.n	10045670 <HAL_RADIO_Callback+0xcc>
    {
      receivedStats.rssi = p->rssi;
10045644:	687b      	ldr	r3, [r7, #4]
10045646:	695a      	ldr	r2, [r3, #20]
10045648:	2108      	movs	r1, #8
1004564a:	187b      	adds	r3, r7, r1
1004564c:	601a      	str	r2, [r3, #0]
      receivedStats.timestamp_receive = p->timestamp_receive;
1004564e:	687b      	ldr	r3, [r7, #4]
10045650:	691a      	ldr	r2, [r3, #16]
10045652:	187b      	adds	r3, r7, r1
10045654:	605a      	str	r2, [r3, #4]
      HAL_RADIO_CallbackRcvError(&receivedStats);
10045656:	187b      	adds	r3, r7, r1
10045658:	0018      	movs	r0, r3
1004565a:	f7fd fa7d 	bl	10042b58 <HAL_RADIO_CallbackRcvError>
1004565e:	e007      	b.n	10045670 <HAL_RADIO_Callback+0xcc>
    }
  }
  /* Event is a transmission */
  else if ((p->status & BLUE_INTERRUPT1REG_DONE) != 0)
10045660:	687b      	ldr	r3, [r7, #4]
10045662:	68da      	ldr	r2, [r3, #12]
10045664:	2380      	movs	r3, #128	@ 0x80
10045666:	049b      	lsls	r3, r3, #18
10045668:	4013      	ands	r3, r2
1004566a:	d001      	beq.n	10045670 <HAL_RADIO_Callback+0xcc>
  {
    /* RADIO TX operation done */
    HAL_RADIO_CallbackTxDone();
1004566c:	f7fd fab8 	bl	10042be0 <HAL_RADIO_CallbackTxDone>
  }
  return TRUE;
10045670:	2301      	movs	r3, #1
}
10045672:	0018      	movs	r0, r3
10045674:	46bd      	mov	sp, r7
10045676:	b005      	add	sp, #20
10045678:	bd90      	pop	{r4, r7, pc}

1004567a <HAL_RADIO_CallbackRcvEncryptErr>:

__weak void HAL_RADIO_CallbackRcvError(RxStats_t *rxPacketStats) {}
__weak void HAL_RADIO_CallbackRcvTimeout(RxStats_t *rxPacketStats) {}
__weak void HAL_RADIO_CallbackRcvEncryptErr(RxStats_t *rxPacketStats) {}
1004567a:	b580      	push	{r7, lr}
1004567c:	b082      	sub	sp, #8
1004567e:	af00      	add	r7, sp, #0
10045680:	6078      	str	r0, [r7, #4]
10045682:	46c0      	nop			@ (mov r8, r8)
10045684:	46bd      	mov	sp, r7
10045686:	b002      	add	sp, #8
10045688:	bd80      	pop	{r7, pc}
	...

1004568c <HAL_RADIO_ActionPacketIsr>:
  * @brief  Radio ISR.
  *         Besides, next packet is scheduled here.
  * @retval None
  */
static void HAL_RADIO_ActionPacketIsr(uint32_t int_flags)
{
1004568c:	b590      	push	{r4, r7, lr}
1004568e:	b089      	sub	sp, #36	@ 0x24
10045690:	af00      	add	r7, sp, #0
10045692:	6078      	str	r0, [r7, #4]
  if ((int_flags & BLUE_INTERRUPT1REG_DONE) != 0)
10045694:	687a      	ldr	r2, [r7, #4]
10045696:	2380      	movs	r3, #128	@ 0x80
10045698:	049b      	lsls	r3, r3, #18
1004569a:	4013      	ands	r3, r2
1004569c:	d100      	bne.n	100456a0 <HAL_RADIO_ActionPacketIsr+0x14>
1004569e:	e105      	b.n	100458ac <HAL_RADIO_ActionPacketIsr+0x220>
    BlueTransStruct *p;
    uint32_t time;

    /* Copy status in order for callback to access it. */
    globalParameters.current_action_packet->status = int_flags | \
                                                     (BLUE->STATUSREG & BLUE_STATUSREG_PREVTRANSMIT_Msk);
100456a0:	23c0      	movs	r3, #192	@ 0xc0
100456a2:	05db      	lsls	r3, r3, #23
100456a4:	69db      	ldr	r3, [r3, #28]
100456a6:	2240      	movs	r2, #64	@ 0x40
100456a8:	4013      	ands	r3, r2
100456aa:	0019      	movs	r1, r3
    globalParameters.current_action_packet->status = int_flags | \
100456ac:	4b81      	ldr	r3, [pc, #516]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
100456ae:	689b      	ldr	r3, [r3, #8]
100456b0:	687a      	ldr	r2, [r7, #4]
100456b2:	430a      	orrs	r2, r1
100456b4:	60da      	str	r2, [r3, #12]

    if ((globalParameters.current_action_packet->condRoutine(globalParameters.current_action_packet)) == TRUE)
100456b6:	4b7f      	ldr	r3, [pc, #508]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
100456b8:	689b      	ldr	r3, [r3, #8]
100456ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
100456bc:	4b7d      	ldr	r3, [pc, #500]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
100456be:	689b      	ldr	r3, [r3, #8]
100456c0:	0018      	movs	r0, r3
100456c2:	4790      	blx	r2
100456c4:	0003      	movs	r3, r0
100456c6:	2b01      	cmp	r3, #1
100456c8:	d104      	bne.n	100456d4 <HAL_RADIO_ActionPacketIsr+0x48>
    {
      next = globalParameters.current_action_packet->next_true;
100456ca:	4b7a      	ldr	r3, [pc, #488]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
100456cc:	689b      	ldr	r3, [r3, #8]
100456ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
100456d0:	61fb      	str	r3, [r7, #28]
100456d2:	e003      	b.n	100456dc <HAL_RADIO_ActionPacketIsr+0x50>
    }
    else
    {
      next = globalParameters.current_action_packet->next_false;
100456d4:	4b77      	ldr	r3, [pc, #476]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
100456d6:	689b      	ldr	r3, [r3, #8]
100456d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
100456da:	61fb      	str	r3, [r7, #28]
    }
    /*The radio event is started. So here a check on the next packet of the event is made*/
    if (next == NULL_0)
100456dc:	69fb      	ldr	r3, [r7, #28]
100456de:	2b00      	cmp	r3, #0
100456e0:	d116      	bne.n	10045710 <HAL_RADIO_ActionPacketIsr+0x84>
    {
      /* timer2 off */
      LL_RADIO_TIMER_DisableTimer1(BLUE);
100456e2:	23c0      	movs	r3, #192	@ 0xc0
100456e4:	05db      	lsls	r3, r3, #23
100456e6:	0018      	movs	r0, r3
100456e8:	f7ff fbde 	bl	10044ea8 <LL_RADIO_TIMER_DisableTimer1>
      LL_RADIO_TIMER_DisableTimer2(BLUE);
100456ec:	23c0      	movs	r3, #192	@ 0xc0
100456ee:	05db      	lsls	r3, r3, #23
100456f0:	0018      	movs	r0, r3
100456f2:	f7ff fbe8 	bl	10044ec6 <LL_RADIO_TIMER_DisableTimer2>
      LL_RADIO_TIMER_DisableBLEWakeupTimer(WAKEUP);
100456f6:	4b70      	ldr	r3, [pc, #448]	@ (100458b8 <HAL_RADIO_ActionPacketIsr+0x22c>)
100456f8:	0018      	movs	r0, r3
100456fa:	f7ff fbf3 	bl	10044ee4 <LL_RADIO_TIMER_DisableBLEWakeupTimer>
      MODIFY_REG(BLUEGLOB->BYTE4, GLOBAL_BYTE4_ACTIVE_Msk, BLUE_IDLE_0);
100456fe:	4b6f      	ldr	r3, [pc, #444]	@ (100458bc <HAL_RADIO_ActionPacketIsr+0x230>)
10045700:	791b      	ldrb	r3, [r3, #4]
10045702:	b2db      	uxtb	r3, r3
10045704:	4a6d      	ldr	r2, [pc, #436]	@ (100458bc <HAL_RADIO_ActionPacketIsr+0x230>)
10045706:	217f      	movs	r1, #127	@ 0x7f
10045708:	400b      	ands	r3, r1
1004570a:	b2db      	uxtb	r3, r3
1004570c:	7113      	strb	r3, [r2, #4]
1004570e:	e099      	b.n	10045844 <HAL_RADIO_ActionPacketIsr+0x1b8>
    }
    else
    {
      BLUEGLOB->BYTE4 = (next->StateMachineNo | GLOBAL_BYTE4_ACTIVE_Msk);
10045710:	69fb      	ldr	r3, [r7, #28]
10045712:	781b      	ldrb	r3, [r3, #0]
10045714:	4969      	ldr	r1, [pc, #420]	@ (100458bc <HAL_RADIO_ActionPacketIsr+0x230>)
10045716:	2280      	movs	r2, #128	@ 0x80
10045718:	4252      	negs	r2, r2
1004571a:	4313      	orrs	r3, r2
1004571c:	b2db      	uxtb	r3, r3
1004571e:	710b      	strb	r3, [r1, #4]
      p = &next->trans_packet;
10045720:	69fb      	ldr	r3, [r7, #28]
10045722:	3318      	adds	r3, #24
10045724:	61bb      	str	r3, [r7, #24]
      MODIFY_REG((bluedata + next->StateMachineNo)->BYTE0, STATEMACH_BYTE0_TXMODE_Msk,
10045726:	69fb      	ldr	r3, [r7, #28]
10045728:	781b      	ldrb	r3, [r3, #0]
1004572a:	001a      	movs	r2, r3
1004572c:	0013      	movs	r3, r2
1004572e:	009b      	lsls	r3, r3, #2
10045730:	189b      	adds	r3, r3, r2
10045732:	011b      	lsls	r3, r3, #4
10045734:	4a62      	ldr	r2, [pc, #392]	@ (100458c0 <HAL_RADIO_ActionPacketIsr+0x234>)
10045736:	4694      	mov	ip, r2
10045738:	4463      	add	r3, ip
1004573a:	781b      	ldrb	r3, [r3, #0]
1004573c:	b2db      	uxtb	r3, r3
1004573e:	b25b      	sxtb	r3, r3
10045740:	227f      	movs	r2, #127	@ 0x7f
10045742:	4013      	ands	r3, r2
10045744:	b25a      	sxtb	r2, r3
10045746:	69fb      	ldr	r3, [r7, #28]
10045748:	213c      	movs	r1, #60	@ 0x3c
1004574a:	5c5b      	ldrb	r3, [r3, r1]
1004574c:	b25b      	sxtb	r3, r3
1004574e:	4313      	orrs	r3, r2
10045750:	b259      	sxtb	r1, r3
10045752:	69fb      	ldr	r3, [r7, #28]
10045754:	781b      	ldrb	r3, [r3, #0]
10045756:	001a      	movs	r2, r3
10045758:	0013      	movs	r3, r2
1004575a:	009b      	lsls	r3, r3, #2
1004575c:	189b      	adds	r3, r3, r2
1004575e:	011b      	lsls	r3, r3, #4
10045760:	4a57      	ldr	r2, [pc, #348]	@ (100458c0 <HAL_RADIO_ActionPacketIsr+0x234>)
10045762:	4694      	mov	ip, r2
10045764:	4463      	add	r3, ip
10045766:	b2ca      	uxtb	r2, r1
10045768:	701a      	strb	r2, [r3, #0]
                 next->trans_config);/* Transmission or reception*/
      (bluedata + next->StateMachineNo)->TXPOINT = BLUE_STRUCT_PTR_CAST(p);
1004576a:	69fb      	ldr	r3, [r7, #28]
1004576c:	781b      	ldrb	r3, [r3, #0]
1004576e:	001a      	movs	r2, r3
10045770:	0013      	movs	r3, r2
10045772:	009b      	lsls	r3, r3, #2
10045774:	189b      	adds	r3, r3, r2
10045776:	011b      	lsls	r3, r3, #4
10045778:	4a51      	ldr	r2, [pc, #324]	@ (100458c0 <HAL_RADIO_ActionPacketIsr+0x234>)
1004577a:	4694      	mov	ip, r2
1004577c:	4463      	add	r3, ip
1004577e:	69ba      	ldr	r2, [r7, #24]
10045780:	605a      	str	r2, [r3, #4]
      (bluedata + next->StateMachineNo)->RCVPOINT = BLUE_STRUCT_PTR_CAST(p);
10045782:	69fb      	ldr	r3, [r7, #28]
10045784:	781b      	ldrb	r3, [r3, #0]
10045786:	001a      	movs	r2, r3
10045788:	0013      	movs	r3, r2
1004578a:	009b      	lsls	r3, r3, #2
1004578c:	189b      	adds	r3, r3, r2
1004578e:	011b      	lsls	r3, r3, #4
10045790:	4a4b      	ldr	r2, [pc, #300]	@ (100458c0 <HAL_RADIO_ActionPacketIsr+0x234>)
10045792:	4694      	mov	ip, r2
10045794:	4463      	add	r3, ip
10045796:	69ba      	ldr	r2, [r7, #24]
10045798:	609a      	str	r2, [r3, #8]
      (bluedata + next->StateMachineNo)->MAXRECEIVEDLENGTH = next->MaxReceiveLength;
1004579a:	69fb      	ldr	r3, [r7, #28]
1004579c:	781b      	ldrb	r3, [r3, #0]
1004579e:	001a      	movs	r2, r3
100457a0:	0013      	movs	r3, r2
100457a2:	009b      	lsls	r3, r3, #2
100457a4:	189b      	adds	r3, r3, r2
100457a6:	011b      	lsls	r3, r3, #4
100457a8:	4a45      	ldr	r2, [pc, #276]	@ (100458c0 <HAL_RADIO_ActionPacketIsr+0x234>)
100457aa:	4694      	mov	ip, r2
100457ac:	4463      	add	r3, ip
100457ae:	69fa      	ldr	r2, [r7, #28]
100457b0:	7891      	ldrb	r1, [r2, #2]
100457b2:	222b      	movs	r2, #43	@ 0x2b
100457b4:	5499      	strb	r1, [r3, r2]

      /* Packet will execute on time specified by WakeupTime */
      if ((next->ActionTag & TIMER_WAKEUP) != 0)
100457b6:	69fb      	ldr	r3, [r7, #28]
100457b8:	785b      	ldrb	r3, [r3, #1]
100457ba:	001a      	movs	r2, r3
100457bc:	2304      	movs	r3, #4
100457be:	4013      	ands	r3, r2
100457c0:	d040      	beq.n	10045844 <HAL_RADIO_ActionPacketIsr+0x1b8>
      {
        /* timer1/2 off */
        LL_RADIO_TIMER_DisableTimer1(BLUE);
100457c2:	23c0      	movs	r3, #192	@ 0xc0
100457c4:	05db      	lsls	r3, r3, #23
100457c6:	0018      	movs	r0, r3
100457c8:	f7ff fb6e 	bl	10044ea8 <LL_RADIO_TIMER_DisableTimer1>
        LL_RADIO_TIMER_DisableTimer2(BLUE);
100457cc:	23c0      	movs	r3, #192	@ 0xc0
100457ce:	05db      	lsls	r3, r3, #23
100457d0:	0018      	movs	r0, r3
100457d2:	f7ff fb78 	bl	10044ec6 <LL_RADIO_TIMER_DisableTimer2>

        /* program timer at next->wakeuptime */
        if ((next->ActionTag & RELATIVE) != 0)
100457d6:	69fb      	ldr	r3, [r7, #28]
100457d8:	785b      	ldrb	r3, [r3, #1]
100457da:	001a      	movs	r2, r3
100457dc:	2320      	movs	r3, #32
100457de:	4013      	ands	r3, r2
100457e0:	d01e      	beq.n	10045820 <HAL_RADIO_ActionPacketIsr+0x194>
        {
          time = HAL_RADIO_TIMER_GetCurrentSysTime() + HAL_RADIO_TIMER_UsToSystime(next->WakeupTime);
100457e2:	f001 fa4b 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
100457e6:	0002      	movs	r2, r0
100457e8:	000b      	movs	r3, r1
100457ea:	0014      	movs	r4, r2
100457ec:	69fb      	ldr	r3, [r7, #28]
100457ee:	685b      	ldr	r3, [r3, #4]
100457f0:	0018      	movs	r0, r3
100457f2:	f001 fa1f 	bl	10046c34 <HAL_RADIO_TIMER_UsToSystime>
100457f6:	0003      	movs	r3, r0
100457f8:	18e3      	adds	r3, r4, r3
100457fa:	617b      	str	r3, [r7, #20]
          HAL_RADIO_TIMER_SetRadioTimerValue(time, (next->trans_config == STATEMACH_BYTE0_TXMODE_Msk), (next->ActionTag & PLL_TRIG));
100457fc:	69fb      	ldr	r3, [r7, #28]
100457fe:	223c      	movs	r2, #60	@ 0x3c
10045800:	5c9b      	ldrb	r3, [r3, r2]
10045802:	3b80      	subs	r3, #128	@ 0x80
10045804:	425a      	negs	r2, r3
10045806:	4153      	adcs	r3, r2
10045808:	b2db      	uxtb	r3, r3
1004580a:	0019      	movs	r1, r3
1004580c:	69fb      	ldr	r3, [r7, #28]
1004580e:	785b      	ldrb	r3, [r3, #1]
10045810:	2201      	movs	r2, #1
10045812:	4013      	ands	r3, r2
10045814:	b2da      	uxtb	r2, r3
10045816:	697b      	ldr	r3, [r7, #20]
10045818:	0018      	movs	r0, r3
1004581a:	f001 f917 	bl	10046a4c <HAL_RADIO_TIMER_SetRadioTimerValue>
1004581e:	e011      	b.n	10045844 <HAL_RADIO_ActionPacketIsr+0x1b8>
        }
        else
        {
          HAL_RADIO_TIMER_SetRadioTimerValue(next->WakeupTime, (next->trans_config == STATEMACH_BYTE0_TXMODE_Msk), (next->ActionTag & PLL_TRIG));
10045820:	69fb      	ldr	r3, [r7, #28]
10045822:	6858      	ldr	r0, [r3, #4]
10045824:	69fb      	ldr	r3, [r7, #28]
10045826:	223c      	movs	r2, #60	@ 0x3c
10045828:	5c9b      	ldrb	r3, [r3, r2]
1004582a:	3b80      	subs	r3, #128	@ 0x80
1004582c:	425a      	negs	r2, r3
1004582e:	4153      	adcs	r3, r2
10045830:	b2db      	uxtb	r3, r3
10045832:	0019      	movs	r1, r3
10045834:	69fb      	ldr	r3, [r7, #28]
10045836:	785b      	ldrb	r3, [r3, #1]
10045838:	2201      	movs	r2, #1
1004583a:	4013      	ands	r3, r2
1004583c:	b2db      	uxtb	r3, r3
1004583e:	001a      	movs	r2, r3
10045840:	f001 f904 	bl	10046a4c <HAL_RADIO_TIMER_SetRadioTimerValue>
        /* back to back */
      }
    }

    /* Accept the packet even with CRC Error */
    if (((int_flags & BLUE_INTERRUPT1REG_RCVOK) != 0) || ((int_flags & BLUE_INTERRUPT1REG_RCVCRCERR) != 0))
10045844:	687b      	ldr	r3, [r7, #4]
10045846:	2b00      	cmp	r3, #0
10045848:	db04      	blt.n	10045854 <HAL_RADIO_ActionPacketIsr+0x1c8>
1004584a:	687a      	ldr	r2, [r7, #4]
1004584c:	2380      	movs	r3, #128	@ 0x80
1004584e:	05db      	lsls	r3, r3, #23
10045850:	4013      	ands	r3, r2
10045852:	d012      	beq.n	1004587a <HAL_RADIO_ActionPacketIsr+0x1ee>
    {

      uint64_t current_system_time;
      /* read RSSI */
      globalParameters.current_action_packet->rssi =  HAL_RADIO_ReadRSSI();
10045854:	f7ff fe56 	bl	10045504 <HAL_RADIO_ReadRSSI>
10045858:	0003      	movs	r3, r0
1004585a:	001a      	movs	r2, r3
1004585c:	4b15      	ldr	r3, [pc, #84]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
1004585e:	689b      	ldr	r3, [r3, #8]
10045860:	615a      	str	r2, [r3, #20]

      /* bluedata->config = bluedata->config ^ 0x80 ;  toggle NESN bit
      bluedata->config = bluedata->config & 0x7F ;  //reset NESN bit */

      /* read time stamp */
      globalParameters.current_action_packet->timestamp_receive = HAL_RADIO_TIMER_GetAnchorPoint(&current_system_time);
10045862:	2308      	movs	r3, #8
10045864:	18fb      	adds	r3, r7, r3
10045866:	0018      	movs	r0, r3
10045868:	f001 f8dc 	bl	10046a24 <HAL_RADIO_TIMER_GetAnchorPoint>
1004586c:	0002      	movs	r2, r0
1004586e:	000b      	movs	r3, r1
10045870:	4910      	ldr	r1, [pc, #64]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
10045872:	6889      	ldr	r1, [r1, #8]
10045874:	0013      	movs	r3, r2
10045876:	610b      	str	r3, [r1, #16]
    {
10045878:	e00b      	b.n	10045892 <HAL_RADIO_ActionPacketIsr+0x206>
    }
    else if ((int_flags & BLUE_INTERRUPT1REG_RCVTIMEOUT) != 0)
1004587a:	687a      	ldr	r2, [r7, #4]
1004587c:	2380      	movs	r3, #128	@ 0x80
1004587e:	04db      	lsls	r3, r3, #19
10045880:	4013      	ands	r3, r2
10045882:	d006      	beq.n	10045892 <HAL_RADIO_ActionPacketIsr+0x206>
    {
      /* read RSSI even if a timeout happens */
      globalParameters.current_action_packet->rssi =  HAL_RADIO_ReadRSSI();
10045884:	f7ff fe3e 	bl	10045504 <HAL_RADIO_ReadRSSI>
10045888:	0003      	movs	r3, r0
1004588a:	001a      	movs	r2, r3
1004588c:	4b09      	ldr	r3, [pc, #36]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
1004588e:	689b      	ldr	r3, [r3, #8]
10045890:	615a      	str	r2, [r3, #20]
    }

    actionPacketBackup = globalParameters.current_action_packet;
10045892:	4b08      	ldr	r3, [pc, #32]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
10045894:	689b      	ldr	r3, [r3, #8]
10045896:	613b      	str	r3, [r7, #16]
    globalParameters.current_action_packet = next;
10045898:	4b06      	ldr	r3, [pc, #24]	@ (100458b4 <HAL_RADIO_ActionPacketIsr+0x228>)
1004589a:	69fa      	ldr	r2, [r7, #28]
1004589c:	609a      	str	r2, [r3, #8]
    actionPacketBackup->dataRoutine(actionPacketBackup, next);
1004589e:	693b      	ldr	r3, [r7, #16]
100458a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
100458a2:	69f9      	ldr	r1, [r7, #28]
100458a4:	693a      	ldr	r2, [r7, #16]
100458a6:	0010      	movs	r0, r2
100458a8:	4798      	blx	r3
  }

  return ;
100458aa:	46c0      	nop			@ (mov r8, r8)
100458ac:	46c0      	nop			@ (mov r8, r8)
}
100458ae:	46bd      	mov	sp, r7
100458b0:	b009      	add	sp, #36	@ 0x24
100458b2:	bd90      	pop	{r4, r7, pc}
100458b4:	200004d8 	.word	0x200004d8
100458b8:	60001800 	.word	0x60001800
100458bc:	200000c0 	.word	0x200000c0
100458c0:	200000dc 	.word	0x200000dc

100458c4 <HAL_RADIO_SetChannelMap>:
  * @param  StateMachineNo: state machine number in multi state.
  * @param  chan_remap: a 37-bit vector, one bit per channel from 0 to 36, with the LSB corresponding to the channel 0
  * @retval None
  */
void HAL_RADIO_SetChannelMap(uint8_t StateMachineNo, uint8_t *chan_remap)
{
100458c4:	b590      	push	{r4, r7, lr}
100458c6:	b085      	sub	sp, #20
100458c8:	af00      	add	r7, sp, #0
100458ca:	0002      	movs	r2, r0
100458cc:	6039      	str	r1, [r7, #0]
100458ce:	1dfb      	adds	r3, r7, #7
100458d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_STATE_VALID(StateMachineNo));

  for (uint8_t i = 0; i < 5; i++)
100458d2:	230f      	movs	r3, #15
100458d4:	18fb      	adds	r3, r7, r3
100458d6:	2200      	movs	r2, #0
100458d8:	701a      	strb	r2, [r3, #0]
100458da:	e01a      	b.n	10045912 <HAL_RADIO_SetChannelMap+0x4e>
  {
    (bluedata + StateMachineNo)->USEDCHANNELFLAGS[i] = chan_remap[i];
100458dc:	200f      	movs	r0, #15
100458de:	183b      	adds	r3, r7, r0
100458e0:	781b      	ldrb	r3, [r3, #0]
100458e2:	683a      	ldr	r2, [r7, #0]
100458e4:	18d1      	adds	r1, r2, r3
100458e6:	1dfb      	adds	r3, r7, #7
100458e8:	781a      	ldrb	r2, [r3, #0]
100458ea:	0013      	movs	r3, r2
100458ec:	009b      	lsls	r3, r3, #2
100458ee:	189b      	adds	r3, r3, r2
100458f0:	011b      	lsls	r3, r3, #4
100458f2:	4a19      	ldr	r2, [pc, #100]	@ (10045958 <HAL_RADIO_SetChannelMap+0x94>)
100458f4:	189a      	adds	r2, r3, r2
100458f6:	0004      	movs	r4, r0
100458f8:	183b      	adds	r3, r7, r0
100458fa:	781b      	ldrb	r3, [r3, #0]
100458fc:	7808      	ldrb	r0, [r1, #0]
100458fe:	212e      	movs	r1, #46	@ 0x2e
10045900:	18d3      	adds	r3, r2, r3
10045902:	185b      	adds	r3, r3, r1
10045904:	1c02      	adds	r2, r0, #0
10045906:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < 5; i++)
10045908:	193b      	adds	r3, r7, r4
1004590a:	781a      	ldrb	r2, [r3, #0]
1004590c:	193b      	adds	r3, r7, r4
1004590e:	3201      	adds	r2, #1
10045910:	701a      	strb	r2, [r3, #0]
10045912:	230f      	movs	r3, #15
10045914:	18fb      	adds	r3, r7, r3
10045916:	781b      	ldrb	r3, [r3, #0]
10045918:	2b04      	cmp	r3, #4
1004591a:	d9df      	bls.n	100458dc <HAL_RADIO_SetChannelMap+0x18>
  }
  (bluedata + StateMachineNo)->USEDCHANNELFLAGS[4] &= 0x1F;
1004591c:	1dfb      	adds	r3, r7, #7
1004591e:	781a      	ldrb	r2, [r3, #0]
10045920:	0013      	movs	r3, r2
10045922:	009b      	lsls	r3, r3, #2
10045924:	189b      	adds	r3, r3, r2
10045926:	011b      	lsls	r3, r3, #4
10045928:	4a0b      	ldr	r2, [pc, #44]	@ (10045958 <HAL_RADIO_SetChannelMap+0x94>)
1004592a:	4694      	mov	ip, r2
1004592c:	4463      	add	r3, ip
1004592e:	2232      	movs	r2, #50	@ 0x32
10045930:	5c9b      	ldrb	r3, [r3, r2]
10045932:	b2d9      	uxtb	r1, r3
10045934:	1dfb      	adds	r3, r7, #7
10045936:	781a      	ldrb	r2, [r3, #0]
10045938:	0013      	movs	r3, r2
1004593a:	009b      	lsls	r3, r3, #2
1004593c:	189b      	adds	r3, r3, r2
1004593e:	011b      	lsls	r3, r3, #4
10045940:	4a05      	ldr	r2, [pc, #20]	@ (10045958 <HAL_RADIO_SetChannelMap+0x94>)
10045942:	4694      	mov	ip, r2
10045944:	4463      	add	r3, ip
10045946:	221f      	movs	r2, #31
10045948:	400a      	ands	r2, r1
1004594a:	b2d1      	uxtb	r1, r2
1004594c:	2232      	movs	r2, #50	@ 0x32
1004594e:	5499      	strb	r1, [r3, r2]
  return;
10045950:	46c0      	nop			@ (mov r8, r8)
}
10045952:	46bd      	mov	sp, r7
10045954:	b005      	add	sp, #20
10045956:	bd90      	pop	{r4, r7, pc}
10045958:	200000dc 	.word	0x200000dc

1004595c <HAL_RADIO_SetChannel>:
  * @param  channel: ble channel index. From 0 to 39.
  * @param  channel_increment: determines the hoping value.
  * @retval None
  */
void HAL_RADIO_SetChannel(uint8_t StateMachineNo, uint8_t channel, uint8_t channel_increment)
{
1004595c:	b590      	push	{r4, r7, lr}
1004595e:	b083      	sub	sp, #12
10045960:	af00      	add	r7, sp, #0
10045962:	0004      	movs	r4, r0
10045964:	0008      	movs	r0, r1
10045966:	0011      	movs	r1, r2
10045968:	1dfb      	adds	r3, r7, #7
1004596a:	1c22      	adds	r2, r4, #0
1004596c:	701a      	strb	r2, [r3, #0]
1004596e:	1dbb      	adds	r3, r7, #6
10045970:	1c02      	adds	r2, r0, #0
10045972:	701a      	strb	r2, [r3, #0]
10045974:	1d7b      	adds	r3, r7, #5
10045976:	1c0a      	adds	r2, r1, #0
10045978:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_STATE_VALID(StateMachineNo));
  assert_param(IS_RFCHANNEL_VALID(channel));

  MODIFY_REG((bluedata + StateMachineNo)->BYTE0, STATEMACH_BYTE0_UCHAN_Msk, channel);
1004597a:	1dfb      	adds	r3, r7, #7
1004597c:	781a      	ldrb	r2, [r3, #0]
1004597e:	0013      	movs	r3, r2
10045980:	009b      	lsls	r3, r3, #2
10045982:	189b      	adds	r3, r3, r2
10045984:	011b      	lsls	r3, r3, #4
10045986:	4a24      	ldr	r2, [pc, #144]	@ (10045a18 <HAL_RADIO_SetChannel+0xbc>)
10045988:	4694      	mov	ip, r2
1004598a:	4463      	add	r3, ip
1004598c:	781b      	ldrb	r3, [r3, #0]
1004598e:	b2db      	uxtb	r3, r3
10045990:	b25b      	sxtb	r3, r3
10045992:	223f      	movs	r2, #63	@ 0x3f
10045994:	4393      	bics	r3, r2
10045996:	b25a      	sxtb	r2, r3
10045998:	1dbb      	adds	r3, r7, #6
1004599a:	781b      	ldrb	r3, [r3, #0]
1004599c:	b25b      	sxtb	r3, r3
1004599e:	4313      	orrs	r3, r2
100459a0:	b259      	sxtb	r1, r3
100459a2:	1dfb      	adds	r3, r7, #7
100459a4:	781a      	ldrb	r2, [r3, #0]
100459a6:	0013      	movs	r3, r2
100459a8:	009b      	lsls	r3, r3, #2
100459aa:	189b      	adds	r3, r3, r2
100459ac:	011b      	lsls	r3, r3, #4
100459ae:	4a1a      	ldr	r2, [pc, #104]	@ (10045a18 <HAL_RADIO_SetChannel+0xbc>)
100459b0:	4694      	mov	ip, r2
100459b2:	4463      	add	r3, ip
100459b4:	b2ca      	uxtb	r2, r1
100459b6:	701a      	strb	r2, [r3, #0]
  /*if TxRxPack.incchan = 0, then remap_chan is used as physical channel*/
  MODIFY_REG((bluedata + StateMachineNo)->BYTE1, STATEMACH_BYTE1_REMAP_CHAN_Msk, channel);
100459b8:	1dfb      	adds	r3, r7, #7
100459ba:	781a      	ldrb	r2, [r3, #0]
100459bc:	0013      	movs	r3, r2
100459be:	009b      	lsls	r3, r3, #2
100459c0:	189b      	adds	r3, r3, r2
100459c2:	011b      	lsls	r3, r3, #4
100459c4:	4a14      	ldr	r2, [pc, #80]	@ (10045a18 <HAL_RADIO_SetChannel+0xbc>)
100459c6:	4694      	mov	ip, r2
100459c8:	4463      	add	r3, ip
100459ca:	785b      	ldrb	r3, [r3, #1]
100459cc:	b2db      	uxtb	r3, r3
100459ce:	b25b      	sxtb	r3, r3
100459d0:	223f      	movs	r2, #63	@ 0x3f
100459d2:	4393      	bics	r3, r2
100459d4:	b25a      	sxtb	r2, r3
100459d6:	1dbb      	adds	r3, r7, #6
100459d8:	781b      	ldrb	r3, [r3, #0]
100459da:	b25b      	sxtb	r3, r3
100459dc:	4313      	orrs	r3, r2
100459de:	b259      	sxtb	r1, r3
100459e0:	1dfb      	adds	r3, r7, #7
100459e2:	781a      	ldrb	r2, [r3, #0]
100459e4:	0013      	movs	r3, r2
100459e6:	009b      	lsls	r3, r3, #2
100459e8:	189b      	adds	r3, r3, r2
100459ea:	011b      	lsls	r3, r3, #4
100459ec:	4a0a      	ldr	r2, [pc, #40]	@ (10045a18 <HAL_RADIO_SetChannel+0xbc>)
100459ee:	4694      	mov	ip, r2
100459f0:	4463      	add	r3, ip
100459f2:	b2ca      	uxtb	r2, r1
100459f4:	705a      	strb	r2, [r3, #1]
  (bluedata + StateMachineNo)->HOPINCR = channel_increment;
100459f6:	1dfb      	adds	r3, r7, #7
100459f8:	781a      	ldrb	r2, [r3, #0]
100459fa:	0013      	movs	r3, r2
100459fc:	009b      	lsls	r3, r3, #2
100459fe:	189b      	adds	r3, r3, r2
10045a00:	011b      	lsls	r3, r3, #4
10045a02:	4a05      	ldr	r2, [pc, #20]	@ (10045a18 <HAL_RADIO_SetChannel+0xbc>)
10045a04:	4694      	mov	ip, r2
10045a06:	4463      	add	r3, ip
10045a08:	1d7a      	adds	r2, r7, #5
10045a0a:	212d      	movs	r1, #45	@ 0x2d
10045a0c:	7812      	ldrb	r2, [r2, #0]
10045a0e:	545a      	strb	r2, [r3, r1]
  return;
10045a10:	46c0      	nop			@ (mov r8, r8)
}
10045a12:	46bd      	mov	sp, r7
10045a14:	b003      	add	sp, #12
10045a16:	bd90      	pop	{r4, r7, pc}
10045a18:	200000dc 	.word	0x200000dc

10045a1c <HAL_RADIO_SetTxAttributes>:
  * @param  crc_init: CRC initialization value.
  *         This value must be 0x555555 when channel frequency is one of these values: 37, 38, 39.
  * @retval None
  */
void HAL_RADIO_SetTxAttributes(uint8_t StateMachineNo, uint32_t NetworkID, uint32_t crc_init)
{
10045a1c:	b580      	push	{r7, lr}
10045a1e:	b084      	sub	sp, #16
10045a20:	af00      	add	r7, sp, #0
10045a22:	60b9      	str	r1, [r7, #8]
10045a24:	607a      	str	r2, [r7, #4]
10045a26:	210f      	movs	r1, #15
10045a28:	187b      	adds	r3, r7, r1
10045a2a:	1c02      	adds	r2, r0, #0
10045a2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_STATE_VALID(StateMachineNo));

  (bluedata + StateMachineNo)->ACCADDR = NetworkID;
10045a2e:	0008      	movs	r0, r1
10045a30:	183b      	adds	r3, r7, r0
10045a32:	781a      	ldrb	r2, [r3, #0]
10045a34:	0013      	movs	r3, r2
10045a36:	009b      	lsls	r3, r3, #2
10045a38:	189b      	adds	r3, r3, r2
10045a3a:	011b      	lsls	r3, r3, #4
10045a3c:	4a18      	ldr	r2, [pc, #96]	@ (10045aa0 <HAL_RADIO_SetTxAttributes+0x84>)
10045a3e:	4694      	mov	ip, r2
10045a40:	4463      	add	r3, ip
10045a42:	68ba      	ldr	r2, [r7, #8]
10045a44:	625a      	str	r2, [r3, #36]	@ 0x24
  (bluedata + StateMachineNo)->CRCINIT[0] = crc_init;
10045a46:	183b      	adds	r3, r7, r0
10045a48:	781a      	ldrb	r2, [r3, #0]
10045a4a:	0013      	movs	r3, r2
10045a4c:	009b      	lsls	r3, r3, #2
10045a4e:	189b      	adds	r3, r3, r2
10045a50:	011b      	lsls	r3, r3, #4
10045a52:	4a13      	ldr	r2, [pc, #76]	@ (10045aa0 <HAL_RADIO_SetTxAttributes+0x84>)
10045a54:	4694      	mov	ip, r2
10045a56:	4463      	add	r3, ip
10045a58:	687a      	ldr	r2, [r7, #4]
10045a5a:	b2d1      	uxtb	r1, r2
10045a5c:	2228      	movs	r2, #40	@ 0x28
10045a5e:	5499      	strb	r1, [r3, r2]
  (bluedata + StateMachineNo)->CRCINIT[1] = crc_init >> 8;
10045a60:	687b      	ldr	r3, [r7, #4]
10045a62:	0a19      	lsrs	r1, r3, #8
10045a64:	183b      	adds	r3, r7, r0
10045a66:	781a      	ldrb	r2, [r3, #0]
10045a68:	0013      	movs	r3, r2
10045a6a:	009b      	lsls	r3, r3, #2
10045a6c:	189b      	adds	r3, r3, r2
10045a6e:	011b      	lsls	r3, r3, #4
10045a70:	4a0b      	ldr	r2, [pc, #44]	@ (10045aa0 <HAL_RADIO_SetTxAttributes+0x84>)
10045a72:	4694      	mov	ip, r2
10045a74:	4463      	add	r3, ip
10045a76:	b2c9      	uxtb	r1, r1
10045a78:	2229      	movs	r2, #41	@ 0x29
10045a7a:	5499      	strb	r1, [r3, r2]
  (bluedata + StateMachineNo)->CRCINIT[2] = crc_init >> 16;
10045a7c:	687b      	ldr	r3, [r7, #4]
10045a7e:	0c19      	lsrs	r1, r3, #16
10045a80:	183b      	adds	r3, r7, r0
10045a82:	781a      	ldrb	r2, [r3, #0]
10045a84:	0013      	movs	r3, r2
10045a86:	009b      	lsls	r3, r3, #2
10045a88:	189b      	adds	r3, r3, r2
10045a8a:	011b      	lsls	r3, r3, #4
10045a8c:	4a04      	ldr	r2, [pc, #16]	@ (10045aa0 <HAL_RADIO_SetTxAttributes+0x84>)
10045a8e:	4694      	mov	ip, r2
10045a90:	4463      	add	r3, ip
10045a92:	b2c9      	uxtb	r1, r1
10045a94:	222a      	movs	r2, #42	@ 0x2a
10045a96:	5499      	strb	r1, [r3, r2]
  return;
10045a98:	46c0      	nop			@ (mov r8, r8)
}
10045a9a:	46bd      	mov	sp, r7
10045a9c:	b004      	add	sp, #16
10045a9e:	bd80      	pop	{r7, pc}
10045aa0:	200000dc 	.word	0x200000dc

10045aa4 <HAL_RADIO_SetGlobalReceiveTimeout>:
  *         and access address detection.
  * @param  ReceiveTimeout: receive window length in microseconds.
  * @retval None
  */
void HAL_RADIO_SetGlobalReceiveTimeout(uint32_t ReceiveTimeout)
{
10045aa4:	b580      	push	{r7, lr}
10045aa6:	b082      	sub	sp, #8
10045aa8:	af00      	add	r7, sp, #0
10045aaa:	6078      	str	r0, [r7, #4]
  /* Set the Rx window Timeout expressed as: 4^(RCVTIMEOUT_19_18)*RCVTIMEOUT_17_0 */
  if (ReceiveTimeout < 0x40000)
10045aac:	687a      	ldr	r2, [r7, #4]
10045aae:	2380      	movs	r3, #128	@ 0x80
10045ab0:	02db      	lsls	r3, r3, #11
10045ab2:	429a      	cmp	r2, r3
10045ab4:	d211      	bcs.n	10045ada <HAL_RADIO_SetGlobalReceiveTimeout+0x36>
  {
    BLUEGLOB->RCVTIMEOUT[0] = (ReceiveTimeout)       & 0x000000FF;
10045ab6:	4b3a      	ldr	r3, [pc, #232]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045ab8:	687a      	ldr	r2, [r7, #4]
10045aba:	b2d2      	uxtb	r2, r2
10045abc:	745a      	strb	r2, [r3, #17]
    BLUEGLOB->RCVTIMEOUT[1] = (ReceiveTimeout >> 8)  & 0x000000FF;
10045abe:	687b      	ldr	r3, [r7, #4]
10045ac0:	0a1a      	lsrs	r2, r3, #8
10045ac2:	4b37      	ldr	r3, [pc, #220]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045ac4:	b2d2      	uxtb	r2, r2
10045ac6:	749a      	strb	r2, [r3, #18]
    BLUEGLOB->RCVTIMEOUT[2] = (ReceiveTimeout >> 16) & 0x00000003;
10045ac8:	687b      	ldr	r3, [r7, #4]
10045aca:	0c1b      	lsrs	r3, r3, #16
10045acc:	b2db      	uxtb	r3, r3
10045ace:	4a34      	ldr	r2, [pc, #208]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045ad0:	2103      	movs	r1, #3
10045ad2:	400b      	ands	r3, r1
10045ad4:	b2db      	uxtb	r3, r3
10045ad6:	74d3      	strb	r3, [r2, #19]
  }
  else
  {
    /* error */
  }
}
10045ad8:	e05e      	b.n	10045b98 <HAL_RADIO_SetGlobalReceiveTimeout+0xf4>
  else if (ReceiveTimeout < 0x100000)
10045ada:	687a      	ldr	r2, [r7, #4]
10045adc:	2380      	movs	r3, #128	@ 0x80
10045ade:	035b      	lsls	r3, r3, #13
10045ae0:	429a      	cmp	r2, r3
10045ae2:	d21a      	bcs.n	10045b1a <HAL_RADIO_SetGlobalReceiveTimeout+0x76>
    BLUEGLOB->RCVTIMEOUT[0] = (ReceiveTimeout >> 2)  & 0x000000FF;
10045ae4:	687b      	ldr	r3, [r7, #4]
10045ae6:	089a      	lsrs	r2, r3, #2
10045ae8:	4b2d      	ldr	r3, [pc, #180]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045aea:	b2d2      	uxtb	r2, r2
10045aec:	745a      	strb	r2, [r3, #17]
    BLUEGLOB->RCVTIMEOUT[1] = (ReceiveTimeout >> 10) & 0x000000FF;
10045aee:	687b      	ldr	r3, [r7, #4]
10045af0:	0a9a      	lsrs	r2, r3, #10
10045af2:	4b2b      	ldr	r3, [pc, #172]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045af4:	b2d2      	uxtb	r2, r2
10045af6:	749a      	strb	r2, [r3, #18]
    BLUEGLOB->RCVTIMEOUT[2] = (ReceiveTimeout >> 18) & 0x00000003;
10045af8:	687b      	ldr	r3, [r7, #4]
10045afa:	0c9b      	lsrs	r3, r3, #18
10045afc:	b2db      	uxtb	r3, r3
10045afe:	4a28      	ldr	r2, [pc, #160]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b00:	2103      	movs	r1, #3
10045b02:	400b      	ands	r3, r1
10045b04:	b2db      	uxtb	r3, r3
10045b06:	74d3      	strb	r3, [r2, #19]
    BLUEGLOB->RCVTIMEOUT[2] |= 0x04;
10045b08:	4b25      	ldr	r3, [pc, #148]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b0a:	7cdb      	ldrb	r3, [r3, #19]
10045b0c:	b2db      	uxtb	r3, r3
10045b0e:	4a24      	ldr	r2, [pc, #144]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b10:	2104      	movs	r1, #4
10045b12:	430b      	orrs	r3, r1
10045b14:	b2db      	uxtb	r3, r3
10045b16:	74d3      	strb	r3, [r2, #19]
}
10045b18:	e03e      	b.n	10045b98 <HAL_RADIO_SetGlobalReceiveTimeout+0xf4>
  else if (ReceiveTimeout < 0x400000)
10045b1a:	687a      	ldr	r2, [r7, #4]
10045b1c:	2380      	movs	r3, #128	@ 0x80
10045b1e:	03db      	lsls	r3, r3, #15
10045b20:	429a      	cmp	r2, r3
10045b22:	d21a      	bcs.n	10045b5a <HAL_RADIO_SetGlobalReceiveTimeout+0xb6>
    BLUEGLOB->RCVTIMEOUT[0] = (ReceiveTimeout >> 4)  & 0x000000FF;
10045b24:	687b      	ldr	r3, [r7, #4]
10045b26:	091a      	lsrs	r2, r3, #4
10045b28:	4b1d      	ldr	r3, [pc, #116]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b2a:	b2d2      	uxtb	r2, r2
10045b2c:	745a      	strb	r2, [r3, #17]
    BLUEGLOB->RCVTIMEOUT[1] = (ReceiveTimeout >> 12) & 0x000000FF;
10045b2e:	687b      	ldr	r3, [r7, #4]
10045b30:	0b1a      	lsrs	r2, r3, #12
10045b32:	4b1b      	ldr	r3, [pc, #108]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b34:	b2d2      	uxtb	r2, r2
10045b36:	749a      	strb	r2, [r3, #18]
    BLUEGLOB->RCVTIMEOUT[2] = (ReceiveTimeout >> 20) & 0x00000003;
10045b38:	687b      	ldr	r3, [r7, #4]
10045b3a:	0d1b      	lsrs	r3, r3, #20
10045b3c:	b2db      	uxtb	r3, r3
10045b3e:	4a18      	ldr	r2, [pc, #96]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b40:	2103      	movs	r1, #3
10045b42:	400b      	ands	r3, r1
10045b44:	b2db      	uxtb	r3, r3
10045b46:	74d3      	strb	r3, [r2, #19]
    BLUEGLOB->RCVTIMEOUT[2] |= 0x08;
10045b48:	4b15      	ldr	r3, [pc, #84]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b4a:	7cdb      	ldrb	r3, [r3, #19]
10045b4c:	b2db      	uxtb	r3, r3
10045b4e:	4a14      	ldr	r2, [pc, #80]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b50:	2108      	movs	r1, #8
10045b52:	430b      	orrs	r3, r1
10045b54:	b2db      	uxtb	r3, r3
10045b56:	74d3      	strb	r3, [r2, #19]
}
10045b58:	e01e      	b.n	10045b98 <HAL_RADIO_SetGlobalReceiveTimeout+0xf4>
  else if (ReceiveTimeout < 0x1000000)
10045b5a:	687a      	ldr	r2, [r7, #4]
10045b5c:	2380      	movs	r3, #128	@ 0x80
10045b5e:	045b      	lsls	r3, r3, #17
10045b60:	429a      	cmp	r2, r3
10045b62:	d219      	bcs.n	10045b98 <HAL_RADIO_SetGlobalReceiveTimeout+0xf4>
    BLUEGLOB->RCVTIMEOUT[0] = (ReceiveTimeout >> 6)  & 0x000000FF ;
10045b64:	687b      	ldr	r3, [r7, #4]
10045b66:	099a      	lsrs	r2, r3, #6
10045b68:	4b0d      	ldr	r3, [pc, #52]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b6a:	b2d2      	uxtb	r2, r2
10045b6c:	745a      	strb	r2, [r3, #17]
    BLUEGLOB->RCVTIMEOUT[1] = (ReceiveTimeout >> 14) & 0x000000FF ;
10045b6e:	687b      	ldr	r3, [r7, #4]
10045b70:	0b9a      	lsrs	r2, r3, #14
10045b72:	4b0b      	ldr	r3, [pc, #44]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b74:	b2d2      	uxtb	r2, r2
10045b76:	749a      	strb	r2, [r3, #18]
    BLUEGLOB->RCVTIMEOUT[2] = (ReceiveTimeout >> 22) & 0x00000003 ;
10045b78:	687b      	ldr	r3, [r7, #4]
10045b7a:	0d9b      	lsrs	r3, r3, #22
10045b7c:	b2db      	uxtb	r3, r3
10045b7e:	4a08      	ldr	r2, [pc, #32]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b80:	2103      	movs	r1, #3
10045b82:	400b      	ands	r3, r1
10045b84:	b2db      	uxtb	r3, r3
10045b86:	74d3      	strb	r3, [r2, #19]
    BLUEGLOB->RCVTIMEOUT[2] |= 0x0C;
10045b88:	4b05      	ldr	r3, [pc, #20]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b8a:	7cdb      	ldrb	r3, [r3, #19]
10045b8c:	b2db      	uxtb	r3, r3
10045b8e:	4a04      	ldr	r2, [pc, #16]	@ (10045ba0 <HAL_RADIO_SetGlobalReceiveTimeout+0xfc>)
10045b90:	210c      	movs	r1, #12
10045b92:	430b      	orrs	r3, r1
10045b94:	b2db      	uxtb	r3, r3
10045b96:	74d3      	strb	r3, [r2, #19]
}
10045b98:	46c0      	nop			@ (mov r8, r8)
10045b9a:	46bd      	mov	sp, r7
10045b9c:	b002      	add	sp, #8
10045b9e:	bd80      	pop	{r7, pc}
10045ba0:	200000c0 	.word	0x200000c0

10045ba4 <HAL_RADIO_SetReservedArea>:
  *         is executed via either the API mechanism, or the next mechanism.
  * @param  p: pointer to action packet.
  * @retval None
  */
void HAL_RADIO_SetReservedArea(ActionPacket *p)
{
10045ba4:	b580      	push	{r7, lr}
10045ba6:	b084      	sub	sp, #16
10045ba8:	af00      	add	r7, sp, #0
10045baa:	6078      	str	r0, [r7, #4]
  uint32_t relTimeout;
  uint32_t cnt;

  /*Init to 0 the TxRxPack*/
  for (cnt = 0; cnt < sizeof(p->trans_packet); cnt++)
10045bac:	2300      	movs	r3, #0
10045bae:	60fb      	str	r3, [r7, #12]
10045bb0:	e009      	b.n	10045bc6 <HAL_RADIO_SetReservedArea+0x22>
  {
    ((uint8_t *)(&(p->trans_packet)))[cnt] = 0;
10045bb2:	687b      	ldr	r3, [r7, #4]
10045bb4:	3318      	adds	r3, #24
10045bb6:	001a      	movs	r2, r3
10045bb8:	68fb      	ldr	r3, [r7, #12]
10045bba:	18d3      	adds	r3, r2, r3
10045bbc:	2200      	movs	r2, #0
10045bbe:	701a      	strb	r2, [r3, #0]
  for (cnt = 0; cnt < sizeof(p->trans_packet); cnt++)
10045bc0:	68fb      	ldr	r3, [r7, #12]
10045bc2:	3301      	adds	r3, #1
10045bc4:	60fb      	str	r3, [r7, #12]
10045bc6:	68fb      	ldr	r3, [r7, #12]
10045bc8:	2b13      	cmp	r3, #19
10045bca:	d9f2      	bls.n	10045bb2 <HAL_RADIO_SetReservedArea+0xe>
  }

  /*Set the TxRxPack for the next transaction. The list cannot be empty.
  At least,it can be composed by one only packet that points to itself*/
  p->trans_packet.NEXTPTR = BLUE_STRUCT_PTR_CAST(&(p->trans_packet));
10045bcc:	687b      	ldr	r3, [r7, #4]
10045bce:	3318      	adds	r3, #24
10045bd0:	001a      	movs	r2, r3
10045bd2:	687b      	ldr	r3, [r7, #4]
10045bd4:	619a      	str	r2, [r3, #24]

  /* Set the buffer that contains the values to send or that stores
  the data received */
  p->trans_packet.DATAPTR = BLUE_DATA_PTR_CAST(p->data);
10045bd6:	687b      	ldr	r3, [r7, #4]
10045bd8:	689b      	ldr	r3, [r3, #8]
10045bda:	001a      	movs	r2, r3
10045bdc:	687b      	ldr	r3, [r7, #4]
10045bde:	621a      	str	r2, [r3, #32]

  /* Compensate the radio setup time from the back2back time */
  relTimeout = globalParameters.back2backTime - 70;
10045be0:	4b46      	ldr	r3, [pc, #280]	@ (10045cfc <HAL_RADIO_SetReservedArea+0x158>)
10045be2:	681b      	ldr	r3, [r3, #0]
10045be4:	3b46      	subs	r3, #70	@ 0x46
10045be6:	60bb      	str	r3, [r7, #8]

  /*Check if there is some action to perform next*/
//  if (p->next_false || p->next_true){ /* Host timer workaround */
  /* Set the Timeout for the Timer2 */
  p->trans_packet.TIMER2[0] = relTimeout & 0xFF;
10045be8:	68bb      	ldr	r3, [r7, #8]
10045bea:	b2d9      	uxtb	r1, r3
10045bec:	687b      	ldr	r3, [r7, #4]
10045bee:	2224      	movs	r2, #36	@ 0x24
10045bf0:	5499      	strb	r1, [r3, r2]
  p->trans_packet.TIMER2[1] = (relTimeout >> 8) & 0xFF;
10045bf2:	68bb      	ldr	r3, [r7, #8]
10045bf4:	0a1b      	lsrs	r3, r3, #8
10045bf6:	b2d9      	uxtb	r1, r3
10045bf8:	687b      	ldr	r3, [r7, #4]
10045bfa:	2225      	movs	r2, #37	@ 0x25
10045bfc:	5499      	strb	r1, [r3, r2]
  p->trans_packet.BYTE14 = (relTimeout >> 16) & TXRXPACK_BYTE14_TIMER2_19_16_Msk;
10045bfe:	68bb      	ldr	r3, [r7, #8]
10045c00:	0c1b      	lsrs	r3, r3, #16
10045c02:	b2db      	uxtb	r3, r3
10045c04:	220f      	movs	r2, #15
10045c06:	4013      	ands	r3, r2
10045c08:	b2d9      	uxtb	r1, r3
10045c0a:	687b      	ldr	r3, [r7, #4]
10045c0c:	2226      	movs	r2, #38	@ 0x26
10045c0e:	5499      	strb	r1, [r3, r2]
  /*Enable relative timer*/
  p->trans_packet.BYTE14 |= TXRXPACK_BYTE14_TIMER2EN_Msk;
10045c10:	687b      	ldr	r3, [r7, #4]
10045c12:	2226      	movs	r2, #38	@ 0x26
10045c14:	5c9b      	ldrb	r3, [r3, r2]
10045c16:	b2db      	uxtb	r3, r3
10045c18:	2210      	movs	r2, #16
10045c1a:	4313      	orrs	r3, r2
10045c1c:	b2d9      	uxtb	r1, r3
10045c1e:	687b      	ldr	r3, [r7, #4]
10045c20:	2226      	movs	r2, #38	@ 0x26
10045c22:	5499      	strb	r1, [r3, r2]
//  }

  /* TrigDone or TrigReceive */
  if ((p->ActionTag & TIMESTAMP_POSITION) == 0)
10045c24:	687b      	ldr	r3, [r7, #4]
10045c26:	785b      	ldrb	r3, [r3, #1]
10045c28:	001a      	movs	r2, r3
10045c2a:	2340      	movs	r3, #64	@ 0x40
10045c2c:	4013      	ands	r3, r2
10045c2e:	d10b      	bne.n	10045c48 <HAL_RADIO_SetReservedArea+0xa4>
  {
    p->trans_packet.BYTE14 |= TIMESTAMP_POSITION_LASTBIT;
10045c30:	687b      	ldr	r3, [r7, #4]
10045c32:	2226      	movs	r2, #38	@ 0x26
10045c34:	5c9b      	ldrb	r3, [r3, r2]
10045c36:	b2db      	uxtb	r3, r3
10045c38:	2280      	movs	r2, #128	@ 0x80
10045c3a:	4252      	negs	r2, r2
10045c3c:	4313      	orrs	r3, r2
10045c3e:	b2d9      	uxtb	r1, r3
10045c40:	687b      	ldr	r3, [r7, #4]
10045c42:	2226      	movs	r2, #38	@ 0x26
10045c44:	5499      	strb	r1, [r3, r2]
10045c46:	e009      	b.n	10045c5c <HAL_RADIO_SetReservedArea+0xb8>
  }
  else
  {
    p->trans_packet.BYTE14 |= TIMESTAMP_POSITION_ACCESSADDRESS;
10045c48:	687b      	ldr	r3, [r7, #4]
10045c4a:	2226      	movs	r2, #38	@ 0x26
10045c4c:	5c9b      	ldrb	r3, [r3, r2]
10045c4e:	b2db      	uxtb	r3, r3
10045c50:	2240      	movs	r2, #64	@ 0x40
10045c52:	4313      	orrs	r3, r2
10045c54:	b2d9      	uxtb	r1, r3
10045c56:	687b      	ldr	r3, [r7, #4]
10045c58:	2226      	movs	r2, #38	@ 0x26
10045c5a:	5499      	strb	r1, [r3, r2]
  }

  p->trans_packet.BYTE4 |= TXRXPACK_BYTE4_KEEPSEMAREQ_Msk | \
10045c5c:	687b      	ldr	r3, [r7, #4]
10045c5e:	7f1b      	ldrb	r3, [r3, #28]
10045c60:	b2db      	uxtb	r3, r3
10045c62:	b25a      	sxtb	r2, r3
                           (p->ActionTag & INC_CHAN) | \
10045c64:	687b      	ldr	r3, [r7, #4]
10045c66:	785b      	ldrb	r3, [r3, #1]
10045c68:	b25b      	sxtb	r3, r3
10045c6a:	217f      	movs	r1, #127	@ 0x7f
10045c6c:	438b      	bics	r3, r1
10045c6e:	b25b      	sxtb	r3, r3
  p->trans_packet.BYTE4 |= TXRXPACK_BYTE4_KEEPSEMAREQ_Msk | \
10045c70:	2104      	movs	r1, #4
10045c72:	430b      	orrs	r3, r1
10045c74:	b259      	sxtb	r1, r3
                           (p->ActionTag & PLL_TRIG);
10045c76:	687b      	ldr	r3, [r7, #4]
10045c78:	785b      	ldrb	r3, [r3, #1]
10045c7a:	b25b      	sxtb	r3, r3
10045c7c:	2001      	movs	r0, #1
10045c7e:	4003      	ands	r3, r0
10045c80:	b25b      	sxtb	r3, r3
                           (p->ActionTag & INC_CHAN) | \
10045c82:	430b      	orrs	r3, r1
10045c84:	b25b      	sxtb	r3, r3
  p->trans_packet.BYTE4 |= TXRXPACK_BYTE4_KEEPSEMAREQ_Msk | \
10045c86:	4313      	orrs	r3, r2
10045c88:	b25b      	sxtb	r3, r3
10045c8a:	b2da      	uxtb	r2, r3
10045c8c:	687b      	ldr	r3, [r7, #4]
10045c8e:	771a      	strb	r2, [r3, #28]

  p->trans_packet.BYTE5 |= (p->ActionTag & WHITENING_DISABLE) | \
10045c90:	687b      	ldr	r3, [r7, #4]
10045c92:	7f5b      	ldrb	r3, [r3, #29]
10045c94:	b2da      	uxtb	r2, r3
10045c96:	687b      	ldr	r3, [r7, #4]
10045c98:	785b      	ldrb	r3, [r3, #1]
10045c9a:	2110      	movs	r1, #16
10045c9c:	400b      	ands	r3, r1
10045c9e:	b2db      	uxtb	r3, r3
10045ca0:	4313      	orrs	r3, r2
10045ca2:	b2db      	uxtb	r3, r3
10045ca4:	2206      	movs	r2, #6
10045ca6:	4313      	orrs	r3, r2
10045ca8:	b2da      	uxtb	r2, r3
10045caa:	687b      	ldr	r3, [r7, #4]
10045cac:	775a      	strb	r2, [r3, #29]
                           TXRXPACK_BYTE5_TXDATAREADY_Msk | \
                           TXRXPACK_BYTE5_ALLTABLEREADY_Msk;

  /* Enable all interrupts */
  p->trans_packet.BYTE15 = TXRXPACK_BYTE15_INT_EN_Msk;
10045cae:	687b      	ldr	r3, [r7, #4]
10045cb0:	2227      	movs	r2, #39	@ 0x27
10045cb2:	21ff      	movs	r1, #255	@ 0xff
10045cb4:	5499      	strb	r1, [r3, r2]

  /* By Default the next action is considered as next_true */
  if ((p->next_true->ActionTag & TXRX) != 0)
10045cb6:	687b      	ldr	r3, [r7, #4]
10045cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10045cba:	785b      	ldrb	r3, [r3, #1]
10045cbc:	001a      	movs	r2, r3
10045cbe:	2302      	movs	r3, #2
10045cc0:	4013      	ands	r3, r2
10045cc2:	d007      	beq.n	10045cd4 <HAL_RADIO_SetReservedArea+0x130>
  {
    /* Set the type of the next activity */
    p->trans_packet.BYTE5 |= TXRXPACK_BYTE5_NEXTTXMODE_Msk;
10045cc4:	687b      	ldr	r3, [r7, #4]
10045cc6:	7f5b      	ldrb	r3, [r3, #29]
10045cc8:	b2db      	uxtb	r3, r3
10045cca:	2201      	movs	r2, #1
10045ccc:	4313      	orrs	r3, r2
10045cce:	b2da      	uxtb	r2, r3
10045cd0:	687b      	ldr	r3, [r7, #4]
10045cd2:	775a      	strb	r2, [r3, #29]
  }

  p->trans_config = 0; // Rx
10045cd4:	687b      	ldr	r3, [r7, #4]
10045cd6:	223c      	movs	r2, #60	@ 0x3c
10045cd8:	2100      	movs	r1, #0
10045cda:	5499      	strb	r1, [r3, r2]
  if ((p->ActionTag & TXRX) != 0)
10045cdc:	687b      	ldr	r3, [r7, #4]
10045cde:	785b      	ldrb	r3, [r3, #1]
10045ce0:	001a      	movs	r2, r3
10045ce2:	2302      	movs	r3, #2
10045ce4:	4013      	ands	r3, r2
10045ce6:	d004      	beq.n	10045cf2 <HAL_RADIO_SetReservedArea+0x14e>
  {
    p->trans_config = STATEMACH_BYTE0_TXMODE_Msk; // Tx
10045ce8:	687b      	ldr	r3, [r7, #4]
10045cea:	223c      	movs	r2, #60	@ 0x3c
10045cec:	2180      	movs	r1, #128	@ 0x80
10045cee:	5499      	strb	r1, [r3, r2]
  }
  return ;
10045cf0:	46c0      	nop			@ (mov r8, r8)
10045cf2:	46c0      	nop			@ (mov r8, r8)
}
10045cf4:	46bd      	mov	sp, r7
10045cf6:	b004      	add	sp, #16
10045cf8:	bd80      	pop	{r7, pc}
10045cfa:	46c0      	nop			@ (mov r8, r8)
10045cfc:	200004d8 	.word	0x200004d8

10045d00 <HAL_RADIO_MakeActionPacketPending>:
  * @retval uint8_t with following values:
  *          - 0x00 : Success.
  *          - 0xC4 : Radio is busy, action packet has not been executed.
  */
uint8_t HAL_RADIO_MakeActionPacketPending(ActionPacket *p)
{
10045d00:	b5b0      	push	{r4, r5, r7, lr}
10045d02:	b086      	sub	sp, #24
10045d04:	af00      	add	r7, sp, #0
10045d06:	6078      	str	r0, [r7, #4]
  uint8_t returnValue = SUCCESS_0;
10045d08:	2517      	movs	r5, #23
10045d0a:	197b      	adds	r3, r7, r5
10045d0c:	2200      	movs	r2, #0
10045d0e:	701a      	strb	r2, [r3, #0]
  uint32_t time;
  uint32_t dummyTime;
  if (HAL_RADIO_GetStatus(&dummyTime) == BLUE_IDLE_0)
10045d10:	2308      	movs	r3, #8
10045d12:	18fb      	adds	r3, r7, r3
10045d14:	0018      	movs	r0, r3
10045d16:	f000 f8b9 	bl	10045e8c <HAL_RADIO_GetStatus>
10045d1a:	1e03      	subs	r3, r0, #0
10045d1c:	d000      	beq.n	10045d20 <HAL_RADIO_MakeActionPacketPending+0x20>
10045d1e:	e0a3      	b.n	10045e68 <HAL_RADIO_MakeActionPacketPending+0x168>
  {
    uint8_t  statemachineNo;
    BlueTransStruct *p1 ;

    /* timer1/2 off */
    LL_RADIO_TIMER_DisableTimer1(BLUE);
10045d20:	23c0      	movs	r3, #192	@ 0xc0
10045d22:	05db      	lsls	r3, r3, #23
10045d24:	0018      	movs	r0, r3
10045d26:	f7ff f8bf 	bl	10044ea8 <LL_RADIO_TIMER_DisableTimer1>
    LL_RADIO_TIMER_DisableTimer2(BLUE);
10045d2a:	23c0      	movs	r3, #192	@ 0xc0
10045d2c:	05db      	lsls	r3, r3, #23
10045d2e:	0018      	movs	r0, r3
10045d30:	f7ff f8c9 	bl	10044ec6 <LL_RADIO_TIMER_DisableTimer2>

    statemachineNo = 0x7F & p->StateMachineNo;
10045d34:	687b      	ldr	r3, [r7, #4]
10045d36:	781a      	ldrb	r2, [r3, #0]
10045d38:	2016      	movs	r0, #22
10045d3a:	183b      	adds	r3, r7, r0
10045d3c:	217f      	movs	r1, #127	@ 0x7f
10045d3e:	400a      	ands	r2, r1
10045d40:	701a      	strb	r2, [r3, #0]

    BLUEGLOB->BYTE4 = (p->StateMachineNo | GLOBAL_BYTE4_ACTIVE_Msk);
10045d42:	687b      	ldr	r3, [r7, #4]
10045d44:	781b      	ldrb	r3, [r3, #0]
10045d46:	494e      	ldr	r1, [pc, #312]	@ (10045e80 <HAL_RADIO_MakeActionPacketPending+0x180>)
10045d48:	2280      	movs	r2, #128	@ 0x80
10045d4a:	4252      	negs	r2, r2
10045d4c:	4313      	orrs	r3, r2
10045d4e:	b2db      	uxtb	r3, r3
10045d50:	710b      	strb	r3, [r1, #4]

    p1 = &p->trans_packet;
10045d52:	687b      	ldr	r3, [r7, #4]
10045d54:	3318      	adds	r3, #24
10045d56:	613b      	str	r3, [r7, #16]
    (bluedata + statemachineNo)->RCVPOINT = BLUE_STRUCT_PTR_CAST(p1);
10045d58:	183b      	adds	r3, r7, r0
10045d5a:	781a      	ldrb	r2, [r3, #0]
10045d5c:	0013      	movs	r3, r2
10045d5e:	009b      	lsls	r3, r3, #2
10045d60:	189b      	adds	r3, r3, r2
10045d62:	011b      	lsls	r3, r3, #4
10045d64:	4a47      	ldr	r2, [pc, #284]	@ (10045e84 <HAL_RADIO_MakeActionPacketPending+0x184>)
10045d66:	4694      	mov	ip, r2
10045d68:	4463      	add	r3, ip
10045d6a:	693a      	ldr	r2, [r7, #16]
10045d6c:	609a      	str	r2, [r3, #8]
    (bluedata + statemachineNo)->TXPOINT = BLUE_STRUCT_PTR_CAST(p1);
10045d6e:	183b      	adds	r3, r7, r0
10045d70:	781a      	ldrb	r2, [r3, #0]
10045d72:	0013      	movs	r3, r2
10045d74:	009b      	lsls	r3, r3, #2
10045d76:	189b      	adds	r3, r3, r2
10045d78:	011b      	lsls	r3, r3, #4
10045d7a:	4a42      	ldr	r2, [pc, #264]	@ (10045e84 <HAL_RADIO_MakeActionPacketPending+0x184>)
10045d7c:	4694      	mov	ip, r2
10045d7e:	4463      	add	r3, ip
10045d80:	693a      	ldr	r2, [r7, #16]
10045d82:	605a      	str	r2, [r3, #4]
    (bluedata + statemachineNo)->MAXRECEIVEDLENGTH = p->MaxReceiveLength;
10045d84:	183b      	adds	r3, r7, r0
10045d86:	781a      	ldrb	r2, [r3, #0]
10045d88:	0013      	movs	r3, r2
10045d8a:	009b      	lsls	r3, r3, #2
10045d8c:	189b      	adds	r3, r3, r2
10045d8e:	011b      	lsls	r3, r3, #4
10045d90:	4a3c      	ldr	r2, [pc, #240]	@ (10045e84 <HAL_RADIO_MakeActionPacketPending+0x184>)
10045d92:	4694      	mov	ip, r2
10045d94:	4463      	add	r3, ip
10045d96:	687a      	ldr	r2, [r7, #4]
10045d98:	7891      	ldrb	r1, [r2, #2]
10045d9a:	222b      	movs	r2, #43	@ 0x2b
10045d9c:	5499      	strb	r1, [r3, r2]

#if defined (STM32WB05) || defined(STM32WB09 )
    (bluedata + statemachineNo)->BYTE3 |= 1 << 3;
#endif

    globalParameters.current_action_packet = p;
10045d9e:	4b3a      	ldr	r3, [pc, #232]	@ (10045e88 <HAL_RADIO_MakeActionPacketPending+0x188>)
10045da0:	687a      	ldr	r2, [r7, #4]
10045da2:	609a      	str	r2, [r3, #8]

    MODIFY_REG((bluedata + statemachineNo)->BYTE0, STATEMACH_BYTE0_TXMODE_Msk,
10045da4:	183b      	adds	r3, r7, r0
10045da6:	781a      	ldrb	r2, [r3, #0]
10045da8:	0013      	movs	r3, r2
10045daa:	009b      	lsls	r3, r3, #2
10045dac:	189b      	adds	r3, r3, r2
10045dae:	011b      	lsls	r3, r3, #4
10045db0:	4a34      	ldr	r2, [pc, #208]	@ (10045e84 <HAL_RADIO_MakeActionPacketPending+0x184>)
10045db2:	4694      	mov	ip, r2
10045db4:	4463      	add	r3, ip
10045db6:	781b      	ldrb	r3, [r3, #0]
10045db8:	b2db      	uxtb	r3, r3
10045dba:	b25b      	sxtb	r3, r3
10045dbc:	227f      	movs	r2, #127	@ 0x7f
10045dbe:	4013      	ands	r3, r2
10045dc0:	b25a      	sxtb	r2, r3
10045dc2:	687b      	ldr	r3, [r7, #4]
10045dc4:	213c      	movs	r1, #60	@ 0x3c
10045dc6:	5c5b      	ldrb	r3, [r3, r1]
10045dc8:	b25b      	sxtb	r3, r3
10045dca:	4313      	orrs	r3, r2
10045dcc:	b259      	sxtb	r1, r3
10045dce:	183b      	adds	r3, r7, r0
10045dd0:	781a      	ldrb	r2, [r3, #0]
10045dd2:	0013      	movs	r3, r2
10045dd4:	009b      	lsls	r3, r3, #2
10045dd6:	189b      	adds	r3, r3, r2
10045dd8:	011b      	lsls	r3, r3, #4
10045dda:	4a2a      	ldr	r2, [pc, #168]	@ (10045e84 <HAL_RADIO_MakeActionPacketPending+0x184>)
10045ddc:	4694      	mov	ip, r2
10045dde:	4463      	add	r3, ip
10045de0:	b2ca      	uxtb	r2, r1
10045de2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
10045de4:	b672      	cpsid	i
}
10045de6:	46c0      	nop			@ (mov r8, r8)
               p->trans_config); /* Transmission or reception */

    /* program timer at next->wakeuptime */
    MASK_INTERRUPTS();
    if ((p->ActionTag & RELATIVE) != 0)
10045de8:	687b      	ldr	r3, [r7, #4]
10045dea:	785b      	ldrb	r3, [r3, #1]
10045dec:	001a      	movs	r2, r3
10045dee:	2320      	movs	r3, #32
10045df0:	4013      	ands	r3, r2
10045df2:	d021      	beq.n	10045e38 <HAL_RADIO_MakeActionPacketPending+0x138>
    {
      time = HAL_RADIO_TIMER_GetCurrentSysTime() + HAL_RADIO_TIMER_UsToSystime(p->WakeupTime);
10045df4:	f000 ff42 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
10045df8:	0002      	movs	r2, r0
10045dfa:	000b      	movs	r3, r1
10045dfc:	0014      	movs	r4, r2
10045dfe:	687b      	ldr	r3, [r7, #4]
10045e00:	685b      	ldr	r3, [r3, #4]
10045e02:	0018      	movs	r0, r3
10045e04:	f000 ff16 	bl	10046c34 <HAL_RADIO_TIMER_UsToSystime>
10045e08:	0003      	movs	r3, r0
10045e0a:	18e3      	adds	r3, r4, r3
10045e0c:	60fb      	str	r3, [r7, #12]
      returnValue = HAL_RADIO_TIMER_SetRadioTimerValue(time, (p->trans_config == STATEMACH_BYTE0_TXMODE_Msk), (p->ActionTag & PLL_TRIG));
10045e0e:	687b      	ldr	r3, [r7, #4]
10045e10:	223c      	movs	r2, #60	@ 0x3c
10045e12:	5c9b      	ldrb	r3, [r3, r2]
10045e14:	3b80      	subs	r3, #128	@ 0x80
10045e16:	425a      	negs	r2, r3
10045e18:	4153      	adcs	r3, r2
10045e1a:	b2db      	uxtb	r3, r3
10045e1c:	0019      	movs	r1, r3
10045e1e:	687b      	ldr	r3, [r7, #4]
10045e20:	785b      	ldrb	r3, [r3, #1]
10045e22:	2201      	movs	r2, #1
10045e24:	4013      	ands	r3, r2
10045e26:	b2da      	uxtb	r2, r3
10045e28:	68fb      	ldr	r3, [r7, #12]
10045e2a:	0018      	movs	r0, r3
10045e2c:	f000 fe0e 	bl	10046a4c <HAL_RADIO_TIMER_SetRadioTimerValue>
10045e30:	0002      	movs	r2, r0
10045e32:	197b      	adds	r3, r7, r5
10045e34:	701a      	strb	r2, [r3, #0]
10045e36:	e015      	b.n	10045e64 <HAL_RADIO_MakeActionPacketPending+0x164>
    }
    else /*absolute time*/
    {
      returnValue = HAL_RADIO_TIMER_SetRadioTimerValue(p->WakeupTime, (p->trans_config == STATEMACH_BYTE0_TXMODE_Msk), (p->ActionTag & PLL_TRIG));
10045e38:	687b      	ldr	r3, [r7, #4]
10045e3a:	6858      	ldr	r0, [r3, #4]
10045e3c:	687b      	ldr	r3, [r7, #4]
10045e3e:	223c      	movs	r2, #60	@ 0x3c
10045e40:	5c9b      	ldrb	r3, [r3, r2]
10045e42:	3b80      	subs	r3, #128	@ 0x80
10045e44:	425a      	negs	r2, r3
10045e46:	4153      	adcs	r3, r2
10045e48:	b2db      	uxtb	r3, r3
10045e4a:	0019      	movs	r1, r3
10045e4c:	687b      	ldr	r3, [r7, #4]
10045e4e:	785b      	ldrb	r3, [r3, #1]
10045e50:	2201      	movs	r2, #1
10045e52:	4013      	ands	r3, r2
10045e54:	b2db      	uxtb	r3, r3
10045e56:	001a      	movs	r2, r3
10045e58:	f000 fdf8 	bl	10046a4c <HAL_RADIO_TIMER_SetRadioTimerValue>
10045e5c:	0002      	movs	r2, r0
10045e5e:	2317      	movs	r3, #23
10045e60:	18fb      	adds	r3, r7, r3
10045e62:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
10045e64:	b662      	cpsie	i
}
10045e66:	e003      	b.n	10045e70 <HAL_RADIO_MakeActionPacketPending+0x170>

    UNMASK_INTERRUPTS();
  }
  else
  {
    returnValue = RADIO_BUSY_C4;
10045e68:	2317      	movs	r3, #23
10045e6a:	18fb      	adds	r3, r7, r3
10045e6c:	22c4      	movs	r2, #196	@ 0xc4
10045e6e:	701a      	strb	r2, [r3, #0]
  }
  return returnValue;
10045e70:	2317      	movs	r3, #23
10045e72:	18fb      	adds	r3, r7, r3
10045e74:	781b      	ldrb	r3, [r3, #0]
}
10045e76:	0018      	movs	r0, r3
10045e78:	46bd      	mov	sp, r7
10045e7a:	b006      	add	sp, #24
10045e7c:	bdb0      	pop	{r4, r5, r7, pc}
10045e7e:	46c0      	nop			@ (mov r8, r8)
10045e80:	200000c0 	.word	0x200000c0
10045e84:	200000dc 	.word	0x200000dc
10045e88:	200004d8 	.word	0x200004d8

10045e8c <HAL_RADIO_GetStatus>:
  * @param  time: where to store the last value programmed.
  * @retval 0 if the radio controller is IDLE or no timer has been programmed
  * @retval 1 if the radio is ACTIVE and a radio timer has been programmed
  */
uint8_t HAL_RADIO_GetStatus(uint32_t *time)
{
10045e8c:	b590      	push	{r4, r7, lr}
10045e8e:	b085      	sub	sp, #20
10045e90:	af00      	add	r7, sp, #0
10045e92:	6078      	str	r0, [r7, #4]
  uint8_t retValue = BLUE_IDLE_0;
10045e94:	210f      	movs	r1, #15
10045e96:	187b      	adds	r3, r7, r1
10045e98:	2200      	movs	r2, #0
10045e9a:	701a      	strb	r2, [r3, #0]
  if ((BLUEGLOB->BYTE4 & GLOBAL_BYTE4_ACTIVE_Msk) != 0)
10045e9c:	4b09      	ldr	r3, [pc, #36]	@ (10045ec4 <HAL_RADIO_GetStatus+0x38>)
10045e9e:	791b      	ldrb	r3, [r3, #4]
10045ea0:	b2db      	uxtb	r3, r3
10045ea2:	b25b      	sxtb	r3, r3
10045ea4:	2b00      	cmp	r3, #0
10045ea6:	da06      	bge.n	10045eb6 <HAL_RADIO_GetStatus+0x2a>
  {
    retValue = HAL_RADIO_TIMER_GetRadioTimerValue(time);
10045ea8:	187c      	adds	r4, r7, r1
10045eaa:	687b      	ldr	r3, [r7, #4]
10045eac:	0018      	movs	r0, r3
10045eae:	f000 fe93 	bl	10046bd8 <HAL_RADIO_TIMER_GetRadioTimerValue>
10045eb2:	0003      	movs	r3, r0
10045eb4:	7023      	strb	r3, [r4, #0]
  }
  return retValue;
10045eb6:	230f      	movs	r3, #15
10045eb8:	18fb      	adds	r3, r7, r3
10045eba:	781b      	ldrb	r3, [r3, #0]
}
10045ebc:	0018      	movs	r0, r3
10045ebe:	46bd      	mov	sp, r7
10045ec0:	b005      	add	sp, #20
10045ec2:	bd90      	pop	{r4, r7, pc}
10045ec4:	200000c0 	.word	0x200000c0

10045ec8 <HAL_RADIO_SetTxPower>:
  * @param  PowerLevel: power level which should set to this value.
  *         See the documentation inside the datasheet.
  * @retval None
  */
void HAL_RADIO_SetTxPower(uint8_t PowerLevel)
{
10045ec8:	b580      	push	{r7, lr}
10045eca:	b084      	sub	sp, #16
10045ecc:	af00      	add	r7, sp, #0
10045ece:	0002      	movs	r2, r0
10045ed0:	1dfb      	adds	r3, r7, #7
10045ed2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_POWERLEVEL_VALID(PowerLevel));

  for (uint8_t n = 0; n < STATEMACHINE_COUNT ; n++)
10045ed4:	230f      	movs	r3, #15
10045ed6:	18fb      	adds	r3, r7, r3
10045ed8:	2200      	movs	r2, #0
10045eda:	701a      	strb	r2, [r3, #0]
10045edc:	e012      	b.n	10045f04 <HAL_RADIO_SetTxPower+0x3c>
  {
    (bluedata + n)->PAPOWER = PowerLevel;
10045ede:	200f      	movs	r0, #15
10045ee0:	183b      	adds	r3, r7, r0
10045ee2:	781a      	ldrb	r2, [r3, #0]
10045ee4:	0013      	movs	r3, r2
10045ee6:	009b      	lsls	r3, r3, #2
10045ee8:	189b      	adds	r3, r3, r2
10045eea:	011b      	lsls	r3, r3, #4
10045eec:	4a0a      	ldr	r2, [pc, #40]	@ (10045f18 <HAL_RADIO_SetTxPower+0x50>)
10045eee:	4694      	mov	ip, r2
10045ef0:	4463      	add	r3, ip
10045ef2:	1dfa      	adds	r2, r7, #7
10045ef4:	212c      	movs	r1, #44	@ 0x2c
10045ef6:	7812      	ldrb	r2, [r2, #0]
10045ef8:	545a      	strb	r2, [r3, r1]
  for (uint8_t n = 0; n < STATEMACHINE_COUNT ; n++)
10045efa:	183b      	adds	r3, r7, r0
10045efc:	781a      	ldrb	r2, [r3, #0]
10045efe:	183b      	adds	r3, r7, r0
10045f00:	3201      	adds	r2, #1
10045f02:	701a      	strb	r2, [r3, #0]
10045f04:	230f      	movs	r3, #15
10045f06:	18fb      	adds	r3, r7, r3
10045f08:	781b      	ldrb	r3, [r3, #0]
10045f0a:	2b01      	cmp	r3, #1
10045f0c:	d9e7      	bls.n	10045ede <HAL_RADIO_SetTxPower+0x16>
  }
  return;
10045f0e:	46c0      	nop			@ (mov r8, r8)
}
10045f10:	46bd      	mov	sp, r7
10045f12:	b004      	add	sp, #16
10045f14:	bd80      	pop	{r7, pc}
10045f16:	46c0      	nop			@ (mov r8, r8)
10045f18:	200000dc 	.word	0x200000dc

10045f1c <HAL_RADIO_SetNetworkID>:
  * @retval uint8_t: return value
  *           - 0x00 : Success.
  *           - 0xC0 : Invalid parameter.
  */
uint8_t HAL_RADIO_SetNetworkID(uint32_t ID)
{
10045f1c:	b580      	push	{r7, lr}
10045f1e:	b082      	sub	sp, #8
10045f20:	af00      	add	r7, sp, #0
10045f22:	6078      	str	r0, [r7, #4]
  networkID = ID;
10045f24:	4b03      	ldr	r3, [pc, #12]	@ (10045f34 <HAL_RADIO_SetNetworkID+0x18>)
10045f26:	687a      	ldr	r2, [r7, #4]
10045f28:	601a      	str	r2, [r3, #0]
  return 0;
10045f2a:	2300      	movs	r3, #0
}
10045f2c:	0018      	movs	r0, r3
10045f2e:	46bd      	mov	sp, r7
10045f30:	b002      	add	sp, #8
10045f32:	bd80      	pop	{r7, pc}
10045f34:	200006a4 	.word	0x200006a4

10045f38 <HAL_RADIO_ReceivePacketWithAck>:
  */
uint8_t HAL_RADIO_ReceivePacketWithAck(uint8_t channel, uint32_t wakeup_time, uint8_t *rxBuffer, uint8_t *txBuffer,
                                       uint32_t receive_timeout,
                                       uint8_t receive_length,
                                       uint8_t (*Callback)(ActionPacket *, ActionPacket *))
{
10045f38:	b5f0      	push	{r4, r5, r6, r7, lr}
10045f3a:	b08b      	sub	sp, #44	@ 0x2c
10045f3c:	af00      	add	r7, sp, #0
10045f3e:	60b9      	str	r1, [r7, #8]
10045f40:	607a      	str	r2, [r7, #4]
10045f42:	603b      	str	r3, [r7, #0]
10045f44:	250f      	movs	r5, #15
10045f46:	197b      	adds	r3, r7, r5
10045f48:	1c02      	adds	r2, r0, #0
10045f4a:	701a      	strb	r2, [r3, #0]
  uint8_t returnValue = SUCCESS_0;
10045f4c:	2627      	movs	r6, #39	@ 0x27
10045f4e:	19bb      	adds	r3, r7, r6
10045f50:	2200      	movs	r2, #0
10045f52:	701a      	strb	r2, [r3, #0]
  uint32_t dummy;
  uint32_t time;

  time = (uint32_t)HAL_RADIO_TIMER_GetCurrentSysTime() + HAL_RADIO_TIMER_UsToSystime(wakeup_time);
10045f54:	f000 fe92 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
10045f58:	0002      	movs	r2, r0
10045f5a:	000b      	movs	r3, r1
10045f5c:	0014      	movs	r4, r2
10045f5e:	68bb      	ldr	r3, [r7, #8]
10045f60:	0018      	movs	r0, r3
10045f62:	f000 fe67 	bl	10046c34 <HAL_RADIO_TIMER_UsToSystime>
10045f66:	0003      	movs	r3, r0
10045f68:	18e3      	adds	r3, r4, r3
10045f6a:	623b      	str	r3, [r7, #32]

  if (channel > 39)
10045f6c:	197b      	adds	r3, r7, r5
10045f6e:	781b      	ldrb	r3, [r3, #0]
10045f70:	2b27      	cmp	r3, #39	@ 0x27
10045f72:	d902      	bls.n	10045f7a <HAL_RADIO_ReceivePacketWithAck+0x42>
  {
    returnValue = INVALID_PARAMETER_C0;
10045f74:	19bb      	adds	r3, r7, r6
10045f76:	22c0      	movs	r2, #192	@ 0xc0
10045f78:	701a      	strb	r2, [r3, #0]
  }

  if (HAL_RADIO_GetStatus(&dummy) != BLUE_IDLE_0)
10045f7a:	231c      	movs	r3, #28
10045f7c:	18fb      	adds	r3, r7, r3
10045f7e:	0018      	movs	r0, r3
10045f80:	f7ff ff84 	bl	10045e8c <HAL_RADIO_GetStatus>
10045f84:	1e03      	subs	r3, r0, #0
10045f86:	d003      	beq.n	10045f90 <HAL_RADIO_ReceivePacketWithAck+0x58>
  {
    returnValue = RADIO_BUSY_C4;
10045f88:	2327      	movs	r3, #39	@ 0x27
10045f8a:	18fb      	adds	r3, r7, r3
10045f8c:	22c4      	movs	r2, #196	@ 0xc4
10045f8e:	701a      	strb	r2, [r3, #0]
  }

  if (returnValue == SUCCESS_0)
10045f90:	2427      	movs	r4, #39	@ 0x27
10045f92:	193b      	adds	r3, r7, r4
10045f94:	781b      	ldrb	r3, [r3, #0]
10045f96:	2b00      	cmp	r3, #0
10045f98:	d16a      	bne.n	10046070 <HAL_RADIO_ReceivePacketWithAck+0x138>
  {
    uint8_t map[5] = {0xFFU, 0xFFU, 0xFFU, 0xFFU, 0xFFU};
10045f9a:	2014      	movs	r0, #20
10045f9c:	183b      	adds	r3, r7, r0
10045f9e:	4a38      	ldr	r2, [pc, #224]	@ (10046080 <HAL_RADIO_ReceivePacketWithAck+0x148>)
10045fa0:	6811      	ldr	r1, [r2, #0]
10045fa2:	6019      	str	r1, [r3, #0]
10045fa4:	7912      	ldrb	r2, [r2, #4]
10045fa6:	711a      	strb	r2, [r3, #4]

    HAL_RADIO_SetChannelMap(0, &map[0]);
10045fa8:	183b      	adds	r3, r7, r0
10045faa:	0019      	movs	r1, r3
10045fac:	2000      	movs	r0, #0
10045fae:	f7ff fc89 	bl	100458c4 <HAL_RADIO_SetChannelMap>
    HAL_RADIO_SetChannel(0, channel, 0);
10045fb2:	230f      	movs	r3, #15
10045fb4:	18fb      	adds	r3, r7, r3
10045fb6:	781b      	ldrb	r3, [r3, #0]
10045fb8:	2200      	movs	r2, #0
10045fba:	0019      	movs	r1, r3
10045fbc:	2000      	movs	r0, #0
10045fbe:	f7ff fccd 	bl	1004595c <HAL_RADIO_SetChannel>
    HAL_RADIO_SetTxAttributes(0, networkID, 0x555555);
10045fc2:	4b30      	ldr	r3, [pc, #192]	@ (10046084 <HAL_RADIO_ReceivePacketWithAck+0x14c>)
10045fc4:	681b      	ldr	r3, [r3, #0]
10045fc6:	4a30      	ldr	r2, [pc, #192]	@ (10046088 <HAL_RADIO_ReceivePacketWithAck+0x150>)
10045fc8:	0019      	movs	r1, r3
10045fca:	2000      	movs	r0, #0
10045fcc:	f7ff fd26 	bl	10045a1c <HAL_RADIO_SetTxAttributes>
    HAL_RADIO_SetGlobalReceiveTimeout(receive_timeout);
10045fd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
10045fd2:	0018      	movs	r0, r3
10045fd4:	f7ff fd66 	bl	10045aa4 <HAL_RADIO_SetGlobalReceiveTimeout>

    aPacket[0].StateMachineNo = 0;
10045fd8:	4b2c      	ldr	r3, [pc, #176]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10045fda:	2200      	movs	r2, #0
10045fdc:	701a      	strb	r2, [r3, #0]
    aPacket[0].ActionTag =  PLL_TRIG;
10045fde:	4b2b      	ldr	r3, [pc, #172]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10045fe0:	2201      	movs	r2, #1
10045fe2:	705a      	strb	r2, [r3, #1]
    aPacket[0].WakeupTime = time;
10045fe4:	4b29      	ldr	r3, [pc, #164]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10045fe6:	6a3a      	ldr	r2, [r7, #32]
10045fe8:	605a      	str	r2, [r3, #4]
    aPacket[0].MaxReceiveLength = receive_length;
10045fea:	4b28      	ldr	r3, [pc, #160]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10045fec:	223c      	movs	r2, #60	@ 0x3c
10045fee:	2108      	movs	r1, #8
10045ff0:	1852      	adds	r2, r2, r1
10045ff2:	19d2      	adds	r2, r2, r7
10045ff4:	7812      	ldrb	r2, [r2, #0]
10045ff6:	709a      	strb	r2, [r3, #2]
    aPacket[0].data = rxBuffer;
10045ff8:	4b24      	ldr	r3, [pc, #144]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10045ffa:	687a      	ldr	r2, [r7, #4]
10045ffc:	609a      	str	r2, [r3, #8]
    aPacket[0].next_true = &aPacket[1];
10045ffe:	4b23      	ldr	r3, [pc, #140]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046000:	4a23      	ldr	r2, [pc, #140]	@ (10046090 <HAL_RADIO_ReceivePacketWithAck+0x158>)
10046002:	62da      	str	r2, [r3, #44]	@ 0x2c
    aPacket[0].next_false = NULL_0;
10046004:	4b21      	ldr	r3, [pc, #132]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046006:	2200      	movs	r2, #0
10046008:	631a      	str	r2, [r3, #48]	@ 0x30
    aPacket[0].condRoutine = CondRoutineRxTrue;
1004600a:	4b20      	ldr	r3, [pc, #128]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
1004600c:	4a21      	ldr	r2, [pc, #132]	@ (10046094 <HAL_RADIO_ReceivePacketWithAck+0x15c>)
1004600e:	635a      	str	r2, [r3, #52]	@ 0x34
    aPacket[0].dataRoutine = Callback;
10046010:	4b1e      	ldr	r3, [pc, #120]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046012:	6cba      	ldr	r2, [r7, #72]	@ 0x48
10046014:	639a      	str	r2, [r3, #56]	@ 0x38

    aPacket[1].StateMachineNo = 0;
10046016:	4b1d      	ldr	r3, [pc, #116]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046018:	2240      	movs	r2, #64	@ 0x40
1004601a:	2100      	movs	r1, #0
1004601c:	5499      	strb	r1, [r3, r2]
    aPacket[1].ActionTag =  TXRX;
1004601e:	4b1b      	ldr	r3, [pc, #108]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046020:	2241      	movs	r2, #65	@ 0x41
10046022:	2102      	movs	r1, #2
10046024:	5499      	strb	r1, [r3, r2]
    aPacket[1].WakeupTime = time;
10046026:	4b19      	ldr	r3, [pc, #100]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046028:	6a3a      	ldr	r2, [r7, #32]
1004602a:	645a      	str	r2, [r3, #68]	@ 0x44
    aPacket[1].MaxReceiveLength = 0; /* does not affect for Tx */
1004602c:	4b17      	ldr	r3, [pc, #92]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
1004602e:	2242      	movs	r2, #66	@ 0x42
10046030:	2100      	movs	r1, #0
10046032:	5499      	strb	r1, [r3, r2]
    aPacket[1].data = txBuffer;
10046034:	4b15      	ldr	r3, [pc, #84]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046036:	683a      	ldr	r2, [r7, #0]
10046038:	649a      	str	r2, [r3, #72]	@ 0x48
    aPacket[1].next_true = NULL_0;
1004603a:	4b14      	ldr	r3, [pc, #80]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
1004603c:	2200      	movs	r2, #0
1004603e:	66da      	str	r2, [r3, #108]	@ 0x6c
    aPacket[1].next_false = NULL_0;
10046040:	4b12      	ldr	r3, [pc, #72]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046042:	2200      	movs	r2, #0
10046044:	671a      	str	r2, [r3, #112]	@ 0x70
    aPacket[1].condRoutine = CondRoutineTrue;
10046046:	4b11      	ldr	r3, [pc, #68]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046048:	4a13      	ldr	r2, [pc, #76]	@ (10046098 <HAL_RADIO_ReceivePacketWithAck+0x160>)
1004604a:	675a      	str	r2, [r3, #116]	@ 0x74
    aPacket[1].dataRoutine = Callback;
1004604c:	4b0f      	ldr	r3, [pc, #60]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
1004604e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
10046050:	679a      	str	r2, [r3, #120]	@ 0x78

    HAL_RADIO_SetReservedArea(&aPacket[0]);
10046052:	4b0e      	ldr	r3, [pc, #56]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046054:	0018      	movs	r0, r3
10046056:	f7ff fda5 	bl	10045ba4 <HAL_RADIO_SetReservedArea>
    HAL_RADIO_SetReservedArea(&aPacket[1]);
1004605a:	4b0d      	ldr	r3, [pc, #52]	@ (10046090 <HAL_RADIO_ReceivePacketWithAck+0x158>)
1004605c:	0018      	movs	r0, r3
1004605e:	f7ff fda1 	bl	10045ba4 <HAL_RADIO_SetReservedArea>
    returnValue = HAL_RADIO_MakeActionPacketPending(&aPacket[0]);
10046062:	193c      	adds	r4, r7, r4
10046064:	4b09      	ldr	r3, [pc, #36]	@ (1004608c <HAL_RADIO_ReceivePacketWithAck+0x154>)
10046066:	0018      	movs	r0, r3
10046068:	f7ff fe4a 	bl	10045d00 <HAL_RADIO_MakeActionPacketPending>
1004606c:	0003      	movs	r3, r0
1004606e:	7023      	strb	r3, [r4, #0]
  }

  return returnValue;
10046070:	2327      	movs	r3, #39	@ 0x27
10046072:	18fb      	adds	r3, r7, r3
10046074:	781b      	ldrb	r3, [r3, #0]
}
10046076:	0018      	movs	r0, r3
10046078:	46bd      	mov	sp, r7
1004607a:	b00b      	add	sp, #44	@ 0x2c
1004607c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1004607e:	46c0      	nop			@ (mov r8, r8)
10046080:	100491a8 	.word	0x100491a8
10046084:	200006a4 	.word	0x200006a4
10046088:	00555555 	.word	0x00555555
1004608c:	200004e4 	.word	0x200004e4
10046090:	20000524 	.word	0x20000524
10046094:	10044f17 	.word	0x10044f17
10046098:	10044f05 	.word	0x10044f05

1004609c <HAL_RADIO_TxRxCallback>:

#endif /* USE_RADIO_PROPRIETARY_DRIVER */

__weak void HAL_RADIO_TxRxCallback(uint32_t flags)
{
1004609c:	b580      	push	{r7, lr}
1004609e:	b082      	sub	sp, #8
100460a0:	af00      	add	r7, sp, #0
100460a2:	6078      	str	r0, [r7, #4]
}
100460a4:	46c0      	nop			@ (mov r8, r8)
100460a6:	46bd      	mov	sp, r7
100460a8:	b002      	add	sp, #8
100460aa:	bd80      	pop	{r7, pc}

100460ac <HAL_RADIO_TxRxSeqCallback>:


__weak void HAL_RADIO_TxRxSeqCallback(void)
{
100460ac:	b580      	push	{r7, lr}
100460ae:	af00      	add	r7, sp, #0
}
100460b0:	46c0      	nop			@ (mov r8, r8)
100460b2:	46bd      	mov	sp, r7
100460b4:	bd80      	pop	{r7, pc}

100460b6 <HAL_RADIO_TXRX_IRQHandler>:

void HAL_RADIO_TXRX_IRQHandler(void)
{
100460b6:	b580      	push	{r7, lr}
100460b8:	b082      	sub	sp, #8
100460ba:	af00      	add	r7, sp, #0
  uint32_t blue_status = BLUE->STATUSREG;
100460bc:	23c0      	movs	r3, #192	@ 0xc0
100460be:	05db      	lsls	r3, r3, #23
100460c0:	69db      	ldr	r3, [r3, #28]
100460c2:	607b      	str	r3, [r7, #4]
  uint32_t blue_interrupt = BLUE->INTERRUPT1REG;
100460c4:	23c0      	movs	r3, #192	@ 0xc0
100460c6:	05db      	lsls	r3, r3, #23
100460c8:	685b      	ldr	r3, [r3, #4]
100460ca:	603b      	str	r3, [r7, #0]

  /** clear all pending interrupts */
  BLUE->INTERRUPT1REG = blue_interrupt;
100460cc:	23c0      	movs	r3, #192	@ 0xc0
100460ce:	05db      	lsls	r3, r3, #23
100460d0:	683a      	ldr	r2, [r7, #0]
100460d2:	605a      	str	r2, [r3, #4]

  HAL_RADIO_TIMER_EndOfRadioActivityIsr();
100460d4:	f000 fda2 	bl	10046c1c <HAL_RADIO_TIMER_EndOfRadioActivityIsr>

#if (USE_RADIO_PROPRIETARY_DRIVER == 1)
  HAL_RADIO_ActionPacketIsr(blue_status | blue_interrupt);
100460d8:	687a      	ldr	r2, [r7, #4]
100460da:	683b      	ldr	r3, [r7, #0]
100460dc:	4313      	orrs	r3, r2
100460de:	0018      	movs	r0, r3
100460e0:	f7ff fad4 	bl	1004568c <HAL_RADIO_ActionPacketIsr>
#endif

  HAL_RADIO_TxRxCallback(blue_status | blue_interrupt);
100460e4:	687a      	ldr	r2, [r7, #4]
100460e6:	683b      	ldr	r3, [r7, #0]
100460e8:	4313      	orrs	r3, r2
100460ea:	0018      	movs	r0, r3
100460ec:	f7ff ffd6 	bl	1004609c <HAL_RADIO_TxRxCallback>

  HAL_RADIO_TIMER_RadioTimerIsr();
100460f0:	f000 fd7f 	bl	10046bf2 <HAL_RADIO_TIMER_RadioTimerIsr>
  /* If the device is configured with
     System clock = 64 MHz and BLE clock = 16 MHz
     a register read is necessary to end fine
     the clear interrupt register operation,
     due the AHB down converter latency */
  blue_interrupt = BLUE->INTERRUPT1REG;
100460f4:	23c0      	movs	r3, #192	@ 0xc0
100460f6:	05db      	lsls	r3, r3, #23
100460f8:	685b      	ldr	r3, [r3, #4]
100460fa:	603b      	str	r3, [r7, #0]
}
100460fc:	46c0      	nop			@ (mov r8, r8)
100460fe:	46bd      	mov	sp, r7
10046100:	b002      	add	sp, #8
10046102:	bd80      	pop	{r7, pc}

10046104 <HAL_RADIO_TXRX_SEQ_IRQHandler>:


void HAL_RADIO_TXRX_SEQ_IRQHandler(void)
{
10046104:	b580      	push	{r7, lr}
10046106:	af00      	add	r7, sp, #0
  HAL_RADIO_TxRxSeqCallback();
10046108:	f7ff ffd0 	bl	100460ac <HAL_RADIO_TxRxSeqCallback>
}
1004610c:	46c0      	nop			@ (mov r8, r8)
1004610e:	46bd      	mov	sp, r7
10046110:	bd80      	pop	{r7, pc}
	...

10046114 <__NVIC_EnableIRQ>:
{
10046114:	b580      	push	{r7, lr}
10046116:	b082      	sub	sp, #8
10046118:	af00      	add	r7, sp, #0
1004611a:	0002      	movs	r2, r0
1004611c:	1dfb      	adds	r3, r7, #7
1004611e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10046120:	1dfb      	adds	r3, r7, #7
10046122:	781b      	ldrb	r3, [r3, #0]
10046124:	2b7f      	cmp	r3, #127	@ 0x7f
10046126:	d809      	bhi.n	1004613c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10046128:	1dfb      	adds	r3, r7, #7
1004612a:	781b      	ldrb	r3, [r3, #0]
1004612c:	001a      	movs	r2, r3
1004612e:	231f      	movs	r3, #31
10046130:	401a      	ands	r2, r3
10046132:	4b04      	ldr	r3, [pc, #16]	@ (10046144 <__NVIC_EnableIRQ+0x30>)
10046134:	2101      	movs	r1, #1
10046136:	4091      	lsls	r1, r2
10046138:	000a      	movs	r2, r1
1004613a:	601a      	str	r2, [r3, #0]
}
1004613c:	46c0      	nop			@ (mov r8, r8)
1004613e:	46bd      	mov	sp, r7
10046140:	b002      	add	sp, #8
10046142:	bd80      	pop	{r7, pc}
10046144:	e000e100 	.word	0xe000e100

10046148 <LL_RADIO_TIMER_EnableTimer1>:
{
10046148:	b580      	push	{r7, lr}
1004614a:	b082      	sub	sp, #8
1004614c:	af00      	add	r7, sp, #0
1004614e:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEx->TIMEOUTDESTREG, BLUE_TIMEOUTDESTREG_DESTINATION, LL_RADIO_TIMER_1);
10046150:	687b      	ldr	r3, [r7, #4]
10046152:	68db      	ldr	r3, [r3, #12]
10046154:	2203      	movs	r2, #3
10046156:	4393      	bics	r3, r2
10046158:	2202      	movs	r2, #2
1004615a:	431a      	orrs	r2, r3
1004615c:	687b      	ldr	r3, [r7, #4]
1004615e:	60da      	str	r2, [r3, #12]
}
10046160:	46c0      	nop			@ (mov r8, r8)
10046162:	46bd      	mov	sp, r7
10046164:	b002      	add	sp, #8
10046166:	bd80      	pop	{r7, pc}

10046168 <LL_RADIO_TIMER_DisableTimer1>:
{
10046168:	b580      	push	{r7, lr}
1004616a:	b082      	sub	sp, #8
1004616c:	af00      	add	r7, sp, #0
1004616e:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEx->TIMEOUTDESTREG, BLUE_TIMEOUTDESTREG_DESTINATION, 0);
10046170:	687b      	ldr	r3, [r7, #4]
10046172:	68db      	ldr	r3, [r3, #12]
10046174:	2203      	movs	r2, #3
10046176:	4393      	bics	r3, r2
10046178:	001a      	movs	r2, r3
1004617a:	687b      	ldr	r3, [r7, #4]
1004617c:	60da      	str	r2, [r3, #12]
}
1004617e:	46c0      	nop			@ (mov r8, r8)
10046180:	46bd      	mov	sp, r7
10046182:	b002      	add	sp, #8
10046184:	bd80      	pop	{r7, pc}

10046186 <LL_RADIO_TIMER_IsEnabledTimer1>:
{
10046186:	b580      	push	{r7, lr}
10046188:	b082      	sub	sp, #8
1004618a:	af00      	add	r7, sp, #0
1004618c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(BLUEx->TIMEOUTDESTREG, BLUE_TIMEOUTDESTREG_DESTINATION) == (LL_RADIO_TIMER_1)) ? 1UL : 0UL);
1004618e:	687b      	ldr	r3, [r7, #4]
10046190:	68db      	ldr	r3, [r3, #12]
10046192:	2203      	movs	r2, #3
10046194:	4013      	ands	r3, r2
10046196:	2b02      	cmp	r3, #2
10046198:	d101      	bne.n	1004619e <LL_RADIO_TIMER_IsEnabledTimer1+0x18>
1004619a:	2301      	movs	r3, #1
1004619c:	e000      	b.n	100461a0 <LL_RADIO_TIMER_IsEnabledTimer1+0x1a>
1004619e:	2300      	movs	r3, #0
}
100461a0:	0018      	movs	r0, r3
100461a2:	46bd      	mov	sp, r7
100461a4:	b002      	add	sp, #8
100461a6:	bd80      	pop	{r7, pc}

100461a8 <LL_RADIO_TIMER_DisableTimer2>:
{
100461a8:	b580      	push	{r7, lr}
100461aa:	b082      	sub	sp, #8
100461ac:	af00      	add	r7, sp, #0
100461ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(BLUEx->TIMEOUTDESTREG, BLUE_TIMEOUTDESTREG_DESTINATION, 0);
100461b0:	687b      	ldr	r3, [r7, #4]
100461b2:	68db      	ldr	r3, [r3, #12]
100461b4:	2203      	movs	r2, #3
100461b6:	4393      	bics	r3, r2
100461b8:	001a      	movs	r2, r3
100461ba:	687b      	ldr	r3, [r7, #4]
100461bc:	60da      	str	r2, [r3, #12]
}
100461be:	46c0      	nop			@ (mov r8, r8)
100461c0:	46bd      	mov	sp, r7
100461c2:	b002      	add	sp, #8
100461c4:	bd80      	pop	{r7, pc}

100461c6 <LL_RADIO_TIMER_IsEnabledTimer2>:
{
100461c6:	b580      	push	{r7, lr}
100461c8:	b082      	sub	sp, #8
100461ca:	af00      	add	r7, sp, #0
100461cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(BLUEx->TIMEOUTDESTREG, BLUE_TIMEOUTDESTREG_DESTINATION) == (LL_RADIO_TIMER_2)) ? 1UL : 0UL);
100461ce:	687b      	ldr	r3, [r7, #4]
100461d0:	68db      	ldr	r3, [r3, #12]
100461d2:	2203      	movs	r2, #3
100461d4:	4013      	ands	r3, r2
100461d6:	2b03      	cmp	r3, #3
100461d8:	d101      	bne.n	100461de <LL_RADIO_TIMER_IsEnabledTimer2+0x18>
100461da:	2301      	movs	r3, #1
100461dc:	e000      	b.n	100461e0 <LL_RADIO_TIMER_IsEnabledTimer2+0x1a>
100461de:	2300      	movs	r3, #0
}
100461e0:	0018      	movs	r0, r3
100461e2:	46bd      	mov	sp, r7
100461e4:	b002      	add	sp, #8
100461e6:	bd80      	pop	{r7, pc}

100461e8 <LL_RADIO_TIMER_SetTimeout>:
{
100461e8:	b580      	push	{r7, lr}
100461ea:	b082      	sub	sp, #8
100461ec:	af00      	add	r7, sp, #0
100461ee:	6078      	str	r0, [r7, #4]
100461f0:	6039      	str	r1, [r7, #0]
  WRITE_REG(BLUEx->TIMEOUTREG, timeout);
100461f2:	687b      	ldr	r3, [r7, #4]
100461f4:	683a      	ldr	r2, [r7, #0]
100461f6:	611a      	str	r2, [r3, #16]
}
100461f8:	46c0      	nop			@ (mov r8, r8)
100461fa:	46bd      	mov	sp, r7
100461fc:	b002      	add	sp, #8
100461fe:	bd80      	pop	{r7, pc}

10046200 <LL_RADIO_TIMER_GetTimeout>:
{
10046200:	b580      	push	{r7, lr}
10046202:	b082      	sub	sp, #8
10046204:	af00      	add	r7, sp, #0
10046206:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(BLUEx->TIMEOUTREG));
10046208:	687b      	ldr	r3, [r7, #4]
1004620a:	691b      	ldr	r3, [r3, #16]
}
1004620c:	0018      	movs	r0, r3
1004620e:	46bd      	mov	sp, r7
10046210:	b002      	add	sp, #8
10046212:	bd80      	pop	{r7, pc}

10046214 <LL_RADIO_TIMER_EnableBLEWakeupTimer>:
{
10046214:	b580      	push	{r7, lr}
10046216:	b082      	sub	sp, #8
10046218:	af00      	add	r7, sp, #0
1004621a:	6078      	str	r0, [r7, #4]
  SET_BIT(WAKEUPx->BLUE_SLEEP_REQUEST_MODE, WAKEUP_BLUE_SLEEP_REQUEST_MODE_BLE_WAKEUP_EN);
1004621c:	687b      	ldr	r3, [r7, #4]
1004621e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10046220:	2280      	movs	r2, #128	@ 0x80
10046222:	05d2      	lsls	r2, r2, #23
10046224:	431a      	orrs	r2, r3
10046226:	687b      	ldr	r3, [r7, #4]
10046228:	629a      	str	r2, [r3, #40]	@ 0x28
}
1004622a:	46c0      	nop			@ (mov r8, r8)
1004622c:	46bd      	mov	sp, r7
1004622e:	b002      	add	sp, #8
10046230:	bd80      	pop	{r7, pc}
	...

10046234 <LL_RADIO_TIMER_DisableBLEWakeupTimer>:
{
10046234:	b580      	push	{r7, lr}
10046236:	b082      	sub	sp, #8
10046238:	af00      	add	r7, sp, #0
1004623a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(WAKEUPx->BLUE_SLEEP_REQUEST_MODE, WAKEUP_BLUE_SLEEP_REQUEST_MODE_BLE_WAKEUP_EN);
1004623c:	687b      	ldr	r3, [r7, #4]
1004623e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10046240:	4a03      	ldr	r2, [pc, #12]	@ (10046250 <LL_RADIO_TIMER_DisableBLEWakeupTimer+0x1c>)
10046242:	401a      	ands	r2, r3
10046244:	687b      	ldr	r3, [r7, #4]
10046246:	629a      	str	r2, [r3, #40]	@ 0x28
}
10046248:	46c0      	nop			@ (mov r8, r8)
1004624a:	46bd      	mov	sp, r7
1004624c:	b002      	add	sp, #8
1004624e:	bd80      	pop	{r7, pc}
10046250:	bfffffff 	.word	0xbfffffff

10046254 <LL_RADIO_TIMER_IsEnabledBLEWakeupTimer>:
{
10046254:	b580      	push	{r7, lr}
10046256:	b082      	sub	sp, #8
10046258:	af00      	add	r7, sp, #0
1004625a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(WAKEUPx->BLUE_SLEEP_REQUEST_MODE, WAKEUP_BLUE_SLEEP_REQUEST_MODE_BLE_WAKEUP_EN) == (WAKEUP_BLUE_SLEEP_REQUEST_MODE_BLE_WAKEUP_EN)) ? 1UL : 0UL);
1004625c:	687b      	ldr	r3, [r7, #4]
1004625e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10046260:	2380      	movs	r3, #128	@ 0x80
10046262:	05db      	lsls	r3, r3, #23
10046264:	401a      	ands	r2, r3
10046266:	2380      	movs	r3, #128	@ 0x80
10046268:	05db      	lsls	r3, r3, #23
1004626a:	429a      	cmp	r2, r3
1004626c:	d101      	bne.n	10046272 <LL_RADIO_TIMER_IsEnabledBLEWakeupTimer+0x1e>
1004626e:	2301      	movs	r3, #1
10046270:	e000      	b.n	10046274 <LL_RADIO_TIMER_IsEnabledBLEWakeupTimer+0x20>
10046272:	2300      	movs	r3, #0
}
10046274:	0018      	movs	r0, r3
10046276:	46bd      	mov	sp, r7
10046278:	b002      	add	sp, #8
1004627a:	bd80      	pop	{r7, pc}

1004627c <LL_RADIO_TIMER_EnableCPUWakeupTimer>:
{
1004627c:	b580      	push	{r7, lr}
1004627e:	b082      	sub	sp, #8
10046280:	af00      	add	r7, sp, #0
10046282:	6078      	str	r0, [r7, #4]
  SET_BIT(WAKEUPx->CM0_SLEEP_REQUEST_MODE, WAKEUP_CM0_SLEEP_REQUEST_MODE_CPU_WAKEUP_EN);
10046284:	687b      	ldr	r3, [r7, #4]
10046286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
10046288:	2280      	movs	r2, #128	@ 0x80
1004628a:	05d2      	lsls	r2, r2, #23
1004628c:	431a      	orrs	r2, r3
1004628e:	687b      	ldr	r3, [r7, #4]
10046290:	631a      	str	r2, [r3, #48]	@ 0x30
}
10046292:	46c0      	nop			@ (mov r8, r8)
10046294:	46bd      	mov	sp, r7
10046296:	b002      	add	sp, #8
10046298:	bd80      	pop	{r7, pc}
	...

1004629c <LL_RADIO_TIMER_DisableCPUWakeupTimer>:
{
1004629c:	b580      	push	{r7, lr}
1004629e:	b082      	sub	sp, #8
100462a0:	af00      	add	r7, sp, #0
100462a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(WAKEUPx->CM0_SLEEP_REQUEST_MODE, WAKEUP_CM0_SLEEP_REQUEST_MODE_CPU_WAKEUP_EN);
100462a4:	687b      	ldr	r3, [r7, #4]
100462a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
100462a8:	4a03      	ldr	r2, [pc, #12]	@ (100462b8 <LL_RADIO_TIMER_DisableCPUWakeupTimer+0x1c>)
100462aa:	401a      	ands	r2, r3
100462ac:	687b      	ldr	r3, [r7, #4]
100462ae:	631a      	str	r2, [r3, #48]	@ 0x30
}
100462b0:	46c0      	nop			@ (mov r8, r8)
100462b2:	46bd      	mov	sp, r7
100462b4:	b002      	add	sp, #8
100462b6:	bd80      	pop	{r7, pc}
100462b8:	bfffffff 	.word	0xbfffffff

100462bc <LL_RADIO_TIMER_SetWakeupOffset>:
{
100462bc:	b580      	push	{r7, lr}
100462be:	b082      	sub	sp, #8
100462c0:	af00      	add	r7, sp, #0
100462c2:	6078      	str	r0, [r7, #4]
100462c4:	000a      	movs	r2, r1
100462c6:	1cfb      	adds	r3, r7, #3
100462c8:	701a      	strb	r2, [r3, #0]
  WRITE_REG(WAKEUPx->WAKEUP_OFFSET[0], (Time & 0xFF));
100462ca:	1cfb      	adds	r3, r7, #3
100462cc:	781a      	ldrb	r2, [r3, #0]
100462ce:	687b      	ldr	r3, [r7, #4]
100462d0:	609a      	str	r2, [r3, #8]
}
100462d2:	46c0      	nop			@ (mov r8, r8)
100462d4:	46bd      	mov	sp, r7
100462d6:	b002      	add	sp, #8
100462d8:	bd80      	pop	{r7, pc}

100462da <LL_RADIO_TIMER_SetBLEWakeupTime>:
{
100462da:	b580      	push	{r7, lr}
100462dc:	b082      	sub	sp, #8
100462de:	af00      	add	r7, sp, #0
100462e0:	6078      	str	r0, [r7, #4]
100462e2:	6039      	str	r1, [r7, #0]
  WRITE_REG(WAKEUPx->BLUE_WAKEUP_TIME, Time);
100462e4:	687b      	ldr	r3, [r7, #4]
100462e6:	683a      	ldr	r2, [r7, #0]
100462e8:	625a      	str	r2, [r3, #36]	@ 0x24
}
100462ea:	46c0      	nop			@ (mov r8, r8)
100462ec:	46bd      	mov	sp, r7
100462ee:	b002      	add	sp, #8
100462f0:	bd80      	pop	{r7, pc}

100462f2 <LL_RADIO_TIMER_GetBLEWakeupTime>:
{
100462f2:	b580      	push	{r7, lr}
100462f4:	b082      	sub	sp, #8
100462f6:	af00      	add	r7, sp, #0
100462f8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(WAKEUPx->BLUE_WAKEUP_TIME));
100462fa:	687b      	ldr	r3, [r7, #4]
100462fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
100462fe:	0018      	movs	r0, r3
10046300:	46bd      	mov	sp, r7
10046302:	b002      	add	sp, #8
10046304:	bd80      	pop	{r7, pc}

10046306 <LL_RADIO_TIMER_SetCPUWakeupTime>:
{
10046306:	b580      	push	{r7, lr}
10046308:	b082      	sub	sp, #8
1004630a:	af00      	add	r7, sp, #0
1004630c:	6078      	str	r0, [r7, #4]
1004630e:	6039      	str	r1, [r7, #0]
  WRITE_REG(WAKEUPx->CM0_WAKEUP_TIME, Time);
10046310:	687b      	ldr	r3, [r7, #4]
10046312:	683a      	ldr	r2, [r7, #0]
10046314:	62da      	str	r2, [r3, #44]	@ 0x2c
}
10046316:	46c0      	nop			@ (mov r8, r8)
10046318:	46bd      	mov	sp, r7
1004631a:	b002      	add	sp, #8
1004631c:	bd80      	pop	{r7, pc}

1004631e <LL_RADIO_TIMER_GetAbsoluteTime>:
{
1004631e:	b580      	push	{r7, lr}
10046320:	b082      	sub	sp, #8
10046322:	af00      	add	r7, sp, #0
10046324:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(WAKEUPx->ABSOLUTE_TIME));
10046326:	687b      	ldr	r3, [r7, #4]
10046328:	691b      	ldr	r3, [r3, #16]
}
1004632a:	0018      	movs	r0, r3
1004632c:	46bd      	mov	sp, r7
1004632e:	b002      	add	sp, #8
10046330:	bd80      	pop	{r7, pc}

10046332 <LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode>:
  * @rmtoll BLUE_SLEEP_REQUEST_MODE    SLEEP_EN   LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode
  * @param  WAKEUPx Radio Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode(WAKEUP_TypeDef *WAKEUPx)
{
10046332:	b580      	push	{r7, lr}
10046334:	b082      	sub	sp, #8
10046336:	af00      	add	r7, sp, #0
10046338:	6078      	str	r0, [r7, #4]
  SET_BIT(WAKEUPx->BLUE_SLEEP_REQUEST_MODE, WAKEUP_BLUE_SLEEP_REQUEST_MODE_SLEEP_EN);
1004633a:	687b      	ldr	r3, [r7, #4]
1004633c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1004633e:	2280      	movs	r2, #128	@ 0x80
10046340:	0592      	lsls	r2, r2, #22
10046342:	431a      	orrs	r2, r3
10046344:	687b      	ldr	r3, [r7, #4]
10046346:	629a      	str	r2, [r3, #40]	@ 0x28
}
10046348:	46c0      	nop			@ (mov r8, r8)
1004634a:	46bd      	mov	sp, r7
1004634c:	b002      	add	sp, #8
1004634e:	bd80      	pop	{r7, pc}

10046350 <LL_RADIO_TIMER_SetSleepRequestMode>:
  * @param  WAKEUPx Radio Timer instance
  * @param  mode Sleep mode value in range 0-7
  * @retval None.
  */
__STATIC_INLINE void LL_RADIO_TIMER_SetSleepRequestMode(WAKEUP_TypeDef *WAKEUPx, uint8_t mode)
{
10046350:	b580      	push	{r7, lr}
10046352:	b082      	sub	sp, #8
10046354:	af00      	add	r7, sp, #0
10046356:	6078      	str	r0, [r7, #4]
10046358:	000a      	movs	r2, r1
1004635a:	1cfb      	adds	r3, r7, #3
1004635c:	701a      	strb	r2, [r3, #0]
#if defined(STM32WB09)
  return;
#else
  MODIFY_REG_FIELD(WAKEUP->BLUE_SLEEP_REQUEST_MODE, WAKEUP_BLUE_SLEEP_REQUEST_MODE_SLEEP_REQ_MODE, (mode & 0x7));
1004635e:	4b08      	ldr	r3, [pc, #32]	@ (10046380 <LL_RADIO_TIMER_SetSleepRequestMode+0x30>)
10046360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10046362:	2207      	movs	r2, #7
10046364:	4393      	bics	r3, r2
10046366:	0019      	movs	r1, r3
10046368:	1cfb      	adds	r3, r7, #3
1004636a:	781b      	ldrb	r3, [r3, #0]
1004636c:	2207      	movs	r2, #7
1004636e:	401a      	ands	r2, r3
10046370:	4b03      	ldr	r3, [pc, #12]	@ (10046380 <LL_RADIO_TIMER_SetSleepRequestMode+0x30>)
10046372:	430a      	orrs	r2, r1
10046374:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
10046376:	46c0      	nop			@ (mov r8, r8)
10046378:	46bd      	mov	sp, r7
1004637a:	b002      	add	sp, #8
1004637c:	bd80      	pop	{r7, pc}
1004637e:	46c0      	nop			@ (mov r8, r8)
10046380:	60001800 	.word	0x60001800

10046384 <LL_RADIO_TIMER_EnableBLEWakeupIT>:
  * @rmtoll WAKEUP_BLE_IRQ_ENABLE    WAKEUP_IT   LL_RADIO_TIMER_EnableBLEWakeupIT
  * @param  WAKEUPx Radio Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TIMER_EnableBLEWakeupIT(WAKEUP_TypeDef *WAKEUPx)
{
10046384:	b580      	push	{r7, lr}
10046386:	b082      	sub	sp, #8
10046388:	af00      	add	r7, sp, #0
1004638a:	6078      	str	r0, [r7, #4]
  SET_BIT(WAKEUPx->WAKEUP_BLE_IRQ_ENABLE, WAKEUP_WAKEUP_BLE_IRQ_ENABLE_WAKEUP_IT);
1004638c:	687b      	ldr	r3, [r7, #4]
1004638e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
10046390:	2201      	movs	r2, #1
10046392:	431a      	orrs	r2, r3
10046394:	687b      	ldr	r3, [r7, #4]
10046396:	641a      	str	r2, [r3, #64]	@ 0x40
}
10046398:	46c0      	nop			@ (mov r8, r8)
1004639a:	46bd      	mov	sp, r7
1004639c:	b002      	add	sp, #8
1004639e:	bd80      	pop	{r7, pc}

100463a0 <LL_RADIO_TIMER_EnableCPUWakeupIT>:
  * @rmtoll WAKEUP_CM0_IRQ_ENABLE    WAKEUP_IT   LL_RADIO_TIMER_EnableCPUWakeupIT
  * @param  WAKEUPx Radio Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TIMER_EnableCPUWakeupIT(WAKEUP_TypeDef *WAKEUPx)
{
100463a0:	b580      	push	{r7, lr}
100463a2:	b082      	sub	sp, #8
100463a4:	af00      	add	r7, sp, #0
100463a6:	6078      	str	r0, [r7, #4]
  SET_BIT(WAKEUPx->WAKEUP_CM0_IRQ_ENABLE, WAKEUP_WAKEUP_CM0_IRQ_ENABLE_WAKEUP_IT);
100463a8:	687b      	ldr	r3, [r7, #4]
100463aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
100463ac:	2201      	movs	r2, #1
100463ae:	431a      	orrs	r2, r3
100463b0:	687b      	ldr	r3, [r7, #4]
100463b2:	649a      	str	r2, [r3, #72]	@ 0x48
}
100463b4:	46c0      	nop			@ (mov r8, r8)
100463b6:	46bd      	mov	sp, r7
100463b8:	b002      	add	sp, #8
100463ba:	bd80      	pop	{r7, pc}

100463bc <LL_RADIO_TIMER_ClearFlag_BLEWakeup>:
  * @rmtoll WAKEUP_BLE_IRQ_STATUS   WAKEUP_IT   LL_RADIO_TIMER_ClearFlag_BLEWakeup
  * @param  WAKEUPx Radio Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TIMER_ClearFlag_BLEWakeup(WAKEUP_TypeDef *WAKEUPx)
{
100463bc:	b580      	push	{r7, lr}
100463be:	b082      	sub	sp, #8
100463c0:	af00      	add	r7, sp, #0
100463c2:	6078      	str	r0, [r7, #4]
  SET_BIT(WAKEUPx->WAKEUP_BLE_IRQ_STATUS, WAKEUP_WAKEUP_BLE_IRQ_STATUS_WAKEUP_IT);
100463c4:	687b      	ldr	r3, [r7, #4]
100463c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
100463c8:	2201      	movs	r2, #1
100463ca:	431a      	orrs	r2, r3
100463cc:	687b      	ldr	r3, [r7, #4]
100463ce:	645a      	str	r2, [r3, #68]	@ 0x44
}
100463d0:	46c0      	nop			@ (mov r8, r8)
100463d2:	46bd      	mov	sp, r7
100463d4:	b002      	add	sp, #8
100463d6:	bd80      	pop	{r7, pc}

100463d8 <LL_RADIO_TIMER_IsActiveFlag_BLEWakeup>:
  * @rmtoll WAKEUP_BLE_IRQ_STATUS   WAKEUP_IT   LL_RADIO_TIMER_IsActiveFlag_BLEWakeup
  * @param  WAKEUPx Radio Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RADIO_TIMER_IsActiveFlag_BLEWakeup(WAKEUP_TypeDef *WAKEUPx)
{
100463d8:	b580      	push	{r7, lr}
100463da:	b082      	sub	sp, #8
100463dc:	af00      	add	r7, sp, #0
100463de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(WAKEUPx->WAKEUP_BLE_IRQ_STATUS, WAKEUP_WAKEUP_BLE_IRQ_STATUS_WAKEUP_IT) == (WAKEUP_WAKEUP_BLE_IRQ_STATUS_WAKEUP_IT)) ? 1UL : 0UL);
100463e0:	687b      	ldr	r3, [r7, #4]
100463e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
100463e4:	2201      	movs	r2, #1
100463e6:	4013      	ands	r3, r2
100463e8:	2b01      	cmp	r3, #1
100463ea:	d101      	bne.n	100463f0 <LL_RADIO_TIMER_IsActiveFlag_BLEWakeup+0x18>
100463ec:	2301      	movs	r3, #1
100463ee:	e000      	b.n	100463f2 <LL_RADIO_TIMER_IsActiveFlag_BLEWakeup+0x1a>
100463f0:	2300      	movs	r3, #0
}
100463f2:	0018      	movs	r0, r3
100463f4:	46bd      	mov	sp, r7
100463f6:	b002      	add	sp, #8
100463f8:	bd80      	pop	{r7, pc}

100463fa <LL_RADIO_TIMER_ClearFlag_CPUWakeup>:
  * @rmtoll WAKEUP_CM0_IRQ_STATUS   WAKEUP_IT   LL_RADIO_TIMER_ClearFlag_CPUWakeup
  * @param  WAKEUPx Radio Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TIMER_ClearFlag_CPUWakeup(WAKEUP_TypeDef *WAKEUPx)
{
100463fa:	b580      	push	{r7, lr}
100463fc:	b082      	sub	sp, #8
100463fe:	af00      	add	r7, sp, #0
10046400:	6078      	str	r0, [r7, #4]
  SET_BIT(WAKEUPx->WAKEUP_CM0_IRQ_STATUS, WAKEUP_WAKEUP_CM0_IRQ_STATUS_WAKEUP_IT);
10046402:	687b      	ldr	r3, [r7, #4]
10046404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
10046406:	2201      	movs	r2, #1
10046408:	431a      	orrs	r2, r3
1004640a:	687b      	ldr	r3, [r7, #4]
1004640c:	64da      	str	r2, [r3, #76]	@ 0x4c
}
1004640e:	46c0      	nop			@ (mov r8, r8)
10046410:	46bd      	mov	sp, r7
10046412:	b002      	add	sp, #8
10046414:	bd80      	pop	{r7, pc}

10046416 <LL_RADIO_TIMER_IsActiveFlag_CPUWakeup>:
  * @rmtoll WAKEUP_CM0_IRQ_STATUS   WAKEUP_IT   LL_RADIO_TIMER_IsActiveFlag_CPUWakeup
  * @param  WAKEUPx Radio Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RADIO_TIMER_IsActiveFlag_CPUWakeup(WAKEUP_TypeDef *WAKEUPx)
{
10046416:	b580      	push	{r7, lr}
10046418:	b082      	sub	sp, #8
1004641a:	af00      	add	r7, sp, #0
1004641c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(WAKEUPx->WAKEUP_CM0_IRQ_STATUS, WAKEUP_WAKEUP_CM0_IRQ_STATUS_WAKEUP_IT) == (WAKEUP_WAKEUP_CM0_IRQ_STATUS_WAKEUP_IT)) ? 1UL : 0UL);
1004641e:	687b      	ldr	r3, [r7, #4]
10046420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
10046422:	2201      	movs	r2, #1
10046424:	4013      	ands	r3, r2
10046426:	2b01      	cmp	r3, #1
10046428:	d101      	bne.n	1004642e <LL_RADIO_TIMER_IsActiveFlag_CPUWakeup+0x18>
1004642a:	2301      	movs	r3, #1
1004642c:	e000      	b.n	10046430 <LL_RADIO_TIMER_IsActiveFlag_CPUWakeup+0x1a>
1004642e:	2300      	movs	r3, #0
}
10046430:	0018      	movs	r0, r3
10046432:	46bd      	mov	sp, r7
10046434:	b002      	add	sp, #8
10046436:	bd80      	pop	{r7, pc}

10046438 <LL_RADIO_TIMER_SetLSIWindowCalibrationLength>:
  * @param RADIO_CTRLx: Radio Control instance
  * @param  Count Slow clock is measured in a window of SLOW_COUNT+1 slow clock cycles
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TIMER_SetLSIWindowCalibrationLength(RADIO_CTRL_TypeDef *RADIO_CTRLx, uint32_t Count)
{
10046438:	b580      	push	{r7, lr}
1004643a:	b082      	sub	sp, #8
1004643c:	af00      	add	r7, sp, #0
1004643e:	6078      	str	r0, [r7, #4]
10046440:	6039      	str	r1, [r7, #0]
  WRITE_REG(RADIO_CTRLx->CLK32COUNT_REG, Count);
10046442:	687b      	ldr	r3, [r7, #4]
10046444:	683a      	ldr	r2, [r7, #0]
10046446:	605a      	str	r2, [r3, #4]
}
10046448:	46c0      	nop			@ (mov r8, r8)
1004644a:	46bd      	mov	sp, r7
1004644c:	b002      	add	sp, #8
1004644e:	bd80      	pop	{r7, pc}

10046450 <LL_RADIO_TIMER_StartLSICalibration>:
  * @brief  Start the LSI calibration procedure.
  * @param RADIO_CTRLx: Radio Control instance
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TIMER_StartLSICalibration(RADIO_CTRL_TypeDef *RADIO_CTRLx)
{
10046450:	b580      	push	{r7, lr}
10046452:	b082      	sub	sp, #8
10046454:	af00      	add	r7, sp, #0
10046456:	6078      	str	r0, [r7, #4]
  WRITE_REG(RADIO_CTRLx->CLK32PERIOD_REG, 0);
10046458:	687b      	ldr	r3, [r7, #4]
1004645a:	2200      	movs	r2, #0
1004645c:	609a      	str	r2, [r3, #8]
}
1004645e:	46c0      	nop			@ (mov r8, r8)
10046460:	46bd      	mov	sp, r7
10046462:	b002      	add	sp, #8
10046464:	bd80      	pop	{r7, pc}

10046466 <LL_RADIO_TIMER_GetLSIPeriod>:
  * @brief  Get the LSI clock Period calibrated.
  * @param RADIO_CTRLx: Radio Control instance
  * @retval The LSI clock period calibrated
  */
__STATIC_INLINE uint32_t LL_RADIO_TIMER_GetLSIPeriod(RADIO_CTRL_TypeDef *RADIO_CTRLx)
{
10046466:	b580      	push	{r7, lr}
10046468:	b082      	sub	sp, #8
1004646a:	af00      	add	r7, sp, #0
1004646c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(RADIO_CTRLx->CLK32PERIOD_REG));
1004646e:	687b      	ldr	r3, [r7, #4]
10046470:	689b      	ldr	r3, [r3, #8]
}
10046472:	0018      	movs	r0, r3
10046474:	46bd      	mov	sp, r7
10046476:	b002      	add	sp, #8
10046478:	bd80      	pop	{r7, pc}

1004647a <LL_RADIO_TIMER_GetLSIFrequency>:
  * @brief  Get the LSI clock Frequency calibrated.
  * @param RADIO_CTRLx: Radio Control instance
  * @retval The LSI clock frequency calibrated
  */
__STATIC_INLINE uint32_t LL_RADIO_TIMER_GetLSIFrequency(RADIO_CTRL_TypeDef *RADIO_CTRLx)
{
1004647a:	b580      	push	{r7, lr}
1004647c:	b082      	sub	sp, #8
1004647e:	af00      	add	r7, sp, #0
10046480:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(RADIO_CTRLx->CLK32FREQUENCY_REG));
10046482:	687b      	ldr	r3, [r7, #4]
10046484:	68db      	ldr	r3, [r3, #12]
}
10046486:	0018      	movs	r0, r3
10046488:	46bd      	mov	sp, r7
1004648a:	b002      	add	sp, #8
1004648c:	bd80      	pop	{r7, pc}

1004648e <LL_RADIO_TIMER_ClearFlag_LSICalibrationEnded>:
  * @brief  Clear the LSI calibration ended flag.
  * @param RADIO_CTRLx: Radio Control instance
  * @retval None
  */
__STATIC_INLINE void LL_RADIO_TIMER_ClearFlag_LSICalibrationEnded(RADIO_CTRL_TypeDef *RADIO_CTRLx)
{
1004648e:	b580      	push	{r7, lr}
10046490:	b082      	sub	sp, #8
10046492:	af00      	add	r7, sp, #0
10046494:	6078      	str	r0, [r7, #4]
  SET_BIT(RADIO_CTRLx->RADIO_CONTROL_IRQ_STATUS, RADIO_CTRL_RADIO_CONTROL_IRQ_STATUS_SLOW_CLK_IRQ);
10046496:	687b      	ldr	r3, [r7, #4]
10046498:	691b      	ldr	r3, [r3, #16]
1004649a:	2201      	movs	r2, #1
1004649c:	431a      	orrs	r2, r3
1004649e:	687b      	ldr	r3, [r7, #4]
100464a0:	611a      	str	r2, [r3, #16]
}
100464a2:	46c0      	nop			@ (mov r8, r8)
100464a4:	46bd      	mov	sp, r7
100464a6:	b002      	add	sp, #8
100464a8:	bd80      	pop	{r7, pc}

100464aa <LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded>:
  * @brief  Check if the LSI calibration ended flag is set or not.
  * @param RADIO_CTRLx: Radio Control instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded(RADIO_CTRL_TypeDef *RADIO_CTRLx)
{
100464aa:	b580      	push	{r7, lr}
100464ac:	b082      	sub	sp, #8
100464ae:	af00      	add	r7, sp, #0
100464b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(RADIO_CTRLx->RADIO_CONTROL_IRQ_STATUS, RADIO_CTRL_RADIO_CONTROL_IRQ_STATUS_SLOW_CLK_IRQ) == (RADIO_CTRL_RADIO_CONTROL_IRQ_STATUS_SLOW_CLK_IRQ)) ? 1UL : 0UL);
100464b2:	687b      	ldr	r3, [r7, #4]
100464b4:	691b      	ldr	r3, [r3, #16]
100464b6:	2201      	movs	r2, #1
100464b8:	4013      	ands	r3, r2
100464ba:	2b01      	cmp	r3, #1
100464bc:	d101      	bne.n	100464c2 <LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded+0x18>
100464be:	2301      	movs	r3, #1
100464c0:	e000      	b.n	100464c4 <LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded+0x1a>
100464c2:	2300      	movs	r3, #0
}
100464c4:	0018      	movs	r0, r3
100464c6:	46bd      	mov	sp, r7
100464c8:	b002      	add	sp, #8
100464ca:	bd80      	pop	{r7, pc}

100464cc <HAL_RADIO_TIMER_Init>:
  *         section of the application.
  * @param RADIO_TIMER_InitStruct Radio Timer Initialization parameters
  * @retval None
  */
void HAL_RADIO_TIMER_Init(RADIO_TIMER_InitTypeDef *RADIO_TIMER_InitStruct)
{
100464cc:	b5f0      	push	{r4, r5, r6, r7, lr}
100464ce:	b083      	sub	sp, #12
100464d0:	af00      	add	r7, sp, #0
100464d2:	6078      	str	r0, [r7, #4]
  /* Interrupt Configuration */
  LL_RADIO_TIMER_ClearFlag_CPUWakeup(WAKEUP);
100464d4:	4b7c      	ldr	r3, [pc, #496]	@ (100466c8 <HAL_RADIO_TIMER_Init+0x1fc>)
100464d6:	0018      	movs	r0, r3
100464d8:	f7ff ff8f 	bl	100463fa <LL_RADIO_TIMER_ClearFlag_CPUWakeup>
  LL_RADIO_TIMER_EnableCPUWakeupIT(WAKEUP);
100464dc:	4b7a      	ldr	r3, [pc, #488]	@ (100466c8 <HAL_RADIO_TIMER_Init+0x1fc>)
100464de:	0018      	movs	r0, r3
100464e0:	f7ff ff5e 	bl	100463a0 <LL_RADIO_TIMER_EnableCPUWakeupIT>
  NVIC_EnableIRQ(RADIO_TIMER_CPU_WKUP_IRQn);
100464e4:	2017      	movs	r0, #23
100464e6:	f7ff fe15 	bl	10046114 <__NVIC_EnableIRQ>
  NVIC_EnableIRQ(RADIO_TIMER_ERROR_IRQn);
100464ea:	2014      	movs	r0, #20
100464ec:	f7ff fe12 	bl	10046114 <__NVIC_EnableIRQ>

#if defined (STM32WB06) || defined (STM32WB07)
  LL_RADIO_TIMER_ClearFlag_BLEWakeup(WAKEUP);
100464f0:	4b75      	ldr	r3, [pc, #468]	@ (100466c8 <HAL_RADIO_TIMER_Init+0x1fc>)
100464f2:	0018      	movs	r0, r3
100464f4:	f7ff ff62 	bl	100463bc <LL_RADIO_TIMER_ClearFlag_BLEWakeup>
  LL_RADIO_TIMER_EnableBLEWakeupIT(WAKEUP);
100464f8:	4b73      	ldr	r3, [pc, #460]	@ (100466c8 <HAL_RADIO_TIMER_Init+0x1fc>)
100464fa:	0018      	movs	r0, r3
100464fc:	f7ff ff42 	bl	10046384 <LL_RADIO_TIMER_EnableBLEWakeupIT>
  NVIC_EnableIRQ(RADIO_TIMER_TXRX_WKUP_IRQn);
10046500:	2018      	movs	r0, #24
10046502:	f7ff fe07 	bl	10046114 <__NVIC_EnableIRQ>
  RADIO_TIMER_Context.hostMargin = MAX(HOST_MARGIN, RADIO_TIMER_InitStruct->XTAL_StartupTime);
10046506:	687b      	ldr	r3, [r7, #4]
10046508:	881b      	ldrh	r3, [r3, #0]
1004650a:	1c1a      	adds	r2, r3, #0
1004650c:	b293      	uxth	r3, r2
1004650e:	2bc8      	cmp	r3, #200	@ 0xc8
10046510:	d201      	bcs.n	10046516 <HAL_RADIO_TIMER_Init+0x4a>
10046512:	23c8      	movs	r3, #200	@ 0xc8
10046514:	1c1a      	adds	r2, r3, #0
10046516:	b293      	uxth	r3, r2
10046518:	0019      	movs	r1, r3
1004651a:	4b6c      	ldr	r3, [pc, #432]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004651c:	2298      	movs	r2, #152	@ 0x98
1004651e:	5099      	str	r1, [r3, r2]
#endif

  /* Calibration Setting */
  RADIO_TIMER_Context.calibrationSettings.periodicCalibration = (RADIO_TIMER_InitStruct->periodicCalibrationInterval != 0);
10046520:	687b      	ldr	r3, [r7, #4]
10046522:	685b      	ldr	r3, [r3, #4]
10046524:	1e5a      	subs	r2, r3, #1
10046526:	4193      	sbcs	r3, r2
10046528:	b2db      	uxtb	r3, r3
1004652a:	001a      	movs	r2, r3
1004652c:	4b67      	ldr	r3, [pc, #412]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004652e:	701a      	strb	r2, [r3, #0]
  if (RADIO_TIMER_Context.calibrationSettings.periodicCalibration || RADIO_TIMER_InitStruct->enableInitialCalibration)
10046530:	4b66      	ldr	r3, [pc, #408]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046532:	781b      	ldrb	r3, [r3, #0]
10046534:	2b00      	cmp	r3, #0
10046536:	d103      	bne.n	10046540 <HAL_RADIO_TIMER_Init+0x74>
10046538:	687b      	ldr	r3, [r7, #4]
1004653a:	789b      	ldrb	r3, [r3, #2]
1004653c:	2b00      	cmp	r3, #0
1004653e:	d002      	beq.n	10046546 <HAL_RADIO_TIMER_Init+0x7a>
  {
    _calibrationProcedure();
10046540:	f000 fc68 	bl	10046e14 <_calibrationProcedure>
10046544:	e010      	b.n	10046568 <HAL_RADIO_TIMER_Init+0x9c>
  }
  else
  {
    /* Assume fix frequency at 32.768 kHz */
    RADIO_TIMER_Context.calibrationData.last_period1 = 0x00190000;
10046546:	4b61      	ldr	r3, [pc, #388]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046548:	22c8      	movs	r2, #200	@ 0xc8
1004654a:	0352      	lsls	r2, r2, #13
1004654c:	621a      	str	r2, [r3, #32]
    RADIO_TIMER_Context.calibrationData.period1 = 0x00190000 ;
1004654e:	4b5f      	ldr	r3, [pc, #380]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046550:	22c8      	movs	r2, #200	@ 0xc8
10046552:	0352      	lsls	r2, r2, #13
10046554:	61da      	str	r2, [r3, #28]
    RADIO_TIMER_Context.calibrationData.freq1 = 0x0028F5C2 ;
10046556:	4b5d      	ldr	r3, [pc, #372]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046558:	4a5d      	ldr	r2, [pc, #372]	@ (100466d0 <HAL_RADIO_TIMER_Init+0x204>)
1004655a:	619a      	str	r2, [r3, #24]
    RADIO_TIMER_Context.calibrationData.period = 23437;
1004655c:	4b5b      	ldr	r3, [pc, #364]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004655e:	4a5d      	ldr	r2, [pc, #372]	@ (100466d4 <HAL_RADIO_TIMER_Init+0x208>)
10046560:	611a      	str	r2, [r3, #16]
    RADIO_TIMER_Context.calibrationData.freq = 23456748;
10046562:	4b5a      	ldr	r3, [pc, #360]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046564:	4a5c      	ldr	r2, [pc, #368]	@ (100466d8 <HAL_RADIO_TIMER_Init+0x20c>)
10046566:	615a      	str	r2, [r3, #20]
  }
  if (RADIO_TIMER_InitStruct->periodicCalibrationInterval == 0)
10046568:	687b      	ldr	r3, [r7, #4]
1004656a:	685b      	ldr	r3, [r3, #4]
1004656c:	2b00      	cmp	r3, #0
1004656e:	d108      	bne.n	10046582 <HAL_RADIO_TIMER_Init+0xb6>
  {
    RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval = HAL_RADIO_TIMER_MachineTimeToSysTime(0x50000000);
10046570:	23a0      	movs	r3, #160	@ 0xa0
10046572:	05db      	lsls	r3, r3, #23
10046574:	0018      	movs	r0, r3
10046576:	f000 fb6b 	bl	10046c50 <HAL_RADIO_TIMER_MachineTimeToSysTime>
1004657a:	0002      	movs	r2, r0
1004657c:	4b53      	ldr	r3, [pc, #332]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004657e:	605a      	str	r2, [r3, #4]
10046580:	e01d      	b.n	100465be <HAL_RADIO_TIMER_Init+0xf2>
  }
  else
  {
    RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval = (TIMER_SYSTICK_PER_10MS * RADIO_TIMER_InitStruct->periodicCalibrationInterval) / 10;
10046582:	687b      	ldr	r3, [r7, #4]
10046584:	685b      	ldr	r3, [r3, #4]
10046586:	031b      	lsls	r3, r3, #12
10046588:	210a      	movs	r1, #10
1004658a:	0018      	movs	r0, r3
1004658c:	f7f9 fdba 	bl	10040104 <__udivsi3>
10046590:	0003      	movs	r3, r0
10046592:	001a      	movs	r2, r3
10046594:	4b4d      	ldr	r3, [pc, #308]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046596:	605a      	str	r2, [r3, #4]
    RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval = MIN(RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval,
10046598:	4b4c      	ldr	r3, [pc, #304]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004659a:	685e      	ldr	r6, [r3, #4]
1004659c:	4b4f      	ldr	r3, [pc, #316]	@ (100466dc <HAL_RADIO_TIMER_Init+0x210>)
1004659e:	0018      	movs	r0, r3
100465a0:	f000 fb56 	bl	10046c50 <HAL_RADIO_TIMER_MachineTimeToSysTime>
100465a4:	0003      	movs	r3, r0
100465a6:	429e      	cmp	r6, r3
100465a8:	d202      	bcs.n	100465b0 <HAL_RADIO_TIMER_Init+0xe4>
100465aa:	4b48      	ldr	r3, [pc, #288]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465ac:	685a      	ldr	r2, [r3, #4]
100465ae:	e004      	b.n	100465ba <HAL_RADIO_TIMER_Init+0xee>
100465b0:	4b4a      	ldr	r3, [pc, #296]	@ (100466dc <HAL_RADIO_TIMER_Init+0x210>)
100465b2:	0018      	movs	r0, r3
100465b4:	f000 fb4c 	bl	10046c50 <HAL_RADIO_TIMER_MachineTimeToSysTime>
100465b8:	0002      	movs	r2, r0
100465ba:	4b44      	ldr	r3, [pc, #272]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465bc:	605a      	str	r2, [r3, #4]
                                                                              HAL_RADIO_TIMER_MachineTimeToSysTime(TIMER_MAX_VALUE - TIMER_WRAPPING_MARGIN));
  }
  RADIO_TIMER_Context.calibrationSettings.calibration_in_progress = FALSE;
100465be:	4b43      	ldr	r3, [pc, #268]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465c0:	2200      	movs	r2, #0
100465c2:	721a      	strb	r2, [r3, #8]

  /* XTAL startup time configuration */
  RADIO_TIMER_Context.hs_startup_time = RADIO_TIMER_InitStruct->XTAL_StartupTime;
100465c4:	687b      	ldr	r3, [r7, #4]
100465c6:	881b      	ldrh	r3, [r3, #0]
100465c8:	001a      	movs	r2, r3
100465ca:	4b40      	ldr	r3, [pc, #256]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465cc:	669a      	str	r2, [r3, #104]	@ 0x68
  _update_xtal_startup_time(RADIO_TIMER_Context.hs_startup_time, RADIO_TIMER_Context.calibrationData.freq1);
100465ce:	4b3f      	ldr	r3, [pc, #252]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
100465d2:	b29a      	uxth	r2, r3
100465d4:	4b3d      	ldr	r3, [pc, #244]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465d6:	699b      	ldr	r3, [r3, #24]
100465d8:	0019      	movs	r1, r3
100465da:	0010      	movs	r0, r2
100465dc:	f000 fd8e 	bl	100470fc <_update_xtal_startup_time>

  /* Init Radio Timer Context */
  RADIO_TIMER_Context.last_setup_time = 0;
100465e0:	4b3a      	ldr	r3, [pc, #232]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465e2:	2284      	movs	r2, #132	@ 0x84
100465e4:	2100      	movs	r1, #0
100465e6:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.cumulative_time = 0;
100465e8:	4938      	ldr	r1, [pc, #224]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465ea:	2200      	movs	r2, #0
100465ec:	2300      	movs	r3, #0
100465ee:	670a      	str	r2, [r1, #112]	@ 0x70
100465f0:	674b      	str	r3, [r1, #116]	@ 0x74
  RADIO_TIMER_Context.last_machine_time = LL_RADIO_TIMER_GetAbsoluteTime(WAKEUP);
100465f2:	4b35      	ldr	r3, [pc, #212]	@ (100466c8 <HAL_RADIO_TIMER_Init+0x1fc>)
100465f4:	0018      	movs	r0, r3
100465f6:	f7ff fe92 	bl	1004631e <LL_RADIO_TIMER_GetAbsoluteTime>
100465fa:	0002      	movs	r2, r0
100465fc:	4b33      	ldr	r3, [pc, #204]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100465fe:	2180      	movs	r1, #128	@ 0x80
10046600:	505a      	str	r2, [r3, r1]
  RADIO_TIMER_Context.last_system_time = 0;
10046602:	4932      	ldr	r1, [pc, #200]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046604:	2200      	movs	r2, #0
10046606:	2300      	movs	r3, #0
10046608:	678a      	str	r2, [r1, #120]	@ 0x78
1004660a:	67cb      	str	r3, [r1, #124]	@ 0x7c
  RADIO_TIMER_Context.calibrationData.last_calibration_time = 0;
1004660c:	492f      	ldr	r1, [pc, #188]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004660e:	2200      	movs	r2, #0
10046610:	2300      	movs	r3, #0
10046612:	628a      	str	r2, [r1, #40]	@ 0x28
10046614:	62cb      	str	r3, [r1, #44]	@ 0x2c
  RADIO_TIMER_Context.calibrationData.calibration_data_available = 0;
10046616:	4b2d      	ldr	r3, [pc, #180]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046618:	2234      	movs	r2, #52	@ 0x34
1004661a:	2100      	movs	r1, #0
1004661c:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.calibrationData.calibration_machine_interval = blue_unit_conversion(RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval,
1004661e:	4b2b      	ldr	r3, [pc, #172]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046620:	6858      	ldr	r0, [r3, #4]
                                                                     RADIO_TIMER_Context.calibrationData.freq1, MULT64_THR_FREQ);
10046622:	4b2a      	ldr	r3, [pc, #168]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046624:	699b      	ldr	r3, [r3, #24]
  RADIO_TIMER_Context.calibrationData.calibration_machine_interval = blue_unit_conversion(RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval,
10046626:	0019      	movs	r1, r3
10046628:	4b2d      	ldr	r3, [pc, #180]	@ (100466e0 <HAL_RADIO_TIMER_Init+0x214>)
1004662a:	001a      	movs	r2, r3
1004662c:	f7f9 fd48 	bl	100400c0 <blue_unit_conversion>
10046630:	0002      	movs	r2, r0
10046632:	4b26      	ldr	r3, [pc, #152]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046634:	631a      	str	r2, [r3, #48]	@ 0x30
  RADIO_TIMER_Context.wakeup_calibration = RADIO_TIMER_Context.calibrationSettings.periodicCalibration;
10046636:	4b25      	ldr	r3, [pc, #148]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046638:	7819      	ldrb	r1, [r3, #0]
1004663a:	4b24      	ldr	r3, [pc, #144]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004663c:	2294      	movs	r2, #148	@ 0x94
1004663e:	5499      	strb	r1, [r3, r2]

  /* Init the Virtual Timer queue */
  RADIO_TIMER_Context.rootNode = NULL;
10046640:	4b22      	ldr	r3, [pc, #136]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046642:	228c      	movs	r2, #140	@ 0x8c
10046644:	2100      	movs	r1, #0
10046646:	5099      	str	r1, [r3, r2]
  RADIO_TIMER_Context.enableTimeBase = TRUE;
10046648:	4b20      	ldr	r3, [pc, #128]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004664a:	2290      	movs	r2, #144	@ 0x90
1004664c:	2101      	movs	r1, #1
1004664e:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.stop_notimer_action = FALSE;
10046650:	4b1e      	ldr	r3, [pc, #120]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046652:	2293      	movs	r2, #147	@ 0x93
10046654:	2100      	movs	r1, #0
10046656:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.expired_count = 0;
10046658:	4b1c      	ldr	r3, [pc, #112]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004665a:	2291      	movs	r2, #145	@ 0x91
1004665c:	2100      	movs	r1, #0
1004665e:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.served_count = 0;
10046660:	4b1a      	ldr	r3, [pc, #104]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046662:	2292      	movs	r2, #146	@ 0x92
10046664:	2100      	movs	r1, #0
10046666:	5499      	strb	r1, [r3, r2]

  /* Init Radio Timer queue */
  RADIO_TIMER_Context.radioTimer.active = FALSE;
10046668:	4b18      	ldr	r3, [pc, #96]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004666a:	2261      	movs	r2, #97	@ 0x61
1004666c:	2100      	movs	r1, #0
1004666e:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.radioTimer.pending = FALSE;
10046670:	4b16      	ldr	r3, [pc, #88]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046672:	2262      	movs	r2, #98	@ 0x62
10046674:	2100      	movs	r1, #0
10046676:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.radioTimer.intTxRx_to_be_served = FALSE;
10046678:	4b14      	ldr	r3, [pc, #80]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004667a:	2263      	movs	r2, #99	@ 0x63
1004667c:	2100      	movs	r1, #0
1004667e:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.radioTimer.expiryTime = 0;
10046680:	4912      	ldr	r1, [pc, #72]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046682:	2200      	movs	r2, #0
10046684:	2300      	movs	r3, #0
10046686:	658a      	str	r2, [r1, #88]	@ 0x58
10046688:	65cb      	str	r3, [r1, #92]	@ 0x5c

  /* Configure the Calibration callback and schedule the next calibration */
  RADIO_TIMER_Context.calibrationTimer.callback = _calibration_callback;
1004668a:	4b10      	ldr	r3, [pc, #64]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
1004668c:	4a15      	ldr	r2, [pc, #84]	@ (100466e4 <HAL_RADIO_TIMER_Init+0x218>)
1004668e:	649a      	str	r2, [r3, #72]	@ 0x48
  RADIO_TIMER_Context.calibrationTimer.userData = NULL;
10046690:	4b0e      	ldr	r3, [pc, #56]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
10046692:	2200      	movs	r2, #0
10046694:	655a      	str	r2, [r3, #84]	@ 0x54
  _start_timer(&RADIO_TIMER_Context.calibrationTimer,
               HAL_RADIO_TIMER_GetCurrentSysTime() + RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval);
10046696:	f000 faf1 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
1004669a:	0002      	movs	r2, r0
1004669c:	000b      	movs	r3, r1
1004669e:	490b      	ldr	r1, [pc, #44]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100466a0:	6849      	ldr	r1, [r1, #4]
100466a2:	000c      	movs	r4, r1
100466a4:	2100      	movs	r1, #0
100466a6:	000d      	movs	r5, r1
  _start_timer(&RADIO_TIMER_Context.calibrationTimer,
100466a8:	1912      	adds	r2, r2, r4
100466aa:	416b      	adcs	r3, r5
100466ac:	490e      	ldr	r1, [pc, #56]	@ (100466e8 <HAL_RADIO_TIMER_Init+0x21c>)
100466ae:	0008      	movs	r0, r1
100466b0:	f000 fd66 	bl	10047180 <_start_timer>

  /* Tx & Rx delay configuration */
  _configureTxRxDelay(&RADIO_TIMER_Context, TRUE);
100466b4:	4b05      	ldr	r3, [pc, #20]	@ (100466cc <HAL_RADIO_TIMER_Init+0x200>)
100466b6:	2101      	movs	r1, #1
100466b8:	0018      	movs	r0, r3
100466ba:	f000 fc5b 	bl	10046f74 <_configureTxRxDelay>
}
100466be:	46c0      	nop			@ (mov r8, r8)
100466c0:	46bd      	mov	sp, r7
100466c2:	b003      	add	sp, #12
100466c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
100466c6:	46c0      	nop			@ (mov r8, r8)
100466c8:	60001800 	.word	0x60001800
100466cc:	20000598 	.word	0x20000598
100466d0:	0028f5c2 	.word	0x0028f5c2
100466d4:	00005b8d 	.word	0x00005b8d
100466d8:	0165ebec 	.word	0x0165ebec
100466dc:	ffffefff 	.word	0xffffefff
100466e0:	00000326 	.word	0x00000326
100466e4:	10047159 	.word	0x10047159
100466e8:	200005d8 	.word	0x200005d8

100466ec <HAL_RADIO_TIMER_Tick>:
  * Check expired timers and execute user callback.
  * It must be placed inside the infinite loop.
  * @retval None
  */
void HAL_RADIO_TIMER_Tick(void)
{
100466ec:	b5b0      	push	{r4, r5, r7, lr}
100466ee:	b094      	sub	sp, #80	@ 0x50
100466f0:	af00      	add	r7, sp, #0
  uint8_t expired = 0;
100466f2:	230b      	movs	r3, #11
100466f4:	2208      	movs	r2, #8
100466f6:	189b      	adds	r3, r3, r2
100466f8:	19db      	adds	r3, r3, r7
100466fa:	2200      	movs	r2, #0
100466fc:	701a      	strb	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100466fe:	f3ef 8310 	mrs	r3, PRIMASK
10046702:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
10046704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

  ATOMIC_SECTION_BEGIN();
10046706:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("cpsid i" : : : "memory");
10046708:	b672      	cpsid	i
}
1004670a:	46c0      	nop			@ (mov r8, r8)
  if (RADIO_TIMER_Context.radioTimer.active)
1004670c:	4bc1      	ldr	r3, [pc, #772]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004670e:	2261      	movs	r2, #97	@ 0x61
10046710:	5c9b      	ldrb	r3, [r3, r2]
10046712:	2b00      	cmp	r3, #0
10046714:	d00f      	beq.n	10046736 <HAL_RADIO_TIMER_Tick+0x4a>
  {
    if (RADIO_TIMER_Context.radioTimer.expiryTime < HAL_RADIO_TIMER_GetCurrentSysTime())
10046716:	4bbf      	ldr	r3, [pc, #764]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046718:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
1004671a:	6ddd      	ldr	r5, [r3, #92]	@ 0x5c
1004671c:	f000 faae 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
10046720:	0002      	movs	r2, r0
10046722:	000b      	movs	r3, r1
10046724:	42ab      	cmp	r3, r5
10046726:	d802      	bhi.n	1004672e <HAL_RADIO_TIMER_Tick+0x42>
10046728:	d105      	bne.n	10046736 <HAL_RADIO_TIMER_Tick+0x4a>
1004672a:	42a2      	cmp	r2, r4
1004672c:	d903      	bls.n	10046736 <HAL_RADIO_TIMER_Tick+0x4a>
    {
      RADIO_TIMER_Context.radioTimer.active = FALSE;
1004672e:	4bb9      	ldr	r3, [pc, #740]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046730:	2261      	movs	r2, #97	@ 0x61
10046732:	2100      	movs	r1, #0
10046734:	5499      	strb	r1, [r3, r2]
10046736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
10046738:	62fb      	str	r3, [r7, #44]	@ 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004673a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
1004673c:	f383 8810 	msr	PRIMASK, r3
}
10046740:	46c0      	nop			@ (mov r8, r8)
    }
  }
  ATOMIC_SECTION_END();

  /* Check for expired timers */
  while (DIFF8(RADIO_TIMER_Context.expired_count, RADIO_TIMER_Context.served_count))
10046742:	e072      	b.n	1004682a <HAL_RADIO_TIMER_Tick+0x13e>
  {
    VTIMER_HandleType *expiredList, *curr;
    uint8_t to_be_served = DIFF8(RADIO_TIMER_Context.expired_count, RADIO_TIMER_Context.served_count);
10046744:	4bb3      	ldr	r3, [pc, #716]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046746:	2291      	movs	r2, #145	@ 0x91
10046748:	5c99      	ldrb	r1, [r3, r2]
1004674a:	4bb2      	ldr	r3, [pc, #712]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004674c:	2292      	movs	r2, #146	@ 0x92
1004674e:	5c9a      	ldrb	r2, [r3, r2]
10046750:	2337      	movs	r3, #55	@ 0x37
10046752:	2008      	movs	r0, #8
10046754:	181b      	adds	r3, r3, r0
10046756:	19db      	adds	r3, r3, r7
10046758:	1a8a      	subs	r2, r1, r2
1004675a:	701a      	strb	r2, [r3, #0]

    RADIO_TIMER_Context.rootNode = _check_callbacks(RADIO_TIMER_Context.rootNode, &expiredList);
1004675c:	4bad      	ldr	r3, [pc, #692]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004675e:	228c      	movs	r2, #140	@ 0x8c
10046760:	589b      	ldr	r3, [r3, r2]
10046762:	220c      	movs	r2, #12
10046764:	18ba      	adds	r2, r7, r2
10046766:	0011      	movs	r1, r2
10046768:	0018      	movs	r0, r3
1004676a:	f000 ff0d 	bl	10047588 <_check_callbacks>
1004676e:	0002      	movs	r2, r0
10046770:	4ba8      	ldr	r3, [pc, #672]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046772:	218c      	movs	r1, #140	@ 0x8c
10046774:	505a      	str	r2, [r3, r1]

    /* Call all the user callbacks */
    curr = expiredList;
10046776:	68fb      	ldr	r3, [r7, #12]
10046778:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (curr != NULL)
1004677a:	e010      	b.n	1004679e <HAL_RADIO_TIMER_Tick+0xb2>
    {
      /* Save next pointer, in case callback start the timer again */
      VTIMER_HandleType *next = curr->next;
1004677c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
1004677e:	691b      	ldr	r3, [r3, #16]
10046780:	637b      	str	r3, [r7, #52]	@ 0x34
      curr->active = FALSE;
10046782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
10046784:	2200      	movs	r2, #0
10046786:	731a      	strb	r2, [r3, #12]
      if (curr->callback)
10046788:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
1004678a:	689b      	ldr	r3, [r3, #8]
1004678c:	2b00      	cmp	r3, #0
1004678e:	d004      	beq.n	1004679a <HAL_RADIO_TIMER_Tick+0xae>
      {
        curr->callback(curr); /* we are sure a callback is set?*/
10046790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
10046792:	689b      	ldr	r3, [r3, #8]
10046794:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
10046796:	0010      	movs	r0, r2
10046798:	4798      	blx	r3
      }
      curr = next;
1004679a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004679c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (curr != NULL)
1004679e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
100467a0:	2b00      	cmp	r3, #0
100467a2:	d1eb      	bne.n	1004677c <HAL_RADIO_TIMER_Tick+0x90>
    }

    RADIO_TIMER_Context.rootNode = _update_user_timeout(RADIO_TIMER_Context.rootNode, &expired);
100467a4:	4b9b      	ldr	r3, [pc, #620]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100467a6:	228c      	movs	r2, #140	@ 0x8c
100467a8:	589b      	ldr	r3, [r3, r2]
100467aa:	240b      	movs	r4, #11
100467ac:	2508      	movs	r5, #8
100467ae:	1962      	adds	r2, r4, r5
100467b0:	19d2      	adds	r2, r2, r7
100467b2:	0011      	movs	r1, r2
100467b4:	0018      	movs	r0, r3
100467b6:	f000 fda9 	bl	1004730c <_update_user_timeout>
100467ba:	0002      	movs	r2, r0
100467bc:	4b95      	ldr	r3, [pc, #596]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100467be:	218c      	movs	r1, #140	@ 0x8c
100467c0:	505a      	str	r2, [r3, r1]
    if (expired == 1)
100467c2:	1963      	adds	r3, r4, r5
100467c4:	19db      	adds	r3, r3, r7
100467c6:	781b      	ldrb	r3, [r3, #0]
100467c8:	2b01      	cmp	r3, #1
100467ca:	d121      	bne.n	10046810 <HAL_RADIO_TIMER_Tick+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100467cc:	f3ef 8310 	mrs	r3, PRIMASK
100467d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
100467d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    {
      /* A new root timer is already expired, mimic timer expire */
      INCREMENT_EXPIRE_COUNT;
100467d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("cpsid i" : : : "memory");
100467d6:	b672      	cpsid	i
}
100467d8:	46c0      	nop			@ (mov r8, r8)
100467da:	4b8e      	ldr	r3, [pc, #568]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100467dc:	2291      	movs	r2, #145	@ 0x91
100467de:	5c9b      	ldrb	r3, [r3, r2]
100467e0:	3301      	adds	r3, #1
100467e2:	4a8c      	ldr	r2, [pc, #560]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100467e4:	2192      	movs	r1, #146	@ 0x92
100467e6:	5c52      	ldrb	r2, [r2, r1]
100467e8:	4293      	cmp	r3, r2
100467ea:	d103      	bne.n	100467f4 <HAL_RADIO_TIMER_Tick+0x108>
100467ec:	4b89      	ldr	r3, [pc, #548]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100467ee:	2291      	movs	r2, #145	@ 0x91
100467f0:	5c9b      	ldrb	r3, [r3, r2]
100467f2:	e004      	b.n	100467fe <HAL_RADIO_TIMER_Tick+0x112>
100467f4:	4b87      	ldr	r3, [pc, #540]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100467f6:	2291      	movs	r2, #145	@ 0x91
100467f8:	5c9b      	ldrb	r3, [r3, r2]
100467fa:	3301      	adds	r3, #1
100467fc:	b2db      	uxtb	r3, r3
100467fe:	4a85      	ldr	r2, [pc, #532]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046800:	2191      	movs	r1, #145	@ 0x91
10046802:	5453      	strb	r3, [r2, r1]
10046804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
10046806:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10046808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004680a:	f383 8810 	msr	PRIMASK, r3
}
1004680e:	46c0      	nop			@ (mov r8, r8)
    }
    RADIO_TIMER_Context.served_count += to_be_served;
10046810:	4b80      	ldr	r3, [pc, #512]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046812:	2292      	movs	r2, #146	@ 0x92
10046814:	5c9a      	ldrb	r2, [r3, r2]
10046816:	2337      	movs	r3, #55	@ 0x37
10046818:	2108      	movs	r1, #8
1004681a:	185b      	adds	r3, r3, r1
1004681c:	19db      	adds	r3, r3, r7
1004681e:	781b      	ldrb	r3, [r3, #0]
10046820:	18d3      	adds	r3, r2, r3
10046822:	b2d9      	uxtb	r1, r3
10046824:	4b7b      	ldr	r3, [pc, #492]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046826:	2292      	movs	r2, #146	@ 0x92
10046828:	5499      	strb	r1, [r3, r2]
  while (DIFF8(RADIO_TIMER_Context.expired_count, RADIO_TIMER_Context.served_count))
1004682a:	4b7a      	ldr	r3, [pc, #488]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004682c:	2291      	movs	r2, #145	@ 0x91
1004682e:	5c9a      	ldrb	r2, [r3, r2]
10046830:	4b78      	ldr	r3, [pc, #480]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046832:	2192      	movs	r1, #146	@ 0x92
10046834:	5c5b      	ldrb	r3, [r3, r1]
10046836:	429a      	cmp	r2, r3
10046838:	d30a      	bcc.n	10046850 <HAL_RADIO_TIMER_Tick+0x164>
1004683a:	4b76      	ldr	r3, [pc, #472]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004683c:	2291      	movs	r2, #145	@ 0x91
1004683e:	5c9a      	ldrb	r2, [r3, r2]
10046840:	4b74      	ldr	r3, [pc, #464]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046842:	2192      	movs	r1, #146	@ 0x92
10046844:	5c5b      	ldrb	r3, [r3, r1]
10046846:	1ad3      	subs	r3, r2, r3
10046848:	1e5a      	subs	r2, r3, #1
1004684a:	4193      	sbcs	r3, r2
1004684c:	b2db      	uxtb	r3, r3
1004684e:	e00c      	b.n	1004686a <HAL_RADIO_TIMER_Tick+0x17e>
10046850:	4b70      	ldr	r3, [pc, #448]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046852:	2291      	movs	r2, #145	@ 0x91
10046854:	5c9b      	ldrb	r3, [r3, r2]
10046856:	0019      	movs	r1, r3
10046858:	4b6e      	ldr	r3, [pc, #440]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004685a:	2292      	movs	r2, #146	@ 0x92
1004685c:	5c9b      	ldrb	r3, [r3, r2]
1004685e:	1acb      	subs	r3, r1, r3
10046860:	3301      	adds	r3, #1
10046862:	33ff      	adds	r3, #255	@ 0xff
10046864:	1e5a      	subs	r2, r3, #1
10046866:	4193      	sbcs	r3, r2
10046868:	b2db      	uxtb	r3, r3
1004686a:	2b00      	cmp	r3, #0
1004686c:	d000      	beq.n	10046870 <HAL_RADIO_TIMER_Tick+0x184>
1004686e:	e769      	b.n	10046744 <HAL_RADIO_TIMER_Tick+0x58>
  }

  /* Check for periodic calibration */
  if (RADIO_TIMER_Context.calibrationSettings.calibration_in_progress)
10046870:	4b68      	ldr	r3, [pc, #416]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046872:	7a1b      	ldrb	r3, [r3, #8]
10046874:	2b00      	cmp	r3, #0
10046876:	d100      	bne.n	1004687a <HAL_RADIO_TIMER_Tick+0x18e>
10046878:	e0b0      	b.n	100469dc <HAL_RADIO_TIMER_Tick+0x2f0>
  {
    if (LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded(RADIO_CTRL))
1004687a:	4b67      	ldr	r3, [pc, #412]	@ (10046a18 <HAL_RADIO_TIMER_Tick+0x32c>)
1004687c:	0018      	movs	r0, r3
1004687e:	f7ff fe14 	bl	100464aa <LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded>
10046882:	1e03      	subs	r3, r0, #0
10046884:	d100      	bne.n	10046888 <HAL_RADIO_TIMER_Tick+0x19c>
10046886:	e0c1      	b.n	10046a0c <HAL_RADIO_TIMER_Tick+0x320>
    {
      /* Calibration is completed */
      RADIO_TIMER_Context.calibrationSettings.calibration_in_progress = FALSE;
10046888:	4b62      	ldr	r3, [pc, #392]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004688a:	2200      	movs	r2, #0
1004688c:	721a      	strb	r2, [r3, #8]
      if ((RADIO_TIMER_Context.wakeup_calibration == FALSE) && RADIO_TIMER_Context.stop_notimer_action)
1004688e:	4b61      	ldr	r3, [pc, #388]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046890:	2294      	movs	r2, #148	@ 0x94
10046892:	5c9b      	ldrb	r3, [r3, r2]
10046894:	2b00      	cmp	r3, #0
10046896:	d109      	bne.n	100468ac <HAL_RADIO_TIMER_Tick+0x1c0>
10046898:	4b5e      	ldr	r3, [pc, #376]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004689a:	2293      	movs	r2, #147	@ 0x93
1004689c:	5c9b      	ldrb	r3, [r3, r2]
1004689e:	2b00      	cmp	r3, #0
100468a0:	d004      	beq.n	100468ac <HAL_RADIO_TIMER_Tick+0x1c0>
      {
        RADIO_TIMER_Context.stop_notimer_action = FALSE;
100468a2:	4b5c      	ldr	r3, [pc, #368]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100468a4:	2293      	movs	r2, #147	@ 0x93
100468a6:	2100      	movs	r1, #0
100468a8:	5499      	strb	r1, [r3, r2]
100468aa:	e037      	b.n	1004691c <HAL_RADIO_TIMER_Tick+0x230>
      }
      else
      {
        /* Collect calibration data */
        _updateCalibrationData();
100468ac:	f000 feb6 	bl	1004761c <_updateCalibrationData>
        RADIO_TIMER_Context.rootNode = _update_user_timeout(RADIO_TIMER_Context.rootNode, &expired);
100468b0:	4b58      	ldr	r3, [pc, #352]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100468b2:	228c      	movs	r2, #140	@ 0x8c
100468b4:	589b      	ldr	r3, [r3, r2]
100468b6:	240b      	movs	r4, #11
100468b8:	2508      	movs	r5, #8
100468ba:	1962      	adds	r2, r4, r5
100468bc:	19d2      	adds	r2, r2, r7
100468be:	0011      	movs	r1, r2
100468c0:	0018      	movs	r0, r3
100468c2:	f000 fd23 	bl	1004730c <_update_user_timeout>
100468c6:	0002      	movs	r2, r0
100468c8:	4b52      	ldr	r3, [pc, #328]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100468ca:	218c      	movs	r1, #140	@ 0x8c
100468cc:	505a      	str	r2, [r3, r1]
        if (expired == 1)
100468ce:	1963      	adds	r3, r4, r5
100468d0:	19db      	adds	r3, r3, r7
100468d2:	781b      	ldrb	r3, [r3, #0]
100468d4:	2b01      	cmp	r3, #1
100468d6:	d121      	bne.n	1004691c <HAL_RADIO_TIMER_Tick+0x230>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100468d8:	f3ef 8310 	mrs	r3, PRIMASK
100468dc:	623b      	str	r3, [r7, #32]
  return(result);
100468de:	6a3b      	ldr	r3, [r7, #32]
        {
          /* A new root timer is already expired, mimic timer expire */
          INCREMENT_EXPIRE_COUNT;
100468e0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("cpsid i" : : : "memory");
100468e2:	b672      	cpsid	i
}
100468e4:	46c0      	nop			@ (mov r8, r8)
100468e6:	4b4b      	ldr	r3, [pc, #300]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100468e8:	2291      	movs	r2, #145	@ 0x91
100468ea:	5c9b      	ldrb	r3, [r3, r2]
100468ec:	3301      	adds	r3, #1
100468ee:	4a49      	ldr	r2, [pc, #292]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100468f0:	2192      	movs	r1, #146	@ 0x92
100468f2:	5c52      	ldrb	r2, [r2, r1]
100468f4:	4293      	cmp	r3, r2
100468f6:	d103      	bne.n	10046900 <HAL_RADIO_TIMER_Tick+0x214>
100468f8:	4b46      	ldr	r3, [pc, #280]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100468fa:	2291      	movs	r2, #145	@ 0x91
100468fc:	5c9b      	ldrb	r3, [r3, r2]
100468fe:	e004      	b.n	1004690a <HAL_RADIO_TIMER_Tick+0x21e>
10046900:	4b44      	ldr	r3, [pc, #272]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046902:	2291      	movs	r2, #145	@ 0x91
10046904:	5c9b      	ldrb	r3, [r3, r2]
10046906:	3301      	adds	r3, #1
10046908:	b2db      	uxtb	r3, r3
1004690a:	4a42      	ldr	r2, [pc, #264]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004690c:	2191      	movs	r1, #145	@ 0x91
1004690e:	5453      	strb	r3, [r2, r1]
10046910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
10046912:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10046914:	69fb      	ldr	r3, [r7, #28]
10046916:	f383 8810 	msr	PRIMASK, r3
}
1004691a:	46c0      	nop			@ (mov r8, r8)
        }
      }

#if defined (STM32WB06) || defined (STM32WB07)
      if (RADIO_TIMER_Context.waitCal)
1004691c:	4b3d      	ldr	r3, [pc, #244]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004691e:	229c      	movs	r2, #156	@ 0x9c
10046920:	5c9b      	ldrb	r3, [r3, r2]
10046922:	2b00      	cmp	r3, #0
10046924:	d044      	beq.n	100469b0 <HAL_RADIO_TIMER_Tick+0x2c4>
      {
        RADIO_TIMER_Context.waitCal = 0;
10046926:	4b3b      	ldr	r3, [pc, #236]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046928:	229c      	movs	r2, #156	@ 0x9c
1004692a:	2100      	movs	r1, #0
1004692c:	5499      	strb	r1, [r3, r2]
        RADIO_TIMER_Context.radioTimer.pending = TRUE;
1004692e:	4b39      	ldr	r3, [pc, #228]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046930:	2262      	movs	r2, #98	@ 0x62
10046932:	2101      	movs	r1, #1
10046934:	5499      	strb	r1, [r3, r2]
        _check_radio_activity(&RADIO_TIMER_Context.radioTimer, &expired);
10046936:	240b      	movs	r4, #11
10046938:	2508      	movs	r5, #8
1004693a:	1963      	adds	r3, r4, r5
1004693c:	19da      	adds	r2, r3, r7
1004693e:	4b37      	ldr	r3, [pc, #220]	@ (10046a1c <HAL_RADIO_TIMER_Tick+0x330>)
10046940:	0011      	movs	r1, r2
10046942:	0018      	movs	r0, r3
10046944:	f000 fefe 	bl	10047744 <_check_radio_activity>
        RADIO_TIMER_Context.rootNode = _update_user_timeout(RADIO_TIMER_Context.rootNode, &expired);
10046948:	4b32      	ldr	r3, [pc, #200]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004694a:	228c      	movs	r2, #140	@ 0x8c
1004694c:	589b      	ldr	r3, [r3, r2]
1004694e:	1962      	adds	r2, r4, r5
10046950:	19d2      	adds	r2, r2, r7
10046952:	0011      	movs	r1, r2
10046954:	0018      	movs	r0, r3
10046956:	f000 fcd9 	bl	1004730c <_update_user_timeout>
1004695a:	0002      	movs	r2, r0
1004695c:	4b2d      	ldr	r3, [pc, #180]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004695e:	218c      	movs	r1, #140	@ 0x8c
10046960:	505a      	str	r2, [r3, r1]
        if (expired == 1)
10046962:	1963      	adds	r3, r4, r5
10046964:	19db      	adds	r3, r3, r7
10046966:	781b      	ldrb	r3, [r3, #0]
10046968:	2b01      	cmp	r3, #1
1004696a:	d121      	bne.n	100469b0 <HAL_RADIO_TIMER_Tick+0x2c4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
1004696c:	f3ef 8310 	mrs	r3, PRIMASK
10046970:	61bb      	str	r3, [r7, #24]
  return(result);
10046972:	69bb      	ldr	r3, [r7, #24]
        {
          /* A new root timer is already expired, mimic timer expire */
          INCREMENT_EXPIRE_COUNT;
10046974:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("cpsid i" : : : "memory");
10046976:	b672      	cpsid	i
}
10046978:	46c0      	nop			@ (mov r8, r8)
1004697a:	4b26      	ldr	r3, [pc, #152]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004697c:	2291      	movs	r2, #145	@ 0x91
1004697e:	5c9b      	ldrb	r3, [r3, r2]
10046980:	3301      	adds	r3, #1
10046982:	4a24      	ldr	r2, [pc, #144]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046984:	2192      	movs	r1, #146	@ 0x92
10046986:	5c52      	ldrb	r2, [r2, r1]
10046988:	4293      	cmp	r3, r2
1004698a:	d103      	bne.n	10046994 <HAL_RADIO_TIMER_Tick+0x2a8>
1004698c:	4b21      	ldr	r3, [pc, #132]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
1004698e:	2291      	movs	r2, #145	@ 0x91
10046990:	5c9b      	ldrb	r3, [r3, r2]
10046992:	e004      	b.n	1004699e <HAL_RADIO_TIMER_Tick+0x2b2>
10046994:	4b1f      	ldr	r3, [pc, #124]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
10046996:	2291      	movs	r2, #145	@ 0x91
10046998:	5c9b      	ldrb	r3, [r3, r2]
1004699a:	3301      	adds	r3, #1
1004699c:	b2db      	uxtb	r3, r3
1004699e:	4a1d      	ldr	r2, [pc, #116]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100469a0:	2191      	movs	r1, #145	@ 0x91
100469a2:	5453      	strb	r3, [r2, r1]
100469a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
100469a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100469a8:	697b      	ldr	r3, [r7, #20]
100469aa:	f383 8810 	msr	PRIMASK, r3
}
100469ae:	46c0      	nop			@ (mov r8, r8)
      }
#else
      _check_radio_activity(&RADIO_TIMER_Context.radioTimer, &expired);
#endif

      HAL_RADIO_TIMER_StopVirtualTimer(&RADIO_TIMER_Context.calibrationTimer);
100469b0:	4b1b      	ldr	r3, [pc, #108]	@ (10046a20 <HAL_RADIO_TIMER_Tick+0x334>)
100469b2:	0018      	movs	r0, r3
100469b4:	f000 f974 	bl	10046ca0 <HAL_RADIO_TIMER_StopVirtualTimer>
      /* Schedule next calibration event */
      _start_timer(&RADIO_TIMER_Context.calibrationTimer,
                   HAL_RADIO_TIMER_GetCurrentSysTime() + RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval);
100469b8:	f000 f960 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
100469bc:	0002      	movs	r2, r0
100469be:	000b      	movs	r3, r1
100469c0:	4914      	ldr	r1, [pc, #80]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100469c2:	6849      	ldr	r1, [r1, #4]
100469c4:	6039      	str	r1, [r7, #0]
100469c6:	2100      	movs	r1, #0
100469c8:	6079      	str	r1, [r7, #4]
      _start_timer(&RADIO_TIMER_Context.calibrationTimer,
100469ca:	6838      	ldr	r0, [r7, #0]
100469cc:	6879      	ldr	r1, [r7, #4]
100469ce:	1812      	adds	r2, r2, r0
100469d0:	414b      	adcs	r3, r1
100469d2:	4913      	ldr	r1, [pc, #76]	@ (10046a20 <HAL_RADIO_TIMER_Tick+0x334>)
100469d4:	0008      	movs	r0, r1
100469d6:	f000 fbd3 	bl	10047180 <_start_timer>
      {
        _calibration_callback(&RADIO_TIMER_Context.calibrationTimer);
      }
    }
  }
}
100469da:	e017      	b.n	10046a0c <HAL_RADIO_TIMER_Tick+0x320>
    if (RADIO_TIMER_Context.calibrationSettings.periodicCalibration)
100469dc:	4b0d      	ldr	r3, [pc, #52]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100469de:	781b      	ldrb	r3, [r3, #0]
100469e0:	2b00      	cmp	r3, #0
100469e2:	d013      	beq.n	10046a0c <HAL_RADIO_TIMER_Tick+0x320>
      if (HAL_RADIO_TIMER_GetCurrentSysTime() > (RADIO_TIMER_Context.calibrationData.last_calibration_time +
100469e4:	f000 f94a 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
100469e8:	4b0a      	ldr	r3, [pc, #40]	@ (10046a14 <HAL_RADIO_TIMER_Tick+0x328>)
100469ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
100469ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
100469ee:	24fa      	movs	r4, #250	@ 0xfa
100469f0:	0364      	lsls	r4, r4, #13
100469f2:	2500      	movs	r5, #0
100469f4:	1912      	adds	r2, r2, r4
100469f6:	416b      	adcs	r3, r5
100469f8:	4299      	cmp	r1, r3
100469fa:	d803      	bhi.n	10046a04 <HAL_RADIO_TIMER_Tick+0x318>
100469fc:	d106      	bne.n	10046a0c <HAL_RADIO_TIMER_Tick+0x320>
100469fe:	4290      	cmp	r0, r2
10046a00:	d800      	bhi.n	10046a04 <HAL_RADIO_TIMER_Tick+0x318>
}
10046a02:	e003      	b.n	10046a0c <HAL_RADIO_TIMER_Tick+0x320>
        _calibration_callback(&RADIO_TIMER_Context.calibrationTimer);
10046a04:	4b06      	ldr	r3, [pc, #24]	@ (10046a20 <HAL_RADIO_TIMER_Tick+0x334>)
10046a06:	0018      	movs	r0, r3
10046a08:	f000 fba6 	bl	10047158 <_calibration_callback>
}
10046a0c:	46c0      	nop			@ (mov r8, r8)
10046a0e:	46bd      	mov	sp, r7
10046a10:	b014      	add	sp, #80	@ 0x50
10046a12:	bdb0      	pop	{r4, r5, r7, pc}
10046a14:	20000598 	.word	0x20000598
10046a18:	60001000 	.word	0x60001000
10046a1c:	200005f0 	.word	0x200005f0
10046a20:	200005d8 	.word	0x200005d8

10046a24 <HAL_RADIO_TIMER_GetAnchorPoint>:
  * @brief Get the last anchorPoint in system time unit.
  * @param current_system_time: Current System Time
  * @return TimerCapture register in system time unit.
  */
uint64_t HAL_RADIO_TIMER_GetAnchorPoint(uint64_t *current_system_time)
{
10046a24:	b580      	push	{r7, lr}
10046a26:	b082      	sub	sp, #8
10046a28:	af00      	add	r7, sp, #0
10046a2a:	6078      	str	r0, [r7, #4]
  return TIMER_GetPastSysTime(BLUE->TIMERCAPTUREREG, current_system_time);
10046a2c:	23c0      	movs	r3, #192	@ 0xc0
10046a2e:	05db      	lsls	r3, r3, #23
10046a30:	695b      	ldr	r3, [r3, #20]
10046a32:	687a      	ldr	r2, [r7, #4]
10046a34:	0011      	movs	r1, r2
10046a36:	0018      	movs	r0, r3
10046a38:	f001 f8b8 	bl	10047bac <TIMER_GetPastSysTime>
10046a3c:	0002      	movs	r2, r0
10046a3e:	000b      	movs	r3, r1
}
10046a40:	0010      	movs	r0, r2
10046a42:	0019      	movs	r1, r3
10046a44:	46bd      	mov	sp, r7
10046a46:	b002      	add	sp, #8
10046a48:	bd80      	pop	{r7, pc}
	...

10046a4c <HAL_RADIO_TIMER_SetRadioTimerValue>:
  * @param  cal_req: Specify if PLL calibration is requested (1) or not (0).
  * @retval 0 if radio activity has been scheduled successfully.
  * @retval 1 if radio activity has been rejected (it is too close or in the past).
  */
uint32_t HAL_RADIO_TIMER_SetRadioTimerValue(uint32_t time, uint8_t event_type, uint8_t cal_req)
{
10046a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
10046a4e:	b089      	sub	sp, #36	@ 0x24
10046a50:	af00      	add	r7, sp, #0
10046a52:	60f8      	str	r0, [r7, #12]
10046a54:	0008      	movs	r0, r1
10046a56:	0011      	movs	r1, r2
10046a58:	230b      	movs	r3, #11
10046a5a:	18fb      	adds	r3, r7, r3
10046a5c:	1c02      	adds	r2, r0, #0
10046a5e:	701a      	strb	r2, [r3, #0]
10046a60:	230a      	movs	r3, #10
10046a62:	18fb      	adds	r3, r7, r3
10046a64:	1c0a      	adds	r2, r1, #0
10046a66:	701a      	strb	r2, [r3, #0]
  uint8_t retVal = 0;
10046a68:	260f      	movs	r6, #15
10046a6a:	2308      	movs	r3, #8
10046a6c:	18f3      	adds	r3, r6, r3
10046a6e:	19db      	adds	r3, r3, r7
10046a70:	2200      	movs	r2, #0
10046a72:	701a      	strb	r2, [r3, #0]
#if defined (STM32WB06) || defined (STM32WB07)
  uint64_t current_time;
#endif

  RADIO_TIMER_Context.radioTimer.event_type = event_type;
10046a74:	230b      	movs	r3, #11
10046a76:	18fb      	adds	r3, r7, r3
10046a78:	781b      	ldrb	r3, [r3, #0]
10046a7a:	1e5a      	subs	r2, r3, #1
10046a7c:	4193      	sbcs	r3, r2
10046a7e:	b2d9      	uxtb	r1, r3
10046a80:	4b53      	ldr	r3, [pc, #332]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046a82:	2264      	movs	r2, #100	@ 0x64
10046a84:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.radioTimer.cal_req = cal_req;
10046a86:	230a      	movs	r3, #10
10046a88:	18fb      	adds	r3, r7, r3
10046a8a:	781b      	ldrb	r3, [r3, #0]
10046a8c:	1e5a      	subs	r2, r3, #1
10046a8e:	4193      	sbcs	r3, r2
10046a90:	b2d9      	uxtb	r1, r3
10046a92:	4b4f      	ldr	r3, [pc, #316]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046a94:	2260      	movs	r2, #96	@ 0x60
10046a96:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.radioTimer.expiryTime = RADIO_TIMER_Context.calibrationData.last_calibration_time + (uint32_t)(time - (uint32_t)RADIO_TIMER_Context.calibrationData.last_calibration_time);
10046a98:	4b4d      	ldr	r3, [pc, #308]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046a9a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10046a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
10046a9e:	494c      	ldr	r1, [pc, #304]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046aa0:	6a88      	ldr	r0, [r1, #40]	@ 0x28
10046aa2:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
10046aa4:	68f9      	ldr	r1, [r7, #12]
10046aa6:	1a09      	subs	r1, r1, r0
10046aa8:	6039      	str	r1, [r7, #0]
10046aaa:	2100      	movs	r1, #0
10046aac:	6079      	str	r1, [r7, #4]
10046aae:	6838      	ldr	r0, [r7, #0]
10046ab0:	6879      	ldr	r1, [r7, #4]
10046ab2:	1812      	adds	r2, r2, r0
10046ab4:	414b      	adcs	r3, r1
10046ab6:	4946      	ldr	r1, [pc, #280]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046ab8:	658a      	str	r2, [r1, #88]	@ 0x58
10046aba:	65cb      	str	r3, [r1, #92]	@ 0x5c
  RADIO_TIMER_Context.radioTimer.active = FALSE;
10046abc:	4b44      	ldr	r3, [pc, #272]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046abe:	2261      	movs	r2, #97	@ 0x61
10046ac0:	2100      	movs	r1, #0
10046ac2:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.radioTimer.intTxRx_to_be_served = FALSE;
10046ac4:	4b42      	ldr	r3, [pc, #264]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046ac6:	2263      	movs	r2, #99	@ 0x63
10046ac8:	2100      	movs	r1, #0
10046aca:	5499      	strb	r1, [r3, r2]
  RADIO_TIMER_Context.radioTimer.pending = TRUE;
10046acc:	4b40      	ldr	r3, [pc, #256]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046ace:	2262      	movs	r2, #98	@ 0x62
10046ad0:	2101      	movs	r1, #1
10046ad2:	5499      	strb	r1, [r3, r2]

#if defined (STM32WB06) || defined (STM32WB07)
  current_time = HAL_RADIO_TIMER_GetCurrentSysTime();
10046ad4:	f000 f8d2 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
10046ad8:	0002      	movs	r2, r0
10046ada:	000b      	movs	r3, r1
10046adc:	61ba      	str	r2, [r7, #24]
10046ade:	61fb      	str	r3, [r7, #28]

  if (RADIO_TIMER_Context.rootNode == NULL)
10046ae0:	4b3b      	ldr	r3, [pc, #236]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046ae2:	228c      	movs	r2, #140	@ 0x8c
10046ae4:	589b      	ldr	r3, [r3, r2]
10046ae6:	2b00      	cmp	r3, #0
10046ae8:	d108      	bne.n	10046afc <HAL_RADIO_TIMER_SetRadioTimerValue+0xb0>
  {
    _check_radio_activity(&RADIO_TIMER_Context.radioTimer, &retVal);
10046aea:	2308      	movs	r3, #8
10046aec:	18f3      	adds	r3, r6, r3
10046aee:	19da      	adds	r2, r3, r7
10046af0:	4b38      	ldr	r3, [pc, #224]	@ (10046bd4 <HAL_RADIO_TIMER_SetRadioTimerValue+0x188>)
10046af2:	0011      	movs	r1, r2
10046af4:	0018      	movs	r0, r3
10046af6:	f000 fe25 	bl	10047744 <_check_radio_activity>
10046afa:	e05c      	b.n	10046bb6 <HAL_RADIO_TIMER_SetRadioTimerValue+0x16a>
  }
  else
  {
    if (RADIO_TIMER_Context.rootNode->expiryTime < current_time ||
10046afc:	4b34      	ldr	r3, [pc, #208]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046afe:	228c      	movs	r2, #140	@ 0x8c
10046b00:	589b      	ldr	r3, [r3, r2]
10046b02:	681a      	ldr	r2, [r3, #0]
10046b04:	685b      	ldr	r3, [r3, #4]
10046b06:	69f9      	ldr	r1, [r7, #28]
10046b08:	4299      	cmp	r1, r3
10046b0a:	d82f      	bhi.n	10046b6c <HAL_RADIO_TIMER_SetRadioTimerValue+0x120>
10046b0c:	69f9      	ldr	r1, [r7, #28]
10046b0e:	4299      	cmp	r1, r3
10046b10:	d102      	bne.n	10046b18 <HAL_RADIO_TIMER_SetRadioTimerValue+0xcc>
10046b12:	69b9      	ldr	r1, [r7, #24]
10046b14:	4291      	cmp	r1, r2
10046b16:	d829      	bhi.n	10046b6c <HAL_RADIO_TIMER_SetRadioTimerValue+0x120>
        ((RADIO_TIMER_Context.radioTimer.expiryTime < (RADIO_TIMER_Context.rootNode->expiryTime +
10046b18:	4b2d      	ldr	r3, [pc, #180]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046b1a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
10046b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
10046b1e:	492c      	ldr	r1, [pc, #176]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046b20:	208c      	movs	r0, #140	@ 0x8c
10046b22:	5809      	ldr	r1, [r1, r0]
10046b24:	6808      	ldr	r0, [r1, #0]
10046b26:	6849      	ldr	r1, [r1, #4]
10046b28:	6038      	str	r0, [r7, #0]
10046b2a:	6079      	str	r1, [r7, #4]
                                                       RADIO_TIMER_Context.hostMargin)) && RADIO_TIMER_Context.rootNode->active) || !RADIO_TIMER_Context.rootNode->active)
10046b2c:	4e28      	ldr	r6, [pc, #160]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046b2e:	2198      	movs	r1, #152	@ 0x98
10046b30:	468c      	mov	ip, r1
10046b32:	4661      	mov	r1, ip
10046b34:	5876      	ldr	r6, [r6, r1]
10046b36:	0034      	movs	r4, r6
10046b38:	2600      	movs	r6, #0
10046b3a:	0035      	movs	r5, r6
        ((RADIO_TIMER_Context.radioTimer.expiryTime < (RADIO_TIMER_Context.rootNode->expiryTime +
10046b3c:	6838      	ldr	r0, [r7, #0]
10046b3e:	6879      	ldr	r1, [r7, #4]
10046b40:	1900      	adds	r0, r0, r4
10046b42:	4169      	adcs	r1, r5
    if (RADIO_TIMER_Context.rootNode->expiryTime < current_time ||
10046b44:	4299      	cmp	r1, r3
10046b46:	d802      	bhi.n	10046b4e <HAL_RADIO_TIMER_SetRadioTimerValue+0x102>
10046b48:	d107      	bne.n	10046b5a <HAL_RADIO_TIMER_SetRadioTimerValue+0x10e>
10046b4a:	4290      	cmp	r0, r2
10046b4c:	d905      	bls.n	10046b5a <HAL_RADIO_TIMER_SetRadioTimerValue+0x10e>
                                                       RADIO_TIMER_Context.hostMargin)) && RADIO_TIMER_Context.rootNode->active) || !RADIO_TIMER_Context.rootNode->active)
10046b4e:	4b20      	ldr	r3, [pc, #128]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046b50:	228c      	movs	r2, #140	@ 0x8c
10046b52:	589b      	ldr	r3, [r3, r2]
10046b54:	7b1b      	ldrb	r3, [r3, #12]
10046b56:	2b00      	cmp	r3, #0
10046b58:	d108      	bne.n	10046b6c <HAL_RADIO_TIMER_SetRadioTimerValue+0x120>
10046b5a:	4b1d      	ldr	r3, [pc, #116]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046b5c:	228c      	movs	r2, #140	@ 0x8c
10046b5e:	589b      	ldr	r3, [r3, r2]
10046b60:	7b1b      	ldrb	r3, [r3, #12]
10046b62:	2201      	movs	r2, #1
10046b64:	4053      	eors	r3, r2
10046b66:	b2db      	uxtb	r3, r3
10046b68:	2b00      	cmp	r3, #0
10046b6a:	d020      	beq.n	10046bae <HAL_RADIO_TIMER_SetRadioTimerValue+0x162>
    {
      /* Program the radio timer */
      _check_radio_activity(&RADIO_TIMER_Context.radioTimer, &retVal);
10046b6c:	230f      	movs	r3, #15
10046b6e:	2208      	movs	r2, #8
10046b70:	189b      	adds	r3, r3, r2
10046b72:	19da      	adds	r2, r3, r7
10046b74:	4b17      	ldr	r3, [pc, #92]	@ (10046bd4 <HAL_RADIO_TIMER_SetRadioTimerValue+0x188>)
10046b76:	0011      	movs	r1, r2
10046b78:	0018      	movs	r0, r3
10046b7a:	f000 fde3 	bl	10047744 <_check_radio_activity>
      if ((RADIO_TIMER_Context.radioTimer.expiryTime >= RADIO_TIMER_Context.rootNode->expiryTime)
10046b7e:	4b14      	ldr	r3, [pc, #80]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046b80:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
10046b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
10046b84:	4912      	ldr	r1, [pc, #72]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046b86:	208c      	movs	r0, #140	@ 0x8c
10046b88:	5809      	ldr	r1, [r1, r0]
10046b8a:	6808      	ldr	r0, [r1, #0]
10046b8c:	6849      	ldr	r1, [r1, #4]
10046b8e:	4299      	cmp	r1, r3
10046b90:	d810      	bhi.n	10046bb4 <HAL_RADIO_TIMER_SetRadioTimerValue+0x168>
10046b92:	d101      	bne.n	10046b98 <HAL_RADIO_TIMER_SetRadioTimerValue+0x14c>
10046b94:	4290      	cmp	r0, r2
10046b96:	d80d      	bhi.n	10046bb4 <HAL_RADIO_TIMER_SetRadioTimerValue+0x168>
          && RADIO_TIMER_Context.rootNode->active)
10046b98:	4b0d      	ldr	r3, [pc, #52]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046b9a:	228c      	movs	r2, #140	@ 0x8c
10046b9c:	589b      	ldr	r3, [r3, r2]
10046b9e:	7b1b      	ldrb	r3, [r3, #12]
10046ba0:	2b00      	cmp	r3, #0
10046ba2:	d007      	beq.n	10046bb4 <HAL_RADIO_TIMER_SetRadioTimerValue+0x168>
      {
        /*The radio operation is before or too close the host timeout*/
        RADIO_TIMER_Context.hostIsRadioPending = 1;
10046ba4:	4b0a      	ldr	r3, [pc, #40]	@ (10046bd0 <HAL_RADIO_TIMER_SetRadioTimerValue+0x184>)
10046ba6:	2295      	movs	r2, #149	@ 0x95
10046ba8:	2101      	movs	r1, #1
10046baa:	5499      	strb	r1, [r3, r2]
      if ((RADIO_TIMER_Context.radioTimer.expiryTime >= RADIO_TIMER_Context.rootNode->expiryTime)
10046bac:	e002      	b.n	10046bb4 <HAL_RADIO_TIMER_SetRadioTimerValue+0x168>
    else
    {
      /* If radio timer is not programmed, an emulated host timer is already programmed.
      Make sure radio errors are disabled.
      This call is not needed if radio errors are not enabled by the BLE stack. */
      _set_controller_as_host();
10046bae:	f000 febd 	bl	1004792c <_set_controller_as_host>
10046bb2:	e000      	b.n	10046bb6 <HAL_RADIO_TIMER_SetRadioTimerValue+0x16a>
      if ((RADIO_TIMER_Context.radioTimer.expiryTime >= RADIO_TIMER_Context.rootNode->expiryTime)
10046bb4:	46c0      	nop			@ (mov r8, r8)
  }
#else
  _check_radio_activity(&RADIO_TIMER_Context.radioTimer, &retVal);
#endif

  _virtualTimeBaseEnable(ENABLE);
10046bb6:	2001      	movs	r0, #1
10046bb8:	f000 fc8e 	bl	100474d8 <_virtualTimeBaseEnable>

  return retVal;
10046bbc:	230f      	movs	r3, #15
10046bbe:	2208      	movs	r2, #8
10046bc0:	189b      	adds	r3, r3, r2
10046bc2:	19db      	adds	r3, r3, r7
10046bc4:	781b      	ldrb	r3, [r3, #0]
}
10046bc6:	0018      	movs	r0, r3
10046bc8:	46bd      	mov	sp, r7
10046bca:	b009      	add	sp, #36	@ 0x24
10046bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
10046bce:	46c0      	nop			@ (mov r8, r8)
10046bd0:	20000598 	.word	0x20000598
10046bd4:	200005f0 	.word	0x200005f0

10046bd8 <HAL_RADIO_TIMER_GetRadioTimerValue>:
  * @retval 1 if Timer1 has been programmed.
  * @retval 2 if Timer2 has been programmed.
  * @retval 3 if Wakeup Timer has been programmed.
  */
uint8_t HAL_RADIO_TIMER_GetRadioTimerValue(uint32_t *time)
{
10046bd8:	b580      	push	{r7, lr}
10046bda:	b082      	sub	sp, #8
10046bdc:	af00      	add	r7, sp, #0
10046bde:	6078      	str	r0, [r7, #4]
  return TIMER_GetRadioTimerValue(time);
10046be0:	687b      	ldr	r3, [r7, #4]
10046be2:	0018      	movs	r0, r3
10046be4:	f001 f812 	bl	10047c0c <TIMER_GetRadioTimerValue>
10046be8:	0003      	movs	r3, r0
}
10046bea:	0018      	movs	r0, r3
10046bec:	46bd      	mov	sp, r7
10046bee:	b002      	add	sp, #8
10046bf0:	bd80      	pop	{r7, pc}

10046bf2 <HAL_RADIO_TIMER_RadioTimerIsr>:
/**
  * @brief  Radio activity finished.
  * @retval None
  */
void HAL_RADIO_TIMER_RadioTimerIsr(void)
{
10046bf2:	b580      	push	{r7, lr}
10046bf4:	af00      	add	r7, sp, #0
#if defined (STM32WB06) || defined (STM32WB07)
  if (!(LL_RADIO_TIMER_IsEnabledTimer1(BLUE) || LL_RADIO_TIMER_IsEnabledTimer2(BLUE)))
10046bf6:	23c0      	movs	r3, #192	@ 0xc0
10046bf8:	05db      	lsls	r3, r3, #23
10046bfa:	0018      	movs	r0, r3
10046bfc:	f7ff fac3 	bl	10046186 <LL_RADIO_TIMER_IsEnabledTimer1>
10046c00:	1e03      	subs	r3, r0, #0
10046c02:	d108      	bne.n	10046c16 <HAL_RADIO_TIMER_RadioTimerIsr+0x24>
10046c04:	23c0      	movs	r3, #192	@ 0xc0
10046c06:	05db      	lsls	r3, r3, #23
10046c08:	0018      	movs	r0, r3
10046c0a:	f7ff fadc 	bl	100461c6 <LL_RADIO_TIMER_IsEnabledTimer2>
10046c0e:	1e03      	subs	r3, r0, #0
10046c10:	d101      	bne.n	10046c16 <HAL_RADIO_TIMER_RadioTimerIsr+0x24>
  {
    _check_host_activity();
10046c12:	f000 fea1 	bl	10047958 <_check_host_activity>
  }
#endif
}
10046c16:	46c0      	nop			@ (mov r8, r8)
10046c18:	46bd      	mov	sp, r7
10046c1a:	bd80      	pop	{r7, pc}

10046c1c <HAL_RADIO_TIMER_EndOfRadioActivityIsr>:
/**
  * @brief  Timer State machine semaphore to signal the radio activity finished.
  * @retval None
  */
void HAL_RADIO_TIMER_EndOfRadioActivityIsr(void)
{
10046c1c:	b580      	push	{r7, lr}
10046c1e:	af00      	add	r7, sp, #0
  RADIO_TIMER_Context.radioTimer.intTxRx_to_be_served = FALSE;
10046c20:	4b03      	ldr	r3, [pc, #12]	@ (10046c30 <HAL_RADIO_TIMER_EndOfRadioActivityIsr+0x14>)
10046c22:	2263      	movs	r2, #99	@ 0x63
10046c24:	2100      	movs	r1, #0
10046c26:	5499      	strb	r1, [r3, r2]
}
10046c28:	46c0      	nop			@ (mov r8, r8)
10046c2a:	46bd      	mov	sp, r7
10046c2c:	bd80      	pop	{r7, pc}
10046c2e:	46c0      	nop			@ (mov r8, r8)
10046c30:	20000598 	.word	0x20000598

10046c34 <HAL_RADIO_TIMER_UsToSystime>:
  * @brief  Translate time in microseconds into sys time units.
  * @param  time: Microseconds to be converted in STU
  * @return STU value
  */
uint32_t HAL_RADIO_TIMER_UsToSystime(uint32_t time)
{
10046c34:	b580      	push	{r7, lr}
10046c36:	b082      	sub	sp, #8
10046c38:	af00      	add	r7, sp, #0
10046c3a:	6078      	str	r0, [r7, #4]
  return _us_to_systime(time);
10046c3c:	687b      	ldr	r3, [r7, #4]
10046c3e:	0018      	movs	r0, r3
10046c40:	f000 fa14 	bl	1004706c <_us_to_systime>
10046c44:	0003      	movs	r3, r0
}
10046c46:	0018      	movs	r0, r3
10046c48:	46bd      	mov	sp, r7
10046c4a:	b002      	add	sp, #8
10046c4c:	bd80      	pop	{r7, pc}
	...

10046c50 <HAL_RADIO_TIMER_MachineTimeToSysTime>:
  *          storing the system time. It should be called only in
  *          user context and not in interrupt context.
  * @return  STU value
  */
uint32_t HAL_RADIO_TIMER_MachineTimeToSysTime(uint32_t time)
{
10046c50:	b580      	push	{r7, lr}
10046c52:	b082      	sub	sp, #8
10046c54:	af00      	add	r7, sp, #0
10046c56:	6078      	str	r0, [r7, #4]
  return blue_unit_conversion(time, RADIO_TIMER_Context.calibrationData.period1, MULT64_THR_PERIOD);
10046c58:	4b06      	ldr	r3, [pc, #24]	@ (10046c74 <HAL_RADIO_TIMER_MachineTimeToSysTime+0x24>)
10046c5a:	69db      	ldr	r3, [r3, #28]
10046c5c:	0019      	movs	r1, r3
10046c5e:	4a06      	ldr	r2, [pc, #24]	@ (10046c78 <HAL_RADIO_TIMER_MachineTimeToSysTime+0x28>)
10046c60:	687b      	ldr	r3, [r7, #4]
10046c62:	0018      	movs	r0, r3
10046c64:	f7f9 fa2c 	bl	100400c0 <blue_unit_conversion>
10046c68:	0003      	movs	r3, r0
}
10046c6a:	0018      	movs	r0, r3
10046c6c:	46bd      	mov	sp, r7
10046c6e:	b002      	add	sp, #8
10046c70:	bd80      	pop	{r7, pc}
10046c72:	46c0      	nop			@ (mov r8, r8)
10046c74:	20000598 	.word	0x20000598
10046c78:	00000635 	.word	0x00000635

10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>:
  *         The returned value can be used as absolute time parameter where needed in the other
  *         HAL_RADIO_TIMER* APIs
  * @return absolute current time expressed in system time units.
  */
uint64_t HAL_RADIO_TIMER_GetCurrentSysTime(void)
{
10046c7c:	b580      	push	{r7, lr}
10046c7e:	b082      	sub	sp, #8
10046c80:	af00      	add	r7, sp, #0
  uint32_t current_machine_time;
  return _get_system_time_and_machine(&RADIO_TIMER_Context, &current_machine_time);
10046c82:	1d3a      	adds	r2, r7, #4
10046c84:	4b05      	ldr	r3, [pc, #20]	@ (10046c9c <HAL_RADIO_TIMER_GetCurrentSysTime+0x20>)
10046c86:	0011      	movs	r1, r2
10046c88:	0018      	movs	r0, r3
10046c8a:	f000 fad7 	bl	1004723c <_get_system_time_and_machine>
10046c8e:	0002      	movs	r2, r0
10046c90:	000b      	movs	r3, r1
}
10046c92:	0010      	movs	r0, r2
10046c94:	0019      	movs	r1, r3
10046c96:	46bd      	mov	sp, r7
10046c98:	b002      	add	sp, #8
10046c9a:	bd80      	pop	{r7, pc}
10046c9c:	20000598 	.word	0x20000598

10046ca0 <HAL_RADIO_TIMER_StopVirtualTimer>:
  * @brief  Stops the one-shot virtual timer specified if found
  * @param  timerHandle: The virtual timer
  * @retval None
  */
void HAL_RADIO_TIMER_StopVirtualTimer(VTIMER_HandleType *timerHandle)
{
10046ca0:	b590      	push	{r4, r7, lr}
10046ca2:	b089      	sub	sp, #36	@ 0x24
10046ca4:	af00      	add	r7, sp, #0
10046ca6:	6078      	str	r0, [r7, #4]
  VTIMER_HandleType *rootNode = _remove_timer_in_queue(RADIO_TIMER_Context.rootNode, timerHandle);
10046ca8:	4b28      	ldr	r3, [pc, #160]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046caa:	228c      	movs	r2, #140	@ 0x8c
10046cac:	589b      	ldr	r3, [r3, r2]
10046cae:	687a      	ldr	r2, [r7, #4]
10046cb0:	0011      	movs	r1, r2
10046cb2:	0018      	movs	r0, r3
10046cb4:	f000 fc3c 	bl	10047530 <_remove_timer_in_queue>
10046cb8:	0003      	movs	r3, r0
10046cba:	61fb      	str	r3, [r7, #28]
  uint8_t expired = 0;
10046cbc:	210f      	movs	r1, #15
10046cbe:	187b      	adds	r3, r7, r1
10046cc0:	2200      	movs	r2, #0
10046cc2:	701a      	strb	r2, [r3, #0]
  timerHandle->active = FALSE;
10046cc4:	687b      	ldr	r3, [r7, #4]
10046cc6:	2200      	movs	r2, #0
10046cc8:	731a      	strb	r2, [r3, #12]
  if (RADIO_TIMER_Context.rootNode != rootNode)
10046cca:	4b20      	ldr	r3, [pc, #128]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046ccc:	228c      	movs	r2, #140	@ 0x8c
10046cce:	589b      	ldr	r3, [r3, r2]
10046cd0:	69fa      	ldr	r2, [r7, #28]
10046cd2:	429a      	cmp	r2, r3
10046cd4:	d031      	beq.n	10046d3a <HAL_RADIO_TIMER_StopVirtualTimer+0x9a>
  {
    RADIO_TIMER_Context.rootNode = _update_user_timeout(rootNode, &expired);
10046cd6:	000c      	movs	r4, r1
10046cd8:	187a      	adds	r2, r7, r1
10046cda:	69fb      	ldr	r3, [r7, #28]
10046cdc:	0011      	movs	r1, r2
10046cde:	0018      	movs	r0, r3
10046ce0:	f000 fb14 	bl	1004730c <_update_user_timeout>
10046ce4:	0002      	movs	r2, r0
10046ce6:	4b19      	ldr	r3, [pc, #100]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046ce8:	218c      	movs	r1, #140	@ 0x8c
10046cea:	505a      	str	r2, [r3, r1]
    if (expired)
10046cec:	193b      	adds	r3, r7, r4
10046cee:	781b      	ldrb	r3, [r3, #0]
10046cf0:	2b00      	cmp	r3, #0
10046cf2:	d026      	beq.n	10046d42 <HAL_RADIO_TIMER_StopVirtualTimer+0xa2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10046cf4:	f3ef 8310 	mrs	r3, PRIMASK
10046cf8:	617b      	str	r3, [r7, #20]
  return(result);
10046cfa:	697b      	ldr	r3, [r7, #20]
    {
      /* A new root timer is already expired, mimic timer expire */
      INCREMENT_EXPIRE_COUNT;
10046cfc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
10046cfe:	b672      	cpsid	i
}
10046d00:	46c0      	nop			@ (mov r8, r8)
10046d02:	4b12      	ldr	r3, [pc, #72]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046d04:	2291      	movs	r2, #145	@ 0x91
10046d06:	5c9b      	ldrb	r3, [r3, r2]
10046d08:	3301      	adds	r3, #1
10046d0a:	4a10      	ldr	r2, [pc, #64]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046d0c:	2192      	movs	r1, #146	@ 0x92
10046d0e:	5c52      	ldrb	r2, [r2, r1]
10046d10:	4293      	cmp	r3, r2
10046d12:	d103      	bne.n	10046d1c <HAL_RADIO_TIMER_StopVirtualTimer+0x7c>
10046d14:	4b0d      	ldr	r3, [pc, #52]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046d16:	2291      	movs	r2, #145	@ 0x91
10046d18:	5c9b      	ldrb	r3, [r3, r2]
10046d1a:	e004      	b.n	10046d26 <HAL_RADIO_TIMER_StopVirtualTimer+0x86>
10046d1c:	4b0b      	ldr	r3, [pc, #44]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046d1e:	2291      	movs	r2, #145	@ 0x91
10046d20:	5c9b      	ldrb	r3, [r3, r2]
10046d22:	3301      	adds	r3, #1
10046d24:	b2db      	uxtb	r3, r3
10046d26:	4a09      	ldr	r2, [pc, #36]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046d28:	2191      	movs	r1, #145	@ 0x91
10046d2a:	5453      	strb	r3, [r2, r1]
10046d2c:	69bb      	ldr	r3, [r7, #24]
10046d2e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10046d30:	693b      	ldr	r3, [r7, #16]
10046d32:	f383 8810 	msr	PRIMASK, r3
}
10046d36:	46c0      	nop			@ (mov r8, r8)
  }
  else
  {
    RADIO_TIMER_Context.rootNode = rootNode;
  }
}
10046d38:	e003      	b.n	10046d42 <HAL_RADIO_TIMER_StopVirtualTimer+0xa2>
    RADIO_TIMER_Context.rootNode = rootNode;
10046d3a:	4b04      	ldr	r3, [pc, #16]	@ (10046d4c <HAL_RADIO_TIMER_StopVirtualTimer+0xac>)
10046d3c:	218c      	movs	r1, #140	@ 0x8c
10046d3e:	69fa      	ldr	r2, [r7, #28]
10046d40:	505a      	str	r2, [r3, r1]
}
10046d42:	46c0      	nop			@ (mov r8, r8)
10046d44:	46bd      	mov	sp, r7
10046d46:	b009      	add	sp, #36	@ 0x24
10046d48:	bd90      	pop	{r4, r7, pc}
10046d4a:	46c0      	nop			@ (mov r8, r8)
10046d4c:	20000598 	.word	0x20000598

10046d50 <HAL_RADIO_TIMER_WakeUpCallback>:
  * @brief   If the wakeup timer triggers for a host wakeup, a pending radio activity is programmed.
  *          If the wakeup timer triggers for a radio activity, a pending virtual timer callback is executed.
  * @retval  None
  */
void HAL_RADIO_TIMER_WakeUpCallback(void)
{
10046d50:	b580      	push	{r7, lr}
10046d52:	b082      	sub	sp, #8
10046d54:	af00      	add	r7, sp, #0
  volatile uint32_t status = 0;
10046d56:	2300      	movs	r3, #0
10046d58:	607b      	str	r3, [r7, #4]
  uint8_t expired;
  UNUSED(status);
10046d5a:	687b      	ldr	r3, [r7, #4]
  _check_radio_activity(&RADIO_TIMER_Context.radioTimer, &expired);
10046d5c:	1cfa      	adds	r2, r7, #3
10046d5e:	4b0f      	ldr	r3, [pc, #60]	@ (10046d9c <HAL_RADIO_TIMER_WakeUpCallback+0x4c>)
10046d60:	0011      	movs	r1, r2
10046d62:	0018      	movs	r0, r3
10046d64:	f000 fcee 	bl	10047744 <_check_radio_activity>
  if (RADIO_TIMER_Context.hostIsRadioPending)
10046d68:	4b0d      	ldr	r3, [pc, #52]	@ (10046da0 <HAL_RADIO_TIMER_WakeUpCallback+0x50>)
10046d6a:	2295      	movs	r2, #149	@ 0x95
10046d6c:	5c9b      	ldrb	r3, [r3, r2]
10046d6e:	2b00      	cmp	r3, #0
10046d70:	d005      	beq.n	10046d7e <HAL_RADIO_TIMER_WakeUpCallback+0x2e>
  {
    RADIO_TIMER_Context.hostIsRadioPending = 0;
10046d72:	4b0b      	ldr	r3, [pc, #44]	@ (10046da0 <HAL_RADIO_TIMER_WakeUpCallback+0x50>)
10046d74:	2295      	movs	r2, #149	@ 0x95
10046d76:	2100      	movs	r1, #0
10046d78:	5499      	strb	r1, [r3, r2]
    HAL_RADIO_TIMER_TimeoutCallback();
10046d7a:	f000 f815 	bl	10046da8 <HAL_RADIO_TIMER_TimeoutCallback>
  }

  LL_RADIO_TIMER_ClearFlag_BLEWakeup(WAKEUP);
10046d7e:	4b09      	ldr	r3, [pc, #36]	@ (10046da4 <HAL_RADIO_TIMER_WakeUpCallback+0x54>)
10046d80:	0018      	movs	r0, r3
10046d82:	f7ff fb1b 	bl	100463bc <LL_RADIO_TIMER_ClearFlag_BLEWakeup>
  status = LL_RADIO_TIMER_IsActiveFlag_BLEWakeup(WAKEUP);
10046d86:	4b07      	ldr	r3, [pc, #28]	@ (10046da4 <HAL_RADIO_TIMER_WakeUpCallback+0x54>)
10046d88:	0018      	movs	r0, r3
10046d8a:	f7ff fb25 	bl	100463d8 <LL_RADIO_TIMER_IsActiveFlag_BLEWakeup>
10046d8e:	0003      	movs	r3, r0
10046d90:	607b      	str	r3, [r7, #4]
}
10046d92:	46c0      	nop			@ (mov r8, r8)
10046d94:	46bd      	mov	sp, r7
10046d96:	b002      	add	sp, #8
10046d98:	bd80      	pop	{r7, pc}
10046d9a:	46c0      	nop			@ (mov r8, r8)
10046d9c:	200005f0 	.word	0x200005f0
10046da0:	20000598 	.word	0x20000598
10046da4:	60001800 	.word	0x60001800

10046da8 <HAL_RADIO_TIMER_TimeoutCallback>:
/**
  * @brief  Virtual timer Timeout Callback. It signals that a host timeout occurred.
  * @retval None
  */
void HAL_RADIO_TIMER_TimeoutCallback(void)
{
10046da8:	b580      	push	{r7, lr}
10046daa:	b082      	sub	sp, #8
10046dac:	af00      	add	r7, sp, #0
  volatile uint32_t status = 0;
10046dae:	2300      	movs	r3, #0
10046db0:	607b      	str	r3, [r7, #4]
  UNUSED(status);
10046db2:	687b      	ldr	r3, [r7, #4]
#if defined (STM32WB06) || defined (STM32WB07)
  RADIO_TIMER_Context.hostIsRadioPending = 0;
10046db4:	4b15      	ldr	r3, [pc, #84]	@ (10046e0c <HAL_RADIO_TIMER_TimeoutCallback+0x64>)
10046db6:	2295      	movs	r2, #149	@ 0x95
10046db8:	2100      	movs	r1, #0
10046dba:	5499      	strb	r1, [r3, r2]
#endif

  /* Disable host timer */
  LL_RADIO_TIMER_DisableCPUWakeupTimer(WAKEUP);
10046dbc:	4b14      	ldr	r3, [pc, #80]	@ (10046e10 <HAL_RADIO_TIMER_TimeoutCallback+0x68>)
10046dbe:	0018      	movs	r0, r3
10046dc0:	f7ff fa6c 	bl	1004629c <LL_RADIO_TIMER_DisableCPUWakeupTimer>
  INCREMENT_EXPIRE_COUNT_ISR;
10046dc4:	4b11      	ldr	r3, [pc, #68]	@ (10046e0c <HAL_RADIO_TIMER_TimeoutCallback+0x64>)
10046dc6:	2291      	movs	r2, #145	@ 0x91
10046dc8:	5c9b      	ldrb	r3, [r3, r2]
10046dca:	3301      	adds	r3, #1
10046dcc:	4a0f      	ldr	r2, [pc, #60]	@ (10046e0c <HAL_RADIO_TIMER_TimeoutCallback+0x64>)
10046dce:	2192      	movs	r1, #146	@ 0x92
10046dd0:	5c52      	ldrb	r2, [r2, r1]
10046dd2:	4293      	cmp	r3, r2
10046dd4:	d103      	bne.n	10046dde <HAL_RADIO_TIMER_TimeoutCallback+0x36>
10046dd6:	4b0d      	ldr	r3, [pc, #52]	@ (10046e0c <HAL_RADIO_TIMER_TimeoutCallback+0x64>)
10046dd8:	2291      	movs	r2, #145	@ 0x91
10046dda:	5c9b      	ldrb	r3, [r3, r2]
10046ddc:	e004      	b.n	10046de8 <HAL_RADIO_TIMER_TimeoutCallback+0x40>
10046dde:	4b0b      	ldr	r3, [pc, #44]	@ (10046e0c <HAL_RADIO_TIMER_TimeoutCallback+0x64>)
10046de0:	2291      	movs	r2, #145	@ 0x91
10046de2:	5c9b      	ldrb	r3, [r3, r2]
10046de4:	3301      	adds	r3, #1
10046de6:	b2db      	uxtb	r3, r3
10046de8:	4a08      	ldr	r2, [pc, #32]	@ (10046e0c <HAL_RADIO_TIMER_TimeoutCallback+0x64>)
10046dea:	2191      	movs	r1, #145	@ 0x91
10046dec:	5453      	strb	r3, [r2, r1]
  /* Clear the interrupt */
  LL_RADIO_TIMER_ClearFlag_CPUWakeup(WAKEUP);
10046dee:	4b08      	ldr	r3, [pc, #32]	@ (10046e10 <HAL_RADIO_TIMER_TimeoutCallback+0x68>)
10046df0:	0018      	movs	r0, r3
10046df2:	f7ff fb02 	bl	100463fa <LL_RADIO_TIMER_ClearFlag_CPUWakeup>
  status = LL_RADIO_TIMER_IsActiveFlag_CPUWakeup(WAKEUP);
10046df6:	4b06      	ldr	r3, [pc, #24]	@ (10046e10 <HAL_RADIO_TIMER_TimeoutCallback+0x68>)
10046df8:	0018      	movs	r0, r3
10046dfa:	f7ff fb0c 	bl	10046416 <LL_RADIO_TIMER_IsActiveFlag_CPUWakeup>
10046dfe:	0003      	movs	r3, r0
10046e00:	607b      	str	r3, [r7, #4]
}
10046e02:	46c0      	nop			@ (mov r8, r8)
10046e04:	46bd      	mov	sp, r7
10046e06:	b002      	add	sp, #8
10046e08:	bd80      	pop	{r7, pc}
10046e0a:	46c0      	nop			@ (mov r8, r8)
10046e0c:	20000598 	.word	0x20000598
10046e10:	60001800 	.word	0x60001800

10046e14 <_calibrationProcedure>:
/** @defgroup RADIO_TIMER_Private_Functions  RADIO TIMER Private Functions
  * @{
  */

static void _calibrationProcedure(void)
{
10046e14:	b580      	push	{r7, lr}
10046e16:	af00      	add	r7, sp, #0
  /* Make sure any pending calibration is over */
  while (LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded(RADIO_CTRL) == 0);
10046e18:	46c0      	nop			@ (mov r8, r8)
10046e1a:	4b0b      	ldr	r3, [pc, #44]	@ (10046e48 <_calibrationProcedure+0x34>)
10046e1c:	0018      	movs	r0, r3
10046e1e:	f7ff fb44 	bl	100464aa <LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded>
10046e22:	1e03      	subs	r3, r0, #0
10046e24:	d0f9      	beq.n	10046e1a <_calibrationProcedure+0x6>

  /* Set SLOW_COUNT to 23, that is calibrate over 24 clock periods, this number
  cannot be changed without changing all the integer maths function in the
  file  */
  LL_RADIO_TIMER_SetLSIWindowCalibrationLength(RADIO_CTRL, 23);
10046e26:	4b08      	ldr	r3, [pc, #32]	@ (10046e48 <_calibrationProcedure+0x34>)
10046e28:	2117      	movs	r1, #23
10046e2a:	0018      	movs	r0, r3
10046e2c:	f7ff fb04 	bl	10046438 <LL_RADIO_TIMER_SetLSIWindowCalibrationLength>

  /* Start a calibration and take the correct freq */
  _timer_calibrate(&RADIO_TIMER_Context.calibrationData);
10046e30:	4b06      	ldr	r3, [pc, #24]	@ (10046e4c <_calibrationProcedure+0x38>)
10046e32:	0018      	movs	r0, r3
10046e34:	f000 f81e 	bl	10046e74 <_timer_calibrate>
  /* For first time set last to current */
  RADIO_TIMER_Context.calibrationData.last_period1 = RADIO_TIMER_Context.calibrationData.period1;
10046e38:	4b05      	ldr	r3, [pc, #20]	@ (10046e50 <_calibrationProcedure+0x3c>)
10046e3a:	69da      	ldr	r2, [r3, #28]
10046e3c:	4b04      	ldr	r3, [pc, #16]	@ (10046e50 <_calibrationProcedure+0x3c>)
10046e3e:	621a      	str	r2, [r3, #32]

}
10046e40:	46c0      	nop			@ (mov r8, r8)
10046e42:	46bd      	mov	sp, r7
10046e44:	bd80      	pop	{r7, pc}
10046e46:	46c0      	nop			@ (mov r8, r8)
10046e48:	60001000 	.word	0x60001000
10046e4c:	200005a8 	.word	0x200005a8
10046e50:	20000598 	.word	0x20000598

10046e54 <_timer_start_calibration>:

static void _timer_start_calibration(void)
{
10046e54:	b580      	push	{r7, lr}
10046e56:	af00      	add	r7, sp, #0
  /* Clear any pending interrupt */
  LL_RADIO_TIMER_ClearFlag_LSICalibrationEnded(RADIO_CTRL);
10046e58:	4b05      	ldr	r3, [pc, #20]	@ (10046e70 <_timer_start_calibration+0x1c>)
10046e5a:	0018      	movs	r0, r3
10046e5c:	f7ff fb17 	bl	1004648e <LL_RADIO_TIMER_ClearFlag_LSICalibrationEnded>
  /* Start calibration */
  LL_RADIO_TIMER_StartLSICalibration(RADIO_CTRL);
10046e60:	4b03      	ldr	r3, [pc, #12]	@ (10046e70 <_timer_start_calibration+0x1c>)
10046e62:	0018      	movs	r0, r3
10046e64:	f7ff faf4 	bl	10046450 <LL_RADIO_TIMER_StartLSICalibration>
}
10046e68:	46c0      	nop			@ (mov r8, r8)
10046e6a:	46bd      	mov	sp, r7
10046e6c:	bd80      	pop	{r7, pc}
10046e6e:	46c0      	nop			@ (mov r8, r8)
10046e70:	60001000 	.word	0x60001000

10046e74 <_timer_calibrate>:

static void _timer_calibrate(CalibrationDataTypeDef *calibrationData)
{
10046e74:	b580      	push	{r7, lr}
10046e76:	b082      	sub	sp, #8
10046e78:	af00      	add	r7, sp, #0
10046e7a:	6078      	str	r0, [r7, #4]
  _timer_start_calibration();
10046e7c:	f7ff ffea 	bl	10046e54 <_timer_start_calibration>
  while (LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded(RADIO_CTRL) == 0);
10046e80:	46c0      	nop			@ (mov r8, r8)
10046e82:	4b07      	ldr	r3, [pc, #28]	@ (10046ea0 <_timer_calibrate+0x2c>)
10046e84:	0018      	movs	r0, r3
10046e86:	f7ff fb10 	bl	100464aa <LL_RADIO_TIMER_IsActiveFlag_LSICalibrationEnded>
10046e8a:	1e03      	subs	r3, r0, #0
10046e8c:	d0f9      	beq.n	10046e82 <_timer_calibrate+0xe>
  _get_calibration_data(calibrationData);
10046e8e:	687b      	ldr	r3, [r7, #4]
10046e90:	0018      	movs	r0, r3
10046e92:	f000 f807 	bl	10046ea4 <_get_calibration_data>
}
10046e96:	46c0      	nop			@ (mov r8, r8)
10046e98:	46bd      	mov	sp, r7
10046e9a:	b002      	add	sp, #8
10046e9c:	bd80      	pop	{r7, pc}
10046e9e:	46c0      	nop			@ (mov r8, r8)
10046ea0:	60001000 	.word	0x60001000

10046ea4 <_get_calibration_data>:

static void _get_calibration_data(CalibrationDataTypeDef *calibrationData)
{
10046ea4:	b580      	push	{r7, lr}
10046ea6:	b08a      	sub	sp, #40	@ 0x28
10046ea8:	af00      	add	r7, sp, #0
10046eaa:	6078      	str	r0, [r7, #4]
  int32_t b2;
  int32_t mult;
  int32_t a1;
  int32_t a2;

  period =  LL_RADIO_TIMER_GetLSIPeriod(RADIO_CTRL);
10046eac:	4b2e      	ldr	r3, [pc, #184]	@ (10046f68 <_get_calibration_data+0xc4>)
10046eae:	0018      	movs	r0, r3
10046eb0:	f7ff fad9 	bl	10046466 <LL_RADIO_TIMER_GetLSIPeriod>
10046eb4:	0003      	movs	r3, r0
10046eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (period != LL_RADIO_TIMER_GetLSIPeriod(RADIO_CTRL) || period == 0)
10046eb8:	e005      	b.n	10046ec6 <_get_calibration_data+0x22>
  {
    period = LL_RADIO_TIMER_GetLSIPeriod(RADIO_CTRL);
10046eba:	4b2b      	ldr	r3, [pc, #172]	@ (10046f68 <_get_calibration_data+0xc4>)
10046ebc:	0018      	movs	r0, r3
10046ebe:	f7ff fad2 	bl	10046466 <LL_RADIO_TIMER_GetLSIPeriod>
10046ec2:	0003      	movs	r3, r0
10046ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (period != LL_RADIO_TIMER_GetLSIPeriod(RADIO_CTRL) || period == 0)
10046ec6:	4b28      	ldr	r3, [pc, #160]	@ (10046f68 <_get_calibration_data+0xc4>)
10046ec8:	0018      	movs	r0, r3
10046eca:	f7ff facc 	bl	10046466 <LL_RADIO_TIMER_GetLSIPeriod>
10046ece:	0002      	movs	r2, r0
10046ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10046ed2:	429a      	cmp	r2, r3
10046ed4:	d1f1      	bne.n	10046eba <_get_calibration_data+0x16>
10046ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10046ed8:	2b00      	cmp	r3, #0
10046eda:	d0ee      	beq.n	10046eba <_get_calibration_data+0x16>
  }

  mul1 = 0x8BCF6 ;
10046edc:	4b23      	ldr	r3, [pc, #140]	@ (10046f6c <_get_calibration_data+0xc8>)
10046ede:	61fb      	str	r3, [r7, #28]
  b1 = period >> 8 ;
10046ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10046ee2:	121b      	asrs	r3, r3, #8
10046ee4:	61bb      	str	r3, [r7, #24]
  b2 = period & 0xff ;
10046ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10046ee8:	22ff      	movs	r2, #255	@ 0xff
10046eea:	4013      	ands	r3, r2
10046eec:	617b      	str	r3, [r7, #20]
  calibrationData->period1 = ((mul1 * b1) + ((b2 * mul1) >> 8) + 16) >> 5;
10046eee:	69fb      	ldr	r3, [r7, #28]
10046ef0:	69ba      	ldr	r2, [r7, #24]
10046ef2:	435a      	muls	r2, r3
10046ef4:	697b      	ldr	r3, [r7, #20]
10046ef6:	69f9      	ldr	r1, [r7, #28]
10046ef8:	434b      	muls	r3, r1
10046efa:	121b      	asrs	r3, r3, #8
10046efc:	18d3      	adds	r3, r2, r3
10046efe:	3310      	adds	r3, #16
10046f00:	115a      	asrs	r2, r3, #5
10046f02:	687b      	ldr	r3, [r7, #4]
10046f04:	60da      	str	r2, [r3, #12]
  calibrationData->period = period;
10046f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10046f08:	687b      	ldr	r3, [r7, #4]
10046f0a:	601a      	str	r2, [r3, #0]

  mult = 0x753 ;
10046f0c:	4b18      	ldr	r3, [pc, #96]	@ (10046f70 <_get_calibration_data+0xcc>)
10046f0e:	613b      	str	r3, [r7, #16]
  freq = LL_RADIO_TIMER_GetLSIFrequency(RADIO_CTRL);
10046f10:	4b15      	ldr	r3, [pc, #84]	@ (10046f68 <_get_calibration_data+0xc4>)
10046f12:	0018      	movs	r0, r3
10046f14:	f7ff fab1 	bl	1004647a <LL_RADIO_TIMER_GetLSIFrequency>
10046f18:	0003      	movs	r3, r0
10046f1a:	623b      	str	r3, [r7, #32]

  while (freq != LL_RADIO_TIMER_GetLSIFrequency(RADIO_CTRL) || freq == 0)
10046f1c:	e005      	b.n	10046f2a <_get_calibration_data+0x86>
  {
    freq = LL_RADIO_TIMER_GetLSIFrequency(RADIO_CTRL);
10046f1e:	4b12      	ldr	r3, [pc, #72]	@ (10046f68 <_get_calibration_data+0xc4>)
10046f20:	0018      	movs	r0, r3
10046f22:	f7ff faaa 	bl	1004647a <LL_RADIO_TIMER_GetLSIFrequency>
10046f26:	0003      	movs	r3, r0
10046f28:	623b      	str	r3, [r7, #32]
  while (freq != LL_RADIO_TIMER_GetLSIFrequency(RADIO_CTRL) || freq == 0)
10046f2a:	4b0f      	ldr	r3, [pc, #60]	@ (10046f68 <_get_calibration_data+0xc4>)
10046f2c:	0018      	movs	r0, r3
10046f2e:	f7ff faa4 	bl	1004647a <LL_RADIO_TIMER_GetLSIFrequency>
10046f32:	0002      	movs	r2, r0
10046f34:	6a3b      	ldr	r3, [r7, #32]
10046f36:	429a      	cmp	r2, r3
10046f38:	d1f1      	bne.n	10046f1e <_get_calibration_data+0x7a>
10046f3a:	6a3b      	ldr	r3, [r7, #32]
10046f3c:	2b00      	cmp	r3, #0
10046f3e:	d0ee      	beq.n	10046f1e <_get_calibration_data+0x7a>
  }
  a1 = freq >> 6 ;
10046f40:	6a3b      	ldr	r3, [r7, #32]
10046f42:	119b      	asrs	r3, r3, #6
10046f44:	60fb      	str	r3, [r7, #12]
  a2 = a1 * mult ;
10046f46:	68fb      	ldr	r3, [r7, #12]
10046f48:	693a      	ldr	r2, [r7, #16]
10046f4a:	4353      	muls	r3, r2
10046f4c:	60bb      	str	r3, [r7, #8]
  calibrationData->freq1 = (a2 + 128) >> 8 ;
10046f4e:	68bb      	ldr	r3, [r7, #8]
10046f50:	3380      	adds	r3, #128	@ 0x80
10046f52:	121a      	asrs	r2, r3, #8
10046f54:	687b      	ldr	r3, [r7, #4]
10046f56:	609a      	str	r2, [r3, #8]
  calibrationData->freq = freq;
10046f58:	6a3a      	ldr	r2, [r7, #32]
10046f5a:	687b      	ldr	r3, [r7, #4]
10046f5c:	605a      	str	r2, [r3, #4]
}
10046f5e:	46c0      	nop			@ (mov r8, r8)
10046f60:	46bd      	mov	sp, r7
10046f62:	b00a      	add	sp, #40	@ 0x28
10046f64:	bd80      	pop	{r7, pc}
10046f66:	46c0      	nop			@ (mov r8, r8)
10046f68:	60001000 	.word	0x60001000
10046f6c:	0008bcf6 	.word	0x0008bcf6
10046f70:	00000753 	.word	0x00000753

10046f74 <_configureTxRxDelay>:

static void _configureTxRxDelay(RADIO_TIMER_ContextTypeDef *context, uint8_t calculate_st)
{
10046f74:	b590      	push	{r4, r7, lr}
10046f76:	b085      	sub	sp, #20
10046f78:	af00      	add	r7, sp, #0
10046f7a:	6078      	str	r0, [r7, #4]
10046f7c:	000a      	movs	r2, r1
10046f7e:	1cfb      	adds	r3, r7, #3
10046f80:	701a      	strb	r2, [r3, #0]
  uint8_t tx_delay_start;

  tx_delay_start = (BLUEGLOB->TXDELAYSTART * 125 / 1000) + 1;
10046f82:	4b38      	ldr	r3, [pc, #224]	@ (10047064 <_configureTxRxDelay+0xf0>)
10046f84:	7b9b      	ldrb	r3, [r3, #14]
10046f86:	b2db      	uxtb	r3, r3
10046f88:	2b00      	cmp	r3, #0
10046f8a:	da00      	bge.n	10046f8e <_configureTxRxDelay+0x1a>
10046f8c:	3307      	adds	r3, #7
10046f8e:	10db      	asrs	r3, r3, #3
10046f90:	b2da      	uxtb	r2, r3
10046f92:	240f      	movs	r4, #15
10046f94:	193b      	adds	r3, r7, r4
10046f96:	3201      	adds	r2, #1
10046f98:	701a      	strb	r2, [r3, #0]

  BLUEGLOB->WAKEUPINITDELAY =  blue_unit_conversion(WAKEUP_INIT_DELAY, context->calibrationData.freq1, MULT64_THR_FREQ);
10046f9a:	687b      	ldr	r3, [r7, #4]
10046f9c:	699b      	ldr	r3, [r3, #24]
10046f9e:	0019      	movs	r1, r3
10046fa0:	4b31      	ldr	r3, [pc, #196]	@ (10047068 <_configureTxRxDelay+0xf4>)
10046fa2:	001a      	movs	r2, r3
10046fa4:	201b      	movs	r0, #27
10046fa6:	f7f9 f88b 	bl	100400c0 <blue_unit_conversion>
10046faa:	0002      	movs	r2, r0
10046fac:	4b2d      	ldr	r3, [pc, #180]	@ (10047064 <_configureTxRxDelay+0xf0>)
10046fae:	b2d2      	uxtb	r2, r2
10046fb0:	715a      	strb	r2, [r3, #5]
  context->TxRxDelay.tim12_delay_mt = _us_to_machinetime(BLUEGLOB->TIMER12INITDELAYCAL);
10046fb2:	4b2c      	ldr	r3, [pc, #176]	@ (10047064 <_configureTxRxDelay+0xf0>)
10046fb4:	799b      	ldrb	r3, [r3, #6]
10046fb6:	b2db      	uxtb	r3, r3
10046fb8:	0018      	movs	r0, r3
10046fba:	f000 f86d 	bl	10047098 <_us_to_machinetime>
10046fbe:	0003      	movs	r3, r0
10046fc0:	b2d9      	uxtb	r1, r3
10046fc2:	687b      	ldr	r3, [r7, #4]
10046fc4:	223d      	movs	r2, #61	@ 0x3d
10046fc6:	5499      	strb	r1, [r3, r2]
  context->TxRxDelay.tx_cal_delay = _us_to_machinetime(BLUEGLOB->TRANSMITCALDELAYCHK + tx_delay_start);
10046fc8:	4b26      	ldr	r3, [pc, #152]	@ (10047064 <_configureTxRxDelay+0xf0>)
10046fca:	7a1b      	ldrb	r3, [r3, #8]
10046fcc:	b2db      	uxtb	r3, r3
10046fce:	001a      	movs	r2, r3
10046fd0:	193b      	adds	r3, r7, r4
10046fd2:	781b      	ldrb	r3, [r3, #0]
10046fd4:	18d3      	adds	r3, r2, r3
10046fd6:	0018      	movs	r0, r3
10046fd8:	f000 f85e 	bl	10047098 <_us_to_machinetime>
10046fdc:	0003      	movs	r3, r0
10046fde:	b2d9      	uxtb	r1, r3
10046fe0:	687b      	ldr	r3, [r7, #4]
10046fe2:	2238      	movs	r2, #56	@ 0x38
10046fe4:	5499      	strb	r1, [r3, r2]
  context->TxRxDelay.tx_no_cal_delay = _us_to_machinetime(BLUEGLOB->TRANSMITNOCALDELAYCHK + tx_delay_start);
10046fe6:	4b1f      	ldr	r3, [pc, #124]	@ (10047064 <_configureTxRxDelay+0xf0>)
10046fe8:	7a5b      	ldrb	r3, [r3, #9]
10046fea:	b2db      	uxtb	r3, r3
10046fec:	001a      	movs	r2, r3
10046fee:	193b      	adds	r3, r7, r4
10046ff0:	781b      	ldrb	r3, [r3, #0]
10046ff2:	18d3      	adds	r3, r2, r3
10046ff4:	0018      	movs	r0, r3
10046ff6:	f000 f84f 	bl	10047098 <_us_to_machinetime>
10046ffa:	0003      	movs	r3, r0
10046ffc:	b2d9      	uxtb	r1, r3
10046ffe:	687b      	ldr	r3, [r7, #4]
10047000:	2239      	movs	r2, #57	@ 0x39
10047002:	5499      	strb	r1, [r3, r2]
  context->TxRxDelay.rx_cal_delay = _us_to_machinetime(BLUEGLOB->RECEIVECALDELAYCHK);
10047004:	4b17      	ldr	r3, [pc, #92]	@ (10047064 <_configureTxRxDelay+0xf0>)
10047006:	7a9b      	ldrb	r3, [r3, #10]
10047008:	b2db      	uxtb	r3, r3
1004700a:	0018      	movs	r0, r3
1004700c:	f000 f844 	bl	10047098 <_us_to_machinetime>
10047010:	0003      	movs	r3, r0
10047012:	b2d9      	uxtb	r1, r3
10047014:	687b      	ldr	r3, [r7, #4]
10047016:	223a      	movs	r2, #58	@ 0x3a
10047018:	5499      	strb	r1, [r3, r2]
  context->TxRxDelay.rx_no_cal_delay = _us_to_machinetime(BLUEGLOB->RECEIVENOCALDELAYCHK);
1004701a:	4b12      	ldr	r3, [pc, #72]	@ (10047064 <_configureTxRxDelay+0xf0>)
1004701c:	7adb      	ldrb	r3, [r3, #11]
1004701e:	b2db      	uxtb	r3, r3
10047020:	0018      	movs	r0, r3
10047022:	f000 f839 	bl	10047098 <_us_to_machinetime>
10047026:	0003      	movs	r3, r0
10047028:	b2d9      	uxtb	r1, r3
1004702a:	687b      	ldr	r3, [r7, #4]
1004702c:	223b      	movs	r2, #59	@ 0x3b
1004702e:	5499      	strb	r1, [r3, r2]

  if (calculate_st)
10047030:	1cfb      	adds	r3, r7, #3
10047032:	781b      	ldrb	r3, [r3, #0]
10047034:	2b00      	cmp	r3, #0
10047036:	d010      	beq.n	1004705a <_configureTxRxDelay+0xe6>
  {
    context->TxRxDelay.tx_cal_delay_st    = _us_to_systime(BLUEGLOB->TRANSMITCALDELAYCHK + tx_delay_start) + WAKEUP_INIT_DELAY;
10047038:	4b0a      	ldr	r3, [pc, #40]	@ (10047064 <_configureTxRxDelay+0xf0>)
1004703a:	7a1b      	ldrb	r3, [r3, #8]
1004703c:	b2db      	uxtb	r3, r3
1004703e:	001a      	movs	r2, r3
10047040:	193b      	adds	r3, r7, r4
10047042:	781b      	ldrb	r3, [r3, #0]
10047044:	18d3      	adds	r3, r2, r3
10047046:	0018      	movs	r0, r3
10047048:	f000 f810 	bl	1004706c <_us_to_systime>
1004704c:	0003      	movs	r3, r0
1004704e:	b2db      	uxtb	r3, r3
10047050:	331b      	adds	r3, #27
10047052:	b2d9      	uxtb	r1, r3
10047054:	687b      	ldr	r3, [r7, #4]
10047056:	223c      	movs	r2, #60	@ 0x3c
10047058:	5499      	strb	r1, [r3, r2]
  }

}
1004705a:	46c0      	nop			@ (mov r8, r8)
1004705c:	46bd      	mov	sp, r7
1004705e:	b005      	add	sp, #20
10047060:	bd90      	pop	{r4, r7, pc}
10047062:	46c0      	nop			@ (mov r8, r8)
10047064:	200000c0 	.word	0x200000c0
10047068:	00000326 	.word	0x00000326

1004706c <_us_to_systime>:

static uint32_t _us_to_systime(uint32_t time)
{
1004706c:	b580      	push	{r7, lr}
1004706e:	b084      	sub	sp, #16
10047070:	af00      	add	r7, sp, #0
10047072:	6078      	str	r0, [r7, #4]
  uint32_t t1, t2;
  t1 = time * 0x68;
10047074:	687b      	ldr	r3, [r7, #4]
10047076:	2268      	movs	r2, #104	@ 0x68
10047078:	4353      	muls	r3, r2
1004707a:	60fb      	str	r3, [r7, #12]
  t2 = time * 0xDB;
1004707c:	687b      	ldr	r3, [r7, #4]
1004707e:	22db      	movs	r2, #219	@ 0xdb
10047080:	4353      	muls	r3, r2
10047082:	60bb      	str	r3, [r7, #8]
  return (t1 >> 8) + (t2 >> 16);
10047084:	68fb      	ldr	r3, [r7, #12]
10047086:	0a1a      	lsrs	r2, r3, #8
10047088:	68bb      	ldr	r3, [r7, #8]
1004708a:	0c1b      	lsrs	r3, r3, #16
1004708c:	18d3      	adds	r3, r2, r3
}
1004708e:	0018      	movs	r0, r3
10047090:	46bd      	mov	sp, r7
10047092:	b004      	add	sp, #16
10047094:	bd80      	pop	{r7, pc}
	...

10047098 <_us_to_machinetime>:

static uint32_t _us_to_machinetime(uint32_t time)
{
10047098:	b5b0      	push	{r4, r5, r7, lr}
1004709a:	b088      	sub	sp, #32
1004709c:	af00      	add	r7, sp, #0
1004709e:	60f8      	str	r0, [r7, #12]
  uint64_t tmp = (uint64_t)RADIO_TIMER_Context.calibrationData.freq * (uint64_t)time * (uint64_t)3U;
100470a0:	4915      	ldr	r1, [pc, #84]	@ (100470f8 <_us_to_machinetime+0x60>)
100470a2:	6949      	ldr	r1, [r1, #20]
100470a4:	6039      	str	r1, [r7, #0]
100470a6:	2100      	movs	r1, #0
100470a8:	6079      	str	r1, [r7, #4]
100470aa:	68f9      	ldr	r1, [r7, #12]
100470ac:	000a      	movs	r2, r1
100470ae:	2100      	movs	r1, #0
100470b0:	000b      	movs	r3, r1
100470b2:	6838      	ldr	r0, [r7, #0]
100470b4:	6879      	ldr	r1, [r7, #4]
100470b6:	f7f9 f9bb 	bl	10040430 <__aeabi_lmul>
100470ba:	0002      	movs	r2, r0
100470bc:	000b      	movs	r3, r1
100470be:	0010      	movs	r0, r2
100470c0:	0019      	movs	r1, r3
100470c2:	0002      	movs	r2, r0
100470c4:	000b      	movs	r3, r1
100470c6:	1892      	adds	r2, r2, r2
100470c8:	415b      	adcs	r3, r3
100470ca:	1812      	adds	r2, r2, r0
100470cc:	414b      	adcs	r3, r1
100470ce:	61ba      	str	r2, [r7, #24]
100470d0:	61fb      	str	r3, [r7, #28]
  uint32_t time_mt = ((tmp + (1 << 26)) >> 27) & TIMER_MAX_VALUE;
100470d2:	69ba      	ldr	r2, [r7, #24]
100470d4:	69fb      	ldr	r3, [r7, #28]
100470d6:	2080      	movs	r0, #128	@ 0x80
100470d8:	04c0      	lsls	r0, r0, #19
100470da:	2100      	movs	r1, #0
100470dc:	1812      	adds	r2, r2, r0
100470de:	414b      	adcs	r3, r1
100470e0:	0159      	lsls	r1, r3, #5
100470e2:	0ed4      	lsrs	r4, r2, #27
100470e4:	430c      	orrs	r4, r1
100470e6:	0edd      	lsrs	r5, r3, #27
100470e8:	0023      	movs	r3, r4
100470ea:	617b      	str	r3, [r7, #20]

  return time_mt;
100470ec:	697b      	ldr	r3, [r7, #20]
}
100470ee:	0018      	movs	r0, r3
100470f0:	46bd      	mov	sp, r7
100470f2:	b008      	add	sp, #32
100470f4:	bdb0      	pop	{r4, r5, r7, pc}
100470f6:	46c0      	nop			@ (mov r8, r8)
100470f8:	20000598 	.word	0x20000598

100470fc <_update_xtal_startup_time>:

static void _update_xtal_startup_time(uint16_t hs_startup_time, int32_t freq1)
{
100470fc:	b580      	push	{r7, lr}
100470fe:	b084      	sub	sp, #16
10047100:	af00      	add	r7, sp, #0
10047102:	0002      	movs	r2, r0
10047104:	6039      	str	r1, [r7, #0]
10047106:	1dbb      	adds	r3, r7, #6
10047108:	801a      	strh	r2, [r3, #0]
  int32_t time1;

  time1 = blue_unit_conversion(hs_startup_time, freq1, MULT64_THR_FREQ);
1004710a:	1dbb      	adds	r3, r7, #6
1004710c:	881b      	ldrh	r3, [r3, #0]
1004710e:	6839      	ldr	r1, [r7, #0]
10047110:	4a0e      	ldr	r2, [pc, #56]	@ (1004714c <_update_xtal_startup_time+0x50>)
10047112:	0018      	movs	r0, r3
10047114:	f7f8 ffd4 	bl	100400c0 <blue_unit_conversion>
10047118:	0003      	movs	r3, r0
1004711a:	60fb      	str	r3, [r7, #12]
  if (time1 >= 4096)
1004711c:	68fa      	ldr	r2, [r7, #12]
1004711e:	2380      	movs	r3, #128	@ 0x80
10047120:	015b      	lsls	r3, r3, #5
10047122:	429a      	cmp	r2, r3
10047124:	db01      	blt.n	1004712a <_update_xtal_startup_time+0x2e>
  {
    time1 = 4095;
10047126:	4b0a      	ldr	r3, [pc, #40]	@ (10047150 <_update_xtal_startup_time+0x54>)
10047128:	60fb      	str	r3, [r7, #12]
  }
  if (time1 < 16)
1004712a:	68fb      	ldr	r3, [r7, #12]
1004712c:	2b0f      	cmp	r3, #15
1004712e:	dc01      	bgt.n	10047134 <_update_xtal_startup_time+0x38>
  {
    time1 = 16;
10047130:	2310      	movs	r3, #16
10047132:	60fb      	str	r3, [r7, #12]
  }
  LL_RADIO_TIMER_SetWakeupOffset(WAKEUP, (time1 >> 4));
10047134:	68fb      	ldr	r3, [r7, #12]
10047136:	111b      	asrs	r3, r3, #4
10047138:	b2db      	uxtb	r3, r3
1004713a:	4a06      	ldr	r2, [pc, #24]	@ (10047154 <_update_xtal_startup_time+0x58>)
1004713c:	0019      	movs	r1, r3
1004713e:	0010      	movs	r0, r2
10047140:	f7ff f8bc 	bl	100462bc <LL_RADIO_TIMER_SetWakeupOffset>
}
10047144:	46c0      	nop			@ (mov r8, r8)
10047146:	46bd      	mov	sp, r7
10047148:	b004      	add	sp, #16
1004714a:	bd80      	pop	{r7, pc}
1004714c:	00000326 	.word	0x00000326
10047150:	00000fff 	.word	0x00000fff
10047154:	60001800 	.word	0x60001800

10047158 <_calibration_callback>:

static void _calibration_callback(void *handle)
{
10047158:	b580      	push	{r7, lr}
1004715a:	b082      	sub	sp, #8
1004715c:	af00      	add	r7, sp, #0
1004715e:	6078      	str	r0, [r7, #4]
  if (RADIO_TIMER_Context.calibrationSettings.periodicCalibration)
10047160:	4b06      	ldr	r3, [pc, #24]	@ (1004717c <_calibration_callback+0x24>)
10047162:	781b      	ldrb	r3, [r3, #0]
10047164:	2b00      	cmp	r3, #0
10047166:	d001      	beq.n	1004716c <_calibration_callback+0x14>
  {
    _timer_start_calibration();
10047168:	f7ff fe74 	bl	10046e54 <_timer_start_calibration>
  }
  RADIO_TIMER_Context.calibrationSettings.calibration_in_progress = TRUE;
1004716c:	4b03      	ldr	r3, [pc, #12]	@ (1004717c <_calibration_callback+0x24>)
1004716e:	2201      	movs	r2, #1
10047170:	721a      	strb	r2, [r3, #8]
}
10047172:	46c0      	nop			@ (mov r8, r8)
10047174:	46bd      	mov	sp, r7
10047176:	b002      	add	sp, #8
10047178:	bd80      	pop	{r7, pc}
1004717a:	46c0      	nop			@ (mov r8, r8)
1004717c:	20000598 	.word	0x20000598

10047180 <_start_timer>:

static int32_t _start_timer(VTIMER_HandleType *timerHandle, uint64_t time)
{
10047180:	b590      	push	{r4, r7, lr}
10047182:	b089      	sub	sp, #36	@ 0x24
10047184:	af00      	add	r7, sp, #0
10047186:	60f8      	str	r0, [r7, #12]
10047188:	603a      	str	r2, [r7, #0]
1004718a:	607b      	str	r3, [r7, #4]
  uint8_t expired = 0;
1004718c:	2313      	movs	r3, #19
1004718e:	18fb      	adds	r3, r7, r3
10047190:	2200      	movs	r2, #0
10047192:	701a      	strb	r2, [r3, #0]

  /* The timer is already started*/
  if (timerHandle->active)
10047194:	68fb      	ldr	r3, [r7, #12]
10047196:	7b1b      	ldrb	r3, [r3, #12]
10047198:	2b00      	cmp	r3, #0
1004719a:	d001      	beq.n	100471a0 <_start_timer+0x20>
  {
    return 1;
1004719c:	2301      	movs	r3, #1
1004719e:	e047      	b.n	10047230 <_start_timer+0xb0>
  }
  timerHandle->expiryTime = time;
100471a0:	68f9      	ldr	r1, [r7, #12]
100471a2:	683a      	ldr	r2, [r7, #0]
100471a4:	687b      	ldr	r3, [r7, #4]
100471a6:	600a      	str	r2, [r1, #0]
100471a8:	604b      	str	r3, [r1, #4]
  timerHandle->active = TRUE;
100471aa:	68fb      	ldr	r3, [r7, #12]
100471ac:	2201      	movs	r2, #1
100471ae:	731a      	strb	r2, [r3, #12]
  if (_insert_timer_in_queue(RADIO_TIMER_Context.rootNode, timerHandle) == timerHandle)
100471b0:	4b21      	ldr	r3, [pc, #132]	@ (10047238 <_start_timer+0xb8>)
100471b2:	228c      	movs	r2, #140	@ 0x8c
100471b4:	589b      	ldr	r3, [r3, r2]
100471b6:	68fa      	ldr	r2, [r7, #12]
100471b8:	0011      	movs	r1, r2
100471ba:	0018      	movs	r0, r3
100471bc:	f000 f95c 	bl	10047478 <_insert_timer_in_queue>
100471c0:	0002      	movs	r2, r0
100471c2:	68fb      	ldr	r3, [r7, #12]
100471c4:	4293      	cmp	r3, r2
100471c6:	d130      	bne.n	1004722a <_start_timer+0xaa>
  {
    RADIO_TIMER_Context.rootNode = _update_user_timeout(timerHandle, &expired);
100471c8:	2413      	movs	r4, #19
100471ca:	193a      	adds	r2, r7, r4
100471cc:	68fb      	ldr	r3, [r7, #12]
100471ce:	0011      	movs	r1, r2
100471d0:	0018      	movs	r0, r3
100471d2:	f000 f89b 	bl	1004730c <_update_user_timeout>
100471d6:	0002      	movs	r2, r0
100471d8:	4b17      	ldr	r3, [pc, #92]	@ (10047238 <_start_timer+0xb8>)
100471da:	218c      	movs	r1, #140	@ 0x8c
100471dc:	505a      	str	r2, [r3, r1]
    if (expired)
100471de:	193b      	adds	r3, r7, r4
100471e0:	781b      	ldrb	r3, [r3, #0]
100471e2:	2b00      	cmp	r3, #0
100471e4:	d021      	beq.n	1004722a <_start_timer+0xaa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100471e6:	f3ef 8310 	mrs	r3, PRIMASK
100471ea:	61bb      	str	r3, [r7, #24]
  return(result);
100471ec:	69bb      	ldr	r3, [r7, #24]
    {
      /* A new root timer is already expired, mimic timer expire that is normally signaled
       through the interrupt handler that increase the number of expired timers*/
      INCREMENT_EXPIRE_COUNT;
100471ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
100471f0:	b672      	cpsid	i
}
100471f2:	46c0      	nop			@ (mov r8, r8)
100471f4:	4b10      	ldr	r3, [pc, #64]	@ (10047238 <_start_timer+0xb8>)
100471f6:	2291      	movs	r2, #145	@ 0x91
100471f8:	5c9b      	ldrb	r3, [r3, r2]
100471fa:	3301      	adds	r3, #1
100471fc:	4a0e      	ldr	r2, [pc, #56]	@ (10047238 <_start_timer+0xb8>)
100471fe:	2192      	movs	r1, #146	@ 0x92
10047200:	5c52      	ldrb	r2, [r2, r1]
10047202:	4293      	cmp	r3, r2
10047204:	d103      	bne.n	1004720e <_start_timer+0x8e>
10047206:	4b0c      	ldr	r3, [pc, #48]	@ (10047238 <_start_timer+0xb8>)
10047208:	2291      	movs	r2, #145	@ 0x91
1004720a:	5c9b      	ldrb	r3, [r3, r2]
1004720c:	e004      	b.n	10047218 <_start_timer+0x98>
1004720e:	4b0a      	ldr	r3, [pc, #40]	@ (10047238 <_start_timer+0xb8>)
10047210:	2291      	movs	r2, #145	@ 0x91
10047212:	5c9b      	ldrb	r3, [r3, r2]
10047214:	3301      	adds	r3, #1
10047216:	b2db      	uxtb	r3, r3
10047218:	4a07      	ldr	r2, [pc, #28]	@ (10047238 <_start_timer+0xb8>)
1004721a:	2191      	movs	r1, #145	@ 0x91
1004721c:	5453      	strb	r3, [r2, r1]
1004721e:	69fb      	ldr	r3, [r7, #28]
10047220:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10047222:	697b      	ldr	r3, [r7, #20]
10047224:	f383 8810 	msr	PRIMASK, r3
}
10047228:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return expired;
1004722a:	2313      	movs	r3, #19
1004722c:	18fb      	adds	r3, r7, r3
1004722e:	781b      	ldrb	r3, [r3, #0]
}
10047230:	0018      	movs	r0, r3
10047232:	46bd      	mov	sp, r7
10047234:	b009      	add	sp, #36	@ 0x24
10047236:	bd90      	pop	{r4, r7, pc}
10047238:	20000598 	.word	0x20000598

1004723c <_get_system_time_and_machine>:

static uint64_t _get_system_time_and_machine(RADIO_TIMER_ContextTypeDef *context, uint32_t *current_machine_time)
{
1004723c:	b5b0      	push	{r4, r5, r7, lr}
1004723e:	b08a      	sub	sp, #40	@ 0x28
10047240:	af00      	add	r7, sp, #0
10047242:	60f8      	str	r0, [r7, #12]
10047244:	60b9      	str	r1, [r7, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10047246:	f3ef 8310 	mrs	r3, PRIMASK
1004724a:	617b      	str	r3, [r7, #20]
  return(result);
1004724c:	697b      	ldr	r3, [r7, #20]
  uint32_t difftime;
  uint64_t new_time;

  ATOMIC_SECTION_BEGIN();
1004724e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
10047250:	b672      	cpsid	i
}
10047252:	46c0      	nop			@ (mov r8, r8)
  new_time = context->cumulative_time;
10047254:	68fb      	ldr	r3, [r7, #12]
10047256:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
10047258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
1004725a:	623a      	str	r2, [r7, #32]
1004725c:	627b      	str	r3, [r7, #36]	@ 0x24
  *current_machine_time =  LL_RADIO_TIMER_GetAbsoluteTime(WAKEUP);
1004725e:	4b29      	ldr	r3, [pc, #164]	@ (10047304 <_get_system_time_and_machine+0xc8>)
10047260:	0018      	movs	r0, r3
10047262:	f7ff f85c 	bl	1004631e <LL_RADIO_TIMER_GetAbsoluteTime>
10047266:	0002      	movs	r2, r0
10047268:	68bb      	ldr	r3, [r7, #8]
1004726a:	601a      	str	r2, [r3, #0]
  difftime = TIME_ABSDIFF(*current_machine_time, context->last_machine_time);
1004726c:	68bb      	ldr	r3, [r7, #8]
1004726e:	681a      	ldr	r2, [r3, #0]
10047270:	68fb      	ldr	r3, [r7, #12]
10047272:	2180      	movs	r1, #128	@ 0x80
10047274:	585b      	ldr	r3, [r3, r1]
10047276:	1ad3      	subs	r3, r2, r3
10047278:	61bb      	str	r3, [r7, #24]
  new_time += blue_unit_conversion(difftime, context->calibrationData.period1, MULT64_THR_PERIOD);
1004727a:	68fb      	ldr	r3, [r7, #12]
1004727c:	69db      	ldr	r3, [r3, #28]
1004727e:	0019      	movs	r1, r3
10047280:	4a21      	ldr	r2, [pc, #132]	@ (10047308 <_get_system_time_and_machine+0xcc>)
10047282:	69bb      	ldr	r3, [r7, #24]
10047284:	0018      	movs	r0, r3
10047286:	f7f8 ff1b 	bl	100400c0 <blue_unit_conversion>
1004728a:	0003      	movs	r3, r0
1004728c:	603b      	str	r3, [r7, #0]
1004728e:	2300      	movs	r3, #0
10047290:	607b      	str	r3, [r7, #4]
10047292:	6a3a      	ldr	r2, [r7, #32]
10047294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10047296:	6838      	ldr	r0, [r7, #0]
10047298:	6879      	ldr	r1, [r7, #4]
1004729a:	1812      	adds	r2, r2, r0
1004729c:	414b      	adcs	r3, r1
1004729e:	623a      	str	r2, [r7, #32]
100472a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (new_time < context->last_system_time)
100472a2:	68fb      	ldr	r3, [r7, #12]
100472a4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
100472a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
100472a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
100472aa:	4299      	cmp	r1, r3
100472ac:	d305      	bcc.n	100472ba <_get_system_time_and_machine+0x7e>
100472ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
100472b0:	4299      	cmp	r1, r3
100472b2:	d115      	bne.n	100472e0 <_get_system_time_and_machine+0xa4>
100472b4:	6a39      	ldr	r1, [r7, #32]
100472b6:	4291      	cmp	r1, r2
100472b8:	d212      	bcs.n	100472e0 <_get_system_time_and_machine+0xa4>
  {
    new_time += blue_unit_conversion(TIMER_MAX_VALUE, context->calibrationData.period1, MULT64_THR_PERIOD);
100472ba:	68fb      	ldr	r3, [r7, #12]
100472bc:	69db      	ldr	r3, [r3, #28]
100472be:	0019      	movs	r1, r3
100472c0:	4a11      	ldr	r2, [pc, #68]	@ (10047308 <_get_system_time_and_machine+0xcc>)
100472c2:	2301      	movs	r3, #1
100472c4:	425b      	negs	r3, r3
100472c6:	0018      	movs	r0, r3
100472c8:	f7f8 fefa 	bl	100400c0 <blue_unit_conversion>
100472cc:	0003      	movs	r3, r0
100472ce:	001c      	movs	r4, r3
100472d0:	2300      	movs	r3, #0
100472d2:	001d      	movs	r5, r3
100472d4:	6a3a      	ldr	r2, [r7, #32]
100472d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100472d8:	1912      	adds	r2, r2, r4
100472da:	416b      	adcs	r3, r5
100472dc:	623a      	str	r2, [r7, #32]
100472de:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  context->last_system_time = new_time;
100472e0:	68f9      	ldr	r1, [r7, #12]
100472e2:	6a3a      	ldr	r2, [r7, #32]
100472e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100472e6:	678a      	str	r2, [r1, #120]	@ 0x78
100472e8:	67cb      	str	r3, [r1, #124]	@ 0x7c
100472ea:	69fb      	ldr	r3, [r7, #28]
100472ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100472ee:	693b      	ldr	r3, [r7, #16]
100472f0:	f383 8810 	msr	PRIMASK, r3
}
100472f4:	46c0      	nop			@ (mov r8, r8)
  ATOMIC_SECTION_END();

  return new_time;
100472f6:	6a3a      	ldr	r2, [r7, #32]
100472f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
100472fa:	0010      	movs	r0, r2
100472fc:	0019      	movs	r1, r3
100472fe:	46bd      	mov	sp, r7
10047300:	b00a      	add	sp, #40	@ 0x28
10047302:	bdb0      	pop	{r4, r5, r7, pc}
10047304:	60001800 	.word	0x60001800
10047308:	00000635 	.word	0x00000635

1004730c <_update_user_timeout>:

/* Set timeout and skip non active timers */
static VTIMER_HandleType *_update_user_timeout(VTIMER_HandleType *rootNode, uint8_t *expired)
{
1004730c:	b5b0      	push	{r4, r5, r7, lr}
1004730e:	b08e      	sub	sp, #56	@ 0x38
10047310:	af00      	add	r7, sp, #0
10047312:	60f8      	str	r0, [r7, #12]
10047314:	60b9      	str	r1, [r7, #8]
  VTIMER_HandleType *curr = rootNode;
10047316:	68fb      	ldr	r3, [r7, #12]
10047318:	637b      	str	r3, [r7, #52]	@ 0x34
  VTIMER_HandleType *rootOrig = rootNode;
1004731a:	68fb      	ldr	r3, [r7, #12]
1004731c:	633b      	str	r3, [r7, #48]	@ 0x30
  int64_t delay;
  *expired = 0;
1004731e:	68bb      	ldr	r3, [r7, #8]
10047320:	2200      	movs	r2, #0
10047322:	701a      	strb	r2, [r3, #0]
  while (curr != NULL)
10047324:	e094      	b.n	10047450 <_update_user_timeout+0x144>
  {
    if (curr->active)
10047326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10047328:	7b1b      	ldrb	r3, [r3, #12]
1004732a:	2b00      	cmp	r3, #0
1004732c:	d100      	bne.n	10047330 <_update_user_timeout+0x24>
1004732e:	e08c      	b.n	1004744a <_update_user_timeout+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10047330:	f3ef 8310 	mrs	r3, PRIMASK
10047334:	61fb      	str	r3, [r7, #28]
  return(result);
10047336:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SECTION_BEGIN();
10047338:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
1004733a:	b672      	cpsid	i
}
1004733c:	46c0      	nop			@ (mov r8, r8)
#if defined (STM32WB06) || defined (STM32WB07)
      uint8_t dummy;
      bool share = FALSE;
1004733e:	230e      	movs	r3, #14
10047340:	2108      	movs	r1, #8
10047342:	185b      	adds	r3, r3, r1
10047344:	19db      	adds	r3, r3, r7
10047346:	2200      	movs	r2, #0
10047348:	701a      	strb	r2, [r3, #0]
      _check_radio_activity(&RADIO_TIMER_Context.radioTimer, &dummy);
1004734a:	230f      	movs	r3, #15
1004734c:	185b      	adds	r3, r3, r1
1004734e:	19da      	adds	r2, r3, r7
10047350:	4b47      	ldr	r3, [pc, #284]	@ (10047470 <_update_user_timeout+0x164>)
10047352:	0011      	movs	r1, r2
10047354:	0018      	movs	r0, r3
10047356:	f000 f9f5 	bl	10047744 <_check_radio_activity>
#endif
      delay = curr->expiryTime - HAL_RADIO_TIMER_GetCurrentSysTime();
1004735a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004735c:	681c      	ldr	r4, [r3, #0]
1004735e:	685d      	ldr	r5, [r3, #4]
10047360:	f7ff fc8c 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
10047364:	0002      	movs	r2, r0
10047366:	000b      	movs	r3, r1
10047368:	1aa4      	subs	r4, r4, r2
1004736a:	419d      	sbcs	r5, r3
1004736c:	0022      	movs	r2, r4
1004736e:	002b      	movs	r3, r5
10047370:	623a      	str	r2, [r7, #32]
10047372:	627b      	str	r3, [r7, #36]	@ 0x24
      if (delay > 0)
10047374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10047376:	2b00      	cmp	r3, #0
10047378:	dc05      	bgt.n	10047386 <_update_user_timeout+0x7a>
1004737a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004737c:	2b00      	cmp	r3, #0
1004737e:	d15a      	bne.n	10047436 <_update_user_timeout+0x12a>
10047380:	6a3b      	ldr	r3, [r7, #32]
10047382:	2b00      	cmp	r3, #0
10047384:	d057      	beq.n	10047436 <_update_user_timeout+0x12a>
         /* Protection against interrupt must be used to avoid that the called function will be interrupted
          and so the timer programming will happen after the target time is already passed
          leading to a timer expiring after timer wraps, instead of the expected delay */
#if defined (STM32WB06) || defined (STM32WB07)
        /* Is the active radio operation before or too close the host timeout? */
        if (((RADIO_TIMER_Context.radioTimer.expiryTime) < (curr->expiryTime + RADIO_TIMER_Context.hostMargin))
10047386:	4b3b      	ldr	r3, [pc, #236]	@ (10047474 <_update_user_timeout+0x168>)
10047388:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
1004738a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
1004738c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
1004738e:	6808      	ldr	r0, [r1, #0]
10047390:	6849      	ldr	r1, [r1, #4]
10047392:	4c38      	ldr	r4, [pc, #224]	@ (10047474 <_update_user_timeout+0x168>)
10047394:	2598      	movs	r5, #152	@ 0x98
10047396:	5964      	ldr	r4, [r4, r5]
10047398:	603c      	str	r4, [r7, #0]
1004739a:	2400      	movs	r4, #0
1004739c:	607c      	str	r4, [r7, #4]
1004739e:	683c      	ldr	r4, [r7, #0]
100473a0:	687d      	ldr	r5, [r7, #4]
100473a2:	1900      	adds	r0, r0, r4
100473a4:	4169      	adcs	r1, r5
100473a6:	4299      	cmp	r1, r3
100473a8:	d802      	bhi.n	100473b0 <_update_user_timeout+0xa4>
100473aa:	d11b      	bne.n	100473e4 <_update_user_timeout+0xd8>
100473ac:	4290      	cmp	r0, r2
100473ae:	d919      	bls.n	100473e4 <_update_user_timeout+0xd8>
            && RADIO_TIMER_Context.radioTimer.active)
100473b0:	4b30      	ldr	r3, [pc, #192]	@ (10047474 <_update_user_timeout+0x168>)
100473b2:	2261      	movs	r2, #97	@ 0x61
100473b4:	5c9b      	ldrb	r3, [r3, r2]
100473b6:	2b00      	cmp	r3, #0
100473b8:	d014      	beq.n	100473e4 <_update_user_timeout+0xd8>
        {
          if ((RADIO_TIMER_Context.radioTimer.expiryTime >= curr->expiryTime) && RADIO_TIMER_Context.radioTimer.active)
100473ba:	4b2e      	ldr	r3, [pc, #184]	@ (10047474 <_update_user_timeout+0x168>)
100473bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
100473be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
100473c0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
100473c2:	6808      	ldr	r0, [r1, #0]
100473c4:	6849      	ldr	r1, [r1, #4]
100473c6:	4299      	cmp	r1, r3
100473c8:	d813      	bhi.n	100473f2 <_update_user_timeout+0xe6>
100473ca:	d101      	bne.n	100473d0 <_update_user_timeout+0xc4>
100473cc:	4290      	cmp	r0, r2
100473ce:	d810      	bhi.n	100473f2 <_update_user_timeout+0xe6>
100473d0:	4b28      	ldr	r3, [pc, #160]	@ (10047474 <_update_user_timeout+0x168>)
100473d2:	2261      	movs	r2, #97	@ 0x61
100473d4:	5c9b      	ldrb	r3, [r3, r2]
100473d6:	2b00      	cmp	r3, #0
100473d8:	d00b      	beq.n	100473f2 <_update_user_timeout+0xe6>
          {
            RADIO_TIMER_Context.hostIsRadioPending = 1;
100473da:	4b26      	ldr	r3, [pc, #152]	@ (10047474 <_update_user_timeout+0x168>)
100473dc:	2295      	movs	r2, #149	@ 0x95
100473de:	2101      	movs	r1, #1
100473e0:	5499      	strb	r1, [r3, r2]
          if ((RADIO_TIMER_Context.radioTimer.expiryTime >= curr->expiryTime) && RADIO_TIMER_Context.radioTimer.active)
100473e2:	e006      	b.n	100473f2 <_update_user_timeout+0xe6>
          }          
        }
        else
        {
          /* It's fine to program the wakeup timer for an host wakeup */
          share = TRUE;
100473e4:	230e      	movs	r3, #14
100473e6:	2208      	movs	r2, #8
100473e8:	189b      	adds	r3, r3, r2
100473ea:	19db      	adds	r3, r3, r7
100473ec:	2201      	movs	r2, #1
100473ee:	701a      	strb	r2, [r3, #0]
100473f0:	e000      	b.n	100473f4 <_update_user_timeout+0xe8>
          if ((RADIO_TIMER_Context.radioTimer.expiryTime >= curr->expiryTime) && RADIO_TIMER_Context.radioTimer.active)
100473f2:	46c0      	nop			@ (mov r8, r8)
        }
        TIMER_SetRadioHostWakeupTime(delay, &share);
100473f4:	6a3b      	ldr	r3, [r7, #32]
100473f6:	240e      	movs	r4, #14
100473f8:	2508      	movs	r5, #8
100473fa:	1962      	adds	r2, r4, r5
100473fc:	19d2      	adds	r2, r2, r7
100473fe:	0011      	movs	r1, r2
10047400:	0018      	movs	r0, r3
10047402:	f000 fa29 	bl	10047858 <TIMER_SetRadioHostWakeupTime>
        if (share == TRUE)
10047406:	1963      	adds	r3, r4, r5
10047408:	19db      	adds	r3, r3, r7
1004740a:	781b      	ldrb	r3, [r3, #0]
1004740c:	2b00      	cmp	r3, #0
1004740e:	d015      	beq.n	1004743c <_update_user_timeout+0x130>
        {
          RADIO_TIMER_Context.radioTimer.pending |= RADIO_TIMER_Context.radioTimer.active;
10047410:	4b18      	ldr	r3, [pc, #96]	@ (10047474 <_update_user_timeout+0x168>)
10047412:	2262      	movs	r2, #98	@ 0x62
10047414:	5c9a      	ldrb	r2, [r3, r2]
10047416:	4b17      	ldr	r3, [pc, #92]	@ (10047474 <_update_user_timeout+0x168>)
10047418:	2161      	movs	r1, #97	@ 0x61
1004741a:	5c5b      	ldrb	r3, [r3, r1]
1004741c:	4313      	orrs	r3, r2
1004741e:	b2db      	uxtb	r3, r3
10047420:	1e5a      	subs	r2, r3, #1
10047422:	4193      	sbcs	r3, r2
10047424:	b2d9      	uxtb	r1, r3
10047426:	4b13      	ldr	r3, [pc, #76]	@ (10047474 <_update_user_timeout+0x168>)
10047428:	2262      	movs	r2, #98	@ 0x62
1004742a:	5499      	strb	r1, [r3, r2]
          RADIO_TIMER_Context.radioTimer.active = FALSE;
1004742c:	4b11      	ldr	r3, [pc, #68]	@ (10047474 <_update_user_timeout+0x168>)
1004742e:	2261      	movs	r2, #97	@ 0x61
10047430:	2100      	movs	r1, #0
10047432:	5499      	strb	r1, [r3, r2]
10047434:	e002      	b.n	1004743c <_update_user_timeout+0x130>
        VTIMER_SetWakeupTime(delay, TRUE);
#endif
      }
      else
      {
        *expired = 1;
10047436:	68bb      	ldr	r3, [r7, #8]
10047438:	2201      	movs	r2, #1
1004743a:	701a      	strb	r2, [r3, #0]
1004743c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
1004743e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10047440:	69bb      	ldr	r3, [r7, #24]
10047442:	f383 8810 	msr	PRIMASK, r3
}
10047446:	46c0      	nop			@ (mov r8, r8)
      }
      ATOMIC_SECTION_END();
      break;
10047448:	e006      	b.n	10047458 <_update_user_timeout+0x14c>
    }
    curr = curr->next;
1004744a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004744c:	691b      	ldr	r3, [r3, #16]
1004744e:	637b      	str	r3, [r7, #52]	@ 0x34
  while (curr != NULL)
10047450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10047452:	2b00      	cmp	r3, #0
10047454:	d000      	beq.n	10047458 <_update_user_timeout+0x14c>
10047456:	e766      	b.n	10047326 <_update_user_timeout+0x1a>
  }
  if (*expired)
10047458:	68bb      	ldr	r3, [r7, #8]
1004745a:	781b      	ldrb	r3, [r3, #0]
1004745c:	2b00      	cmp	r3, #0
1004745e:	d001      	beq.n	10047464 <_update_user_timeout+0x158>
  {
    return rootOrig;
10047460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10047462:	e000      	b.n	10047466 <_update_user_timeout+0x15a>
  }

  return curr;
10047464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
10047466:	0018      	movs	r0, r3
10047468:	46bd      	mov	sp, r7
1004746a:	b00e      	add	sp, #56	@ 0x38
1004746c:	bdb0      	pop	{r4, r5, r7, pc}
1004746e:	46c0      	nop			@ (mov r8, r8)
10047470:	200005f0 	.word	0x200005f0
10047474:	20000598 	.word	0x20000598

10047478 <_insert_timer_in_queue>:
  return current_time;
}
#endif

static VTIMER_HandleType *_insert_timer_in_queue(VTIMER_HandleType *rootNode, VTIMER_HandleType *handle)
{
10047478:	b580      	push	{r7, lr}
1004747a:	b086      	sub	sp, #24
1004747c:	af00      	add	r7, sp, #0
1004747e:	6078      	str	r0, [r7, #4]
10047480:	6039      	str	r1, [r7, #0]
  VTIMER_HandleType *current = rootNode;
10047482:	687b      	ldr	r3, [r7, #4]
10047484:	617b      	str	r3, [r7, #20]
  VTIMER_HandleType *prev = NULL;
10047486:	2300      	movs	r3, #0
10047488:	613b      	str	r3, [r7, #16]
  VTIMER_HandleType *returnValue = rootNode;
1004748a:	687b      	ldr	r3, [r7, #4]
1004748c:	60fb      	str	r3, [r7, #12]

  while ((current != NULL) && (current->expiryTime < handle->expiryTime))
1004748e:	e004      	b.n	1004749a <_insert_timer_in_queue+0x22>
  {
    prev = current;
10047490:	697b      	ldr	r3, [r7, #20]
10047492:	613b      	str	r3, [r7, #16]
    current = current->next;
10047494:	697b      	ldr	r3, [r7, #20]
10047496:	691b      	ldr	r3, [r3, #16]
10047498:	617b      	str	r3, [r7, #20]
  while ((current != NULL) && (current->expiryTime < handle->expiryTime))
1004749a:	697b      	ldr	r3, [r7, #20]
1004749c:	2b00      	cmp	r3, #0
1004749e:	d00a      	beq.n	100474b6 <_insert_timer_in_queue+0x3e>
100474a0:	697b      	ldr	r3, [r7, #20]
100474a2:	681a      	ldr	r2, [r3, #0]
100474a4:	685b      	ldr	r3, [r3, #4]
100474a6:	6839      	ldr	r1, [r7, #0]
100474a8:	6808      	ldr	r0, [r1, #0]
100474aa:	6849      	ldr	r1, [r1, #4]
100474ac:	4299      	cmp	r1, r3
100474ae:	d8ef      	bhi.n	10047490 <_insert_timer_in_queue+0x18>
100474b0:	d101      	bne.n	100474b6 <_insert_timer_in_queue+0x3e>
100474b2:	4290      	cmp	r0, r2
100474b4:	d8ec      	bhi.n	10047490 <_insert_timer_in_queue+0x18>
  }

  handle->next = current;
100474b6:	683b      	ldr	r3, [r7, #0]
100474b8:	697a      	ldr	r2, [r7, #20]
100474ba:	611a      	str	r2, [r3, #16]

  if (prev == NULL)
100474bc:	693b      	ldr	r3, [r7, #16]
100474be:	2b00      	cmp	r3, #0
100474c0:	d102      	bne.n	100474c8 <_insert_timer_in_queue+0x50>
  {
    /* We are the new root */
    returnValue = handle;
100474c2:	683b      	ldr	r3, [r7, #0]
100474c4:	60fb      	str	r3, [r7, #12]
100474c6:	e002      	b.n	100474ce <_insert_timer_in_queue+0x56>
  }
  else
  {
    prev->next = handle;
100474c8:	693b      	ldr	r3, [r7, #16]
100474ca:	683a      	ldr	r2, [r7, #0]
100474cc:	611a      	str	r2, [r3, #16]
  }

  return returnValue;
100474ce:	68fb      	ldr	r3, [r7, #12]
}
100474d0:	0018      	movs	r0, r3
100474d2:	46bd      	mov	sp, r7
100474d4:	b006      	add	sp, #24
100474d6:	bd80      	pop	{r7, pc}

100474d8 <_virtualTimeBaseEnable>:

static void _virtualTimeBaseEnable(FunctionalState state)
{
100474d8:	b580      	push	{r7, lr}
100474da:	b082      	sub	sp, #8
100474dc:	af00      	add	r7, sp, #0
100474de:	0002      	movs	r2, r0
100474e0:	1dfb      	adds	r3, r7, #7
100474e2:	701a      	strb	r2, [r3, #0]
  if (state != DISABLE)
100474e4:	1dfb      	adds	r3, r7, #7
100474e6:	781b      	ldrb	r3, [r3, #0]
100474e8:	2b00      	cmp	r3, #0
100474ea:	d010      	beq.n	1004750e <_virtualTimeBaseEnable+0x36>
  {
    if (RADIO_TIMER_Context.enableTimeBase == FALSE)
100474ec:	4b0e      	ldr	r3, [pc, #56]	@ (10047528 <_virtualTimeBaseEnable+0x50>)
100474ee:	2290      	movs	r2, #144	@ 0x90
100474f0:	5c9b      	ldrb	r3, [r3, r2]
100474f2:	2201      	movs	r2, #1
100474f4:	4053      	eors	r3, r2
100474f6:	b2db      	uxtb	r3, r3
100474f8:	2b00      	cmp	r3, #0
100474fa:	d010      	beq.n	1004751e <_virtualTimeBaseEnable+0x46>
    {
      _calibration_callback(&RADIO_TIMER_Context.calibrationTimer);
100474fc:	4b0b      	ldr	r3, [pc, #44]	@ (1004752c <_virtualTimeBaseEnable+0x54>)
100474fe:	0018      	movs	r0, r3
10047500:	f7ff fe2a 	bl	10047158 <_calibration_callback>
      RADIO_TIMER_Context.enableTimeBase = TRUE;
10047504:	4b08      	ldr	r3, [pc, #32]	@ (10047528 <_virtualTimeBaseEnable+0x50>)
10047506:	2290      	movs	r2, #144	@ 0x90
10047508:	2101      	movs	r1, #1
1004750a:	5499      	strb	r1, [r3, r2]
  else
  {
    HAL_RADIO_TIMER_StopVirtualTimer(&RADIO_TIMER_Context.calibrationTimer);
    RADIO_TIMER_Context.enableTimeBase = FALSE;
  }
}
1004750c:	e007      	b.n	1004751e <_virtualTimeBaseEnable+0x46>
    HAL_RADIO_TIMER_StopVirtualTimer(&RADIO_TIMER_Context.calibrationTimer);
1004750e:	4b07      	ldr	r3, [pc, #28]	@ (1004752c <_virtualTimeBaseEnable+0x54>)
10047510:	0018      	movs	r0, r3
10047512:	f7ff fbc5 	bl	10046ca0 <HAL_RADIO_TIMER_StopVirtualTimer>
    RADIO_TIMER_Context.enableTimeBase = FALSE;
10047516:	4b04      	ldr	r3, [pc, #16]	@ (10047528 <_virtualTimeBaseEnable+0x50>)
10047518:	2290      	movs	r2, #144	@ 0x90
1004751a:	2100      	movs	r1, #0
1004751c:	5499      	strb	r1, [r3, r2]
}
1004751e:	46c0      	nop			@ (mov r8, r8)
10047520:	46bd      	mov	sp, r7
10047522:	b002      	add	sp, #8
10047524:	bd80      	pop	{r7, pc}
10047526:	46c0      	nop			@ (mov r8, r8)
10047528:	20000598 	.word	0x20000598
1004752c:	200005d8 	.word	0x200005d8

10047530 <_remove_timer_in_queue>:

static VTIMER_HandleType *_remove_timer_in_queue(VTIMER_HandleType *rootNode, VTIMER_HandleType *handle)
{
10047530:	b580      	push	{r7, lr}
10047532:	b086      	sub	sp, #24
10047534:	af00      	add	r7, sp, #0
10047536:	6078      	str	r0, [r7, #4]
10047538:	6039      	str	r1, [r7, #0]
  VTIMER_HandleType *current = rootNode;
1004753a:	687b      	ldr	r3, [r7, #4]
1004753c:	617b      	str	r3, [r7, #20]
  VTIMER_HandleType *prev = NULL;
1004753e:	2300      	movs	r3, #0
10047540:	613b      	str	r3, [r7, #16]
  VTIMER_HandleType *returnValue = rootNode;
10047542:	687b      	ldr	r3, [r7, #4]
10047544:	60fb      	str	r3, [r7, #12]

  while ((current != NULL) && (current != handle))
10047546:	e004      	b.n	10047552 <_remove_timer_in_queue+0x22>
  {
    prev = current;
10047548:	697b      	ldr	r3, [r7, #20]
1004754a:	613b      	str	r3, [r7, #16]
    current = current->next;
1004754c:	697b      	ldr	r3, [r7, #20]
1004754e:	691b      	ldr	r3, [r3, #16]
10047550:	617b      	str	r3, [r7, #20]
  while ((current != NULL) && (current != handle))
10047552:	697b      	ldr	r3, [r7, #20]
10047554:	2b00      	cmp	r3, #0
10047556:	d003      	beq.n	10047560 <_remove_timer_in_queue+0x30>
10047558:	697a      	ldr	r2, [r7, #20]
1004755a:	683b      	ldr	r3, [r7, #0]
1004755c:	429a      	cmp	r2, r3
1004755e:	d1f3      	bne.n	10047548 <_remove_timer_in_queue+0x18>
  }

  if (current == NULL)
10047560:	697b      	ldr	r3, [r7, #20]
10047562:	2b00      	cmp	r3, #0
10047564:	d00b      	beq.n	1004757e <_remove_timer_in_queue+0x4e>
  {
    /* Not found */
  }
  else if (current == rootNode)
10047566:	697a      	ldr	r2, [r7, #20]
10047568:	687b      	ldr	r3, [r7, #4]
1004756a:	429a      	cmp	r2, r3
1004756c:	d103      	bne.n	10047576 <_remove_timer_in_queue+0x46>
  {
    /* New root node */
    returnValue = current->next;
1004756e:	697b      	ldr	r3, [r7, #20]
10047570:	691b      	ldr	r3, [r3, #16]
10047572:	60fb      	str	r3, [r7, #12]
10047574:	e003      	b.n	1004757e <_remove_timer_in_queue+0x4e>
  }
  else
  {
    prev->next = current->next;
10047576:	697b      	ldr	r3, [r7, #20]
10047578:	691a      	ldr	r2, [r3, #16]
1004757a:	693b      	ldr	r3, [r7, #16]
1004757c:	611a      	str	r2, [r3, #16]
  }

  return returnValue;
1004757e:	68fb      	ldr	r3, [r7, #12]
}
10047580:	0018      	movs	r0, r3
10047582:	46bd      	mov	sp, r7
10047584:	b006      	add	sp, #24
10047586:	bd80      	pop	{r7, pc}

10047588 <_check_callbacks>:

/* Check the number of expired timer from rootNode (ordered list of timers) and return the list of expired timers */
static VTIMER_HandleType *_check_callbacks(VTIMER_HandleType *rootNode, VTIMER_HandleType **expiredList)
{
10047588:	b5b0      	push	{r4, r5, r7, lr}
1004758a:	b088      	sub	sp, #32
1004758c:	af00      	add	r7, sp, #0
1004758e:	6078      	str	r0, [r7, #4]
10047590:	6039      	str	r1, [r7, #0]

  VTIMER_HandleType *curr = rootNode;
10047592:	687b      	ldr	r3, [r7, #4]
10047594:	61fb      	str	r3, [r7, #28]
  VTIMER_HandleType *prev = NULL;
10047596:	2300      	movs	r3, #0
10047598:	61bb      	str	r3, [r7, #24]
  VTIMER_HandleType *returnValue = rootNode;
1004759a:	687b      	ldr	r3, [r7, #4]
1004759c:	617b      	str	r3, [r7, #20]
  *expiredList = rootNode;
1004759e:	683b      	ldr	r3, [r7, #0]
100475a0:	687a      	ldr	r2, [r7, #4]
100475a2:	601a      	str	r2, [r3, #0]

  int64_t delay;
  uint32_t expiredCount = 0;
100475a4:	2300      	movs	r3, #0
100475a6:	613b      	str	r3, [r7, #16]

  while (curr != NULL)
100475a8:	e021      	b.n	100475ee <_check_callbacks+0x66>
  {

    if (curr->active)
100475aa:	69fb      	ldr	r3, [r7, #28]
100475ac:	7b1b      	ldrb	r3, [r3, #12]
100475ae:	2b00      	cmp	r3, #0
100475b0:	d015      	beq.n	100475de <_check_callbacks+0x56>
    {
      delay = curr->expiryTime - HAL_RADIO_TIMER_GetCurrentSysTime();
100475b2:	69fb      	ldr	r3, [r7, #28]
100475b4:	681c      	ldr	r4, [r3, #0]
100475b6:	685d      	ldr	r5, [r3, #4]
100475b8:	f7ff fb60 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
100475bc:	0002      	movs	r2, r0
100475be:	000b      	movs	r3, r1
100475c0:	1aa4      	subs	r4, r4, r2
100475c2:	419d      	sbcs	r5, r3
100475c4:	0022      	movs	r2, r4
100475c6:	002b      	movs	r3, r5
100475c8:	60ba      	str	r2, [r7, #8]
100475ca:	60fb      	str	r3, [r7, #12]

      if (delay > 5)   /*TBR*/
100475cc:	68fb      	ldr	r3, [r7, #12]
100475ce:	2b00      	cmp	r3, #0
100475d0:	dc11      	bgt.n	100475f6 <_check_callbacks+0x6e>
100475d2:	68fb      	ldr	r3, [r7, #12]
100475d4:	2b00      	cmp	r3, #0
100475d6:	d102      	bne.n	100475de <_check_callbacks+0x56>
100475d8:	68bb      	ldr	r3, [r7, #8]
100475da:	2b05      	cmp	r3, #5
100475dc:	d80b      	bhi.n	100475f6 <_check_callbacks+0x6e>
        /* End of expired timers list*/
        break;
      }
    }

    prev = curr;
100475de:	69fb      	ldr	r3, [r7, #28]
100475e0:	61bb      	str	r3, [r7, #24]
    curr = curr->next;
100475e2:	69fb      	ldr	r3, [r7, #28]
100475e4:	691b      	ldr	r3, [r3, #16]
100475e6:	61fb      	str	r3, [r7, #28]
    expiredCount++;
100475e8:	693b      	ldr	r3, [r7, #16]
100475ea:	3301      	adds	r3, #1
100475ec:	613b      	str	r3, [r7, #16]
  while (curr != NULL)
100475ee:	69fb      	ldr	r3, [r7, #28]
100475f0:	2b00      	cmp	r3, #0
100475f2:	d1da      	bne.n	100475aa <_check_callbacks+0x22>
100475f4:	e000      	b.n	100475f8 <_check_callbacks+0x70>
        break;
100475f6:	46c0      	nop			@ (mov r8, r8)
  }

  if (expiredCount)
100475f8:	693b      	ldr	r3, [r7, #16]
100475fa:	2b00      	cmp	r3, #0
100475fc:	d005      	beq.n	1004760a <_check_callbacks+0x82>
  {
    /* Some timers expired */
    prev->next = NULL;
100475fe:	69bb      	ldr	r3, [r7, #24]
10047600:	2200      	movs	r2, #0
10047602:	611a      	str	r2, [r3, #16]
    returnValue = curr;
10047604:	69fb      	ldr	r3, [r7, #28]
10047606:	617b      	str	r3, [r7, #20]
10047608:	e002      	b.n	10047610 <_check_callbacks+0x88>
  }
  else
  {
    /* No timer expired */
    *expiredList = NULL;
1004760a:	683b      	ldr	r3, [r7, #0]
1004760c:	2200      	movs	r2, #0
1004760e:	601a      	str	r2, [r3, #0]
  }

  return returnValue;
10047610:	697b      	ldr	r3, [r7, #20]
}
10047612:	0018      	movs	r0, r3
10047614:	46bd      	mov	sp, r7
10047616:	b008      	add	sp, #32
10047618:	bdb0      	pop	{r4, r5, r7, pc}
	...

1004761c <_updateCalibrationData>:

static void _updateCalibrationData(void)
{
1004761c:	b580      	push	{r7, lr}
1004761e:	b084      	sub	sp, #16
10047620:	af00      	add	r7, sp, #0
  if (RADIO_TIMER_Context.calibrationSettings.periodicCalibration)
10047622:	4b17      	ldr	r3, [pc, #92]	@ (10047680 <_updateCalibrationData+0x64>)
10047624:	781b      	ldrb	r3, [r3, #0]
10047626:	2b00      	cmp	r3, #0
10047628:	d015      	beq.n	10047656 <_updateCalibrationData+0x3a>
  {
    _get_calibration_data(&RADIO_TIMER_Context.calibrationData);
1004762a:	4b16      	ldr	r3, [pc, #88]	@ (10047684 <_updateCalibrationData+0x68>)
1004762c:	0018      	movs	r0, r3
1004762e:	f7ff fc39 	bl	10046ea4 <_get_calibration_data>
    _update_xtal_startup_time(RADIO_TIMER_Context.hs_startup_time, RADIO_TIMER_Context.calibrationData.freq1);
10047632:	4b13      	ldr	r3, [pc, #76]	@ (10047680 <_updateCalibrationData+0x64>)
10047634:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
10047636:	b29a      	uxth	r2, r3
10047638:	4b11      	ldr	r3, [pc, #68]	@ (10047680 <_updateCalibrationData+0x64>)
1004763a:	699b      	ldr	r3, [r3, #24]
1004763c:	0019      	movs	r1, r3
1004763e:	0010      	movs	r0, r2
10047640:	f7ff fd5c 	bl	100470fc <_update_xtal_startup_time>
    _configureTxRxDelay(&RADIO_TIMER_Context, FALSE);
10047644:	4b0e      	ldr	r3, [pc, #56]	@ (10047680 <_updateCalibrationData+0x64>)
10047646:	2100      	movs	r1, #0
10047648:	0018      	movs	r0, r3
1004764a:	f7ff fc93 	bl	10046f74 <_configureTxRxDelay>
    RADIO_TIMER_Context.calibrationData.calibration_data_available = 1;
1004764e:	4b0c      	ldr	r3, [pc, #48]	@ (10047680 <_updateCalibrationData+0x64>)
10047650:	2234      	movs	r2, #52	@ 0x34
10047652:	2101      	movs	r1, #1
10047654:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10047656:	f3ef 8310 	mrs	r3, PRIMASK
1004765a:	607b      	str	r3, [r7, #4]
  return(result);
1004765c:	687b      	ldr	r3, [r7, #4]
  }
  ATOMIC_SECTION_BEGIN();
1004765e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
10047660:	b672      	cpsid	i
}
10047662:	46c0      	nop			@ (mov r8, r8)
  _update_system_time(&RADIO_TIMER_Context);
10047664:	4b06      	ldr	r3, [pc, #24]	@ (10047680 <_updateCalibrationData+0x64>)
10047666:	0018      	movs	r0, r3
10047668:	f000 f80e 	bl	10047688 <_update_system_time>
1004766c:	68fb      	ldr	r3, [r7, #12]
1004766e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10047670:	68bb      	ldr	r3, [r7, #8]
10047672:	f383 8810 	msr	PRIMASK, r3
}
10047676:	46c0      	nop			@ (mov r8, r8)
  ATOMIC_SECTION_END();
}
10047678:	46c0      	nop			@ (mov r8, r8)
1004767a:	46bd      	mov	sp, r7
1004767c:	b004      	add	sp, #16
1004767e:	bd80      	pop	{r7, pc}
10047680:	20000598 	.word	0x20000598
10047684:	200005a8 	.word	0x200005a8

10047688 <_update_system_time>:

/* This function update the system time after a calibration.
 * If the user calls too often this function, you could have rounding issues in the integer maths.
 */
static void _update_system_time(RADIO_TIMER_ContextTypeDef *context)
{
10047688:	b5b0      	push	{r4, r5, r7, lr}
1004768a:	b088      	sub	sp, #32
1004768c:	af00      	add	r7, sp, #0
1004768e:	6178      	str	r0, [r7, #20]
  uint32_t current_machine_time;
  uint32_t period;

  current_machine_time = LL_RADIO_TIMER_GetAbsoluteTime(WAKEUP);
10047690:	4b2a      	ldr	r3, [pc, #168]	@ (1004773c <_update_system_time+0xb4>)
10047692:	0018      	movs	r0, r3
10047694:	f7fe fe43 	bl	1004631e <LL_RADIO_TIMER_GetAbsoluteTime>
10047698:	0003      	movs	r3, r0
1004769a:	61fb      	str	r3, [r7, #28]
  period = context->calibrationData.last_period1;
1004769c:	697b      	ldr	r3, [r7, #20]
1004769e:	6a1b      	ldr	r3, [r3, #32]
100476a0:	61bb      	str	r3, [r7, #24]
  context->cumulative_time = context->calibrationData.last_calibration_time + \
100476a2:	697b      	ldr	r3, [r7, #20]
100476a4:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
100476a6:	6add      	ldr	r5, [r3, #44]	@ 0x2c
                             blue_unit_conversion(TIME_ABSDIFF(current_machine_time,
100476a8:	697b      	ldr	r3, [r7, #20]
100476aa:	2280      	movs	r2, #128	@ 0x80
100476ac:	589b      	ldr	r3, [r3, r2]
100476ae:	69fa      	ldr	r2, [r7, #28]
100476b0:	1ad3      	subs	r3, r2, r3
100476b2:	4a23      	ldr	r2, [pc, #140]	@ (10047740 <_update_system_time+0xb8>)
100476b4:	69b9      	ldr	r1, [r7, #24]
100476b6:	0018      	movs	r0, r3
100476b8:	f7f8 fd02 	bl	100400c0 <blue_unit_conversion>
100476bc:	0003      	movs	r3, r0
100476be:	60bb      	str	r3, [r7, #8]
100476c0:	2300      	movs	r3, #0
100476c2:	60fb      	str	r3, [r7, #12]
  context->cumulative_time = context->calibrationData.last_calibration_time + \
100476c4:	68ba      	ldr	r2, [r7, #8]
100476c6:	68fb      	ldr	r3, [r7, #12]
100476c8:	1912      	adds	r2, r2, r4
100476ca:	416b      	adcs	r3, r5
100476cc:	6979      	ldr	r1, [r7, #20]
100476ce:	670a      	str	r2, [r1, #112]	@ 0x70
100476d0:	674b      	str	r3, [r1, #116]	@ 0x74
                                                               context->last_machine_time),
                                                  period, MULT64_THR_PERIOD);

  if ((context->calibrationSettings.periodicCalibration == 0)
100476d2:	697b      	ldr	r3, [r7, #20]
100476d4:	781b      	ldrb	r3, [r3, #0]
100476d6:	2b00      	cmp	r3, #0
100476d8:	d11d      	bne.n	10047716 <_update_system_time+0x8e>
      && (TIME_ABSDIFF(current_machine_time,
100476da:	697b      	ldr	r3, [r7, #20]
100476dc:	2280      	movs	r2, #128	@ 0x80
100476de:	589b      	ldr	r3, [r3, r2]
100476e0:	69fa      	ldr	r2, [r7, #28]
100476e2:	1ad2      	subs	r2, r2, r3
                       context->last_machine_time) < context->calibrationData.calibration_machine_interval))
100476e4:	697b      	ldr	r3, [r7, #20]
100476e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      && (TIME_ABSDIFF(current_machine_time,
100476e8:	429a      	cmp	r2, r3
100476ea:	d214      	bcs.n	10047716 <_update_system_time+0x8e>
  {
    context->cumulative_time += blue_unit_conversion(TIMER_MAX_VALUE, period, MULT64_THR_PERIOD);
100476ec:	4a14      	ldr	r2, [pc, #80]	@ (10047740 <_update_system_time+0xb8>)
100476ee:	69b9      	ldr	r1, [r7, #24]
100476f0:	2301      	movs	r3, #1
100476f2:	425b      	negs	r3, r3
100476f4:	0018      	movs	r0, r3
100476f6:	f7f8 fce3 	bl	100400c0 <blue_unit_conversion>
100476fa:	0001      	movs	r1, r0
100476fc:	697b      	ldr	r3, [r7, #20]
100476fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
10047700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
10047702:	6039      	str	r1, [r7, #0]
10047704:	2100      	movs	r1, #0
10047706:	6079      	str	r1, [r7, #4]
10047708:	6838      	ldr	r0, [r7, #0]
1004770a:	6879      	ldr	r1, [r7, #4]
1004770c:	1812      	adds	r2, r2, r0
1004770e:	414b      	adcs	r3, r1
10047710:	6979      	ldr	r1, [r7, #20]
10047712:	670a      	str	r2, [r1, #112]	@ 0x70
10047714:	674b      	str	r3, [r1, #116]	@ 0x74
  }
  context->last_machine_time = current_machine_time;
10047716:	697b      	ldr	r3, [r7, #20]
10047718:	2180      	movs	r1, #128	@ 0x80
1004771a:	69fa      	ldr	r2, [r7, #28]
1004771c:	505a      	str	r2, [r3, r1]
  context->calibrationData.last_calibration_time = context->cumulative_time;
1004771e:	697b      	ldr	r3, [r7, #20]
10047720:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
10047722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
10047724:	6979      	ldr	r1, [r7, #20]
10047726:	628a      	str	r2, [r1, #40]	@ 0x28
10047728:	62cb      	str	r3, [r1, #44]	@ 0x2c
  context->calibrationData.last_period1 = context->calibrationData.period1;
1004772a:	697b      	ldr	r3, [r7, #20]
1004772c:	69da      	ldr	r2, [r3, #28]
1004772e:	697b      	ldr	r3, [r7, #20]
10047730:	621a      	str	r2, [r3, #32]
}
10047732:	46c0      	nop			@ (mov r8, r8)
10047734:	46bd      	mov	sp, r7
10047736:	b008      	add	sp, #32
10047738:	bdb0      	pop	{r4, r5, r7, pc}
1004773a:	46c0      	nop			@ (mov r8, r8)
1004773c:	60001800 	.word	0x60001800
10047740:	00000635 	.word	0x00000635

10047744 <_check_radio_activity>:
   3) The radio event is after the next calibration event. Then the timer will be programmed with the latest values.
   The check on the next calibration event is made even though the calibration is disabled (max cal. interval)
   in order to avoid counter wrapping with timeouts far in the future.
*/
static void _check_radio_activity(RADIO_TIMER_RadioHandleTypeDef *timerHandle, uint8_t *expired)
{
10047744:	b5b0      	push	{r4, r5, r7, lr}
10047746:	b08a      	sub	sp, #40	@ 0x28
10047748:	af00      	add	r7, sp, #0
1004774a:	6078      	str	r0, [r7, #4]
1004774c:	6039      	str	r1, [r7, #0]
  uint64_t nextCalibrationEvent, currentTime;
  *expired = 0;
1004774e:	683b      	ldr	r3, [r7, #0]
10047750:	2200      	movs	r2, #0
10047752:	701a      	strb	r2, [r3, #0]
  if (timerHandle->pending)
10047754:	687b      	ldr	r3, [r7, #4]
10047756:	7a9b      	ldrb	r3, [r3, #10]
10047758:	2b00      	cmp	r3, #0
1004775a:	d100      	bne.n	1004775e <_check_radio_activity+0x1a>
1004775c:	e075      	b.n	1004784a <_check_radio_activity+0x106>
  {
    
    nextCalibrationEvent = RADIO_TIMER_Context.calibrationData.last_calibration_time + \
1004775e:	4b3d      	ldr	r3, [pc, #244]	@ (10047854 <_check_radio_activity+0x110>)
10047760:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10047762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                           RADIO_TIMER_Context.calibrationSettings.periodicCalibrationInterval;
10047764:	493b      	ldr	r1, [pc, #236]	@ (10047854 <_check_radio_activity+0x110>)
10047766:	6849      	ldr	r1, [r1, #4]
10047768:	000c      	movs	r4, r1
1004776a:	2100      	movs	r1, #0
1004776c:	000d      	movs	r5, r1
    nextCalibrationEvent = RADIO_TIMER_Context.calibrationData.last_calibration_time + \
1004776e:	1912      	adds	r2, r2, r4
10047770:	416b      	adcs	r3, r5
10047772:	623a      	str	r2, [r7, #32]
10047774:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10047776:	f3ef 8310 	mrs	r3, PRIMASK
1004777a:	60fb      	str	r3, [r7, #12]
  return(result);
1004777c:	68fb      	ldr	r3, [r7, #12]

    ATOMIC_SECTION_BEGIN();
1004777e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
10047780:	b672      	cpsid	i
}
10047782:	46c0      	nop			@ (mov r8, r8)
    currentTime = HAL_RADIO_TIMER_GetCurrentSysTime();
10047784:	f7ff fa7a 	bl	10046c7c <HAL_RADIO_TIMER_GetCurrentSysTime>
10047788:	0002      	movs	r2, r0
1004778a:	000b      	movs	r3, r1
1004778c:	613a      	str	r2, [r7, #16]
1004778e:	617b      	str	r3, [r7, #20]
    if ((timerHandle->expiryTime < (nextCalibrationEvent + RADIO_ACTIVITY_MARGIN)) || \
10047790:	687b      	ldr	r3, [r7, #4]
10047792:	681a      	ldr	r2, [r3, #0]
10047794:	685b      	ldr	r3, [r3, #4]
10047796:	6a38      	ldr	r0, [r7, #32]
10047798:	6a79      	ldr	r1, [r7, #36]	@ 0x24
1004779a:	24c8      	movs	r4, #200	@ 0xc8
1004779c:	02a4      	lsls	r4, r4, #10
1004779e:	2500      	movs	r5, #0
100477a0:	1900      	adds	r0, r0, r4
100477a2:	4169      	adcs	r1, r5
100477a4:	4299      	cmp	r1, r3
100477a6:	d812      	bhi.n	100477ce <_check_radio_activity+0x8a>
100477a8:	d101      	bne.n	100477ae <_check_radio_activity+0x6a>
100477aa:	4290      	cmp	r0, r2
100477ac:	d80f      	bhi.n	100477ce <_check_radio_activity+0x8a>
        (currentTime > (nextCalibrationEvent + CALIB_SAFE_THR)))
100477ae:	6a3a      	ldr	r2, [r7, #32]
100477b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100477b2:	20b9      	movs	r0, #185	@ 0xb9
100477b4:	0040      	lsls	r0, r0, #1
100477b6:	2100      	movs	r1, #0
100477b8:	1812      	adds	r2, r2, r0
100477ba:	414b      	adcs	r3, r1
    if ((timerHandle->expiryTime < (nextCalibrationEvent + RADIO_ACTIVITY_MARGIN)) || \
100477bc:	6979      	ldr	r1, [r7, #20]
100477be:	4299      	cmp	r1, r3
100477c0:	d805      	bhi.n	100477ce <_check_radio_activity+0x8a>
100477c2:	6979      	ldr	r1, [r7, #20]
100477c4:	4299      	cmp	r1, r3
100477c6:	d136      	bne.n	10047836 <_check_radio_activity+0xf2>
100477c8:	6939      	ldr	r1, [r7, #16]
100477ca:	4291      	cmp	r1, r2
100477cc:	d933      	bls.n	10047836 <_check_radio_activity+0xf2>
    {
      if (timerHandle->expiryTime - TIMER1_INIT_DELAY > (currentTime + TIMER1_MARGIN))
100477ce:	687b      	ldr	r3, [r7, #4]
100477d0:	681a      	ldr	r2, [r3, #0]
100477d2:	685b      	ldr	r3, [r3, #4]
100477d4:	204c      	movs	r0, #76	@ 0x4c
100477d6:	4240      	negs	r0, r0
100477d8:	17c1      	asrs	r1, r0, #31
100477da:	1880      	adds	r0, r0, r2
100477dc:	4159      	adcs	r1, r3
100477de:	693a      	ldr	r2, [r7, #16]
100477e0:	697b      	ldr	r3, [r7, #20]
100477e2:	240a      	movs	r4, #10
100477e4:	2500      	movs	r5, #0
100477e6:	1912      	adds	r2, r2, r4
100477e8:	416b      	adcs	r3, r5
100477ea:	4299      	cmp	r1, r3
100477ec:	d802      	bhi.n	100477f4 <_check_radio_activity+0xb0>
100477ee:	d11a      	bne.n	10047826 <_check_radio_activity+0xe2>
100477f0:	4290      	cmp	r0, r2
100477f2:	d918      	bls.n	10047826 <_check_radio_activity+0xe2>
      {
        *expired = TIMER_SetRadioTimerValue(timerHandle->expiryTime, timerHandle->event_type, timerHandle->cal_req);
100477f4:	687b      	ldr	r3, [r7, #4]
100477f6:	681a      	ldr	r2, [r3, #0]
100477f8:	685b      	ldr	r3, [r3, #4]
100477fa:	0010      	movs	r0, r2
100477fc:	687b      	ldr	r3, [r7, #4]
100477fe:	7b19      	ldrb	r1, [r3, #12]
10047800:	687b      	ldr	r3, [r7, #4]
10047802:	7a1b      	ldrb	r3, [r3, #8]
10047804:	001a      	movs	r2, r3
10047806:	f000 f8d5 	bl	100479b4 <TIMER_SetRadioTimerValue>
1004780a:	0003      	movs	r3, r0
1004780c:	001a      	movs	r2, r3
1004780e:	683b      	ldr	r3, [r7, #0]
10047810:	701a      	strb	r2, [r3, #0]
        timerHandle->pending = FALSE; /* timer has been served. No more pending */
10047812:	687b      	ldr	r3, [r7, #4]
10047814:	2200      	movs	r2, #0
10047816:	729a      	strb	r2, [r3, #10]
        timerHandle->active = TRUE; /* timer has been programmed and it becomes ACTIVE */
10047818:	687b      	ldr	r3, [r7, #4]
1004781a:	2201      	movs	r2, #1
1004781c:	725a      	strb	r2, [r3, #9]
        timerHandle->intTxRx_to_be_served = TRUE;
1004781e:	687b      	ldr	r3, [r7, #4]
10047820:	2201      	movs	r2, #1
10047822:	72da      	strb	r2, [r3, #11]
      if (timerHandle->expiryTime - TIMER1_INIT_DELAY > (currentTime + TIMER1_MARGIN))
10047824:	e00b      	b.n	1004783e <_check_radio_activity+0xfa>
      }
      else
      {
        
        RADIO_TIMER_Context.radioTimer.pending = FALSE;
10047826:	4b0b      	ldr	r3, [pc, #44]	@ (10047854 <_check_radio_activity+0x110>)
10047828:	2262      	movs	r2, #98	@ 0x62
1004782a:	2100      	movs	r1, #0
1004782c:	5499      	strb	r1, [r3, r2]
        *expired = 1;
1004782e:	683b      	ldr	r3, [r7, #0]
10047830:	2201      	movs	r2, #1
10047832:	701a      	strb	r2, [r3, #0]
      if (timerHandle->expiryTime - TIMER1_INIT_DELAY > (currentTime + TIMER1_MARGIN))
10047834:	e003      	b.n	1004783e <_check_radio_activity+0xfa>
      }
    }
    else
    {
#if defined (STM32WB06) || defined (STM32WB07)
      RADIO_TIMER_Context.waitCal = 1;
10047836:	4b07      	ldr	r3, [pc, #28]	@ (10047854 <_check_radio_activity+0x110>)
10047838:	229c      	movs	r2, #156	@ 0x9c
1004783a:	2101      	movs	r1, #1
1004783c:	5499      	strb	r1, [r3, r2]
1004783e:	69fb      	ldr	r3, [r7, #28]
10047840:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10047842:	68bb      	ldr	r3, [r7, #8]
10047844:	f383 8810 	msr	PRIMASK, r3
}
10047848:	46c0      	nop			@ (mov r8, r8)
#endif
    }
    ATOMIC_SECTION_END();
    
  }
}
1004784a:	46c0      	nop			@ (mov r8, r8)
1004784c:	46bd      	mov	sp, r7
1004784e:	b00a      	add	sp, #40	@ 0x28
10047850:	bdb0      	pop	{r4, r5, r7, pc}
10047852:	46c0      	nop			@ (mov r8, r8)
10047854:	20000598 	.word	0x20000598

10047858 <TIMER_SetRadioHostWakeupTime>:
  *          if other code commands the system to go to deep sleep.
  * @warning The API must be called with interrupts disabled to avoid programming the timer with a value in the past.
  * @return  Current time in MTU.
  */
static uint32_t TIMER_SetRadioHostWakeupTime(uint32_t delay, bool *share)
{
10047858:	b580      	push	{r7, lr}
1004785a:	b084      	sub	sp, #16
1004785c:	af00      	add	r7, sp, #0
1004785e:	6078      	str	r0, [r7, #4]
10047860:	6039      	str	r1, [r7, #0]
  uint32_t current_time;

  delay = blue_unit_conversion(delay, RADIO_TIMER_Context.calibrationData.freq1, MULT64_THR_FREQ) ;
10047862:	4b2f      	ldr	r3, [pc, #188]	@ (10047920 <TIMER_SetRadioHostWakeupTime+0xc8>)
10047864:	699b      	ldr	r3, [r3, #24]
10047866:	0019      	movs	r1, r3
10047868:	4a2e      	ldr	r2, [pc, #184]	@ (10047924 <TIMER_SetRadioHostWakeupTime+0xcc>)
1004786a:	687b      	ldr	r3, [r7, #4]
1004786c:	0018      	movs	r0, r3
1004786e:	f7f8 fc27 	bl	100400c0 <blue_unit_conversion>
10047872:	0003      	movs	r3, r0
10047874:	607b      	str	r3, [r7, #4]
  /* If the delay is too small round to minimum 2 tick */
  delay = MAX(32, delay);
10047876:	687b      	ldr	r3, [r7, #4]
10047878:	2b20      	cmp	r3, #32
1004787a:	d200      	bcs.n	1004787e <TIMER_SetRadioHostWakeupTime+0x26>
1004787c:	2320      	movs	r3, #32
1004787e:	607b      	str	r3, [r7, #4]
  current_time = LL_RADIO_TIMER_GetAbsoluteTime(WAKEUP);
10047880:	4b29      	ldr	r3, [pc, #164]	@ (10047928 <TIMER_SetRadioHostWakeupTime+0xd0>)
10047882:	0018      	movs	r0, r3
10047884:	f7fe fd4b 	bl	1004631e <LL_RADIO_TIMER_GetAbsoluteTime>
10047888:	0003      	movs	r3, r0
1004788a:	60fb      	str	r3, [r7, #12]
  /* 4 least significant bits are not taken into account. Then let's round the value */
  LL_RADIO_TIMER_SetCPUWakeupTime(WAKEUP, ((current_time + (delay + 8)) & TIMER_MAX_VALUE));
1004788c:	687a      	ldr	r2, [r7, #4]
1004788e:	68fb      	ldr	r3, [r7, #12]
10047890:	18d3      	adds	r3, r2, r3
10047892:	3308      	adds	r3, #8
10047894:	4a24      	ldr	r2, [pc, #144]	@ (10047928 <TIMER_SetRadioHostWakeupTime+0xd0>)
10047896:	0019      	movs	r1, r3
10047898:	0010      	movs	r0, r2
1004789a:	f7fe fd34 	bl	10046306 <LL_RADIO_TIMER_SetCPUWakeupTime>
  LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode(WAKEUP);
1004789e:	4b22      	ldr	r3, [pc, #136]	@ (10047928 <TIMER_SetRadioHostWakeupTime+0xd0>)
100478a0:	0018      	movs	r0, r3
100478a2:	f7fe fd46 	bl	10046332 <LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode>
  LL_RADIO_TIMER_EnableCPUWakeupTimer(WAKEUP);
100478a6:	4b20      	ldr	r3, [pc, #128]	@ (10047928 <TIMER_SetRadioHostWakeupTime+0xd0>)
100478a8:	0018      	movs	r0, r3
100478aa:	f7fe fce7 	bl	1004627c <LL_RADIO_TIMER_EnableCPUWakeupTimer>
  if ((LL_RADIO_TIMER_IsEnabledTimer1(BLUE) || LL_RADIO_TIMER_IsEnabledTimer2(BLUE) || (*share != TRUE)))
100478ae:	23c0      	movs	r3, #192	@ 0xc0
100478b0:	05db      	lsls	r3, r3, #23
100478b2:	0018      	movs	r0, r3
100478b4:	f7fe fc67 	bl	10046186 <LL_RADIO_TIMER_IsEnabledTimer1>
100478b8:	1e03      	subs	r3, r0, #0
100478ba:	d10d      	bne.n	100478d8 <TIMER_SetRadioHostWakeupTime+0x80>
100478bc:	23c0      	movs	r3, #192	@ 0xc0
100478be:	05db      	lsls	r3, r3, #23
100478c0:	0018      	movs	r0, r3
100478c2:	f7fe fc80 	bl	100461c6 <LL_RADIO_TIMER_IsEnabledTimer2>
100478c6:	1e03      	subs	r3, r0, #0
100478c8:	d106      	bne.n	100478d8 <TIMER_SetRadioHostWakeupTime+0x80>
100478ca:	683b      	ldr	r3, [r7, #0]
100478cc:	781b      	ldrb	r3, [r3, #0]
100478ce:	2201      	movs	r2, #1
100478d0:	4053      	eors	r3, r2
100478d2:	b2db      	uxtb	r3, r3
100478d4:	2b00      	cmp	r3, #0
100478d6:	d004      	beq.n	100478e2 <TIMER_SetRadioHostWakeupTime+0x8a>
  {
    *share = FALSE;
100478d8:	683b      	ldr	r3, [r7, #0]
100478da:	2200      	movs	r2, #0
100478dc:	701a      	strb	r2, [r3, #0]
    return current_time;
100478de:	68fb      	ldr	r3, [r7, #12]
100478e0:	e01a      	b.n	10047918 <TIMER_SetRadioHostWakeupTime+0xc0>
  }
  _set_controller_as_host();
100478e2:	f000 f823 	bl	1004792c <_set_controller_as_host>
  /* 4 least significant bits are not taken into account. Then let's round the value */
  LL_RADIO_TIMER_SetBLEWakeupTime(WAKEUP, ((current_time + delay + 8) & 0xFFFFFFF0));
100478e6:	68fa      	ldr	r2, [r7, #12]
100478e8:	687b      	ldr	r3, [r7, #4]
100478ea:	18d3      	adds	r3, r2, r3
100478ec:	3308      	adds	r3, #8
100478ee:	220f      	movs	r2, #15
100478f0:	4393      	bics	r3, r2
100478f2:	4a0d      	ldr	r2, [pc, #52]	@ (10047928 <TIMER_SetRadioHostWakeupTime+0xd0>)
100478f4:	0019      	movs	r1, r3
100478f6:	0010      	movs	r0, r2
100478f8:	f7fe fcef 	bl	100462da <LL_RADIO_TIMER_SetBLEWakeupTime>
  LL_RADIO_TIMER_SetSleepRequestMode(WAKEUP, 0);
100478fc:	4b0a      	ldr	r3, [pc, #40]	@ (10047928 <TIMER_SetRadioHostWakeupTime+0xd0>)
100478fe:	2100      	movs	r1, #0
10047900:	0018      	movs	r0, r3
10047902:	f7fe fd25 	bl	10046350 <LL_RADIO_TIMER_SetSleepRequestMode>
  LL_RADIO_TIMER_EnableBLEWakeupTimer(WAKEUP);
10047906:	4b08      	ldr	r3, [pc, #32]	@ (10047928 <TIMER_SetRadioHostWakeupTime+0xd0>)
10047908:	0018      	movs	r0, r3
1004790a:	f7fe fc83 	bl	10046214 <LL_RADIO_TIMER_EnableBLEWakeupTimer>
  LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode(WAKEUP);
1004790e:	4b06      	ldr	r3, [pc, #24]	@ (10047928 <TIMER_SetRadioHostWakeupTime+0xd0>)
10047910:	0018      	movs	r0, r3
10047912:	f7fe fd0e 	bl	10046332 <LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode>
  return current_time;
10047916:	68fb      	ldr	r3, [r7, #12]
}
10047918:	0018      	movs	r0, r3
1004791a:	46bd      	mov	sp, r7
1004791c:	b004      	add	sp, #16
1004791e:	bd80      	pop	{r7, pc}
10047920:	20000598 	.word	0x20000598
10047924:	00000326 	.word	0x00000326
10047928:	60001800 	.word	0x60001800

1004792c <_set_controller_as_host>:

static void _set_controller_as_host(void)
{
1004792c:	b580      	push	{r7, lr}
1004792e:	af00      	add	r7, sp, #0
  BLUEGLOB->BYTE4 &= ~(1 << 7);
10047930:	4b08      	ldr	r3, [pc, #32]	@ (10047954 <_set_controller_as_host+0x28>)
10047932:	791b      	ldrb	r3, [r3, #4]
10047934:	b2db      	uxtb	r3, r3
10047936:	4a07      	ldr	r2, [pc, #28]	@ (10047954 <_set_controller_as_host+0x28>)
10047938:	217f      	movs	r1, #127	@ 0x7f
1004793a:	400b      	ands	r3, r1
1004793c:	b2db      	uxtb	r3, r3
1004793e:	7113      	strb	r3, [r2, #4]
  BLUEGLOB->BYTE22 = 0x0;
10047940:	4b04      	ldr	r3, [pc, #16]	@ (10047954 <_set_controller_as_host+0x28>)
10047942:	2200      	movs	r2, #0
10047944:	759a      	strb	r2, [r3, #22]
  BLUEGLOB->BYTE23 = 0x0;
10047946:	4b03      	ldr	r3, [pc, #12]	@ (10047954 <_set_controller_as_host+0x28>)
10047948:	2200      	movs	r2, #0
1004794a:	75da      	strb	r2, [r3, #23]
}
1004794c:	46c0      	nop			@ (mov r8, r8)
1004794e:	46bd      	mov	sp, r7
10047950:	bd80      	pop	{r7, pc}
10047952:	46c0      	nop			@ (mov r8, r8)
10047954:	200000c0 	.word	0x200000c0

10047958 <_check_host_activity>:

static void _check_host_activity(void)
{
10047958:	b580      	push	{r7, lr}
1004795a:	b082      	sub	sp, #8
1004795c:	af00      	add	r7, sp, #0
  uint8_t expired;
  RADIO_TIMER_Context.rootNode = _update_user_timeout(RADIO_TIMER_Context.rootNode, &expired);
1004795e:	4b14      	ldr	r3, [pc, #80]	@ (100479b0 <_check_host_activity+0x58>)
10047960:	228c      	movs	r2, #140	@ 0x8c
10047962:	589b      	ldr	r3, [r3, r2]
10047964:	1dfa      	adds	r2, r7, #7
10047966:	0011      	movs	r1, r2
10047968:	0018      	movs	r0, r3
1004796a:	f7ff fccf 	bl	1004730c <_update_user_timeout>
1004796e:	0002      	movs	r2, r0
10047970:	4b0f      	ldr	r3, [pc, #60]	@ (100479b0 <_check_host_activity+0x58>)
10047972:	218c      	movs	r1, #140	@ 0x8c
10047974:	505a      	str	r2, [r3, r1]
  if (expired == 1)
10047976:	1dfb      	adds	r3, r7, #7
10047978:	781b      	ldrb	r3, [r3, #0]
1004797a:	2b01      	cmp	r3, #1
1004797c:	d114      	bne.n	100479a8 <_check_host_activity+0x50>
  {
    /* A new root timer is already expired, mimic timer expire */
    INCREMENT_EXPIRE_COUNT_ISR;
1004797e:	4b0c      	ldr	r3, [pc, #48]	@ (100479b0 <_check_host_activity+0x58>)
10047980:	2291      	movs	r2, #145	@ 0x91
10047982:	5c9b      	ldrb	r3, [r3, r2]
10047984:	3301      	adds	r3, #1
10047986:	4a0a      	ldr	r2, [pc, #40]	@ (100479b0 <_check_host_activity+0x58>)
10047988:	2192      	movs	r1, #146	@ 0x92
1004798a:	5c52      	ldrb	r2, [r2, r1]
1004798c:	4293      	cmp	r3, r2
1004798e:	d103      	bne.n	10047998 <_check_host_activity+0x40>
10047990:	4b07      	ldr	r3, [pc, #28]	@ (100479b0 <_check_host_activity+0x58>)
10047992:	2291      	movs	r2, #145	@ 0x91
10047994:	5c9b      	ldrb	r3, [r3, r2]
10047996:	e004      	b.n	100479a2 <_check_host_activity+0x4a>
10047998:	4b05      	ldr	r3, [pc, #20]	@ (100479b0 <_check_host_activity+0x58>)
1004799a:	2291      	movs	r2, #145	@ 0x91
1004799c:	5c9b      	ldrb	r3, [r3, r2]
1004799e:	3301      	adds	r3, #1
100479a0:	b2db      	uxtb	r3, r3
100479a2:	4a03      	ldr	r2, [pc, #12]	@ (100479b0 <_check_host_activity+0x58>)
100479a4:	2191      	movs	r1, #145	@ 0x91
100479a6:	5453      	strb	r3, [r2, r1]
  }
}
100479a8:	46c0      	nop			@ (mov r8, r8)
100479aa:	46bd      	mov	sp, r7
100479ac:	b002      	add	sp, #8
100479ae:	bd80      	pop	{r7, pc}
100479b0:	20000598 	.word	0x20000598

100479b4 <TIMER_SetRadioTimerValue>:
  * @warning The API must be called with interrupts disabled to avoid programming the timer with a value in the past
  * @retval  0 if a correct timeout has been programmed in the timeout register
  * @retval  1 if a correct timeout cannot be programmed
  */
static uint8_t TIMER_SetRadioTimerValue(uint32_t timeout, bool event_type, bool cal_req)
{
100479b4:	b580      	push	{r7, lr}
100479b6:	b08a      	sub	sp, #40	@ 0x28
100479b8:	af00      	add	r7, sp, #0
100479ba:	6078      	str	r0, [r7, #4]
100479bc:	0008      	movs	r0, r1
100479be:	0011      	movs	r1, r2
100479c0:	1cfb      	adds	r3, r7, #3
100479c2:	1c02      	adds	r2, r0, #0
100479c4:	701a      	strb	r2, [r3, #0]
100479c6:	1cbb      	adds	r3, r7, #2
100479c8:	1c0a      	adds	r2, r1, #0
100479ca:	701a      	strb	r2, [r3, #0]
  uint32_t current_time, delay, radio_init_delay, device_delay, rel_timeout, rel_timeout_mt;
  uint8_t ret_val;

  /*choose the 2nd init duration. Check the event_type and cal. request*/
  if (event_type == TX)
100479cc:	1cfb      	adds	r3, r7, #3
100479ce:	781b      	ldrb	r3, [r3, #0]
100479d0:	2b00      	cmp	r3, #0
100479d2:	d015      	beq.n	10047a00 <TIMER_SetRadioTimerValue+0x4c>
  {
    if (cal_req)
100479d4:	1cbb      	adds	r3, r7, #2
100479d6:	781b      	ldrb	r3, [r3, #0]
100479d8:	2b00      	cmp	r3, #0
100479da:	d008      	beq.n	100479ee <TIMER_SetRadioTimerValue+0x3a>
    {
      radio_init_delay = RADIO_TIMER_Context.TxRxDelay.tx_cal_delay;
100479dc:	4b6e      	ldr	r3, [pc, #440]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
100479de:	2238      	movs	r2, #56	@ 0x38
100479e0:	5c9b      	ldrb	r3, [r3, r2]
100479e2:	623b      	str	r3, [r7, #32]
      device_delay = RADIO_TIMER_Context.TxRxDelay.tx_cal_delay_st;
100479e4:	4b6c      	ldr	r3, [pc, #432]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
100479e6:	223c      	movs	r2, #60	@ 0x3c
100479e8:	5c9b      	ldrb	r3, [r3, r2]
100479ea:	61fb      	str	r3, [r7, #28]
100479ec:	e01d      	b.n	10047a2a <TIMER_SetRadioTimerValue+0x76>
    }
    else
    {
      radio_init_delay = RADIO_TIMER_Context.TxRxDelay.tx_no_cal_delay;
100479ee:	4b6a      	ldr	r3, [pc, #424]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
100479f0:	2239      	movs	r2, #57	@ 0x39
100479f2:	5c9b      	ldrb	r3, [r3, r2]
100479f4:	623b      	str	r3, [r7, #32]
      device_delay = RADIO_TIMER_Context.TxRxDelay.tx_cal_delay_st;
100479f6:	4b68      	ldr	r3, [pc, #416]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
100479f8:	223c      	movs	r2, #60	@ 0x3c
100479fa:	5c9b      	ldrb	r3, [r3, r2]
100479fc:	61fb      	str	r3, [r7, #28]
100479fe:	e014      	b.n	10047a2a <TIMER_SetRadioTimerValue+0x76>
    }
  }
  else
  {
    if (cal_req)
10047a00:	1cbb      	adds	r3, r7, #2
10047a02:	781b      	ldrb	r3, [r3, #0]
10047a04:	2b00      	cmp	r3, #0
10047a06:	d008      	beq.n	10047a1a <TIMER_SetRadioTimerValue+0x66>
    {
      radio_init_delay = RADIO_TIMER_Context.TxRxDelay.rx_cal_delay;
10047a08:	4b63      	ldr	r3, [pc, #396]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047a0a:	223a      	movs	r2, #58	@ 0x3a
10047a0c:	5c9b      	ldrb	r3, [r3, r2]
10047a0e:	623b      	str	r3, [r7, #32]
      device_delay = RADIO_TIMER_Context.TxRxDelay.tx_cal_delay_st;
10047a10:	4b61      	ldr	r3, [pc, #388]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047a12:	223c      	movs	r2, #60	@ 0x3c
10047a14:	5c9b      	ldrb	r3, [r3, r2]
10047a16:	61fb      	str	r3, [r7, #28]
10047a18:	e007      	b.n	10047a2a <TIMER_SetRadioTimerValue+0x76>
    }
    else
    {
      radio_init_delay = RADIO_TIMER_Context.TxRxDelay.rx_no_cal_delay;
10047a1a:	4b5f      	ldr	r3, [pc, #380]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047a1c:	223b      	movs	r2, #59	@ 0x3b
10047a1e:	5c9b      	ldrb	r3, [r3, r2]
10047a20:	623b      	str	r3, [r7, #32]
      device_delay = RADIO_TIMER_Context.TxRxDelay.tx_cal_delay_st;
10047a22:	4b5d      	ldr	r3, [pc, #372]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047a24:	223c      	movs	r2, #60	@ 0x3c
10047a26:	5c9b      	ldrb	r3, [r3, r2]
10047a28:	61fb      	str	r3, [r7, #28]
    }
  }

  /* At this point, it is care of the upper layers to guarantee that the timeout represents an absolute time in the future */
  rel_timeout = timeout - (uint32_t)_get_system_time_and_machine(&RADIO_TIMER_Context, &current_time);
10047a2a:	230c      	movs	r3, #12
10047a2c:	18fa      	adds	r2, r7, r3
10047a2e:	4b5a      	ldr	r3, [pc, #360]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047a30:	0011      	movs	r1, r2
10047a32:	0018      	movs	r0, r3
10047a34:	f7ff fc02 	bl	1004723c <_get_system_time_and_machine>
10047a38:	0002      	movs	r2, r0
10047a3a:	000b      	movs	r3, r1
10047a3c:	687b      	ldr	r3, [r7, #4]
10047a3e:	1a9b      	subs	r3, r3, r2
10047a40:	617b      	str	r3, [r7, #20]

  rel_timeout_mt =  blue_unit_conversion(rel_timeout, RADIO_TIMER_Context.calibrationData.freq1, MULT64_THR_FREQ);
10047a42:	4b55      	ldr	r3, [pc, #340]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047a44:	699b      	ldr	r3, [r3, #24]
10047a46:	0019      	movs	r1, r3
10047a48:	4a54      	ldr	r2, [pc, #336]	@ (10047b9c <TIMER_SetRadioTimerValue+0x1e8>)
10047a4a:	697b      	ldr	r3, [r7, #20]
10047a4c:	0018      	movs	r0, r3
10047a4e:	f7f8 fb37 	bl	100400c0 <blue_unit_conversion>
10047a52:	0003      	movs	r3, r0
10047a54:	613b      	str	r3, [r7, #16]

  /*Check if the timeout is beyond the wakeup time offset. Then program either the WakeUp timer or the Timer1*/
  if (rel_timeout > (device_delay + RADIO_TIMER_Context.hs_startup_time + MARGIN_EXT))
10047a56:	4b50      	ldr	r3, [pc, #320]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047a58:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
10047a5a:	69fb      	ldr	r3, [r7, #28]
10047a5c:	18d3      	adds	r3, r2, r3
10047a5e:	33c8      	adds	r3, #200	@ 0xc8
10047a60:	697a      	ldr	r2, [r7, #20]
10047a62:	429a      	cmp	r2, r3
10047a64:	d92f      	bls.n	10047ac6 <TIMER_SetRadioTimerValue+0x112>
  {
    /*The timeout is after the wakeup_time_offset, So it is ok to program the wakeup timer*/
    delay = rel_timeout_mt - BLUEGLOB->WAKEUPINITDELAY - radio_init_delay;
10047a66:	4b4e      	ldr	r3, [pc, #312]	@ (10047ba0 <TIMER_SetRadioTimerValue+0x1ec>)
10047a68:	795b      	ldrb	r3, [r3, #5]
10047a6a:	b2db      	uxtb	r3, r3
10047a6c:	001a      	movs	r2, r3
10047a6e:	693b      	ldr	r3, [r7, #16]
10047a70:	1a9a      	subs	r2, r3, r2
10047a72:	6a3b      	ldr	r3, [r7, #32]
10047a74:	1ad3      	subs	r3, r2, r3
10047a76:	627b      	str	r3, [r7, #36]	@ 0x24
    LL_RADIO_TIMER_SetBLEWakeupTime(WAKEUP, ((current_time + delay) & TIMER_MAX_VALUE));
10047a78:	68fa      	ldr	r2, [r7, #12]
10047a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10047a7c:	18d3      	adds	r3, r2, r3
10047a7e:	4a49      	ldr	r2, [pc, #292]	@ (10047ba4 <TIMER_SetRadioTimerValue+0x1f0>)
10047a80:	0019      	movs	r1, r3
10047a82:	0010      	movs	r0, r2
10047a84:	f7fe fc29 	bl	100462da <LL_RADIO_TIMER_SetBLEWakeupTime>
    LL_RADIO_TIMER_SetSleepRequestMode(WAKEUP, 0);
10047a88:	4b46      	ldr	r3, [pc, #280]	@ (10047ba4 <TIMER_SetRadioTimerValue+0x1f0>)
10047a8a:	2100      	movs	r1, #0
10047a8c:	0018      	movs	r0, r3
10047a8e:	f7fe fc5f 	bl	10046350 <LL_RADIO_TIMER_SetSleepRequestMode>
    LL_RADIO_TIMER_DisableTimer1(BLUE);
10047a92:	23c0      	movs	r3, #192	@ 0xc0
10047a94:	05db      	lsls	r3, r3, #23
10047a96:	0018      	movs	r0, r3
10047a98:	f7fe fb66 	bl	10046168 <LL_RADIO_TIMER_DisableTimer1>
    LL_RADIO_TIMER_DisableTimer2(BLUE);
10047a9c:	23c0      	movs	r3, #192	@ 0xc0
10047a9e:	05db      	lsls	r3, r3, #23
10047aa0:	0018      	movs	r0, r3
10047aa2:	f7fe fb81 	bl	100461a8 <LL_RADIO_TIMER_DisableTimer2>
    LL_RADIO_TIMER_EnableBLEWakeupTimer(WAKEUP);
10047aa6:	4b3f      	ldr	r3, [pc, #252]	@ (10047ba4 <TIMER_SetRadioTimerValue+0x1f0>)
10047aa8:	0018      	movs	r0, r3
10047aaa:	f7fe fbb3 	bl	10046214 <LL_RADIO_TIMER_EnableBLEWakeupTimer>
    LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode(WAKEUP);
10047aae:	4b3d      	ldr	r3, [pc, #244]	@ (10047ba4 <TIMER_SetRadioTimerValue+0x1f0>)
10047ab0:	0018      	movs	r0, r3
10047ab2:	f7fe fc3e 	bl	10046332 <LL_RADIO_TIMER_EnableWakeupTimerLowPowerMode>
    radio_init_delay += BLUEGLOB->WAKEUPINITDELAY;
10047ab6:	4b3a      	ldr	r3, [pc, #232]	@ (10047ba0 <TIMER_SetRadioTimerValue+0x1ec>)
10047ab8:	795b      	ldrb	r3, [r3, #5]
10047aba:	b2db      	uxtb	r3, r3
10047abc:	001a      	movs	r2, r3
10047abe:	6a3b      	ldr	r3, [r7, #32]
10047ac0:	189b      	adds	r3, r3, r2
10047ac2:	623b      	str	r3, [r7, #32]
10047ac4:	e021      	b.n	10047b0a <TIMER_SetRadioTimerValue+0x156>
  }
  else
  {
    delay = rel_timeout_mt - RADIO_TIMER_Context.TxRxDelay.tim12_delay_mt - radio_init_delay;
10047ac6:	4b34      	ldr	r3, [pc, #208]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047ac8:	223d      	movs	r2, #61	@ 0x3d
10047aca:	5c9b      	ldrb	r3, [r3, r2]
10047acc:	001a      	movs	r2, r3
10047ace:	693b      	ldr	r3, [r7, #16]
10047ad0:	1a9a      	subs	r2, r3, r2
10047ad2:	6a3b      	ldr	r3, [r7, #32]
10047ad4:	1ad3      	subs	r3, r2, r3
10047ad6:	627b      	str	r3, [r7, #36]	@ 0x24
    LL_RADIO_TIMER_SetTimeout(BLUE, ((current_time + delay) & TIMER_MAX_VALUE));
10047ad8:	68fa      	ldr	r2, [r7, #12]
10047ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10047adc:	18d2      	adds	r2, r2, r3
10047ade:	23c0      	movs	r3, #192	@ 0xc0
10047ae0:	05db      	lsls	r3, r3, #23
10047ae2:	0011      	movs	r1, r2
10047ae4:	0018      	movs	r0, r3
10047ae6:	f7fe fb7f 	bl	100461e8 <LL_RADIO_TIMER_SetTimeout>
    LL_RADIO_TIMER_DisableBLEWakeupTimer(WAKEUP);
10047aea:	4b2e      	ldr	r3, [pc, #184]	@ (10047ba4 <TIMER_SetRadioTimerValue+0x1f0>)
10047aec:	0018      	movs	r0, r3
10047aee:	f7fe fba1 	bl	10046234 <LL_RADIO_TIMER_DisableBLEWakeupTimer>
    LL_RADIO_TIMER_EnableTimer1(BLUE);
10047af2:	23c0      	movs	r3, #192	@ 0xc0
10047af4:	05db      	lsls	r3, r3, #23
10047af6:	0018      	movs	r0, r3
10047af8:	f7fe fb26 	bl	10046148 <LL_RADIO_TIMER_EnableTimer1>
    radio_init_delay += RADIO_TIMER_Context.TxRxDelay.tim12_delay_mt;
10047afc:	4b26      	ldr	r3, [pc, #152]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047afe:	223d      	movs	r2, #61	@ 0x3d
10047b00:	5c9b      	ldrb	r3, [r3, r2]
10047b02:	001a      	movs	r2, r3
10047b04:	6a3b      	ldr	r3, [r7, #32]
10047b06:	189b      	adds	r3, r3, r2
10047b08:	623b      	str	r3, [r7, #32]
  }

  RADIO_TIMER_Context.last_anchor_mt = (current_time + rel_timeout_mt) & TIMER_MAX_VALUE;
10047b0a:	68fa      	ldr	r2, [r7, #12]
10047b0c:	693b      	ldr	r3, [r7, #16]
10047b0e:	18d2      	adds	r2, r2, r3
10047b10:	4b21      	ldr	r3, [pc, #132]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047b12:	2188      	movs	r1, #136	@ 0x88
10047b14:	505a      	str	r2, [r3, r1]

#if defined (STM32WB06) || defined (STM32WB07)
  BLUEGLOB->BYTE4 |= 1 << 7;
10047b16:	4b22      	ldr	r3, [pc, #136]	@ (10047ba0 <TIMER_SetRadioTimerValue+0x1ec>)
10047b18:	791b      	ldrb	r3, [r3, #4]
10047b1a:	b2db      	uxtb	r3, r3
10047b1c:	4920      	ldr	r1, [pc, #128]	@ (10047ba0 <TIMER_SetRadioTimerValue+0x1ec>)
10047b1e:	2280      	movs	r2, #128	@ 0x80
10047b20:	4252      	negs	r2, r2
10047b22:	4313      	orrs	r3, r2
10047b24:	b2db      	uxtb	r3, r3
10047b26:	710b      	strb	r3, [r1, #4]
  BLUEGLOB->BYTE22 = 0xF0;
10047b28:	4b1d      	ldr	r3, [pc, #116]	@ (10047ba0 <TIMER_SetRadioTimerValue+0x1ec>)
10047b2a:	22f0      	movs	r2, #240	@ 0xf0
10047b2c:	759a      	strb	r2, [r3, #22]
  BLUEGLOB->BYTE23 = 0xFF;
10047b2e:	4b1c      	ldr	r3, [pc, #112]	@ (10047ba0 <TIMER_SetRadioTimerValue+0x1ec>)
10047b30:	22ff      	movs	r2, #255	@ 0xff
10047b32:	75da      	strb	r2, [r3, #23]
#endif

  /* Basic low level check with an extra margin of machine units */
  if ((delay + radio_init_delay) < (radio_init_delay + 5))
10047b34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10047b36:	6a3b      	ldr	r3, [r7, #32]
10047b38:	18d2      	adds	r2, r2, r3
10047b3a:	6a3b      	ldr	r3, [r7, #32]
10047b3c:	3305      	adds	r3, #5
10047b3e:	429a      	cmp	r2, r3
10047b40:	d212      	bcs.n	10047b68 <TIMER_SetRadioTimerValue+0x1b4>
  {
    LL_RADIO_TIMER_DisableTimer1(BLUE);
10047b42:	23c0      	movs	r3, #192	@ 0xc0
10047b44:	05db      	lsls	r3, r3, #23
10047b46:	0018      	movs	r0, r3
10047b48:	f7fe fb0e 	bl	10046168 <LL_RADIO_TIMER_DisableTimer1>
    LL_RADIO_TIMER_DisableTimer2(BLUE);
10047b4c:	23c0      	movs	r3, #192	@ 0xc0
10047b4e:	05db      	lsls	r3, r3, #23
10047b50:	0018      	movs	r0, r3
10047b52:	f7fe fb29 	bl	100461a8 <LL_RADIO_TIMER_DisableTimer2>
    LL_RADIO_TIMER_DisableBLEWakeupTimer(WAKEUP);
10047b56:	4b13      	ldr	r3, [pc, #76]	@ (10047ba4 <TIMER_SetRadioTimerValue+0x1f0>)
10047b58:	0018      	movs	r0, r3
10047b5a:	f7fe fb6b 	bl	10046234 <LL_RADIO_TIMER_DisableBLEWakeupTimer>
    ret_val =  1;
10047b5e:	231b      	movs	r3, #27
10047b60:	18fb      	adds	r3, r7, r3
10047b62:	2201      	movs	r2, #1
10047b64:	701a      	strb	r2, [r3, #0]
10047b66:	e010      	b.n	10047b8a <TIMER_SetRadioTimerValue+0x1d6>
  }
  else
  {
    RADIO_TIMER_Context.last_setup_time = blue_unit_conversion(radio_init_delay, RADIO_TIMER_Context.calibrationData.period1, MULT64_THR_PERIOD);
10047b68:	4b0b      	ldr	r3, [pc, #44]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047b6a:	69db      	ldr	r3, [r3, #28]
10047b6c:	0019      	movs	r1, r3
10047b6e:	4a0e      	ldr	r2, [pc, #56]	@ (10047ba8 <TIMER_SetRadioTimerValue+0x1f4>)
10047b70:	6a3b      	ldr	r3, [r7, #32]
10047b72:	0018      	movs	r0, r3
10047b74:	f7f8 faa4 	bl	100400c0 <blue_unit_conversion>
10047b78:	0003      	movs	r3, r0
10047b7a:	b2d9      	uxtb	r1, r3
10047b7c:	4b06      	ldr	r3, [pc, #24]	@ (10047b98 <TIMER_SetRadioTimerValue+0x1e4>)
10047b7e:	2284      	movs	r2, #132	@ 0x84
10047b80:	5499      	strb	r1, [r3, r2]
    ret_val = 0;
10047b82:	231b      	movs	r3, #27
10047b84:	18fb      	adds	r3, r7, r3
10047b86:	2200      	movs	r2, #0
10047b88:	701a      	strb	r2, [r3, #0]
  }

  return ret_val;
10047b8a:	231b      	movs	r3, #27
10047b8c:	18fb      	adds	r3, r7, r3
10047b8e:	781b      	ldrb	r3, [r3, #0]
}
10047b90:	0018      	movs	r0, r3
10047b92:	46bd      	mov	sp, r7
10047b94:	b00a      	add	sp, #40	@ 0x28
10047b96:	bd80      	pop	{r7, pc}
10047b98:	20000598 	.word	0x20000598
10047b9c:	00000326 	.word	0x00000326
10047ba0:	200000c0 	.word	0x200000c0
10047ba4:	60001800 	.word	0x60001800
10047ba8:	00000635 	.word	0x00000635

10047bac <TIMER_GetPastSysTime>:
  * @param   current_system_time: Current System time
  * @warning User should guarantee that call to this function are performed in a non-interruptible context.
  * @return  STU value
  */
static uint64_t TIMER_GetPastSysTime(uint32_t time, uint64_t *current_system_time)
{
10047bac:	b5b0      	push	{r4, r5, r7, lr}
10047bae:	b084      	sub	sp, #16
10047bb0:	af00      	add	r7, sp, #0
10047bb2:	6078      	str	r0, [r7, #4]
10047bb4:	6039      	str	r1, [r7, #0]
  uint32_t delta_systime, current_machine_time;

  *current_system_time = _get_system_time_and_machine(&RADIO_TIMER_Context, &current_machine_time);
10047bb6:	2308      	movs	r3, #8
10047bb8:	18fa      	adds	r2, r7, r3
10047bba:	4b12      	ldr	r3, [pc, #72]	@ (10047c04 <TIMER_GetPastSysTime+0x58>)
10047bbc:	0011      	movs	r1, r2
10047bbe:	0018      	movs	r0, r3
10047bc0:	f7ff fb3c 	bl	1004723c <_get_system_time_and_machine>
10047bc4:	0002      	movs	r2, r0
10047bc6:	000b      	movs	r3, r1
10047bc8:	6839      	ldr	r1, [r7, #0]
10047bca:	600a      	str	r2, [r1, #0]
10047bcc:	604b      	str	r3, [r1, #4]
  delta_systime = blue_unit_conversion(TIME_DIFF(current_machine_time, time), RADIO_TIMER_Context.calibrationData.period1, MULT64_THR_PERIOD);
10047bce:	68ba      	ldr	r2, [r7, #8]
10047bd0:	687b      	ldr	r3, [r7, #4]
10047bd2:	1ad0      	subs	r0, r2, r3
10047bd4:	4b0b      	ldr	r3, [pc, #44]	@ (10047c04 <TIMER_GetPastSysTime+0x58>)
10047bd6:	69db      	ldr	r3, [r3, #28]
10047bd8:	0019      	movs	r1, r3
10047bda:	4b0b      	ldr	r3, [pc, #44]	@ (10047c08 <TIMER_GetPastSysTime+0x5c>)
10047bdc:	001a      	movs	r2, r3
10047bde:	f7f8 fa6f 	bl	100400c0 <blue_unit_conversion>
10047be2:	0003      	movs	r3, r0
10047be4:	60fb      	str	r3, [r7, #12]

  return (*current_system_time - delta_systime);
10047be6:	683b      	ldr	r3, [r7, #0]
10047be8:	681a      	ldr	r2, [r3, #0]
10047bea:	685b      	ldr	r3, [r3, #4]
10047bec:	68f9      	ldr	r1, [r7, #12]
10047bee:	000c      	movs	r4, r1
10047bf0:	2100      	movs	r1, #0
10047bf2:	000d      	movs	r5, r1
10047bf4:	1b12      	subs	r2, r2, r4
10047bf6:	41ab      	sbcs	r3, r5
}
10047bf8:	0010      	movs	r0, r2
10047bfa:	0019      	movs	r1, r3
10047bfc:	46bd      	mov	sp, r7
10047bfe:	b004      	add	sp, #16
10047c00:	bdb0      	pop	{r4, r5, r7, pc}
10047c02:	46c0      	nop			@ (mov r8, r8)
10047c04:	20000598 	.word	0x20000598
10047c08:	00000635 	.word	0x00000635

10047c0c <TIMER_GetRadioTimerValue>:
  * @retval 1 if Timer1 has been programmed.
  * @retval 2 if Timer2 has been programmed.
  * @retval 3 if Wakeup Timer has been programmed.
  */
static uint8_t TIMER_GetRadioTimerValue(uint32_t *time)
{
10047c0c:	b580      	push	{r7, lr}
10047c0e:	b082      	sub	sp, #8
10047c10:	af00      	add	r7, sp, #0
10047c12:	6078      	str	r0, [r7, #4]
  if (LL_RADIO_TIMER_IsEnabledBLEWakeupTimer(WAKEUP))
10047c14:	4b1a      	ldr	r3, [pc, #104]	@ (10047c80 <TIMER_GetRadioTimerValue+0x74>)
10047c16:	0018      	movs	r0, r3
10047c18:	f7fe fb1c 	bl	10046254 <LL_RADIO_TIMER_IsEnabledBLEWakeupTimer>
10047c1c:	1e03      	subs	r3, r0, #0
10047c1e:	d008      	beq.n	10047c32 <TIMER_GetRadioTimerValue+0x26>
  {
    *time = LL_RADIO_TIMER_GetBLEWakeupTime(WAKEUP);
10047c20:	4b17      	ldr	r3, [pc, #92]	@ (10047c80 <TIMER_GetRadioTimerValue+0x74>)
10047c22:	0018      	movs	r0, r3
10047c24:	f7fe fb65 	bl	100462f2 <LL_RADIO_TIMER_GetBLEWakeupTime>
10047c28:	0002      	movs	r2, r0
10047c2a:	687b      	ldr	r3, [r7, #4]
10047c2c:	601a      	str	r2, [r3, #0]
    return WAKEUP_RADIO_TIMER_BUSY;
10047c2e:	2303      	movs	r3, #3
10047c30:	e022      	b.n	10047c78 <TIMER_GetRadioTimerValue+0x6c>
  }
  else if (LL_RADIO_TIMER_IsEnabledTimer1(BLUE))
10047c32:	23c0      	movs	r3, #192	@ 0xc0
10047c34:	05db      	lsls	r3, r3, #23
10047c36:	0018      	movs	r0, r3
10047c38:	f7fe faa5 	bl	10046186 <LL_RADIO_TIMER_IsEnabledTimer1>
10047c3c:	1e03      	subs	r3, r0, #0
10047c3e:	d009      	beq.n	10047c54 <TIMER_GetRadioTimerValue+0x48>
  {
    *time = LL_RADIO_TIMER_GetTimeout(BLUE);
10047c40:	23c0      	movs	r3, #192	@ 0xc0
10047c42:	05db      	lsls	r3, r3, #23
10047c44:	0018      	movs	r0, r3
10047c46:	f7fe fadb 	bl	10046200 <LL_RADIO_TIMER_GetTimeout>
10047c4a:	0002      	movs	r2, r0
10047c4c:	687b      	ldr	r3, [r7, #4]
10047c4e:	601a      	str	r2, [r3, #0]
    return RADIO_TIMER1_BUSY;
10047c50:	2301      	movs	r3, #1
10047c52:	e011      	b.n	10047c78 <TIMER_GetRadioTimerValue+0x6c>
  }
  else if (LL_RADIO_TIMER_IsEnabledTimer2(BLUE))
10047c54:	23c0      	movs	r3, #192	@ 0xc0
10047c56:	05db      	lsls	r3, r3, #23
10047c58:	0018      	movs	r0, r3
10047c5a:	f7fe fab4 	bl	100461c6 <LL_RADIO_TIMER_IsEnabledTimer2>
10047c5e:	1e03      	subs	r3, r0, #0
10047c60:	d009      	beq.n	10047c76 <TIMER_GetRadioTimerValue+0x6a>
  {
    *time = LL_RADIO_TIMER_GetTimeout(BLUE);
10047c62:	23c0      	movs	r3, #192	@ 0xc0
10047c64:	05db      	lsls	r3, r3, #23
10047c66:	0018      	movs	r0, r3
10047c68:	f7fe faca 	bl	10046200 <LL_RADIO_TIMER_GetTimeout>
10047c6c:	0002      	movs	r2, r0
10047c6e:	687b      	ldr	r3, [r7, #4]
10047c70:	601a      	str	r2, [r3, #0]
    return RADIO_TIMER2_BUSY;
10047c72:	2302      	movs	r3, #2
10047c74:	e000      	b.n	10047c78 <TIMER_GetRadioTimerValue+0x6c>
  }
  else
  {
    return 0;
10047c76:	2300      	movs	r3, #0
  }
}
10047c78:	0018      	movs	r0, r3
10047c7a:	46bd      	mov	sp, r7
10047c7c:	b002      	add	sp, #8
10047c7e:	bd80      	pop	{r7, pc}
10047c80:	60001800 	.word	0x60001800

10047c84 <HAL_RADIO_TIMER_CpuWakeUpCallback>:

__weak void HAL_RADIO_TIMER_CpuWakeUpCallback(void)
{
10047c84:	b580      	push	{r7, lr}
10047c86:	af00      	add	r7, sp, #0
}
10047c88:	46c0      	nop			@ (mov r8, r8)
10047c8a:	46bd      	mov	sp, r7
10047c8c:	bd80      	pop	{r7, pc}

10047c8e <HAL_RADIO_TIMER_TxRxWakeUpCallback>:


__weak void HAL_RADIO_TIMER_TxRxWakeUpCallback(void)
{
10047c8e:	b580      	push	{r7, lr}
10047c90:	af00      	add	r7, sp, #0
}
10047c92:	46c0      	nop			@ (mov r8, r8)
10047c94:	46bd      	mov	sp, r7
10047c96:	bd80      	pop	{r7, pc}

10047c98 <HAL_RADIO_TIMER_CPU_WKUP_IRQHandler>:

void HAL_RADIO_TIMER_CPU_WKUP_IRQHandler(void)
{
10047c98:	b580      	push	{r7, lr}
10047c9a:	af00      	add	r7, sp, #0
  HAL_RADIO_TIMER_TimeoutCallback();
10047c9c:	f7ff f884 	bl	10046da8 <HAL_RADIO_TIMER_TimeoutCallback>

  HAL_RADIO_TIMER_CpuWakeUpCallback();
10047ca0:	f7ff fff0 	bl	10047c84 <HAL_RADIO_TIMER_CpuWakeUpCallback>
}
10047ca4:	46c0      	nop			@ (mov r8, r8)
10047ca6:	46bd      	mov	sp, r7
10047ca8:	bd80      	pop	{r7, pc}

10047caa <HAL_RADIO_TIMER_TXRX_WKUP_IRQHandler>:

void HAL_RADIO_TIMER_TXRX_WKUP_IRQHandler(void)
{
10047caa:	b580      	push	{r7, lr}
10047cac:	af00      	add	r7, sp, #0
  HAL_RADIO_TIMER_TxRxWakeUpCallback();
10047cae:	f7ff ffee 	bl	10047c8e <HAL_RADIO_TIMER_TxRxWakeUpCallback>
#if defined (STM32WB06) || defined (STM32WB07)
  HAL_RADIO_TIMER_WakeUpCallback();
10047cb2:	f7ff f84d 	bl	10046d50 <HAL_RADIO_TIMER_WakeUpCallback>
#endif
}
10047cb6:	46c0      	nop			@ (mov r8, r8)
10047cb8:	46bd      	mov	sp, r7
10047cba:	bd80      	pop	{r7, pc}

10047cbc <HAL_RADIO_TIMER_ERROR_IRQHandler>:

void HAL_RADIO_TIMER_ERROR_IRQHandler(void)
{
10047cbc:	b580      	push	{r7, lr}
10047cbe:	b082      	sub	sp, #8
10047cc0:	af00      	add	r7, sp, #0
  volatile uint32_t debug_cmd = 0;
10047cc2:	2300      	movs	r3, #0
10047cc4:	607b      	str	r3, [r7, #4]
  UNUSED(debug_cmd);
10047cc6:	687b      	ldr	r3, [r7, #4]
  BLUE->DEBUGCMDREG |= 1;
10047cc8:	23c0      	movs	r3, #192	@ 0xc0
10047cca:	05db      	lsls	r3, r3, #23
10047ccc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
10047cce:	23c0      	movs	r3, #192	@ 0xc0
10047cd0:	05db      	lsls	r3, r3, #23
10047cd2:	2101      	movs	r1, #1
10047cd4:	430a      	orrs	r2, r1
10047cd6:	675a      	str	r2, [r3, #116]	@ 0x74
  /* If the device is configured with
     System clock = 64 MHz and BLE clock = 16 MHz
     a register read is necessary to end fine
     the clear interrupt register operation,
     due the AHB down converter latency */
  debug_cmd = BLUE->DEBUGCMDREG;
10047cd8:	23c0      	movs	r3, #192	@ 0xc0
10047cda:	05db      	lsls	r3, r3, #23
10047cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
10047cde:	607b      	str	r3, [r7, #4]
}
10047ce0:	46c0      	nop			@ (mov r8, r8)
10047ce2:	46bd      	mov	sp, r7
10047ce4:	b002      	add	sp, #8
10047ce6:	bd80      	pop	{r7, pc}

10047ce8 <LL_PWR_SetNoPullB>:
{
10047ce8:	b580      	push	{r7, lr}
10047cea:	b082      	sub	sp, #8
10047cec:	af00      	add	r7, sp, #0
10047cee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(PWR->PUCRB, GPIONumber);
10047cf0:	4b08      	ldr	r3, [pc, #32]	@ (10047d14 <LL_PWR_SetNoPullB+0x2c>)
10047cf2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10047cf4:	687b      	ldr	r3, [r7, #4]
10047cf6:	43d9      	mvns	r1, r3
10047cf8:	4b06      	ldr	r3, [pc, #24]	@ (10047d14 <LL_PWR_SetNoPullB+0x2c>)
10047cfa:	400a      	ands	r2, r1
10047cfc:	629a      	str	r2, [r3, #40]	@ 0x28
  CLEAR_BIT(PWR->PDCRB, GPIONumber);
10047cfe:	4b05      	ldr	r3, [pc, #20]	@ (10047d14 <LL_PWR_SetNoPullB+0x2c>)
10047d00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10047d02:	687b      	ldr	r3, [r7, #4]
10047d04:	43d9      	mvns	r1, r3
10047d06:	4b03      	ldr	r3, [pc, #12]	@ (10047d14 <LL_PWR_SetNoPullB+0x2c>)
10047d08:	400a      	ands	r2, r1
10047d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
10047d0c:	46c0      	nop			@ (mov r8, r8)
10047d0e:	46bd      	mov	sp, r7
10047d10:	b002      	add	sp, #8
10047d12:	bd80      	pop	{r7, pc}
10047d14:	48500000 	.word	0x48500000

10047d18 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
10047d18:	b580      	push	{r7, lr}
10047d1a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
10047d1c:	4b04      	ldr	r3, [pc, #16]	@ (10047d30 <LL_RCC_HSE_Enable+0x18>)
10047d1e:	681a      	ldr	r2, [r3, #0]
10047d20:	4b03      	ldr	r3, [pc, #12]	@ (10047d30 <LL_RCC_HSE_Enable+0x18>)
10047d22:	2180      	movs	r1, #128	@ 0x80
10047d24:	0249      	lsls	r1, r1, #9
10047d26:	430a      	orrs	r2, r1
10047d28:	601a      	str	r2, [r3, #0]
}
10047d2a:	46c0      	nop			@ (mov r8, r8)
10047d2c:	46bd      	mov	sp, r7
10047d2e:	bd80      	pop	{r7, pc}
10047d30:	48400000 	.word	0x48400000

10047d34 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
10047d34:	b580      	push	{r7, lr}
10047d36:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
10047d38:	4b04      	ldr	r3, [pc, #16]	@ (10047d4c <LL_RCC_HSE_Disable+0x18>)
10047d3a:	681a      	ldr	r2, [r3, #0]
10047d3c:	4b03      	ldr	r3, [pc, #12]	@ (10047d4c <LL_RCC_HSE_Disable+0x18>)
10047d3e:	4904      	ldr	r1, [pc, #16]	@ (10047d50 <LL_RCC_HSE_Disable+0x1c>)
10047d40:	400a      	ands	r2, r1
10047d42:	601a      	str	r2, [r3, #0]
}
10047d44:	46c0      	nop			@ (mov r8, r8)
10047d46:	46bd      	mov	sp, r7
10047d48:	bd80      	pop	{r7, pc}
10047d4a:	46c0      	nop			@ (mov r8, r8)
10047d4c:	48400000 	.word	0x48400000
10047d50:	fffeffff 	.word	0xfffeffff

10047d54 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
10047d54:	b580      	push	{r7, lr}
10047d56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
10047d58:	4b07      	ldr	r3, [pc, #28]	@ (10047d78 <LL_RCC_HSE_IsReady+0x24>)
10047d5a:	681a      	ldr	r2, [r3, #0]
10047d5c:	2380      	movs	r3, #128	@ 0x80
10047d5e:	029b      	lsls	r3, r3, #10
10047d60:	401a      	ands	r2, r3
10047d62:	2380      	movs	r3, #128	@ 0x80
10047d64:	029b      	lsls	r3, r3, #10
10047d66:	429a      	cmp	r2, r3
10047d68:	d101      	bne.n	10047d6e <LL_RCC_HSE_IsReady+0x1a>
10047d6a:	2301      	movs	r3, #1
10047d6c:	e000      	b.n	10047d70 <LL_RCC_HSE_IsReady+0x1c>
10047d6e:	2300      	movs	r3, #0
}
10047d70:	0018      	movs	r0, r3
10047d72:	46bd      	mov	sp, r7
10047d74:	bd80      	pop	{r7, pc}
10047d76:	46c0      	nop			@ (mov r8, r8)
10047d78:	48400000 	.word	0x48400000

10047d7c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll RFSWHSECR        SWXOTUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
10047d7c:	b580      	push	{r7, lr}
10047d7e:	b082      	sub	sp, #8
10047d80:	af00      	add	r7, sp, #0
10047d82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->RFSWHSECR, RCC_RFSWHSECR_SWXOTUNE, Value << RCC_RFSWHSECR_SWXOTUNE_Pos);
10047d84:	4a0b      	ldr	r2, [pc, #44]	@ (10047db4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
10047d86:	2398      	movs	r3, #152	@ 0x98
10047d88:	58d3      	ldr	r3, [r2, r3]
10047d8a:	4a0b      	ldr	r2, [pc, #44]	@ (10047db8 <LL_RCC_HSE_SetCapacitorTuning+0x3c>)
10047d8c:	401a      	ands	r2, r3
10047d8e:	687b      	ldr	r3, [r7, #4]
10047d90:	021b      	lsls	r3, r3, #8
10047d92:	4908      	ldr	r1, [pc, #32]	@ (10047db4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
10047d94:	4313      	orrs	r3, r2
10047d96:	2298      	movs	r2, #152	@ 0x98
10047d98:	508b      	str	r3, [r1, r2]
  SET_BIT(RCC->RFSWHSECR, RCC_RFSWHSECR_SWXOTUNEEN);
10047d9a:	4a06      	ldr	r2, [pc, #24]	@ (10047db4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
10047d9c:	2398      	movs	r3, #152	@ 0x98
10047d9e:	58d3      	ldr	r3, [r2, r3]
10047da0:	4904      	ldr	r1, [pc, #16]	@ (10047db4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
10047da2:	2280      	movs	r2, #128	@ 0x80
10047da4:	4313      	orrs	r3, r2
10047da6:	2298      	movs	r2, #152	@ 0x98
10047da8:	508b      	str	r3, [r1, r2]
}
10047daa:	46c0      	nop			@ (mov r8, r8)
10047dac:	46bd      	mov	sp, r7
10047dae:	b002      	add	sp, #8
10047db0:	bd80      	pop	{r7, pc}
10047db2:	46c0      	nop			@ (mov r8, r8)
10047db4:	48400000 	.word	0x48400000
10047db8:	ffffc0ff 	.word	0xffffc0ff

10047dbc <LL_RCC_HSE_SetCurrentControl>:
  *         @arg @ref LL_RCC_HSE_CURRENTMAX_5
  *         @arg @ref LL_RCC_HSE_CURRENTMAX_6
  *         @arg @ref LL_RCC_HSE_CURRENTMAX_7
  */
__STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax)
{
10047dbc:	b580      	push	{r7, lr}
10047dbe:	b082      	sub	sp, #8
10047dc0:	af00      	add	r7, sp, #0
10047dc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->RFSWHSECR, RCC_RFSWHSECR_GMC, CurrentMax);
10047dc4:	4a07      	ldr	r2, [pc, #28]	@ (10047de4 <LL_RCC_HSE_SetCurrentControl+0x28>)
10047dc6:	2398      	movs	r3, #152	@ 0x98
10047dc8:	58d3      	ldr	r3, [r2, r3]
10047dca:	2270      	movs	r2, #112	@ 0x70
10047dcc:	4393      	bics	r3, r2
10047dce:	001a      	movs	r2, r3
10047dd0:	4904      	ldr	r1, [pc, #16]	@ (10047de4 <LL_RCC_HSE_SetCurrentControl+0x28>)
10047dd2:	687b      	ldr	r3, [r7, #4]
10047dd4:	4313      	orrs	r3, r2
10047dd6:	2298      	movs	r2, #152	@ 0x98
10047dd8:	508b      	str	r3, [r1, r2]
}
10047dda:	46c0      	nop			@ (mov r8, r8)
10047ddc:	46bd      	mov	sp, r7
10047dde:	b002      	add	sp, #8
10047de0:	bd80      	pop	{r7, pc}
10047de2:	46c0      	nop			@ (mov r8, r8)
10047de4:	48400000 	.word	0x48400000

10047de8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI
  * @rmtoll CFGR           STOPHSI        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
10047de8:	b580      	push	{r7, lr}
10047dea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
10047dec:	4b07      	ldr	r3, [pc, #28]	@ (10047e0c <LL_RCC_HSI_Enable+0x24>)
10047dee:	689a      	ldr	r2, [r3, #8]
10047df0:	4b06      	ldr	r3, [pc, #24]	@ (10047e0c <LL_RCC_HSI_Enable+0x24>)
10047df2:	2104      	movs	r1, #4
10047df4:	438a      	bics	r2, r1
10047df6:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
10047df8:	4b04      	ldr	r3, [pc, #16]	@ (10047e0c <LL_RCC_HSI_Enable+0x24>)
10047dfa:	689a      	ldr	r2, [r3, #8]
10047dfc:	4b03      	ldr	r3, [pc, #12]	@ (10047e0c <LL_RCC_HSI_Enable+0x24>)
10047dfe:	2102      	movs	r1, #2
10047e00:	438a      	bics	r2, r1
10047e02:	609a      	str	r2, [r3, #8]
}
10047e04:	46c0      	nop			@ (mov r8, r8)
10047e06:	46bd      	mov	sp, r7
10047e08:	bd80      	pop	{r7, pc}
10047e0a:	46c0      	nop			@ (mov r8, r8)
10047e0c:	48400000 	.word	0x48400000

10047e10 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI
  * @rmtoll CFGR           STOPHSI        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
10047e10:	b580      	push	{r7, lr}
10047e12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
10047e14:	4b07      	ldr	r3, [pc, #28]	@ (10047e34 <LL_RCC_HSI_Disable+0x24>)
10047e16:	689a      	ldr	r2, [r3, #8]
10047e18:	4b06      	ldr	r3, [pc, #24]	@ (10047e34 <LL_RCC_HSI_Disable+0x24>)
10047e1a:	2102      	movs	r1, #2
10047e1c:	430a      	orrs	r2, r1
10047e1e:	609a      	str	r2, [r3, #8]
  SET_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
10047e20:	4b04      	ldr	r3, [pc, #16]	@ (10047e34 <LL_RCC_HSI_Disable+0x24>)
10047e22:	689a      	ldr	r2, [r3, #8]
10047e24:	4b03      	ldr	r3, [pc, #12]	@ (10047e34 <LL_RCC_HSI_Disable+0x24>)
10047e26:	2104      	movs	r1, #4
10047e28:	430a      	orrs	r2, r1
10047e2a:	609a      	str	r2, [r3, #8]
}
10047e2c:	46c0      	nop			@ (mov r8, r8)
10047e2e:	46bd      	mov	sp, r7
10047e30:	bd80      	pop	{r7, pc}
10047e32:	46c0      	nop			@ (mov r8, r8)
10047e34:	48400000 	.word	0x48400000

10047e38 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
10047e38:	b580      	push	{r7, lr}
10047e3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
10047e3c:	4b07      	ldr	r3, [pc, #28]	@ (10047e5c <LL_RCC_HSI_IsReady+0x24>)
10047e3e:	681a      	ldr	r2, [r3, #0]
10047e40:	2380      	movs	r3, #128	@ 0x80
10047e42:	00db      	lsls	r3, r3, #3
10047e44:	401a      	ands	r2, r3
10047e46:	2380      	movs	r3, #128	@ 0x80
10047e48:	00db      	lsls	r3, r3, #3
10047e4a:	429a      	cmp	r2, r3
10047e4c:	d101      	bne.n	10047e52 <LL_RCC_HSI_IsReady+0x1a>
10047e4e:	2301      	movs	r3, #1
10047e50:	e000      	b.n	10047e54 <LL_RCC_HSI_IsReady+0x1c>
10047e52:	2300      	movs	r3, #0
}
10047e54:	0018      	movs	r0, r3
10047e56:	46bd      	mov	sp, r7
10047e58:	bd80      	pop	{r7, pc}
10047e5a:	46c0      	nop			@ (mov r8, r8)
10047e5c:	48400000 	.word	0x48400000

10047e60 <LL_RCC_DIRECT_HSE_Enable>:
  * @brief  Enable DIRECT_HSE mode
  * @rmtoll CFGR       HSESEL/STOPHSI         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_DIRECT_HSE_Enable(void)
{
10047e60:	b580      	push	{r7, lr}
10047e62:	b082      	sub	sp, #8
10047e64:	af00      	add	r7, sp, #0
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0);
10047e66:	46c0      	nop			@ (mov r8, r8)
10047e68:	4b0f      	ldr	r3, [pc, #60]	@ (10047ea8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10047e6a:	681a      	ldr	r2, [r3, #0]
10047e6c:	2380      	movs	r3, #128	@ 0x80
10047e6e:	029b      	lsls	r3, r3, #10
10047e70:	4013      	ands	r3, r2
10047e72:	d0f9      	beq.n	10047e68 <LL_RCC_DIRECT_HSE_Enable+0x8>
  SET_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
10047e74:	4b0c      	ldr	r3, [pc, #48]	@ (10047ea8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10047e76:	689a      	ldr	r2, [r3, #8]
10047e78:	4b0b      	ldr	r3, [pc, #44]	@ (10047ea8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10047e7a:	2102      	movs	r1, #2
10047e7c:	430a      	orrs	r2, r1
10047e7e:	609a      	str	r2, [r3, #8]
  for (volatile int i = 0; i < 6; i++)
10047e80:	2300      	movs	r3, #0
10047e82:	607b      	str	r3, [r7, #4]
10047e84:	e003      	b.n	10047e8e <LL_RCC_DIRECT_HSE_Enable+0x2e>
  {
    __asm("NOP");
10047e86:	46c0      	nop			@ (mov r8, r8)
  for (volatile int i = 0; i < 6; i++)
10047e88:	687b      	ldr	r3, [r7, #4]
10047e8a:	3301      	adds	r3, #1
10047e8c:	607b      	str	r3, [r7, #4]
10047e8e:	687b      	ldr	r3, [r7, #4]
10047e90:	2b05      	cmp	r3, #5
10047e92:	ddf8      	ble.n	10047e86 <LL_RCC_DIRECT_HSE_Enable+0x26>
  }
  SET_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
10047e94:	4b04      	ldr	r3, [pc, #16]	@ (10047ea8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10047e96:	689a      	ldr	r2, [r3, #8]
10047e98:	4b03      	ldr	r3, [pc, #12]	@ (10047ea8 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10047e9a:	2104      	movs	r1, #4
10047e9c:	430a      	orrs	r2, r1
10047e9e:	609a      	str	r2, [r3, #8]
}
10047ea0:	46c0      	nop			@ (mov r8, r8)
10047ea2:	46bd      	mov	sp, r7
10047ea4:	b002      	add	sp, #8
10047ea6:	bd80      	pop	{r7, pc}
10047ea8:	48400000 	.word	0x48400000

10047eac <LL_RCC_LSCO_SetSource>:
  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_HSI64M_DIV2048
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
{
10047eac:	b580      	push	{r7, lr}
10047eae:	b082      	sub	sp, #8
10047eb0:	af00      	add	r7, sp, #0
10047eb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSLOWSEL, Source);
10047eb4:	4b06      	ldr	r3, [pc, #24]	@ (10047ed0 <LL_RCC_LSCO_SetSource+0x24>)
10047eb6:	689b      	ldr	r3, [r3, #8]
10047eb8:	4a06      	ldr	r2, [pc, #24]	@ (10047ed4 <LL_RCC_LSCO_SetSource+0x28>)
10047eba:	4013      	ands	r3, r2
10047ebc:	0019      	movs	r1, r3
10047ebe:	4b04      	ldr	r3, [pc, #16]	@ (10047ed0 <LL_RCC_LSCO_SetSource+0x24>)
10047ec0:	687a      	ldr	r2, [r7, #4]
10047ec2:	430a      	orrs	r2, r1
10047ec4:	609a      	str	r2, [r3, #8]
}
10047ec6:	46c0      	nop			@ (mov r8, r8)
10047ec8:	46bd      	mov	sp, r7
10047eca:	b002      	add	sp, #8
10047ecc:	bd80      	pop	{r7, pc}
10047ece:	46c0      	nop			@ (mov r8, r8)
10047ed0:	48400000 	.word	0x48400000
10047ed4:	fffe7fff 	.word	0xfffe7fff

10047ed8 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll CR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
10047ed8:	b580      	push	{r7, lr}
10047eda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSEON);
10047edc:	4b04      	ldr	r3, [pc, #16]	@ (10047ef0 <LL_RCC_LSE_Enable+0x18>)
10047ede:	681a      	ldr	r2, [r3, #0]
10047ee0:	4b03      	ldr	r3, [pc, #12]	@ (10047ef0 <LL_RCC_LSE_Enable+0x18>)
10047ee2:	2110      	movs	r1, #16
10047ee4:	430a      	orrs	r2, r1
10047ee6:	601a      	str	r2, [r3, #0]
}
10047ee8:	46c0      	nop			@ (mov r8, r8)
10047eea:	46bd      	mov	sp, r7
10047eec:	bd80      	pop	{r7, pc}
10047eee:	46c0      	nop			@ (mov r8, r8)
10047ef0:	48400000 	.word	0x48400000

10047ef4 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll CR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
10047ef4:	b580      	push	{r7, lr}
10047ef6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSEON);
10047ef8:	4b04      	ldr	r3, [pc, #16]	@ (10047f0c <LL_RCC_LSE_Disable+0x18>)
10047efa:	681a      	ldr	r2, [r3, #0]
10047efc:	4b03      	ldr	r3, [pc, #12]	@ (10047f0c <LL_RCC_LSE_Disable+0x18>)
10047efe:	2110      	movs	r1, #16
10047f00:	438a      	bics	r2, r1
10047f02:	601a      	str	r2, [r3, #0]
}
10047f04:	46c0      	nop			@ (mov r8, r8)
10047f06:	46bd      	mov	sp, r7
10047f08:	bd80      	pop	{r7, pc}
10047f0a:	46c0      	nop			@ (mov r8, r8)
10047f0c:	48400000 	.word	0x48400000

10047f10 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll CR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
10047f10:	b580      	push	{r7, lr}
10047f12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSERDY) == (RCC_CR_LSERDY)) ? 1UL : 0UL);
10047f14:	4b05      	ldr	r3, [pc, #20]	@ (10047f2c <LL_RCC_LSE_IsReady+0x1c>)
10047f16:	681b      	ldr	r3, [r3, #0]
10047f18:	2220      	movs	r2, #32
10047f1a:	4013      	ands	r3, r2
10047f1c:	2b20      	cmp	r3, #32
10047f1e:	d101      	bne.n	10047f24 <LL_RCC_LSE_IsReady+0x14>
10047f20:	2301      	movs	r3, #1
10047f22:	e000      	b.n	10047f26 <LL_RCC_LSE_IsReady+0x16>
10047f24:	2300      	movs	r3, #0
}
10047f26:	0018      	movs	r0, r3
10047f28:	46bd      	mov	sp, r7
10047f2a:	bd80      	pop	{r7, pc}
10047f2c:	48400000 	.word	0x48400000

10047f30 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
10047f30:	b580      	push	{r7, lr}
10047f32:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSEBYP);
10047f34:	4b04      	ldr	r3, [pc, #16]	@ (10047f48 <LL_RCC_LSE_EnableBypass+0x18>)
10047f36:	681a      	ldr	r2, [r3, #0]
10047f38:	4b03      	ldr	r3, [pc, #12]	@ (10047f48 <LL_RCC_LSE_EnableBypass+0x18>)
10047f3a:	2140      	movs	r1, #64	@ 0x40
10047f3c:	430a      	orrs	r2, r1
10047f3e:	601a      	str	r2, [r3, #0]
}
10047f40:	46c0      	nop			@ (mov r8, r8)
10047f42:	46bd      	mov	sp, r7
10047f44:	bd80      	pop	{r7, pc}
10047f46:	46c0      	nop			@ (mov r8, r8)
10047f48:	48400000 	.word	0x48400000

10047f4c <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
10047f4c:	b580      	push	{r7, lr}
10047f4e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSEBYP);
10047f50:	4b04      	ldr	r3, [pc, #16]	@ (10047f64 <LL_RCC_LSE_DisableBypass+0x18>)
10047f52:	681a      	ldr	r2, [r3, #0]
10047f54:	4b03      	ldr	r3, [pc, #12]	@ (10047f64 <LL_RCC_LSE_DisableBypass+0x18>)
10047f56:	2140      	movs	r1, #64	@ 0x40
10047f58:	438a      	bics	r2, r1
10047f5a:	601a      	str	r2, [r3, #0]
}
10047f5c:	46c0      	nop			@ (mov r8, r8)
10047f5e:	46bd      	mov	sp, r7
10047f60:	bd80      	pop	{r7, pc}
10047f62:	46c0      	nop			@ (mov r8, r8)
10047f64:	48400000 	.word	0x48400000

10047f68 <LL_RCC_LSE_IsBypassEnabled>:
  * @brief  Check if LSE bypass configuration is enabled.
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_IsBypassEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsBypassEnabled(void)
{
10047f68:	b580      	push	{r7, lr}
10047f6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSEBYP) == (RCC_CR_LSEBYP)) ? 1UL : 0UL);
10047f6c:	4b05      	ldr	r3, [pc, #20]	@ (10047f84 <LL_RCC_LSE_IsBypassEnabled+0x1c>)
10047f6e:	681b      	ldr	r3, [r3, #0]
10047f70:	2240      	movs	r2, #64	@ 0x40
10047f72:	4013      	ands	r3, r2
10047f74:	2b40      	cmp	r3, #64	@ 0x40
10047f76:	d101      	bne.n	10047f7c <LL_RCC_LSE_IsBypassEnabled+0x14>
10047f78:	2301      	movs	r3, #1
10047f7a:	e000      	b.n	10047f7e <LL_RCC_LSE_IsBypassEnabled+0x16>
10047f7c:	2300      	movs	r3, #0
}
10047f7e:	0018      	movs	r0, r3
10047f80:	46bd      	mov	sp, r7
10047f82:	bd80      	pop	{r7, pc}
10047f84:	48400000 	.word	0x48400000

10047f88 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
10047f88:	b580      	push	{r7, lr}
10047f8a:	b082      	sub	sp, #8
10047f8c:	af00      	add	r7, sp, #0
10047f8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_LSEDRV, LSEDrive);
10047f90:	4b06      	ldr	r3, [pc, #24]	@ (10047fac <LL_RCC_LSE_SetDriveCapability+0x24>)
10047f92:	68db      	ldr	r3, [r3, #12]
10047f94:	2260      	movs	r2, #96	@ 0x60
10047f96:	4393      	bics	r3, r2
10047f98:	0019      	movs	r1, r3
10047f9a:	4b04      	ldr	r3, [pc, #16]	@ (10047fac <LL_RCC_LSE_SetDriveCapability+0x24>)
10047f9c:	687a      	ldr	r2, [r7, #4]
10047f9e:	430a      	orrs	r2, r1
10047fa0:	60da      	str	r2, [r3, #12]
}
10047fa2:	46c0      	nop			@ (mov r8, r8)
10047fa4:	46bd      	mov	sp, r7
10047fa6:	b002      	add	sp, #8
10047fa8:	bd80      	pop	{r7, pc}
10047faa:	46c0      	nop			@ (mov r8, r8)
10047fac:	48400000 	.word	0x48400000

10047fb0 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
10047fb0:	b580      	push	{r7, lr}
10047fb2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSION);
10047fb4:	4b04      	ldr	r3, [pc, #16]	@ (10047fc8 <LL_RCC_LSI_Enable+0x18>)
10047fb6:	681a      	ldr	r2, [r3, #0]
10047fb8:	4b03      	ldr	r3, [pc, #12]	@ (10047fc8 <LL_RCC_LSI_Enable+0x18>)
10047fba:	2104      	movs	r1, #4
10047fbc:	430a      	orrs	r2, r1
10047fbe:	601a      	str	r2, [r3, #0]
}
10047fc0:	46c0      	nop			@ (mov r8, r8)
10047fc2:	46bd      	mov	sp, r7
10047fc4:	bd80      	pop	{r7, pc}
10047fc6:	46c0      	nop			@ (mov r8, r8)
10047fc8:	48400000 	.word	0x48400000

10047fcc <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
10047fcc:	b580      	push	{r7, lr}
10047fce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSION);
10047fd0:	4b04      	ldr	r3, [pc, #16]	@ (10047fe4 <LL_RCC_LSI_Disable+0x18>)
10047fd2:	681a      	ldr	r2, [r3, #0]
10047fd4:	4b03      	ldr	r3, [pc, #12]	@ (10047fe4 <LL_RCC_LSI_Disable+0x18>)
10047fd6:	2104      	movs	r1, #4
10047fd8:	438a      	bics	r2, r1
10047fda:	601a      	str	r2, [r3, #0]
}
10047fdc:	46c0      	nop			@ (mov r8, r8)
10047fde:	46bd      	mov	sp, r7
10047fe0:	bd80      	pop	{r7, pc}
10047fe2:	46c0      	nop			@ (mov r8, r8)
10047fe4:	48400000 	.word	0x48400000

10047fe8 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
10047fe8:	b580      	push	{r7, lr}
10047fea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSIRDY) == (RCC_CR_LSIRDY)) ? 1UL : 0UL);
10047fec:	4b05      	ldr	r3, [pc, #20]	@ (10048004 <LL_RCC_LSI_IsReady+0x1c>)
10047fee:	681b      	ldr	r3, [r3, #0]
10047ff0:	2208      	movs	r2, #8
10047ff2:	4013      	ands	r3, r2
10047ff4:	2b08      	cmp	r3, #8
10047ff6:	d101      	bne.n	10047ffc <LL_RCC_LSI_IsReady+0x14>
10047ff8:	2301      	movs	r3, #1
10047ffa:	e000      	b.n	10047ffe <LL_RCC_LSI_IsReady+0x16>
10047ffc:	2300      	movs	r3, #0
}
10047ffe:	0018      	movs	r0, r3
10048000:	46bd      	mov	sp, r7
10048002:	bd80      	pop	{r7, pc}
10048004:	48400000 	.word	0x48400000

10048008 <LL_RCC_RC64MPLL_Enable>:
  * @brief  Enable RC64MPLL
  * @rmtoll CR           HSIPLLON         LL_RCC_RC64MPLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_RC64MPLL_Enable(void)
{
10048008:	b580      	push	{r7, lr}
1004800a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSIPLLON);
1004800c:	4b04      	ldr	r3, [pc, #16]	@ (10048020 <LL_RCC_RC64MPLL_Enable+0x18>)
1004800e:	681a      	ldr	r2, [r3, #0]
10048010:	4b03      	ldr	r3, [pc, #12]	@ (10048020 <LL_RCC_RC64MPLL_Enable+0x18>)
10048012:	2180      	movs	r1, #128	@ 0x80
10048014:	0189      	lsls	r1, r1, #6
10048016:	430a      	orrs	r2, r1
10048018:	601a      	str	r2, [r3, #0]
}
1004801a:	46c0      	nop			@ (mov r8, r8)
1004801c:	46bd      	mov	sp, r7
1004801e:	bd80      	pop	{r7, pc}
10048020:	48400000 	.word	0x48400000

10048024 <LL_RCC_RC64MPLL_Disable>:
  * @note Cannot be disabled if the RC64MPLL clock is used as the system clock
  * @rmtoll CR           HSIPLLON         LL_RCC_RC64MPLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_RC64MPLL_Disable(void)
{
10048024:	b580      	push	{r7, lr}
10048026:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSIPLLON);
10048028:	4b04      	ldr	r3, [pc, #16]	@ (1004803c <LL_RCC_RC64MPLL_Disable+0x18>)
1004802a:	681a      	ldr	r2, [r3, #0]
1004802c:	4b03      	ldr	r3, [pc, #12]	@ (1004803c <LL_RCC_RC64MPLL_Disable+0x18>)
1004802e:	4904      	ldr	r1, [pc, #16]	@ (10048040 <LL_RCC_RC64MPLL_Disable+0x1c>)
10048030:	400a      	ands	r2, r1
10048032:	601a      	str	r2, [r3, #0]
}
10048034:	46c0      	nop			@ (mov r8, r8)
10048036:	46bd      	mov	sp, r7
10048038:	bd80      	pop	{r7, pc}
1004803a:	46c0      	nop			@ (mov r8, r8)
1004803c:	48400000 	.word	0x48400000
10048040:	ffffdfff 	.word	0xffffdfff

10048044 <LL_RCC_RC64MPLL_IsReady>:
  * @brief  Check if RC64MPLL is Ready
  * @rmtoll CR           HSIPLLRDY        LL_RCC_RC64MPLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_RC64MPLL_IsReady(void)
{
10048044:	b580      	push	{r7, lr}
10048046:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIPLLRDY) == (RCC_CR_HSIPLLRDY)) ? 1UL : 0UL);
10048048:	4b07      	ldr	r3, [pc, #28]	@ (10048068 <LL_RCC_RC64MPLL_IsReady+0x24>)
1004804a:	681a      	ldr	r2, [r3, #0]
1004804c:	2380      	movs	r3, #128	@ 0x80
1004804e:	01db      	lsls	r3, r3, #7
10048050:	401a      	ands	r2, r3
10048052:	2380      	movs	r3, #128	@ 0x80
10048054:	01db      	lsls	r3, r3, #7
10048056:	429a      	cmp	r2, r3
10048058:	d101      	bne.n	1004805e <LL_RCC_RC64MPLL_IsReady+0x1a>
1004805a:	2301      	movs	r3, #1
1004805c:	e000      	b.n	10048060 <LL_RCC_RC64MPLL_IsReady+0x1c>
1004805e:	2300      	movs	r3, #0
}
10048060:	0018      	movs	r0, r3
10048062:	46bd      	mov	sp, r7
10048064:	bd80      	pop	{r7, pc}
10048066:	46c0      	nop			@ (mov r8, r8)
10048068:	48400000 	.word	0x48400000

1004806c <LL_RCC_SetRC64MPLLPrescaler>:
  *         @arg @ref LL_RCC_RC64MPLL_DIV_32
  *         @arg @ref LL_RCC_RC64MPLL_DIV_64
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRC64MPLLPrescaler(uint32_t Prescaler)
{
1004806c:	b580      	push	{r7, lr}
1004806e:	b082      	sub	sp, #8
10048070:	af00      	add	r7, sp, #0
10048072:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSYSDIV, Prescaler);
10048074:	4b06      	ldr	r3, [pc, #24]	@ (10048090 <LL_RCC_SetRC64MPLLPrescaler+0x24>)
10048076:	689b      	ldr	r3, [r3, #8]
10048078:	22e0      	movs	r2, #224	@ 0xe0
1004807a:	4393      	bics	r3, r2
1004807c:	0019      	movs	r1, r3
1004807e:	4b04      	ldr	r3, [pc, #16]	@ (10048090 <LL_RCC_SetRC64MPLLPrescaler+0x24>)
10048080:	687a      	ldr	r2, [r7, #4]
10048082:	430a      	orrs	r2, r1
10048084:	609a      	str	r2, [r3, #8]
}
10048086:	46c0      	nop			@ (mov r8, r8)
10048088:	46bd      	mov	sp, r7
1004808a:	b002      	add	sp, #8
1004808c:	bd80      	pop	{r7, pc}
1004808e:	46c0      	nop			@ (mov r8, r8)
10048090:	48400000 	.word	0x48400000

10048094 <HAL_RCC_OscConfig>:
  * @param  RCC_OscInitStruct  pointer to a @ref RCC_OscInitTypeDef structure that
  *         contains the configuration information for the RCC Oscillators.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
10048094:	b580      	push	{r7, lr}
10048096:	b084      	sub	sp, #16
10048098:	af00      	add	r7, sp, #0
1004809a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
1004809c:	687b      	ldr	r3, [r7, #4]
1004809e:	2b00      	cmp	r3, #0
100480a0:	d101      	bne.n	100480a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
100480a2:	2301      	movs	r3, #1
100480a4:	e140      	b.n	10048328 <HAL_RCC_OscConfig+0x294>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSI Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
100480a6:	687b      	ldr	r3, [r7, #4]
100480a8:	681b      	ldr	r3, [r3, #0]
100480aa:	2210      	movs	r2, #16
100480ac:	4013      	ands	r3, r2
100480ae:	d033      	beq.n	10048118 <HAL_RCC_OscConfig+0x84>
  {
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
100480b0:	687b      	ldr	r3, [r7, #4]
100480b2:	689b      	ldr	r3, [r3, #8]
100480b4:	2b00      	cmp	r3, #0
100480b6:	d102      	bne.n	100480be <HAL_RCC_OscConfig+0x2a>
100480b8:	f7ff fe96 	bl	10047de8 <LL_RCC_HSI_Enable>
100480bc:	e001      	b.n	100480c2 <HAL_RCC_OscConfig+0x2e>
100480be:	f7ff fea7 	bl	10047e10 <LL_RCC_HSI_Disable>

    if(RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
100480c2:	687b      	ldr	r3, [r7, #4]
100480c4:	689b      	ldr	r3, [r3, #8]
100480c6:	2b04      	cmp	r3, #4
100480c8:	d113      	bne.n	100480f2 <HAL_RCC_OscConfig+0x5e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100480ca:	f7fc faaf 	bl	1004462c <HAL_GetTick>
100480ce:	0003      	movs	r3, r0
100480d0:	60fb      	str	r3, [r7, #12]

      /* Wait till HSI is disabled */
      while (LL_RCC_HSI_IsReady() == 1U)
100480d2:	e008      	b.n	100480e6 <HAL_RCC_OscConfig+0x52>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
100480d4:	f7fc faaa 	bl	1004462c <HAL_GetTick>
100480d8:	0002      	movs	r2, r0
100480da:	68fb      	ldr	r3, [r7, #12]
100480dc:	1ad3      	subs	r3, r2, r3
100480de:	2b64      	cmp	r3, #100	@ 0x64
100480e0:	d901      	bls.n	100480e6 <HAL_RCC_OscConfig+0x52>
        {
          return HAL_TIMEOUT;
100480e2:	2303      	movs	r3, #3
100480e4:	e120      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (LL_RCC_HSI_IsReady() == 1U)
100480e6:	f7ff fea7 	bl	10047e38 <LL_RCC_HSI_IsReady>
100480ea:	0003      	movs	r3, r0
100480ec:	2b01      	cmp	r3, #1
100480ee:	d0f1      	beq.n	100480d4 <HAL_RCC_OscConfig+0x40>
100480f0:	e012      	b.n	10048118 <HAL_RCC_OscConfig+0x84>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100480f2:	f7fc fa9b 	bl	1004462c <HAL_GetTick>
100480f6:	0003      	movs	r3, r0
100480f8:	60fb      	str	r3, [r7, #12]

      /* Wait till HSI is enabled */
      while (LL_RCC_HSI_IsReady() != 1U)
100480fa:	e008      	b.n	1004810e <HAL_RCC_OscConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
100480fc:	f7fc fa96 	bl	1004462c <HAL_GetTick>
10048100:	0002      	movs	r2, r0
10048102:	68fb      	ldr	r3, [r7, #12]
10048104:	1ad3      	subs	r3, r2, r3
10048106:	2b64      	cmp	r3, #100	@ 0x64
10048108:	d901      	bls.n	1004810e <HAL_RCC_OscConfig+0x7a>
        {
          return HAL_TIMEOUT;
1004810a:	2303      	movs	r3, #3
1004810c:	e10c      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (LL_RCC_HSI_IsReady() != 1U)
1004810e:	f7ff fe93 	bl	10047e38 <LL_RCC_HSI_IsReady>
10048112:	0003      	movs	r3, r0
10048114:	2b01      	cmp	r3, #1
10048116:	d1f1      	bne.n	100480fc <HAL_RCC_OscConfig+0x68>
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
10048118:	687b      	ldr	r3, [r7, #4]
1004811a:	681b      	ldr	r3, [r3, #0]
1004811c:	2201      	movs	r2, #1
1004811e:	4013      	ands	r3, r2
10048120:	d039      	beq.n	10048196 <HAL_RCC_OscConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* Set HSE Capacitor Tuning */
    LL_RCC_HSE_SetCapacitorTuning(CFG_HW_RCC_HSE_CAPACITOR_TUNE);
10048122:	2020      	movs	r0, #32
10048124:	f7ff fe2a 	bl	10047d7c <LL_RCC_HSE_SetCapacitorTuning>

    /* Set HSE Current Control */
    LL_RCC_HSE_SetCurrentControl(LL_RCC_HSE_CURRENTMAX_3);
10048128:	2030      	movs	r0, #48	@ 0x30
1004812a:	f7ff fe47 	bl	10047dbc <LL_RCC_HSE_SetCurrentControl>

    /* Set the new HSE configuration ---------------------------------------*/
    __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
1004812e:	687b      	ldr	r3, [r7, #4]
10048130:	685a      	ldr	r2, [r3, #4]
10048132:	2380      	movs	r3, #128	@ 0x80
10048134:	025b      	lsls	r3, r3, #9
10048136:	429a      	cmp	r2, r3
10048138:	d102      	bne.n	10048140 <HAL_RCC_OscConfig+0xac>
1004813a:	f7ff fded 	bl	10047d18 <LL_RCC_HSE_Enable>
1004813e:	e001      	b.n	10048144 <HAL_RCC_OscConfig+0xb0>
10048140:	f7ff fdf8 	bl	10047d34 <LL_RCC_HSE_Disable>

    /* Check the HSE State */
    if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
10048144:	687b      	ldr	r3, [r7, #4]
10048146:	685b      	ldr	r3, [r3, #4]
10048148:	2b00      	cmp	r3, #0
1004814a:	d012      	beq.n	10048172 <HAL_RCC_OscConfig+0xde>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
1004814c:	f7fc fa6e 	bl	1004462c <HAL_GetTick>
10048150:	0003      	movs	r3, r0
10048152:	60fb      	str	r3, [r7, #12]

      /* Wait till HSE is ready */
      while (LL_RCC_HSE_IsReady() == 0U)
10048154:	e008      	b.n	10048168 <HAL_RCC_OscConfig+0xd4>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10048156:	f7fc fa69 	bl	1004462c <HAL_GetTick>
1004815a:	0002      	movs	r2, r0
1004815c:	68fb      	ldr	r3, [r7, #12]
1004815e:	1ad3      	subs	r3, r2, r3
10048160:	2b64      	cmp	r3, #100	@ 0x64
10048162:	d901      	bls.n	10048168 <HAL_RCC_OscConfig+0xd4>
        {
          return HAL_TIMEOUT;
10048164:	2303      	movs	r3, #3
10048166:	e0df      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (LL_RCC_HSE_IsReady() == 0U)
10048168:	f7ff fdf4 	bl	10047d54 <LL_RCC_HSE_IsReady>
1004816c:	1e03      	subs	r3, r0, #0
1004816e:	d0f2      	beq.n	10048156 <HAL_RCC_OscConfig+0xc2>
10048170:	e011      	b.n	10048196 <HAL_RCC_OscConfig+0x102>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10048172:	f7fc fa5b 	bl	1004462c <HAL_GetTick>
10048176:	0003      	movs	r3, r0
10048178:	60fb      	str	r3, [r7, #12]

      /* Wait till HSE is disabled */
      while (LL_RCC_HSE_IsReady() != 0U)
1004817a:	e008      	b.n	1004818e <HAL_RCC_OscConfig+0xfa>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
1004817c:	f7fc fa56 	bl	1004462c <HAL_GetTick>
10048180:	0002      	movs	r2, r0
10048182:	68fb      	ldr	r3, [r7, #12]
10048184:	1ad3      	subs	r3, r2, r3
10048186:	2b64      	cmp	r3, #100	@ 0x64
10048188:	d901      	bls.n	1004818e <HAL_RCC_OscConfig+0xfa>
        {
          return HAL_TIMEOUT;
1004818a:	2303      	movs	r3, #3
1004818c:	e0cc      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (LL_RCC_HSE_IsReady() != 0U)
1004818e:	f7ff fde1 	bl	10047d54 <LL_RCC_HSE_IsReady>
10048192:	1e03      	subs	r3, r0, #0
10048194:	d1f2      	bne.n	1004817c <HAL_RCC_OscConfig+0xe8>
      }
    }
  }

  /*--------------------------------- LSI Configuration -----------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
10048196:	687b      	ldr	r3, [r7, #4]
10048198:	681b      	ldr	r3, [r3, #0]
1004819a:	2204      	movs	r2, #4
1004819c:	4013      	ands	r3, r2
1004819e:	d03a      	beq.n	10048216 <HAL_RCC_OscConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
100481a0:	687b      	ldr	r3, [r7, #4]
100481a2:	691b      	ldr	r3, [r3, #16]
100481a4:	2b00      	cmp	r3, #0
100481a6:	d022      	beq.n	100481ee <HAL_RCC_OscConfig+0x15a>
    {
      /* Disable the LSI */
      __HAL_RCC_LSI_DISABLE();
100481a8:	f7ff ff10 	bl	10047fcc <LL_RCC_LSI_Disable>
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U);
100481ac:	46c0      	nop			@ (mov r8, r8)
100481ae:	f7ff ff1b 	bl	10047fe8 <LL_RCC_LSI_IsReady>
100481b2:	1e03      	subs	r3, r0, #0
100481b4:	d1fb      	bne.n	100481ae <HAL_RCC_OscConfig+0x11a>

      /* Disable the LSE */
      __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
100481b6:	f7ff fe9d 	bl	10047ef4 <LL_RCC_LSE_Disable>

      /* Configure the Low Speed Clock to LSI */
      LL_RCC_LSCO_SetSource(LL_RCC_LSCO_CLKSOURCE_LSI);
100481ba:	2380      	movs	r3, #128	@ 0x80
100481bc:	025b      	lsls	r3, r3, #9
100481be:	0018      	movs	r0, r3
100481c0:	f7ff fe74 	bl	10047eac <LL_RCC_LSCO_SetSource>

      /*  Enable the Internal Low Speed oscillator (LSI)  */
      __HAL_RCC_LSI_ENABLE();
100481c4:	f7ff fef4 	bl	10047fb0 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100481c8:	f7fc fa30 	bl	1004462c <HAL_GetTick>
100481cc:	0003      	movs	r3, r0
100481ce:	60fb      	str	r3, [r7, #12]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_LSI_READYFLAG() == 0U)
100481d0:	e008      	b.n	100481e4 <HAL_RCC_OscConfig+0x150>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
100481d2:	f7fc fa2b 	bl	1004462c <HAL_GetTick>
100481d6:	0002      	movs	r2, r0
100481d8:	68fb      	ldr	r3, [r7, #12]
100481da:	1ad3      	subs	r3, r2, r3
100481dc:	2b02      	cmp	r3, #2
100481de:	d901      	bls.n	100481e4 <HAL_RCC_OscConfig+0x150>
        {
          return HAL_TIMEOUT;
100481e0:	2303      	movs	r3, #3
100481e2:	e0a1      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (__HAL_RCC_GET_LSI_READYFLAG() == 0U)
100481e4:	f7ff ff00 	bl	10047fe8 <LL_RCC_LSI_IsReady>
100481e8:	1e03      	subs	r3, r0, #0
100481ea:	d0f2      	beq.n	100481d2 <HAL_RCC_OscConfig+0x13e>
100481ec:	e013      	b.n	10048216 <HAL_RCC_OscConfig+0x182>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
100481ee:	f7ff feed 	bl	10047fcc <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100481f2:	f7fc fa1b 	bl	1004462c <HAL_GetTick>
100481f6:	0003      	movs	r3, r0
100481f8:	60fb      	str	r3, [r7, #12]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U)
100481fa:	e008      	b.n	1004820e <HAL_RCC_OscConfig+0x17a>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
100481fc:	f7fc fa16 	bl	1004462c <HAL_GetTick>
10048200:	0002      	movs	r2, r0
10048202:	68fb      	ldr	r3, [r7, #12]
10048204:	1ad3      	subs	r3, r2, r3
10048206:	2b02      	cmp	r3, #2
10048208:	d901      	bls.n	1004820e <HAL_RCC_OscConfig+0x17a>
        {
          return HAL_TIMEOUT;
1004820a:	2303      	movs	r3, #3
1004820c:	e08c      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U)
1004820e:	f7ff feeb 	bl	10047fe8 <LL_RCC_LSI_IsReady>
10048212:	1e03      	subs	r3, r0, #0
10048214:	d1f2      	bne.n	100481fc <HAL_RCC_OscConfig+0x168>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
10048216:	687b      	ldr	r3, [r7, #4]
10048218:	681b      	ldr	r3, [r3, #0]
1004821a:	2202      	movs	r2, #2
1004821c:	4013      	ands	r3, r2
1004821e:	d049      	beq.n	100482b4 <HAL_RCC_OscConfig+0x220>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Disable LSI */
    __HAL_RCC_LSI_DISABLE();
10048220:	f7ff fed4 	bl	10047fcc <LL_RCC_LSI_Disable>

    /* Disable LSE */
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
10048224:	f7ff fe66 	bl	10047ef4 <LL_RCC_LSE_Disable>
    while (__HAL_RCC_GET_LSE_READYFLAG() != 0);
10048228:	46c0      	nop			@ (mov r8, r8)
1004822a:	f7ff fe71 	bl	10047f10 <LL_RCC_LSE_IsReady>
1004822e:	1e03      	subs	r3, r0, #0
10048230:	d1fb      	bne.n	1004822a <HAL_RCC_OscConfig+0x196>

    /* Configure the PB12 and PB13 in NO PULL mode */
    LL_PWR_SetNoPullB(LL_PWR_GPIO_BIT_12 |
10048232:	23c0      	movs	r3, #192	@ 0xc0
10048234:	019b      	lsls	r3, r3, #6
10048236:	0018      	movs	r0, r3
10048238:	f7ff fd56 	bl	10047ce8 <LL_PWR_SetNoPullB>
                      LL_PWR_GPIO_BIT_13);

    /* Configure the Low Speed Clock to LSE */
    LL_RCC_LSCO_SetSource(LL_RCC_LSCO_CLKSOURCE_LSE);
1004823c:	2380      	movs	r3, #128	@ 0x80
1004823e:	021b      	lsls	r3, r3, #8
10048240:	0018      	movs	r0, r3
10048242:	f7ff fe33 	bl	10047eac <LL_RCC_LSCO_SetSource>

    /* Set LSE oscillator drive capability */
    __HAL_RCC_LSEDRIVE_CONFIG(LSE_DRIVE_LEVEL);
10048246:	2020      	movs	r0, #32
10048248:	f7ff fe9e 	bl	10047f88 <LL_RCC_LSE_SetDriveCapability>


    /* Set the new LSE state */
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
1004824c:	687b      	ldr	r3, [r7, #4]
1004824e:	68db      	ldr	r3, [r3, #12]
10048250:	2b10      	cmp	r3, #16
10048252:	d102      	bne.n	1004825a <HAL_RCC_OscConfig+0x1c6>
10048254:	f7ff fe40 	bl	10047ed8 <LL_RCC_LSE_Enable>
10048258:	e001      	b.n	1004825e <HAL_RCC_OscConfig+0x1ca>
1004825a:	f7ff fe4b 	bl	10047ef4 <LL_RCC_LSE_Disable>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
1004825e:	687b      	ldr	r3, [r7, #4]
10048260:	68db      	ldr	r3, [r3, #12]
10048262:	2b00      	cmp	r3, #0
10048264:	d013      	beq.n	1004828e <HAL_RCC_OscConfig+0x1fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10048266:	f7fc f9e1 	bl	1004462c <HAL_GetTick>
1004826a:	0003      	movs	r3, r0
1004826c:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_LSE_READYFLAG() == 0U)
1004826e:	e009      	b.n	10048284 <HAL_RCC_OscConfig+0x1f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10048270:	f7fc f9dc 	bl	1004462c <HAL_GetTick>
10048274:	0002      	movs	r2, r0
10048276:	68fb      	ldr	r3, [r7, #12]
10048278:	1ad3      	subs	r3, r2, r3
1004827a:	4a2d      	ldr	r2, [pc, #180]	@ (10048330 <HAL_RCC_OscConfig+0x29c>)
1004827c:	4293      	cmp	r3, r2
1004827e:	d901      	bls.n	10048284 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
10048280:	2303      	movs	r3, #3
10048282:	e051      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (__HAL_RCC_GET_LSE_READYFLAG() == 0U)
10048284:	f7ff fe44 	bl	10047f10 <LL_RCC_LSE_IsReady>
10048288:	1e03      	subs	r3, r0, #0
1004828a:	d0f1      	beq.n	10048270 <HAL_RCC_OscConfig+0x1dc>
1004828c:	e012      	b.n	100482b4 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
1004828e:	f7fc f9cd 	bl	1004462c <HAL_GetTick>
10048292:	0003      	movs	r3, r0
10048294:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_LSE_READYFLAG() != 0U)
10048296:	e009      	b.n	100482ac <HAL_RCC_OscConfig+0x218>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10048298:	f7fc f9c8 	bl	1004462c <HAL_GetTick>
1004829c:	0002      	movs	r2, r0
1004829e:	68fb      	ldr	r3, [r7, #12]
100482a0:	1ad3      	subs	r3, r2, r3
100482a2:	4a23      	ldr	r2, [pc, #140]	@ (10048330 <HAL_RCC_OscConfig+0x29c>)
100482a4:	4293      	cmp	r3, r2
100482a6:	d901      	bls.n	100482ac <HAL_RCC_OscConfig+0x218>
        {
          return HAL_TIMEOUT;
100482a8:	2303      	movs	r3, #3
100482aa:	e03d      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (__HAL_RCC_GET_LSE_READYFLAG() != 0U)
100482ac:	f7ff fe30 	bl	10047f10 <LL_RCC_LSE_IsReady>
100482b0:	1e03      	subs	r3, r0, #0
100482b2:	d1f1      	bne.n	10048298 <HAL_RCC_OscConfig+0x204>
      }
    }
  }

  /*------------------------------ LSE Bypass Configuration ------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE_BYPASS) == RCC_OSCILLATORTYPE_LSE_BYPASS)
100482b4:	687b      	ldr	r3, [r7, #4]
100482b6:	681b      	ldr	r3, [r3, #0]
100482b8:	2208      	movs	r2, #8
100482ba:	4013      	ands	r3, r2
100482bc:	d033      	beq.n	10048326 <HAL_RCC_OscConfig+0x292>

    /* Check the parameters */
    assert_param(IS_RCC_LSE_BYPASS(RCC_OscInitStruct->LSEBYPASSState));

    /* Set the new LSE Bypass configuration -----------------------------------------*/
    __HAL_RCC_LSE_BYPASS_CONFIG(RCC_OscInitStruct->LSEBYPASSState);
100482be:	687b      	ldr	r3, [r7, #4]
100482c0:	695b      	ldr	r3, [r3, #20]
100482c2:	2b40      	cmp	r3, #64	@ 0x40
100482c4:	d102      	bne.n	100482cc <HAL_RCC_OscConfig+0x238>
100482c6:	f7ff fe33 	bl	10047f30 <LL_RCC_LSE_EnableBypass>
100482ca:	e001      	b.n	100482d0 <HAL_RCC_OscConfig+0x23c>
100482cc:	f7ff fe3e 	bl	10047f4c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE Bypass State */
    if (RCC_OscInitStruct->LSEBYPASSState != RCC_LSE_OFF)
100482d0:	687b      	ldr	r3, [r7, #4]
100482d2:	695b      	ldr	r3, [r3, #20]
100482d4:	2b00      	cmp	r3, #0
100482d6:	d013      	beq.n	10048300 <HAL_RCC_OscConfig+0x26c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
100482d8:	f7fc f9a8 	bl	1004462c <HAL_GetTick>
100482dc:	0003      	movs	r3, r0
100482de:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsBypassEnabled() == 0U)
100482e0:	e009      	b.n	100482f6 <HAL_RCC_OscConfig+0x262>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
100482e2:	f7fc f9a3 	bl	1004462c <HAL_GetTick>
100482e6:	0002      	movs	r2, r0
100482e8:	68fb      	ldr	r3, [r7, #12]
100482ea:	1ad3      	subs	r3, r2, r3
100482ec:	4a10      	ldr	r2, [pc, #64]	@ (10048330 <HAL_RCC_OscConfig+0x29c>)
100482ee:	4293      	cmp	r3, r2
100482f0:	d901      	bls.n	100482f6 <HAL_RCC_OscConfig+0x262>
        {
          return HAL_TIMEOUT;
100482f2:	2303      	movs	r3, #3
100482f4:	e018      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (LL_RCC_LSE_IsBypassEnabled() == 0U)
100482f6:	f7ff fe37 	bl	10047f68 <LL_RCC_LSE_IsBypassEnabled>
100482fa:	1e03      	subs	r3, r0, #0
100482fc:	d0f1      	beq.n	100482e2 <HAL_RCC_OscConfig+0x24e>
100482fe:	e012      	b.n	10048326 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10048300:	f7fc f994 	bl	1004462c <HAL_GetTick>
10048304:	0003      	movs	r3, r0
10048306:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsBypassEnabled() != 0U)
10048308:	e009      	b.n	1004831e <HAL_RCC_OscConfig+0x28a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
1004830a:	f7fc f98f 	bl	1004462c <HAL_GetTick>
1004830e:	0002      	movs	r2, r0
10048310:	68fb      	ldr	r3, [r7, #12]
10048312:	1ad3      	subs	r3, r2, r3
10048314:	4a06      	ldr	r2, [pc, #24]	@ (10048330 <HAL_RCC_OscConfig+0x29c>)
10048316:	4293      	cmp	r3, r2
10048318:	d901      	bls.n	1004831e <HAL_RCC_OscConfig+0x28a>
        {
          return HAL_TIMEOUT;
1004831a:	2303      	movs	r3, #3
1004831c:	e004      	b.n	10048328 <HAL_RCC_OscConfig+0x294>
      while (LL_RCC_LSE_IsBypassEnabled() != 0U)
1004831e:	f7ff fe23 	bl	10047f68 <LL_RCC_LSE_IsBypassEnabled>
10048322:	1e03      	subs	r3, r0, #0
10048324:	d1f1      	bne.n	1004830a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }

  return HAL_OK;
10048326:	2300      	movs	r3, #0
}
10048328:	0018      	movs	r0, r3
1004832a:	46bd      	mov	sp, r7
1004832c:	b004      	add	sp, #16
1004832e:	bd80      	pop	{r7, pc}
10048330:	00001388 	.word	0x00001388

10048334 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
10048334:	b580      	push	{r7, lr}
10048336:	b084      	sub	sp, #16
10048338:	af00      	add	r7, sp, #0
1004833a:	6078      	str	r0, [r7, #4]
1004833c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
1004833e:	687b      	ldr	r3, [r7, #4]
10048340:	2b00      	cmp	r3, #0
10048342:	d101      	bne.n	10048348 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
10048344:	2301      	movs	r3, #1
10048346:	e098      	b.n	1004847a <HAL_RCC_ClockConfig+0x146>

  /* Check the parameters */
  assert_param(IS_FLASH_WAIT_STATES(FLatency));

  /* Set FALSH_WAIT_STATES_1 */
  __HAL_FLASH_SET_WAIT_STATES(FLatency);
10048348:	4b4e      	ldr	r3, [pc, #312]	@ (10048484 <HAL_RCC_ClockConfig+0x150>)
1004834a:	685b      	ldr	r3, [r3, #4]
1004834c:	2230      	movs	r2, #48	@ 0x30
1004834e:	4393      	bics	r3, r2
10048350:	0019      	movs	r1, r3
10048352:	4b4c      	ldr	r3, [pc, #304]	@ (10048484 <HAL_RCC_ClockConfig+0x150>)
10048354:	683a      	ldr	r2, [r7, #0]
10048356:	430a      	orrs	r2, r1
10048358:	605a      	str	r2, [r3, #4]
  /*------------------------- SYSCLK Configuration ---------------------------*/
  assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
  assert_param(IS_RCC_SYSCLK_DIVIDER(RCC_ClkInitStruct->SYSCLKDivider));

  /* HSI is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
1004835a:	687b      	ldr	r3, [r7, #4]
1004835c:	681b      	ldr	r3, [r3, #0]
1004835e:	2b02      	cmp	r3, #2
10048360:	d10e      	bne.n	10048380 <HAL_RCC_ClockConfig+0x4c>
  {
    LL_RCC_HSI_Enable();
10048362:	f7ff fd41 	bl	10047de8 <LL_RCC_HSI_Enable>
    
    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() == 0U)
10048366:	f7ff fd67 	bl	10047e38 <LL_RCC_HSI_IsReady>
1004836a:	1e03      	subs	r3, r0, #0
1004836c:	d101      	bne.n	10048372 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
1004836e:	2301      	movs	r3, #1
10048370:	e083      	b.n	1004847a <HAL_RCC_ClockConfig+0x146>
    }

    /* Disable the RC64MPLL*/
    __HAL_RCC_RC64MPLL_DISABLE();
10048372:	f7ff fe57 	bl	10048024 <LL_RCC_RC64MPLL_Disable>
    
    /* Configure the RC64MPLL multiplication factor */
    __HAL_RCC_RC64MPLL_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10048376:	687b      	ldr	r3, [r7, #4]
10048378:	685b      	ldr	r3, [r3, #4]
1004837a:	0018      	movs	r0, r3
1004837c:	f7ff fe76 	bl	1004806c <LL_RCC_SetRC64MPLLPrescaler>
  }

  /* RC64MPLL is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_RC64MPLL)
10048380:	687b      	ldr	r3, [r7, #4]
10048382:	681b      	ldr	r3, [r3, #0]
10048384:	2b00      	cmp	r3, #0
10048386:	d124      	bne.n	100483d2 <HAL_RCC_ClockConfig+0x9e>
  {
    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() == 0U)
10048388:	f7ff fd56 	bl	10047e38 <LL_RCC_HSI_IsReady>
1004838c:	1e03      	subs	r3, r0, #0
1004838e:	d101      	bne.n	10048394 <HAL_RCC_ClockConfig+0x60>
    {
      return HAL_ERROR;
10048390:	2301      	movs	r3, #1
10048392:	e072      	b.n	1004847a <HAL_RCC_ClockConfig+0x146>
    }

    /* Check the HSE ready flag */
    if (LL_RCC_HSE_IsReady() == 0U)
10048394:	f7ff fcde 	bl	10047d54 <LL_RCC_HSE_IsReady>
10048398:	1e03      	subs	r3, r0, #0
1004839a:	d101      	bne.n	100483a0 <HAL_RCC_ClockConfig+0x6c>
    {
      return HAL_ERROR;
1004839c:	2301      	movs	r3, #1
1004839e:	e06c      	b.n	1004847a <HAL_RCC_ClockConfig+0x146>
    }

    /* Enable the RC64MPLL*/
    __HAL_RCC_RC64MPLL_ENABLE();
100483a0:	f7ff fe32 	bl	10048008 <LL_RCC_RC64MPLL_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
100483a4:	f7fc f942 	bl	1004462c <HAL_GetTick>
100483a8:	0003      	movs	r3, r0
100483aa:	60fb      	str	r3, [r7, #12]

    /* Wait till RC64MPLL is ready */
    while (LL_RCC_RC64MPLL_IsReady() == 0)
100483ac:	e008      	b.n	100483c0 <HAL_RCC_ClockConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
100483ae:	f7fc f93d 	bl	1004462c <HAL_GetTick>
100483b2:	0002      	movs	r2, r0
100483b4:	68fb      	ldr	r3, [r7, #12]
100483b6:	1ad3      	subs	r3, r2, r3
100483b8:	2b02      	cmp	r3, #2
100483ba:	d901      	bls.n	100483c0 <HAL_RCC_ClockConfig+0x8c>
      {
        return HAL_TIMEOUT;
100483bc:	2303      	movs	r3, #3
100483be:	e05c      	b.n	1004847a <HAL_RCC_ClockConfig+0x146>
    while (LL_RCC_RC64MPLL_IsReady() == 0)
100483c0:	f7ff fe40 	bl	10048044 <LL_RCC_RC64MPLL_IsReady>
100483c4:	1e03      	subs	r3, r0, #0
100483c6:	d0f2      	beq.n	100483ae <HAL_RCC_ClockConfig+0x7a>
      }
    }

    /* Configure the RC64MPLL multiplication factor */
    __HAL_RCC_RC64MPLL_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
100483c8:	687b      	ldr	r3, [r7, #4]
100483ca:	685b      	ldr	r3, [r3, #4]
100483cc:	0018      	movs	r0, r3
100483ce:	f7ff fe4d 	bl	1004806c <LL_RCC_SetRC64MPLLPrescaler>
  }

  /* DIRECT_HSE is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_DIRECT_HSE)
100483d2:	687b      	ldr	r3, [r7, #4]
100483d4:	681b      	ldr	r3, [r3, #0]
100483d6:	2b01      	cmp	r3, #1
100483d8:	d117      	bne.n	1004840a <HAL_RCC_ClockConfig+0xd6>
  {
    /* Enable the DIRECT_HSE configuration */
    LL_RCC_DIRECT_HSE_Enable();
100483da:	f7ff fd41 	bl	10047e60 <LL_RCC_DIRECT_HSE_Enable>

    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() != 0U)
100483de:	f7ff fd2b 	bl	10047e38 <LL_RCC_HSI_IsReady>
100483e2:	1e03      	subs	r3, r0, #0
100483e4:	d001      	beq.n	100483ea <HAL_RCC_ClockConfig+0xb6>
    {
      return HAL_ERROR;
100483e6:	2301      	movs	r3, #1
100483e8:	e047      	b.n	1004847a <HAL_RCC_ClockConfig+0x146>
    }

    /* Check the HSE ready flag */
    if (LL_RCC_HSE_IsReady() == 0U)
100483ea:	f7ff fcb3 	bl	10047d54 <LL_RCC_HSE_IsReady>
100483ee:	1e03      	subs	r3, r0, #0
100483f0:	d101      	bne.n	100483f6 <HAL_RCC_ClockConfig+0xc2>
    {
      return HAL_ERROR;
100483f2:	2301      	movs	r3, #1
100483f4:	e041      	b.n	1004847a <HAL_RCC_ClockConfig+0x146>
    }

    /* Configure the DIRECT_HSE multiplication factor */
    __HAL_RCC_DIRECT_HSE_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
100483f6:	4b24      	ldr	r3, [pc, #144]	@ (10048488 <HAL_RCC_ClockConfig+0x154>)
100483f8:	689b      	ldr	r3, [r3, #8]
100483fa:	22e0      	movs	r2, #224	@ 0xe0
100483fc:	4393      	bics	r3, r2
100483fe:	0019      	movs	r1, r3
10048400:	687b      	ldr	r3, [r7, #4]
10048402:	685a      	ldr	r2, [r3, #4]
10048404:	4b20      	ldr	r3, [pc, #128]	@ (10048488 <HAL_RCC_ClockConfig+0x154>)
10048406:	430a      	orrs	r2, r1
10048408:	609a      	str	r2, [r3, #8]
  /*----------------------- FLASH Latency Configuration ------------------------*/
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the FLASH clock */

  /* Setup flash wait states because according the system clock frequency */
  if (FLatency != __HAL_FLASH_GET_WAIT_STATES())
1004840a:	4b1e      	ldr	r3, [pc, #120]	@ (10048484 <HAL_RCC_ClockConfig+0x150>)
1004840c:	685b      	ldr	r3, [r3, #4]
1004840e:	2230      	movs	r2, #48	@ 0x30
10048410:	4013      	ands	r3, r2
10048412:	683a      	ldr	r2, [r7, #0]
10048414:	429a      	cmp	r2, r3
10048416:	d01d      	beq.n	10048454 <HAL_RCC_ClockConfig+0x120>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_CONFIG register */
    __HAL_FLASH_SET_WAIT_STATES(FLatency);
10048418:	4b1a      	ldr	r3, [pc, #104]	@ (10048484 <HAL_RCC_ClockConfig+0x150>)
1004841a:	685b      	ldr	r3, [r3, #4]
1004841c:	2230      	movs	r2, #48	@ 0x30
1004841e:	4393      	bics	r3, r2
10048420:	0019      	movs	r1, r3
10048422:	4b18      	ldr	r3, [pc, #96]	@ (10048484 <HAL_RCC_ClockConfig+0x150>)
10048424:	683a      	ldr	r2, [r7, #0]
10048426:	430a      	orrs	r2, r1
10048428:	605a      	str	r2, [r3, #4]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
1004842a:	f7fc f8ff 	bl	1004462c <HAL_GetTick>
1004842e:	0003      	movs	r3, r0
10048430:	60fb      	str	r3, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_CONFIG register */
    while (__HAL_FLASH_GET_WAIT_STATES() != FLatency)
10048432:	e008      	b.n	10048446 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
10048434:	f7fc f8fa 	bl	1004462c <HAL_GetTick>
10048438:	0002      	movs	r2, r0
1004843a:	68fb      	ldr	r3, [r7, #12]
1004843c:	1ad3      	subs	r3, r2, r3
1004843e:	2b02      	cmp	r3, #2
10048440:	d901      	bls.n	10048446 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
10048442:	2303      	movs	r3, #3
10048444:	e019      	b.n	1004847a <HAL_RCC_ClockConfig+0x146>
    while (__HAL_FLASH_GET_WAIT_STATES() != FLatency)
10048446:	4b0f      	ldr	r3, [pc, #60]	@ (10048484 <HAL_RCC_ClockConfig+0x150>)
10048448:	685b      	ldr	r3, [r3, #4]
1004844a:	2230      	movs	r2, #48	@ 0x30
1004844c:	4013      	ands	r3, r2
1004844e:	683a      	ldr	r2, [r7, #0]
10048450:	429a      	cmp	r2, r3
10048452:	d1ef      	bne.n	10048434 <HAL_RCC_ClockConfig+0x100>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  for (volatile int i = 0; i < 6; i++)
10048454:	2300      	movs	r3, #0
10048456:	60bb      	str	r3, [r7, #8]
10048458:	e003      	b.n	10048462 <HAL_RCC_ClockConfig+0x12e>
  {
    __asm("NOP");
1004845a:	46c0      	nop			@ (mov r8, r8)
  for (volatile int i = 0; i < 6; i++)
1004845c:	68bb      	ldr	r3, [r7, #8]
1004845e:	3301      	adds	r3, #1
10048460:	60bb      	str	r3, [r7, #8]
10048462:	68bb      	ldr	r3, [r7, #8]
10048464:	2b05      	cmp	r3, #5
10048466:	ddf8      	ble.n	1004845a <HAL_RCC_ClockConfig+0x126>
  }
  SystemCoreClockUpdate();
10048468:	f7fa ff0c 	bl	10043284 <SystemCoreClockUpdate>

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
1004846c:	f7fc f8e8 	bl	10044640 <HAL_GetTickPrio>
10048470:	0003      	movs	r3, r0
10048472:	0018      	movs	r0, r3
10048474:	f7fc f880 	bl	10044578 <HAL_InitTick>
10048478:	0003      	movs	r3, r0
}
1004847a:	0018      	movs	r0, r3
1004847c:	46bd      	mov	sp, r7
1004847e:	b004      	add	sp, #16
10048480:	bd80      	pop	{r7, pc}
10048482:	46c0      	nop			@ (mov r8, r8)
10048484:	40001000 	.word	0x40001000
10048488:	48400000 	.word	0x48400000

1004848c <HAL_RCC_GetSysClockFreq>:
  *         content of the SystemCoreClock CMSIS variable
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
1004848c:	b580      	push	{r7, lr}
1004848e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
10048490:	4b02      	ldr	r3, [pc, #8]	@ (1004849c <HAL_RCC_GetSysClockFreq+0x10>)
10048492:	681b      	ldr	r3, [r3, #0]
}
10048494:	0018      	movs	r0, r3
10048496:	46bd      	mov	sp, r7
10048498:	bd80      	pop	{r7, pc}
1004849a:	46c0      	nop			@ (mov r8, r8)
1004849c:	20000650 	.word	0x20000650

100484a0 <LL_RCC_LSCO_SetSource>:
{
100484a0:	b580      	push	{r7, lr}
100484a2:	b082      	sub	sp, #8
100484a4:	af00      	add	r7, sp, #0
100484a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSLOWSEL, Source);
100484a8:	4b06      	ldr	r3, [pc, #24]	@ (100484c4 <LL_RCC_LSCO_SetSource+0x24>)
100484aa:	689b      	ldr	r3, [r3, #8]
100484ac:	4a06      	ldr	r2, [pc, #24]	@ (100484c8 <LL_RCC_LSCO_SetSource+0x28>)
100484ae:	4013      	ands	r3, r2
100484b0:	0019      	movs	r1, r3
100484b2:	4b04      	ldr	r3, [pc, #16]	@ (100484c4 <LL_RCC_LSCO_SetSource+0x24>)
100484b4:	687a      	ldr	r2, [r7, #4]
100484b6:	430a      	orrs	r2, r1
100484b8:	609a      	str	r2, [r3, #8]
}
100484ba:	46c0      	nop			@ (mov r8, r8)
100484bc:	46bd      	mov	sp, r7
100484be:	b002      	add	sp, #8
100484c0:	bd80      	pop	{r7, pc}
100484c2:	46c0      	nop			@ (mov r8, r8)
100484c4:	48400000 	.word	0x48400000
100484c8:	fffe7fff 	.word	0xfffe7fff

100484cc <LL_RCC_SetRFClock>:
{
100484cc:	b580      	push	{r7, lr}
100484ce:	b082      	sub	sp, #8
100484d0:	af00      	add	r7, sp, #0
100484d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->APB2ENR, RCC_APB2ENR_CLKBLEDIV, Source);
100484d4:	4b06      	ldr	r3, [pc, #24]	@ (100484f0 <LL_RCC_SetRFClock+0x24>)
100484d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
100484d8:	2206      	movs	r2, #6
100484da:	4393      	bics	r3, r2
100484dc:	0019      	movs	r1, r3
100484de:	4b04      	ldr	r3, [pc, #16]	@ (100484f0 <LL_RCC_SetRFClock+0x24>)
100484e0:	687a      	ldr	r2, [r7, #4]
100484e2:	430a      	orrs	r2, r1
100484e4:	661a      	str	r2, [r3, #96]	@ 0x60
}
100484e6:	46c0      	nop			@ (mov r8, r8)
100484e8:	46bd      	mov	sp, r7
100484ea:	b002      	add	sp, #8
100484ec:	bd80      	pop	{r7, pc}
100484ee:	46c0      	nop			@ (mov r8, r8)
100484f0:	48400000 	.word	0x48400000

100484f4 <LL_RCC_SetSMPSPrescaler>:
{
100484f4:	b580      	push	{r7, lr}
100484f6:	b082      	sub	sp, #8
100484f8:	af00      	add	r7, sp, #0
100484fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SMPSDIV, Prescaler);
100484fc:	4b06      	ldr	r3, [pc, #24]	@ (10048518 <LL_RCC_SetSMPSPrescaler+0x24>)
100484fe:	689b      	ldr	r3, [r3, #8]
10048500:	4a06      	ldr	r2, [pc, #24]	@ (1004851c <LL_RCC_SetSMPSPrescaler+0x28>)
10048502:	4013      	ands	r3, r2
10048504:	0019      	movs	r1, r3
10048506:	4b04      	ldr	r3, [pc, #16]	@ (10048518 <LL_RCC_SetSMPSPrescaler+0x24>)
10048508:	687a      	ldr	r2, [r7, #4]
1004850a:	430a      	orrs	r2, r1
1004850c:	609a      	str	r2, [r3, #8]
}
1004850e:	46c0      	nop			@ (mov r8, r8)
10048510:	46bd      	mov	sp, r7
10048512:	b002      	add	sp, #8
10048514:	bd80      	pop	{r7, pc}
10048516:	46c0      	nop			@ (mov r8, r8)
10048518:	48400000 	.word	0x48400000
1004851c:	ffffefff 	.word	0xffffefff

10048520 <LL_RCC_SetSPI2I2SClockSource>:
{
10048520:	b580      	push	{r7, lr}
10048522:	b082      	sub	sp, #8
10048524:	af00      	add	r7, sp, #0
10048526:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SPI2I2SCLKSEL, Source);
10048528:	4b06      	ldr	r3, [pc, #24]	@ (10048544 <LL_RCC_SetSPI2I2SClockSource+0x24>)
1004852a:	689b      	ldr	r3, [r3, #8]
1004852c:	4a06      	ldr	r2, [pc, #24]	@ (10048548 <LL_RCC_SetSPI2I2SClockSource+0x28>)
1004852e:	4013      	ands	r3, r2
10048530:	0019      	movs	r1, r3
10048532:	4b04      	ldr	r3, [pc, #16]	@ (10048544 <LL_RCC_SetSPI2I2SClockSource+0x24>)
10048534:	687a      	ldr	r2, [r7, #4]
10048536:	430a      	orrs	r2, r1
10048538:	609a      	str	r2, [r3, #8]
}
1004853a:	46c0      	nop			@ (mov r8, r8)
1004853c:	46bd      	mov	sp, r7
1004853e:	b002      	add	sp, #8
10048540:	bd80      	pop	{r7, pc}
10048542:	46c0      	nop			@ (mov r8, r8)
10048544:	48400000 	.word	0x48400000
10048548:	ff7fffff 	.word	0xff7fffff

1004854c <LL_RCC_SetSPI3I2SClockSource>:
{
1004854c:	b580      	push	{r7, lr}
1004854e:	b082      	sub	sp, #8
10048550:	af00      	add	r7, sp, #0
10048552:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SPI3I2SCLKSEL, Source);
10048554:	4b06      	ldr	r3, [pc, #24]	@ (10048570 <LL_RCC_SetSPI3I2SClockSource+0x24>)
10048556:	689b      	ldr	r3, [r3, #8]
10048558:	4a06      	ldr	r2, [pc, #24]	@ (10048574 <LL_RCC_SetSPI3I2SClockSource+0x28>)
1004855a:	4013      	ands	r3, r2
1004855c:	0019      	movs	r1, r3
1004855e:	4b04      	ldr	r3, [pc, #16]	@ (10048570 <LL_RCC_SetSPI3I2SClockSource+0x24>)
10048560:	687a      	ldr	r2, [r7, #4]
10048562:	430a      	orrs	r2, r1
10048564:	609a      	str	r2, [r3, #8]
}
10048566:	46c0      	nop			@ (mov r8, r8)
10048568:	46bd      	mov	sp, r7
1004856a:	b002      	add	sp, #8
1004856c:	bd80      	pop	{r7, pc}
1004856e:	46c0      	nop			@ (mov r8, r8)
10048570:	48400000 	.word	0x48400000
10048574:	ffbfffff 	.word	0xffbfffff

10048578 <HAL_RCCEx_PeriphCLKConfig>:
  *  @note   (*) Peripherals are not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
10048578:	b580      	push	{r7, lr}
1004857a:	b082      	sub	sp, #8
1004857c:	af00      	add	r7, sp, #0
1004857e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RF_BLE clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RF) == RCC_PERIPHCLK_RF))
10048580:	687b      	ldr	r3, [r7, #4]
10048582:	681b      	ldr	r3, [r3, #0]
10048584:	2201      	movs	r2, #1
10048586:	4013      	ands	r3, r2
10048588:	d004      	beq.n	10048594 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  {
    assert_param(IS_RCC_RF_BLE_CLOCK_SOURCE(PeriphClkInit->RFClockSelection));
    __HAL_RCC_RF_CLK_SET_CONFIG(PeriphClkInit->RFClockSelection);
1004858a:	687b      	ldr	r3, [r7, #4]
1004858c:	691b      	ldr	r3, [r3, #16]
1004858e:	0018      	movs	r0, r3
10048590:	f7ff ff9c 	bl	100484cc <LL_RCC_SetRFClock>
  }

  /*-------------------------- SMPS clock configuration -------------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS))
10048594:	687b      	ldr	r3, [r7, #4]
10048596:	681b      	ldr	r3, [r3, #0]
10048598:	2202      	movs	r2, #2
1004859a:	4013      	ands	r3, r2
1004859c:	d004      	beq.n	100485a8 <HAL_RCCEx_PeriphCLKConfig+0x30>
  {
    assert_param(IS_RCC_SMPS_CLOCK_PRESC(PeriphClkInit->SmpsDivSelection));
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
1004859e:	687b      	ldr	r3, [r7, #4]
100485a0:	695b      	ldr	r3, [r3, #20]
100485a2:	0018      	movs	r0, r3
100485a4:	f7ff ffa6 	bl	100484f4 <LL_RCC_SetSMPSPrescaler>
  }

#if defined(SPI2)
  /*-------------------------- SPI2_I2S clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2_I2S) == RCC_PERIPHCLK_SPI2_I2S))
100485a8:	687b      	ldr	r3, [r7, #4]
100485aa:	681b      	ldr	r3, [r3, #0]
100485ac:	2204      	movs	r2, #4
100485ae:	4013      	ands	r3, r2
100485b0:	d004      	beq.n	100485bc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    assert_param(IS_RCC_SPI2I2S_CLOCK_SOURCE(PeriphClkInit->SPI2I2SClockSelection));
    __HAL_RCC_SPI2I2S_CLK_CONFIG(PeriphClkInit->SPI2I2SClockSelection);
100485b2:	687b      	ldr	r3, [r7, #4]
100485b4:	685b      	ldr	r3, [r3, #4]
100485b6:	0018      	movs	r0, r3
100485b8:	f7ff ffb2 	bl	10048520 <LL_RCC_SetSPI2I2SClockSource>
  }
#endif
#if defined(SPI3)
  /*-------------------------- SPI3_I2S clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3_I2S) == RCC_PERIPHCLK_SPI3_I2S))
100485bc:	687b      	ldr	r3, [r7, #4]
100485be:	681b      	ldr	r3, [r3, #0]
100485c0:	2208      	movs	r2, #8
100485c2:	4013      	ands	r3, r2
100485c4:	d004      	beq.n	100485d0 <HAL_RCCEx_PeriphCLKConfig+0x58>
  {
    assert_param(IS_RCC_SPI3I2S_CLOCK_SOURCE(PeriphClkInit->SPI3I2SClockSelection));
    __HAL_RCC_SPI3I2S_CLK_CONFIG(PeriphClkInit->SPI3I2SClockSelection);
100485c6:	687b      	ldr	r3, [r7, #4]
100485c8:	689b      	ldr	r3, [r3, #8]
100485ca:	0018      	movs	r0, r3
100485cc:	f7ff ffbe 	bl	1004854c <LL_RCC_SetSPI3I2SClockSource>
    __HAL_RCC_LPUART1_CLK_CONFIG(PeriphClkInit->LPUART1ClockSelection);
  }
#endif /* RCC_CFGR_LPUCLKSEL */

  /*-------------------------- RTC WDG BLEWKUP clock source configuration ---------------------*/
  if ((((PeriphClkInit->RTCWDGBLEWKUPClockSelection) & RCC_PERIPHCLK_RTC_WDG_BLEWKUP) == RCC_PERIPHCLK_RTC_WDG_BLEWKUP))
100485d0:	687b      	ldr	r3, [r7, #4]
100485d2:	68db      	ldr	r3, [r3, #12]
100485d4:	2220      	movs	r2, #32
100485d6:	4013      	ands	r3, r2
100485d8:	d004      	beq.n	100485e4 <HAL_RCCEx_PeriphCLKConfig+0x6c>
  {
    assert_param(IS_RCC_RTC_WDG_BLEWKUP_CLOCK_SOURCE(PeriphClkInit->RTCWDGBLEWKUPClockSelection));
    __HAL_RCC_RTC_WDG_BLEWKUP_CLK_CONFIG(PeriphClkInit->RTCWDGBLEWKUPClockSelection);
100485da:	687b      	ldr	r3, [r7, #4]
100485dc:	68db      	ldr	r3, [r3, #12]
100485de:	0018      	movs	r0, r3
100485e0:	f7ff ff5e 	bl	100484a0 <LL_RCC_LSCO_SetSource>
  }

  return HAL_OK;
100485e4:	2300      	movs	r3, #0
}
100485e6:	0018      	movs	r0, r3
100485e8:	46bd      	mov	sp, r7
100485ea:	b002      	add	sp, #8
100485ec:	bd80      	pop	{r7, pc}
	...

100485f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
100485f0:	b580      	push	{r7, lr}
100485f2:	b084      	sub	sp, #16
100485f4:	af00      	add	r7, sp, #0
100485f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
100485f8:	687b      	ldr	r3, [r7, #4]
100485fa:	2b00      	cmp	r3, #0
100485fc:	d101      	bne.n	10048602 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
100485fe:	2301      	movs	r3, #1
10048600:	e0a8      	b.n	10048754 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
10048602:	687b      	ldr	r3, [r7, #4]
10048604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10048606:	2b00      	cmp	r3, #0
10048608:	d109      	bne.n	1004861e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
1004860a:	687b      	ldr	r3, [r7, #4]
1004860c:	685a      	ldr	r2, [r3, #4]
1004860e:	2382      	movs	r3, #130	@ 0x82
10048610:	005b      	lsls	r3, r3, #1
10048612:	429a      	cmp	r2, r3
10048614:	d009      	beq.n	1004862a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
10048616:	687b      	ldr	r3, [r7, #4]
10048618:	2200      	movs	r2, #0
1004861a:	61da      	str	r2, [r3, #28]
1004861c:	e005      	b.n	1004862a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
1004861e:	687b      	ldr	r3, [r7, #4]
10048620:	2200      	movs	r2, #0
10048622:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
10048624:	687b      	ldr	r3, [r7, #4]
10048626:	2200      	movs	r2, #0
10048628:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
1004862a:	687b      	ldr	r3, [r7, #4]
1004862c:	2200      	movs	r2, #0
1004862e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
10048630:	687b      	ldr	r3, [r7, #4]
10048632:	225d      	movs	r2, #93	@ 0x5d
10048634:	5c9b      	ldrb	r3, [r3, r2]
10048636:	b2db      	uxtb	r3, r3
10048638:	2b00      	cmp	r3, #0
1004863a:	d107      	bne.n	1004864c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
1004863c:	687b      	ldr	r3, [r7, #4]
1004863e:	225c      	movs	r2, #92	@ 0x5c
10048640:	2100      	movs	r1, #0
10048642:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
10048644:	687b      	ldr	r3, [r7, #4]
10048646:	0018      	movs	r0, r3
10048648:	f7fa fc08 	bl	10042e5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
1004864c:	687b      	ldr	r3, [r7, #4]
1004864e:	225d      	movs	r2, #93	@ 0x5d
10048650:	2102      	movs	r1, #2
10048652:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
10048654:	687b      	ldr	r3, [r7, #4]
10048656:	681b      	ldr	r3, [r3, #0]
10048658:	681a      	ldr	r2, [r3, #0]
1004865a:	687b      	ldr	r3, [r7, #4]
1004865c:	681b      	ldr	r3, [r3, #0]
1004865e:	2140      	movs	r1, #64	@ 0x40
10048660:	438a      	bics	r2, r1
10048662:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
10048664:	687b      	ldr	r3, [r7, #4]
10048666:	68da      	ldr	r2, [r3, #12]
10048668:	23e0      	movs	r3, #224	@ 0xe0
1004866a:	00db      	lsls	r3, r3, #3
1004866c:	429a      	cmp	r2, r3
1004866e:	d902      	bls.n	10048676 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
10048670:	2300      	movs	r3, #0
10048672:	60fb      	str	r3, [r7, #12]
10048674:	e002      	b.n	1004867c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
10048676:	2380      	movs	r3, #128	@ 0x80
10048678:	015b      	lsls	r3, r3, #5
1004867a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
1004867c:	687b      	ldr	r3, [r7, #4]
1004867e:	68da      	ldr	r2, [r3, #12]
10048680:	23f0      	movs	r3, #240	@ 0xf0
10048682:	011b      	lsls	r3, r3, #4
10048684:	429a      	cmp	r2, r3
10048686:	d008      	beq.n	1004869a <HAL_SPI_Init+0xaa>
10048688:	687b      	ldr	r3, [r7, #4]
1004868a:	68da      	ldr	r2, [r3, #12]
1004868c:	23e0      	movs	r3, #224	@ 0xe0
1004868e:	00db      	lsls	r3, r3, #3
10048690:	429a      	cmp	r2, r3
10048692:	d002      	beq.n	1004869a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
10048694:	687b      	ldr	r3, [r7, #4]
10048696:	2200      	movs	r2, #0
10048698:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
1004869a:	687b      	ldr	r3, [r7, #4]
1004869c:	685a      	ldr	r2, [r3, #4]
1004869e:	2382      	movs	r3, #130	@ 0x82
100486a0:	005b      	lsls	r3, r3, #1
100486a2:	401a      	ands	r2, r3
100486a4:	687b      	ldr	r3, [r7, #4]
100486a6:	6899      	ldr	r1, [r3, #8]
100486a8:	2384      	movs	r3, #132	@ 0x84
100486aa:	021b      	lsls	r3, r3, #8
100486ac:	400b      	ands	r3, r1
100486ae:	431a      	orrs	r2, r3
100486b0:	687b      	ldr	r3, [r7, #4]
100486b2:	691b      	ldr	r3, [r3, #16]
100486b4:	2102      	movs	r1, #2
100486b6:	400b      	ands	r3, r1
100486b8:	431a      	orrs	r2, r3
100486ba:	687b      	ldr	r3, [r7, #4]
100486bc:	695b      	ldr	r3, [r3, #20]
100486be:	2101      	movs	r1, #1
100486c0:	400b      	ands	r3, r1
100486c2:	431a      	orrs	r2, r3
100486c4:	687b      	ldr	r3, [r7, #4]
100486c6:	6999      	ldr	r1, [r3, #24]
100486c8:	2380      	movs	r3, #128	@ 0x80
100486ca:	009b      	lsls	r3, r3, #2
100486cc:	400b      	ands	r3, r1
100486ce:	431a      	orrs	r2, r3
100486d0:	687b      	ldr	r3, [r7, #4]
100486d2:	69db      	ldr	r3, [r3, #28]
100486d4:	2138      	movs	r1, #56	@ 0x38
100486d6:	400b      	ands	r3, r1
100486d8:	431a      	orrs	r2, r3
100486da:	687b      	ldr	r3, [r7, #4]
100486dc:	6a1b      	ldr	r3, [r3, #32]
100486de:	2180      	movs	r1, #128	@ 0x80
100486e0:	400b      	ands	r3, r1
100486e2:	431a      	orrs	r2, r3
100486e4:	0011      	movs	r1, r2
100486e6:	687b      	ldr	r3, [r7, #4]
100486e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
100486ea:	2380      	movs	r3, #128	@ 0x80
100486ec:	019b      	lsls	r3, r3, #6
100486ee:	401a      	ands	r2, r3
100486f0:	687b      	ldr	r3, [r7, #4]
100486f2:	681b      	ldr	r3, [r3, #0]
100486f4:	430a      	orrs	r2, r1
100486f6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
100486f8:	687b      	ldr	r3, [r7, #4]
100486fa:	699b      	ldr	r3, [r3, #24]
100486fc:	0c1b      	lsrs	r3, r3, #16
100486fe:	2204      	movs	r2, #4
10048700:	401a      	ands	r2, r3
10048702:	687b      	ldr	r3, [r7, #4]
10048704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10048706:	2110      	movs	r1, #16
10048708:	400b      	ands	r3, r1
1004870a:	431a      	orrs	r2, r3
1004870c:	687b      	ldr	r3, [r7, #4]
1004870e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
10048710:	2108      	movs	r1, #8
10048712:	400b      	ands	r3, r1
10048714:	431a      	orrs	r2, r3
10048716:	687b      	ldr	r3, [r7, #4]
10048718:	68d9      	ldr	r1, [r3, #12]
1004871a:	23f0      	movs	r3, #240	@ 0xf0
1004871c:	011b      	lsls	r3, r3, #4
1004871e:	400b      	ands	r3, r1
10048720:	431a      	orrs	r2, r3
10048722:	0011      	movs	r1, r2
10048724:	68fa      	ldr	r2, [r7, #12]
10048726:	2380      	movs	r3, #128	@ 0x80
10048728:	015b      	lsls	r3, r3, #5
1004872a:	401a      	ands	r2, r3
1004872c:	687b      	ldr	r3, [r7, #4]
1004872e:	681b      	ldr	r3, [r3, #0]
10048730:	430a      	orrs	r2, r1
10048732:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
10048734:	687b      	ldr	r3, [r7, #4]
10048736:	681b      	ldr	r3, [r3, #0]
10048738:	69da      	ldr	r2, [r3, #28]
1004873a:	687b      	ldr	r3, [r7, #4]
1004873c:	681b      	ldr	r3, [r3, #0]
1004873e:	4907      	ldr	r1, [pc, #28]	@ (1004875c <HAL_SPI_Init+0x16c>)
10048740:	400a      	ands	r2, r1
10048742:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
10048744:	687b      	ldr	r3, [r7, #4]
10048746:	2200      	movs	r2, #0
10048748:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
1004874a:	687b      	ldr	r3, [r7, #4]
1004874c:	225d      	movs	r2, #93	@ 0x5d
1004874e:	2101      	movs	r1, #1
10048750:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
10048752:	2300      	movs	r3, #0
}
10048754:	0018      	movs	r0, r3
10048756:	46bd      	mov	sp, r7
10048758:	b004      	add	sp, #16
1004875a:	bd80      	pop	{r7, pc}
1004875c:	fffff7ff 	.word	0xfffff7ff

10048760 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
10048760:	b580      	push	{r7, lr}
10048762:	b082      	sub	sp, #8
10048764:	af00      	add	r7, sp, #0
10048766:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
10048768:	687b      	ldr	r3, [r7, #4]
1004876a:	2b00      	cmp	r3, #0
1004876c:	d101      	bne.n	10048772 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
1004876e:	2301      	movs	r3, #1
10048770:	e046      	b.n	10048800 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
10048772:	687b      	ldr	r3, [r7, #4]
10048774:	2288      	movs	r2, #136	@ 0x88
10048776:	589b      	ldr	r3, [r3, r2]
10048778:	2b00      	cmp	r3, #0
1004877a:	d107      	bne.n	1004878c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
1004877c:	687b      	ldr	r3, [r7, #4]
1004877e:	2284      	movs	r2, #132	@ 0x84
10048780:	2100      	movs	r1, #0
10048782:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
10048784:	687b      	ldr	r3, [r7, #4]
10048786:	0018      	movs	r0, r3
10048788:	f7fa fba2 	bl	10042ed0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
1004878c:	687b      	ldr	r3, [r7, #4]
1004878e:	2288      	movs	r2, #136	@ 0x88
10048790:	2124      	movs	r1, #36	@ 0x24
10048792:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
10048794:	687b      	ldr	r3, [r7, #4]
10048796:	681b      	ldr	r3, [r3, #0]
10048798:	681a      	ldr	r2, [r3, #0]
1004879a:	687b      	ldr	r3, [r7, #4]
1004879c:	681b      	ldr	r3, [r3, #0]
1004879e:	2101      	movs	r1, #1
100487a0:	438a      	bics	r2, r1
100487a2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
100487a4:	687b      	ldr	r3, [r7, #4]
100487a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100487a8:	2b00      	cmp	r3, #0
100487aa:	d003      	beq.n	100487b4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
100487ac:	687b      	ldr	r3, [r7, #4]
100487ae:	0018      	movs	r0, r3
100487b0:	f000 f992 	bl	10048ad8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
100487b4:	687b      	ldr	r3, [r7, #4]
100487b6:	0018      	movs	r0, r3
100487b8:	f000 f828 	bl	1004880c <UART_SetConfig>
100487bc:	0003      	movs	r3, r0
100487be:	2b01      	cmp	r3, #1
100487c0:	d101      	bne.n	100487c6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
100487c2:	2301      	movs	r3, #1
100487c4:	e01c      	b.n	10048800 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
100487c6:	687b      	ldr	r3, [r7, #4]
100487c8:	681b      	ldr	r3, [r3, #0]
100487ca:	685a      	ldr	r2, [r3, #4]
100487cc:	687b      	ldr	r3, [r7, #4]
100487ce:	681b      	ldr	r3, [r3, #0]
100487d0:	490d      	ldr	r1, [pc, #52]	@ (10048808 <HAL_UART_Init+0xa8>)
100487d2:	400a      	ands	r2, r1
100487d4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
100487d6:	687b      	ldr	r3, [r7, #4]
100487d8:	681b      	ldr	r3, [r3, #0]
100487da:	689a      	ldr	r2, [r3, #8]
100487dc:	687b      	ldr	r3, [r7, #4]
100487de:	681b      	ldr	r3, [r3, #0]
100487e0:	212a      	movs	r1, #42	@ 0x2a
100487e2:	438a      	bics	r2, r1
100487e4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
100487e6:	687b      	ldr	r3, [r7, #4]
100487e8:	681b      	ldr	r3, [r3, #0]
100487ea:	681a      	ldr	r2, [r3, #0]
100487ec:	687b      	ldr	r3, [r7, #4]
100487ee:	681b      	ldr	r3, [r3, #0]
100487f0:	2101      	movs	r1, #1
100487f2:	430a      	orrs	r2, r1
100487f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
100487f6:	687b      	ldr	r3, [r7, #4]
100487f8:	0018      	movs	r0, r3
100487fa:	f000 fa21 	bl	10048c40 <UART_CheckIdleState>
100487fe:	0003      	movs	r3, r0
}
10048800:	0018      	movs	r0, r3
10048802:	46bd      	mov	sp, r7
10048804:	b002      	add	sp, #8
10048806:	bd80      	pop	{r7, pc}
10048808:	ffffb7ff 	.word	0xffffb7ff

1004880c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
1004880c:	b5b0      	push	{r4, r5, r7, lr}
1004880e:	b090      	sub	sp, #64	@ 0x40
10048810:	af00      	add	r7, sp, #0
10048812:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
10048814:	231b      	movs	r3, #27
10048816:	2220      	movs	r2, #32
10048818:	189b      	adds	r3, r3, r2
1004881a:	19db      	adds	r3, r3, r7
1004881c:	2200      	movs	r2, #0
1004881e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
10048820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048822:	689a      	ldr	r2, [r3, #8]
10048824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048826:	691b      	ldr	r3, [r3, #16]
10048828:	431a      	orrs	r2, r3
1004882a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004882c:	695b      	ldr	r3, [r3, #20]
1004882e:	431a      	orrs	r2, r3
10048830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048832:	69db      	ldr	r3, [r3, #28]
10048834:	4313      	orrs	r3, r2
10048836:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
10048838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004883a:	681b      	ldr	r3, [r3, #0]
1004883c:	681b      	ldr	r3, [r3, #0]
1004883e:	4aa0      	ldr	r2, [pc, #640]	@ (10048ac0 <UART_SetConfig+0x2b4>)
10048840:	4013      	ands	r3, r2
10048842:	0019      	movs	r1, r3
10048844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048846:	681a      	ldr	r2, [r3, #0]
10048848:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
1004884a:	430b      	orrs	r3, r1
1004884c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
1004884e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048850:	681b      	ldr	r3, [r3, #0]
10048852:	685b      	ldr	r3, [r3, #4]
10048854:	4a9b      	ldr	r2, [pc, #620]	@ (10048ac4 <UART_SetConfig+0x2b8>)
10048856:	4013      	ands	r3, r2
10048858:	0018      	movs	r0, r3
1004885a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004885c:	68d9      	ldr	r1, [r3, #12]
1004885e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048860:	681a      	ldr	r2, [r3, #0]
10048862:	0003      	movs	r3, r0
10048864:	430b      	orrs	r3, r1
10048866:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
10048868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004886a:	699b      	ldr	r3, [r3, #24]
1004886c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
1004886e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048870:	681b      	ldr	r3, [r3, #0]
10048872:	4a95      	ldr	r2, [pc, #596]	@ (10048ac8 <UART_SetConfig+0x2bc>)
10048874:	4293      	cmp	r3, r2
10048876:	d004      	beq.n	10048882 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
10048878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004887a:	6a1b      	ldr	r3, [r3, #32]
1004887c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
1004887e:	4313      	orrs	r3, r2
10048880:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
10048882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048884:	681b      	ldr	r3, [r3, #0]
10048886:	689b      	ldr	r3, [r3, #8]
10048888:	4a90      	ldr	r2, [pc, #576]	@ (10048acc <UART_SetConfig+0x2c0>)
1004888a:	4013      	ands	r3, r2
1004888c:	0019      	movs	r1, r3
1004888e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048890:	681a      	ldr	r2, [r3, #0]
10048892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10048894:	430b      	orrs	r3, r1
10048896:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
10048898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004889a:	681b      	ldr	r3, [r3, #0]
1004889c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
1004889e:	220f      	movs	r2, #15
100488a0:	4393      	bics	r3, r2
100488a2:	0018      	movs	r0, r3
100488a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100488a6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
100488a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100488aa:	681a      	ldr	r2, [r3, #0]
100488ac:	0003      	movs	r3, r0
100488ae:	430b      	orrs	r3, r1
100488b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
100488b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100488b4:	681b      	ldr	r3, [r3, #0]
100488b6:	4a84      	ldr	r2, [pc, #528]	@ (10048ac8 <UART_SetConfig+0x2bc>)
100488b8:	4293      	cmp	r3, r2
100488ba:	d16a      	bne.n	10048992 <UART_SetConfig+0x186>
  {
    /* Retrieve frequency clock */
#if defined(RCC_CFGR_LPUCLKSEL)
    pclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_LPUART1);
#else
    pclk = UART_PERIPHCLK;
100488bc:	4b84      	ldr	r3, [pc, #528]	@ (10048ad0 <UART_SetConfig+0x2c4>)
100488be:	637b      	str	r3, [r7, #52]	@ 0x34
#endif /* RCC_CFGR_LPUCLKSEL */

    /* If proper clock source reported */
    if (pclk != 0U)
100488c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100488c2:	2b00      	cmp	r3, #0
100488c4:	d100      	bne.n	100488c8 <UART_SetConfig+0xbc>
100488c6:	e0e3      	b.n	10048a90 <UART_SetConfig+0x284>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
100488c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100488ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100488cc:	4b81      	ldr	r3, [pc, #516]	@ (10048ad4 <UART_SetConfig+0x2c8>)
100488ce:	0052      	lsls	r2, r2, #1
100488d0:	5ad3      	ldrh	r3, [r2, r3]
100488d2:	0019      	movs	r1, r3
100488d4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
100488d6:	f7f7 fc15 	bl	10040104 <__udivsi3>
100488da:	0003      	movs	r3, r0
100488dc:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
100488de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100488e0:	685a      	ldr	r2, [r3, #4]
100488e2:	0013      	movs	r3, r2
100488e4:	005b      	lsls	r3, r3, #1
100488e6:	189b      	adds	r3, r3, r2
100488e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
100488ea:	429a      	cmp	r2, r3
100488ec:	d305      	bcc.n	100488fa <UART_SetConfig+0xee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
100488ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100488f0:	685b      	ldr	r3, [r3, #4]
100488f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
100488f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
100488f6:	429a      	cmp	r2, r3
100488f8:	d906      	bls.n	10048908 <UART_SetConfig+0xfc>
      {
        ret = HAL_ERROR;
100488fa:	231b      	movs	r3, #27
100488fc:	2220      	movs	r2, #32
100488fe:	189b      	adds	r3, r3, r2
10048900:	19db      	adds	r3, r3, r7
10048902:	2201      	movs	r2, #1
10048904:	701a      	strb	r2, [r3, #0]
10048906:	e0c3      	b.n	10048a90 <UART_SetConfig+0x284>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10048908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
1004890a:	61bb      	str	r3, [r7, #24]
1004890c:	2300      	movs	r3, #0
1004890e:	61fb      	str	r3, [r7, #28]
10048910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048912:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10048914:	4b6f      	ldr	r3, [pc, #444]	@ (10048ad4 <UART_SetConfig+0x2c8>)
10048916:	0052      	lsls	r2, r2, #1
10048918:	5ad3      	ldrh	r3, [r2, r3]
1004891a:	613b      	str	r3, [r7, #16]
1004891c:	2300      	movs	r3, #0
1004891e:	617b      	str	r3, [r7, #20]
10048920:	693a      	ldr	r2, [r7, #16]
10048922:	697b      	ldr	r3, [r7, #20]
10048924:	69b8      	ldr	r0, [r7, #24]
10048926:	69f9      	ldr	r1, [r7, #28]
10048928:	f7f7 fd62 	bl	100403f0 <__aeabi_uldivmod>
1004892c:	0002      	movs	r2, r0
1004892e:	000b      	movs	r3, r1
10048930:	0e11      	lsrs	r1, r2, #24
10048932:	021d      	lsls	r5, r3, #8
10048934:	430d      	orrs	r5, r1
10048936:	0214      	lsls	r4, r2, #8
10048938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004893a:	685b      	ldr	r3, [r3, #4]
1004893c:	085b      	lsrs	r3, r3, #1
1004893e:	60bb      	str	r3, [r7, #8]
10048940:	2300      	movs	r3, #0
10048942:	60fb      	str	r3, [r7, #12]
10048944:	68b8      	ldr	r0, [r7, #8]
10048946:	68f9      	ldr	r1, [r7, #12]
10048948:	1900      	adds	r0, r0, r4
1004894a:	4169      	adcs	r1, r5
1004894c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004894e:	685b      	ldr	r3, [r3, #4]
10048950:	603b      	str	r3, [r7, #0]
10048952:	2300      	movs	r3, #0
10048954:	607b      	str	r3, [r7, #4]
10048956:	683a      	ldr	r2, [r7, #0]
10048958:	687b      	ldr	r3, [r7, #4]
1004895a:	f7f7 fd49 	bl	100403f0 <__aeabi_uldivmod>
1004895e:	0002      	movs	r2, r0
10048960:	000b      	movs	r3, r1
10048962:	0013      	movs	r3, r2
10048964:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
10048966:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10048968:	23c0      	movs	r3, #192	@ 0xc0
1004896a:	009b      	lsls	r3, r3, #2
1004896c:	429a      	cmp	r2, r3
1004896e:	d309      	bcc.n	10048984 <UART_SetConfig+0x178>
10048970:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10048972:	2380      	movs	r3, #128	@ 0x80
10048974:	035b      	lsls	r3, r3, #13
10048976:	429a      	cmp	r2, r3
10048978:	d204      	bcs.n	10048984 <UART_SetConfig+0x178>
        {
          huart->Instance->BRR = usartdiv;
1004897a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004897c:	681b      	ldr	r3, [r3, #0]
1004897e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10048980:	60da      	str	r2, [r3, #12]
10048982:	e085      	b.n	10048a90 <UART_SetConfig+0x284>
        }
        else
        {
          ret = HAL_ERROR;
10048984:	231b      	movs	r3, #27
10048986:	2220      	movs	r2, #32
10048988:	189b      	adds	r3, r3, r2
1004898a:	19db      	adds	r3, r3, r7
1004898c:	2201      	movs	r2, #1
1004898e:	701a      	strb	r2, [r3, #0]
10048990:	e07e      	b.n	10048a90 <UART_SetConfig+0x284>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
10048992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048994:	69da      	ldr	r2, [r3, #28]
10048996:	2380      	movs	r3, #128	@ 0x80
10048998:	021b      	lsls	r3, r3, #8
1004899a:	429a      	cmp	r2, r3
1004899c:	d148      	bne.n	10048a30 <UART_SetConfig+0x224>
  {
    pclk = UART_PERIPHCLK;
1004899e:	4b4c      	ldr	r3, [pc, #304]	@ (10048ad0 <UART_SetConfig+0x2c4>)
100489a0:	637b      	str	r3, [r7, #52]	@ 0x34

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
100489a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100489a4:	2b00      	cmp	r3, #0
100489a6:	d100      	bne.n	100489aa <UART_SetConfig+0x19e>
100489a8:	e072      	b.n	10048a90 <UART_SetConfig+0x284>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
100489aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100489ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100489ae:	4b49      	ldr	r3, [pc, #292]	@ (10048ad4 <UART_SetConfig+0x2c8>)
100489b0:	0052      	lsls	r2, r2, #1
100489b2:	5ad3      	ldrh	r3, [r2, r3]
100489b4:	0019      	movs	r1, r3
100489b6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
100489b8:	f7f7 fba4 	bl	10040104 <__udivsi3>
100489bc:	0003      	movs	r3, r0
100489be:	005a      	lsls	r2, r3, #1
100489c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100489c2:	685b      	ldr	r3, [r3, #4]
100489c4:	085b      	lsrs	r3, r3, #1
100489c6:	18d2      	adds	r2, r2, r3
100489c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100489ca:	685b      	ldr	r3, [r3, #4]
100489cc:	0019      	movs	r1, r3
100489ce:	0010      	movs	r0, r2
100489d0:	f7f7 fb98 	bl	10040104 <__udivsi3>
100489d4:	0003      	movs	r3, r0
100489d6:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
100489d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100489da:	2b0f      	cmp	r3, #15
100489dc:	d921      	bls.n	10048a22 <UART_SetConfig+0x216>
100489de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
100489e0:	2380      	movs	r3, #128	@ 0x80
100489e2:	025b      	lsls	r3, r3, #9
100489e4:	429a      	cmp	r2, r3
100489e6:	d21c      	bcs.n	10048a22 <UART_SetConfig+0x216>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
100489e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100489ea:	b29a      	uxth	r2, r3
100489ec:	200e      	movs	r0, #14
100489ee:	2420      	movs	r4, #32
100489f0:	1903      	adds	r3, r0, r4
100489f2:	19db      	adds	r3, r3, r7
100489f4:	210f      	movs	r1, #15
100489f6:	438a      	bics	r2, r1
100489f8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
100489fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100489fc:	085b      	lsrs	r3, r3, #1
100489fe:	b29b      	uxth	r3, r3
10048a00:	2207      	movs	r2, #7
10048a02:	4013      	ands	r3, r2
10048a04:	b299      	uxth	r1, r3
10048a06:	1903      	adds	r3, r0, r4
10048a08:	19db      	adds	r3, r3, r7
10048a0a:	1902      	adds	r2, r0, r4
10048a0c:	19d2      	adds	r2, r2, r7
10048a0e:	8812      	ldrh	r2, [r2, #0]
10048a10:	430a      	orrs	r2, r1
10048a12:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
10048a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048a16:	681b      	ldr	r3, [r3, #0]
10048a18:	1902      	adds	r2, r0, r4
10048a1a:	19d2      	adds	r2, r2, r7
10048a1c:	8812      	ldrh	r2, [r2, #0]
10048a1e:	60da      	str	r2, [r3, #12]
10048a20:	e036      	b.n	10048a90 <UART_SetConfig+0x284>
      }
      else
      {
        ret = HAL_ERROR;
10048a22:	231b      	movs	r3, #27
10048a24:	2220      	movs	r2, #32
10048a26:	189b      	adds	r3, r3, r2
10048a28:	19db      	adds	r3, r3, r7
10048a2a:	2201      	movs	r2, #1
10048a2c:	701a      	strb	r2, [r3, #0]
10048a2e:	e02f      	b.n	10048a90 <UART_SetConfig+0x284>
      }
    }
  }
  else
  {
    pclk = UART_PERIPHCLK;
10048a30:	4b27      	ldr	r3, [pc, #156]	@ (10048ad0 <UART_SetConfig+0x2c4>)
10048a32:	637b      	str	r3, [r7, #52]	@ 0x34

    if (pclk != 0U)
10048a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10048a36:	2b00      	cmp	r3, #0
10048a38:	d02a      	beq.n	10048a90 <UART_SetConfig+0x284>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10048a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048a3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10048a3e:	4b25      	ldr	r3, [pc, #148]	@ (10048ad4 <UART_SetConfig+0x2c8>)
10048a40:	0052      	lsls	r2, r2, #1
10048a42:	5ad3      	ldrh	r3, [r2, r3]
10048a44:	0019      	movs	r1, r3
10048a46:	6b78      	ldr	r0, [r7, #52]	@ 0x34
10048a48:	f7f7 fb5c 	bl	10040104 <__udivsi3>
10048a4c:	0003      	movs	r3, r0
10048a4e:	001a      	movs	r2, r3
10048a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048a52:	685b      	ldr	r3, [r3, #4]
10048a54:	085b      	lsrs	r3, r3, #1
10048a56:	18d2      	adds	r2, r2, r3
10048a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048a5a:	685b      	ldr	r3, [r3, #4]
10048a5c:	0019      	movs	r1, r3
10048a5e:	0010      	movs	r0, r2
10048a60:	f7f7 fb50 	bl	10040104 <__udivsi3>
10048a64:	0003      	movs	r3, r0
10048a66:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
10048a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10048a6a:	2b0f      	cmp	r3, #15
10048a6c:	d90a      	bls.n	10048a84 <UART_SetConfig+0x278>
10048a6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10048a70:	2380      	movs	r3, #128	@ 0x80
10048a72:	025b      	lsls	r3, r3, #9
10048a74:	429a      	cmp	r2, r3
10048a76:	d205      	bcs.n	10048a84 <UART_SetConfig+0x278>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
10048a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10048a7a:	b29a      	uxth	r2, r3
10048a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048a7e:	681b      	ldr	r3, [r3, #0]
10048a80:	60da      	str	r2, [r3, #12]
10048a82:	e005      	b.n	10048a90 <UART_SetConfig+0x284>
      }
      else
      {
        ret = HAL_ERROR;
10048a84:	231b      	movs	r3, #27
10048a86:	2220      	movs	r2, #32
10048a88:	189b      	adds	r3, r3, r2
10048a8a:	19db      	adds	r3, r3, r7
10048a8c:	2201      	movs	r2, #1
10048a8e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
10048a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048a92:	226a      	movs	r2, #106	@ 0x6a
10048a94:	2101      	movs	r1, #1
10048a96:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
10048a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048a9a:	2268      	movs	r2, #104	@ 0x68
10048a9c:	2101      	movs	r1, #1
10048a9e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
10048aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048aa2:	2200      	movs	r2, #0
10048aa4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
10048aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048aa8:	2200      	movs	r2, #0
10048aaa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
10048aac:	231b      	movs	r3, #27
10048aae:	2220      	movs	r2, #32
10048ab0:	189b      	adds	r3, r3, r2
10048ab2:	19db      	adds	r3, r3, r7
10048ab4:	781b      	ldrb	r3, [r3, #0]
}
10048ab6:	0018      	movs	r0, r3
10048ab8:	46bd      	mov	sp, r7
10048aba:	b010      	add	sp, #64	@ 0x40
10048abc:	bdb0      	pop	{r4, r5, r7, pc}
10048abe:	46c0      	nop			@ (mov r8, r8)
10048ac0:	cfff69f3 	.word	0xcfff69f3
10048ac4:	ffffcfff 	.word	0xffffcfff
10048ac8:	41005000 	.word	0x41005000
10048acc:	11fff4ff 	.word	0x11fff4ff
10048ad0:	00f42400 	.word	0x00f42400
10048ad4:	100491f0 	.word	0x100491f0

10048ad8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
10048ad8:	b580      	push	{r7, lr}
10048ada:	b082      	sub	sp, #8
10048adc:	af00      	add	r7, sp, #0
10048ade:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
10048ae0:	687b      	ldr	r3, [r7, #4]
10048ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10048ae4:	2208      	movs	r2, #8
10048ae6:	4013      	ands	r3, r2
10048ae8:	d00b      	beq.n	10048b02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
10048aea:	687b      	ldr	r3, [r7, #4]
10048aec:	681b      	ldr	r3, [r3, #0]
10048aee:	685b      	ldr	r3, [r3, #4]
10048af0:	4a4a      	ldr	r2, [pc, #296]	@ (10048c1c <UART_AdvFeatureConfig+0x144>)
10048af2:	4013      	ands	r3, r2
10048af4:	0019      	movs	r1, r3
10048af6:	687b      	ldr	r3, [r7, #4]
10048af8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
10048afa:	687b      	ldr	r3, [r7, #4]
10048afc:	681b      	ldr	r3, [r3, #0]
10048afe:	430a      	orrs	r2, r1
10048b00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
10048b02:	687b      	ldr	r3, [r7, #4]
10048b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10048b06:	2201      	movs	r2, #1
10048b08:	4013      	ands	r3, r2
10048b0a:	d00b      	beq.n	10048b24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
10048b0c:	687b      	ldr	r3, [r7, #4]
10048b0e:	681b      	ldr	r3, [r3, #0]
10048b10:	685b      	ldr	r3, [r3, #4]
10048b12:	4a43      	ldr	r2, [pc, #268]	@ (10048c20 <UART_AdvFeatureConfig+0x148>)
10048b14:	4013      	ands	r3, r2
10048b16:	0019      	movs	r1, r3
10048b18:	687b      	ldr	r3, [r7, #4]
10048b1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10048b1c:	687b      	ldr	r3, [r7, #4]
10048b1e:	681b      	ldr	r3, [r3, #0]
10048b20:	430a      	orrs	r2, r1
10048b22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
10048b24:	687b      	ldr	r3, [r7, #4]
10048b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10048b28:	2202      	movs	r2, #2
10048b2a:	4013      	ands	r3, r2
10048b2c:	d00b      	beq.n	10048b46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
10048b2e:	687b      	ldr	r3, [r7, #4]
10048b30:	681b      	ldr	r3, [r3, #0]
10048b32:	685b      	ldr	r3, [r3, #4]
10048b34:	4a3b      	ldr	r2, [pc, #236]	@ (10048c24 <UART_AdvFeatureConfig+0x14c>)
10048b36:	4013      	ands	r3, r2
10048b38:	0019      	movs	r1, r3
10048b3a:	687b      	ldr	r3, [r7, #4]
10048b3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
10048b3e:	687b      	ldr	r3, [r7, #4]
10048b40:	681b      	ldr	r3, [r3, #0]
10048b42:	430a      	orrs	r2, r1
10048b44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
10048b46:	687b      	ldr	r3, [r7, #4]
10048b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10048b4a:	2204      	movs	r2, #4
10048b4c:	4013      	ands	r3, r2
10048b4e:	d00b      	beq.n	10048b68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
10048b50:	687b      	ldr	r3, [r7, #4]
10048b52:	681b      	ldr	r3, [r3, #0]
10048b54:	685b      	ldr	r3, [r3, #4]
10048b56:	4a34      	ldr	r2, [pc, #208]	@ (10048c28 <UART_AdvFeatureConfig+0x150>)
10048b58:	4013      	ands	r3, r2
10048b5a:	0019      	movs	r1, r3
10048b5c:	687b      	ldr	r3, [r7, #4]
10048b5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
10048b60:	687b      	ldr	r3, [r7, #4]
10048b62:	681b      	ldr	r3, [r3, #0]
10048b64:	430a      	orrs	r2, r1
10048b66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
10048b68:	687b      	ldr	r3, [r7, #4]
10048b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10048b6c:	2210      	movs	r2, #16
10048b6e:	4013      	ands	r3, r2
10048b70:	d00b      	beq.n	10048b8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
10048b72:	687b      	ldr	r3, [r7, #4]
10048b74:	681b      	ldr	r3, [r3, #0]
10048b76:	689b      	ldr	r3, [r3, #8]
10048b78:	4a2c      	ldr	r2, [pc, #176]	@ (10048c2c <UART_AdvFeatureConfig+0x154>)
10048b7a:	4013      	ands	r3, r2
10048b7c:	0019      	movs	r1, r3
10048b7e:	687b      	ldr	r3, [r7, #4]
10048b80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
10048b82:	687b      	ldr	r3, [r7, #4]
10048b84:	681b      	ldr	r3, [r3, #0]
10048b86:	430a      	orrs	r2, r1
10048b88:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
10048b8a:	687b      	ldr	r3, [r7, #4]
10048b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10048b8e:	2220      	movs	r2, #32
10048b90:	4013      	ands	r3, r2
10048b92:	d00b      	beq.n	10048bac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
10048b94:	687b      	ldr	r3, [r7, #4]
10048b96:	681b      	ldr	r3, [r3, #0]
10048b98:	689b      	ldr	r3, [r3, #8]
10048b9a:	4a25      	ldr	r2, [pc, #148]	@ (10048c30 <UART_AdvFeatureConfig+0x158>)
10048b9c:	4013      	ands	r3, r2
10048b9e:	0019      	movs	r1, r3
10048ba0:	687b      	ldr	r3, [r7, #4]
10048ba2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
10048ba4:	687b      	ldr	r3, [r7, #4]
10048ba6:	681b      	ldr	r3, [r3, #0]
10048ba8:	430a      	orrs	r2, r1
10048baa:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
10048bac:	687b      	ldr	r3, [r7, #4]
10048bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10048bb0:	2240      	movs	r2, #64	@ 0x40
10048bb2:	4013      	ands	r3, r2
10048bb4:	d01d      	beq.n	10048bf2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
10048bb6:	687b      	ldr	r3, [r7, #4]
10048bb8:	681b      	ldr	r3, [r3, #0]
10048bba:	685b      	ldr	r3, [r3, #4]
10048bbc:	4a1d      	ldr	r2, [pc, #116]	@ (10048c34 <UART_AdvFeatureConfig+0x15c>)
10048bbe:	4013      	ands	r3, r2
10048bc0:	0019      	movs	r1, r3
10048bc2:	687b      	ldr	r3, [r7, #4]
10048bc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
10048bc6:	687b      	ldr	r3, [r7, #4]
10048bc8:	681b      	ldr	r3, [r3, #0]
10048bca:	430a      	orrs	r2, r1
10048bcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
10048bce:	687b      	ldr	r3, [r7, #4]
10048bd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
10048bd2:	2380      	movs	r3, #128	@ 0x80
10048bd4:	035b      	lsls	r3, r3, #13
10048bd6:	429a      	cmp	r2, r3
10048bd8:	d10b      	bne.n	10048bf2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
10048bda:	687b      	ldr	r3, [r7, #4]
10048bdc:	681b      	ldr	r3, [r3, #0]
10048bde:	685b      	ldr	r3, [r3, #4]
10048be0:	4a15      	ldr	r2, [pc, #84]	@ (10048c38 <UART_AdvFeatureConfig+0x160>)
10048be2:	4013      	ands	r3, r2
10048be4:	0019      	movs	r1, r3
10048be6:	687b      	ldr	r3, [r7, #4]
10048be8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
10048bea:	687b      	ldr	r3, [r7, #4]
10048bec:	681b      	ldr	r3, [r3, #0]
10048bee:	430a      	orrs	r2, r1
10048bf0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
10048bf2:	687b      	ldr	r3, [r7, #4]
10048bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10048bf6:	2280      	movs	r2, #128	@ 0x80
10048bf8:	4013      	ands	r3, r2
10048bfa:	d00b      	beq.n	10048c14 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
10048bfc:	687b      	ldr	r3, [r7, #4]
10048bfe:	681b      	ldr	r3, [r3, #0]
10048c00:	685b      	ldr	r3, [r3, #4]
10048c02:	4a0e      	ldr	r2, [pc, #56]	@ (10048c3c <UART_AdvFeatureConfig+0x164>)
10048c04:	4013      	ands	r3, r2
10048c06:	0019      	movs	r1, r3
10048c08:	687b      	ldr	r3, [r7, #4]
10048c0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
10048c0c:	687b      	ldr	r3, [r7, #4]
10048c0e:	681b      	ldr	r3, [r3, #0]
10048c10:	430a      	orrs	r2, r1
10048c12:	605a      	str	r2, [r3, #4]
  }
}
10048c14:	46c0      	nop			@ (mov r8, r8)
10048c16:	46bd      	mov	sp, r7
10048c18:	b002      	add	sp, #8
10048c1a:	bd80      	pop	{r7, pc}
10048c1c:	ffff7fff 	.word	0xffff7fff
10048c20:	fffdffff 	.word	0xfffdffff
10048c24:	fffeffff 	.word	0xfffeffff
10048c28:	fffbffff 	.word	0xfffbffff
10048c2c:	ffffefff 	.word	0xffffefff
10048c30:	ffffdfff 	.word	0xffffdfff
10048c34:	ffefffff 	.word	0xffefffff
10048c38:	ff9fffff 	.word	0xff9fffff
10048c3c:	fff7ffff 	.word	0xfff7ffff

10048c40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
10048c40:	b580      	push	{r7, lr}
10048c42:	b092      	sub	sp, #72	@ 0x48
10048c44:	af02      	add	r7, sp, #8
10048c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
10048c48:	687b      	ldr	r3, [r7, #4]
10048c4a:	2290      	movs	r2, #144	@ 0x90
10048c4c:	2100      	movs	r1, #0
10048c4e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
10048c50:	f7fb fcec 	bl	1004462c <HAL_GetTick>
10048c54:	0003      	movs	r3, r0
10048c56:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
10048c58:	687b      	ldr	r3, [r7, #4]
10048c5a:	681b      	ldr	r3, [r3, #0]
10048c5c:	681b      	ldr	r3, [r3, #0]
10048c5e:	2208      	movs	r2, #8
10048c60:	4013      	ands	r3, r2
10048c62:	2b08      	cmp	r3, #8
10048c64:	d12d      	bne.n	10048cc2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
10048c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10048c68:	2280      	movs	r2, #128	@ 0x80
10048c6a:	0391      	lsls	r1, r2, #14
10048c6c:	6878      	ldr	r0, [r7, #4]
10048c6e:	4a47      	ldr	r2, [pc, #284]	@ (10048d8c <UART_CheckIdleState+0x14c>)
10048c70:	9200      	str	r2, [sp, #0]
10048c72:	2200      	movs	r2, #0
10048c74:	f000 f88e 	bl	10048d94 <UART_WaitOnFlagUntilTimeout>
10048c78:	1e03      	subs	r3, r0, #0
10048c7a:	d022      	beq.n	10048cc2 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10048c7c:	f3ef 8310 	mrs	r3, PRIMASK
10048c80:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
10048c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
10048c84:	63bb      	str	r3, [r7, #56]	@ 0x38
10048c86:	2301      	movs	r3, #1
10048c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10048c8c:	f383 8810 	msr	PRIMASK, r3
}
10048c90:	46c0      	nop			@ (mov r8, r8)
10048c92:	687b      	ldr	r3, [r7, #4]
10048c94:	681b      	ldr	r3, [r3, #0]
10048c96:	681a      	ldr	r2, [r3, #0]
10048c98:	687b      	ldr	r3, [r7, #4]
10048c9a:	681b      	ldr	r3, [r3, #0]
10048c9c:	2180      	movs	r1, #128	@ 0x80
10048c9e:	438a      	bics	r2, r1
10048ca0:	601a      	str	r2, [r3, #0]
10048ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
10048ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10048ca8:	f383 8810 	msr	PRIMASK, r3
}
10048cac:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
10048cae:	687b      	ldr	r3, [r7, #4]
10048cb0:	2288      	movs	r2, #136	@ 0x88
10048cb2:	2120      	movs	r1, #32
10048cb4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
10048cb6:	687b      	ldr	r3, [r7, #4]
10048cb8:	2284      	movs	r2, #132	@ 0x84
10048cba:	2100      	movs	r1, #0
10048cbc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
10048cbe:	2303      	movs	r3, #3
10048cc0:	e060      	b.n	10048d84 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
10048cc2:	687b      	ldr	r3, [r7, #4]
10048cc4:	681b      	ldr	r3, [r3, #0]
10048cc6:	681b      	ldr	r3, [r3, #0]
10048cc8:	2204      	movs	r2, #4
10048cca:	4013      	ands	r3, r2
10048ccc:	2b04      	cmp	r3, #4
10048cce:	d146      	bne.n	10048d5e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
10048cd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10048cd2:	2280      	movs	r2, #128	@ 0x80
10048cd4:	03d1      	lsls	r1, r2, #15
10048cd6:	6878      	ldr	r0, [r7, #4]
10048cd8:	4a2c      	ldr	r2, [pc, #176]	@ (10048d8c <UART_CheckIdleState+0x14c>)
10048cda:	9200      	str	r2, [sp, #0]
10048cdc:	2200      	movs	r2, #0
10048cde:	f000 f859 	bl	10048d94 <UART_WaitOnFlagUntilTimeout>
10048ce2:	1e03      	subs	r3, r0, #0
10048ce4:	d03b      	beq.n	10048d5e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10048ce6:	f3ef 8310 	mrs	r3, PRIMASK
10048cea:	60fb      	str	r3, [r7, #12]
  return(result);
10048cec:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
10048cee:	637b      	str	r3, [r7, #52]	@ 0x34
10048cf0:	2301      	movs	r3, #1
10048cf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048cf4:	693b      	ldr	r3, [r7, #16]
10048cf6:	f383 8810 	msr	PRIMASK, r3
}
10048cfa:	46c0      	nop			@ (mov r8, r8)
10048cfc:	687b      	ldr	r3, [r7, #4]
10048cfe:	681b      	ldr	r3, [r3, #0]
10048d00:	681a      	ldr	r2, [r3, #0]
10048d02:	687b      	ldr	r3, [r7, #4]
10048d04:	681b      	ldr	r3, [r3, #0]
10048d06:	4922      	ldr	r1, [pc, #136]	@ (10048d90 <UART_CheckIdleState+0x150>)
10048d08:	400a      	ands	r2, r1
10048d0a:	601a      	str	r2, [r3, #0]
10048d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10048d0e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048d10:	697b      	ldr	r3, [r7, #20]
10048d12:	f383 8810 	msr	PRIMASK, r3
}
10048d16:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10048d18:	f3ef 8310 	mrs	r3, PRIMASK
10048d1c:	61bb      	str	r3, [r7, #24]
  return(result);
10048d1e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
10048d20:	633b      	str	r3, [r7, #48]	@ 0x30
10048d22:	2301      	movs	r3, #1
10048d24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048d26:	69fb      	ldr	r3, [r7, #28]
10048d28:	f383 8810 	msr	PRIMASK, r3
}
10048d2c:	46c0      	nop			@ (mov r8, r8)
10048d2e:	687b      	ldr	r3, [r7, #4]
10048d30:	681b      	ldr	r3, [r3, #0]
10048d32:	689a      	ldr	r2, [r3, #8]
10048d34:	687b      	ldr	r3, [r7, #4]
10048d36:	681b      	ldr	r3, [r3, #0]
10048d38:	2101      	movs	r1, #1
10048d3a:	438a      	bics	r2, r1
10048d3c:	609a      	str	r2, [r3, #8]
10048d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10048d40:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048d42:	6a3b      	ldr	r3, [r7, #32]
10048d44:	f383 8810 	msr	PRIMASK, r3
}
10048d48:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
10048d4a:	687b      	ldr	r3, [r7, #4]
10048d4c:	228c      	movs	r2, #140	@ 0x8c
10048d4e:	2120      	movs	r1, #32
10048d50:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
10048d52:	687b      	ldr	r3, [r7, #4]
10048d54:	2284      	movs	r2, #132	@ 0x84
10048d56:	2100      	movs	r1, #0
10048d58:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
10048d5a:	2303      	movs	r3, #3
10048d5c:	e012      	b.n	10048d84 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
10048d5e:	687b      	ldr	r3, [r7, #4]
10048d60:	2288      	movs	r2, #136	@ 0x88
10048d62:	2120      	movs	r1, #32
10048d64:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
10048d66:	687b      	ldr	r3, [r7, #4]
10048d68:	228c      	movs	r2, #140	@ 0x8c
10048d6a:	2120      	movs	r1, #32
10048d6c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
10048d6e:	687b      	ldr	r3, [r7, #4]
10048d70:	2200      	movs	r2, #0
10048d72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
10048d74:	687b      	ldr	r3, [r7, #4]
10048d76:	2200      	movs	r2, #0
10048d78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
10048d7a:	687b      	ldr	r3, [r7, #4]
10048d7c:	2284      	movs	r2, #132	@ 0x84
10048d7e:	2100      	movs	r1, #0
10048d80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
10048d82:	2300      	movs	r3, #0
}
10048d84:	0018      	movs	r0, r3
10048d86:	46bd      	mov	sp, r7
10048d88:	b010      	add	sp, #64	@ 0x40
10048d8a:	bd80      	pop	{r7, pc}
10048d8c:	01ffffff 	.word	0x01ffffff
10048d90:	fffffedf 	.word	0xfffffedf

10048d94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
10048d94:	b580      	push	{r7, lr}
10048d96:	b084      	sub	sp, #16
10048d98:	af00      	add	r7, sp, #0
10048d9a:	60f8      	str	r0, [r7, #12]
10048d9c:	60b9      	str	r1, [r7, #8]
10048d9e:	603b      	str	r3, [r7, #0]
10048da0:	1dfb      	adds	r3, r7, #7
10048da2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
10048da4:	e051      	b.n	10048e4a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
10048da6:	69bb      	ldr	r3, [r7, #24]
10048da8:	3301      	adds	r3, #1
10048daa:	d04e      	beq.n	10048e4a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
10048dac:	f7fb fc3e 	bl	1004462c <HAL_GetTick>
10048db0:	0002      	movs	r2, r0
10048db2:	683b      	ldr	r3, [r7, #0]
10048db4:	1ad3      	subs	r3, r2, r3
10048db6:	69ba      	ldr	r2, [r7, #24]
10048db8:	429a      	cmp	r2, r3
10048dba:	d302      	bcc.n	10048dc2 <UART_WaitOnFlagUntilTimeout+0x2e>
10048dbc:	69bb      	ldr	r3, [r7, #24]
10048dbe:	2b00      	cmp	r3, #0
10048dc0:	d101      	bne.n	10048dc6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
10048dc2:	2303      	movs	r3, #3
10048dc4:	e051      	b.n	10048e6a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
10048dc6:	68fb      	ldr	r3, [r7, #12]
10048dc8:	681b      	ldr	r3, [r3, #0]
10048dca:	681b      	ldr	r3, [r3, #0]
10048dcc:	2204      	movs	r2, #4
10048dce:	4013      	ands	r3, r2
10048dd0:	d03b      	beq.n	10048e4a <UART_WaitOnFlagUntilTimeout+0xb6>
10048dd2:	68bb      	ldr	r3, [r7, #8]
10048dd4:	2b80      	cmp	r3, #128	@ 0x80
10048dd6:	d038      	beq.n	10048e4a <UART_WaitOnFlagUntilTimeout+0xb6>
10048dd8:	68bb      	ldr	r3, [r7, #8]
10048dda:	2b40      	cmp	r3, #64	@ 0x40
10048ddc:	d035      	beq.n	10048e4a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
10048dde:	68fb      	ldr	r3, [r7, #12]
10048de0:	681b      	ldr	r3, [r3, #0]
10048de2:	69db      	ldr	r3, [r3, #28]
10048de4:	2208      	movs	r2, #8
10048de6:	4013      	ands	r3, r2
10048de8:	2b08      	cmp	r3, #8
10048dea:	d111      	bne.n	10048e10 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
10048dec:	68fb      	ldr	r3, [r7, #12]
10048dee:	681b      	ldr	r3, [r3, #0]
10048df0:	2208      	movs	r2, #8
10048df2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
10048df4:	68fb      	ldr	r3, [r7, #12]
10048df6:	0018      	movs	r0, r3
10048df8:	f000 f83c 	bl	10048e74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
10048dfc:	68fb      	ldr	r3, [r7, #12]
10048dfe:	2290      	movs	r2, #144	@ 0x90
10048e00:	2108      	movs	r1, #8
10048e02:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
10048e04:	68fb      	ldr	r3, [r7, #12]
10048e06:	2284      	movs	r2, #132	@ 0x84
10048e08:	2100      	movs	r1, #0
10048e0a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
10048e0c:	2301      	movs	r3, #1
10048e0e:	e02c      	b.n	10048e6a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
10048e10:	68fb      	ldr	r3, [r7, #12]
10048e12:	681b      	ldr	r3, [r3, #0]
10048e14:	69da      	ldr	r2, [r3, #28]
10048e16:	2380      	movs	r3, #128	@ 0x80
10048e18:	011b      	lsls	r3, r3, #4
10048e1a:	401a      	ands	r2, r3
10048e1c:	2380      	movs	r3, #128	@ 0x80
10048e1e:	011b      	lsls	r3, r3, #4
10048e20:	429a      	cmp	r2, r3
10048e22:	d112      	bne.n	10048e4a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
10048e24:	68fb      	ldr	r3, [r7, #12]
10048e26:	681b      	ldr	r3, [r3, #0]
10048e28:	2280      	movs	r2, #128	@ 0x80
10048e2a:	0112      	lsls	r2, r2, #4
10048e2c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
10048e2e:	68fb      	ldr	r3, [r7, #12]
10048e30:	0018      	movs	r0, r3
10048e32:	f000 f81f 	bl	10048e74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
10048e36:	68fb      	ldr	r3, [r7, #12]
10048e38:	2290      	movs	r2, #144	@ 0x90
10048e3a:	2120      	movs	r1, #32
10048e3c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
10048e3e:	68fb      	ldr	r3, [r7, #12]
10048e40:	2284      	movs	r2, #132	@ 0x84
10048e42:	2100      	movs	r1, #0
10048e44:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
10048e46:	2303      	movs	r3, #3
10048e48:	e00f      	b.n	10048e6a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
10048e4a:	68fb      	ldr	r3, [r7, #12]
10048e4c:	681b      	ldr	r3, [r3, #0]
10048e4e:	69db      	ldr	r3, [r3, #28]
10048e50:	68ba      	ldr	r2, [r7, #8]
10048e52:	4013      	ands	r3, r2
10048e54:	68ba      	ldr	r2, [r7, #8]
10048e56:	1ad3      	subs	r3, r2, r3
10048e58:	425a      	negs	r2, r3
10048e5a:	4153      	adcs	r3, r2
10048e5c:	b2db      	uxtb	r3, r3
10048e5e:	001a      	movs	r2, r3
10048e60:	1dfb      	adds	r3, r7, #7
10048e62:	781b      	ldrb	r3, [r3, #0]
10048e64:	429a      	cmp	r2, r3
10048e66:	d09e      	beq.n	10048da6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
10048e68:	2300      	movs	r3, #0
}
10048e6a:	0018      	movs	r0, r3
10048e6c:	46bd      	mov	sp, r7
10048e6e:	b004      	add	sp, #16
10048e70:	bd80      	pop	{r7, pc}
	...

10048e74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
10048e74:	b580      	push	{r7, lr}
10048e76:	b08e      	sub	sp, #56	@ 0x38
10048e78:	af00      	add	r7, sp, #0
10048e7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10048e7c:	f3ef 8310 	mrs	r3, PRIMASK
10048e80:	617b      	str	r3, [r7, #20]
  return(result);
10048e82:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
10048e84:	637b      	str	r3, [r7, #52]	@ 0x34
10048e86:	2301      	movs	r3, #1
10048e88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048e8a:	69bb      	ldr	r3, [r7, #24]
10048e8c:	f383 8810 	msr	PRIMASK, r3
}
10048e90:	46c0      	nop			@ (mov r8, r8)
10048e92:	687b      	ldr	r3, [r7, #4]
10048e94:	681b      	ldr	r3, [r3, #0]
10048e96:	681a      	ldr	r2, [r3, #0]
10048e98:	687b      	ldr	r3, [r7, #4]
10048e9a:	681b      	ldr	r3, [r3, #0]
10048e9c:	4926      	ldr	r1, [pc, #152]	@ (10048f38 <UART_EndRxTransfer+0xc4>)
10048e9e:	400a      	ands	r2, r1
10048ea0:	601a      	str	r2, [r3, #0]
10048ea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10048ea4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048ea6:	69fb      	ldr	r3, [r7, #28]
10048ea8:	f383 8810 	msr	PRIMASK, r3
}
10048eac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10048eae:	f3ef 8310 	mrs	r3, PRIMASK
10048eb2:	623b      	str	r3, [r7, #32]
  return(result);
10048eb4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
10048eb6:	633b      	str	r3, [r7, #48]	@ 0x30
10048eb8:	2301      	movs	r3, #1
10048eba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10048ebe:	f383 8810 	msr	PRIMASK, r3
}
10048ec2:	46c0      	nop			@ (mov r8, r8)
10048ec4:	687b      	ldr	r3, [r7, #4]
10048ec6:	681b      	ldr	r3, [r3, #0]
10048ec8:	689a      	ldr	r2, [r3, #8]
10048eca:	687b      	ldr	r3, [r7, #4]
10048ecc:	681b      	ldr	r3, [r3, #0]
10048ece:	491b      	ldr	r1, [pc, #108]	@ (10048f3c <UART_EndRxTransfer+0xc8>)
10048ed0:	400a      	ands	r2, r1
10048ed2:	609a      	str	r2, [r3, #8]
10048ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10048ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10048eda:	f383 8810 	msr	PRIMASK, r3
}
10048ede:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
10048ee0:	687b      	ldr	r3, [r7, #4]
10048ee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
10048ee4:	2b01      	cmp	r3, #1
10048ee6:	d118      	bne.n	10048f1a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10048ee8:	f3ef 8310 	mrs	r3, PRIMASK
10048eec:	60bb      	str	r3, [r7, #8]
  return(result);
10048eee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
10048ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
10048ef2:	2301      	movs	r3, #1
10048ef4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048ef6:	68fb      	ldr	r3, [r7, #12]
10048ef8:	f383 8810 	msr	PRIMASK, r3
}
10048efc:	46c0      	nop			@ (mov r8, r8)
10048efe:	687b      	ldr	r3, [r7, #4]
10048f00:	681b      	ldr	r3, [r3, #0]
10048f02:	681a      	ldr	r2, [r3, #0]
10048f04:	687b      	ldr	r3, [r7, #4]
10048f06:	681b      	ldr	r3, [r3, #0]
10048f08:	2110      	movs	r1, #16
10048f0a:	438a      	bics	r2, r1
10048f0c:	601a      	str	r2, [r3, #0]
10048f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10048f10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10048f12:	693b      	ldr	r3, [r7, #16]
10048f14:	f383 8810 	msr	PRIMASK, r3
}
10048f18:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
10048f1a:	687b      	ldr	r3, [r7, #4]
10048f1c:	228c      	movs	r2, #140	@ 0x8c
10048f1e:	2120      	movs	r1, #32
10048f20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
10048f22:	687b      	ldr	r3, [r7, #4]
10048f24:	2200      	movs	r2, #0
10048f26:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
10048f28:	687b      	ldr	r3, [r7, #4]
10048f2a:	2200      	movs	r2, #0
10048f2c:	675a      	str	r2, [r3, #116]	@ 0x74
}
10048f2e:	46c0      	nop			@ (mov r8, r8)
10048f30:	46bd      	mov	sp, r7
10048f32:	b00e      	add	sp, #56	@ 0x38
10048f34:	bd80      	pop	{r7, pc}
10048f36:	46c0      	nop			@ (mov r8, r8)
10048f38:	fffffedf 	.word	0xfffffedf
10048f3c:	effffffe 	.word	0xeffffffe

10048f40 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
10048f40:	b580      	push	{r7, lr}
10048f42:	b084      	sub	sp, #16
10048f44:	af00      	add	r7, sp, #0
10048f46:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
10048f48:	687b      	ldr	r3, [r7, #4]
10048f4a:	2284      	movs	r2, #132	@ 0x84
10048f4c:	5c9b      	ldrb	r3, [r3, r2]
10048f4e:	2b01      	cmp	r3, #1
10048f50:	d101      	bne.n	10048f56 <HAL_UARTEx_DisableFifoMode+0x16>
10048f52:	2302      	movs	r3, #2
10048f54:	e027      	b.n	10048fa6 <HAL_UARTEx_DisableFifoMode+0x66>
10048f56:	687b      	ldr	r3, [r7, #4]
10048f58:	2284      	movs	r2, #132	@ 0x84
10048f5a:	2101      	movs	r1, #1
10048f5c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
10048f5e:	687b      	ldr	r3, [r7, #4]
10048f60:	2288      	movs	r2, #136	@ 0x88
10048f62:	2124      	movs	r1, #36	@ 0x24
10048f64:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
10048f66:	687b      	ldr	r3, [r7, #4]
10048f68:	681b      	ldr	r3, [r3, #0]
10048f6a:	681b      	ldr	r3, [r3, #0]
10048f6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
10048f6e:	687b      	ldr	r3, [r7, #4]
10048f70:	681b      	ldr	r3, [r3, #0]
10048f72:	681a      	ldr	r2, [r3, #0]
10048f74:	687b      	ldr	r3, [r7, #4]
10048f76:	681b      	ldr	r3, [r3, #0]
10048f78:	2101      	movs	r1, #1
10048f7a:	438a      	bics	r2, r1
10048f7c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
10048f7e:	68fb      	ldr	r3, [r7, #12]
10048f80:	4a0b      	ldr	r2, [pc, #44]	@ (10048fb0 <HAL_UARTEx_DisableFifoMode+0x70>)
10048f82:	4013      	ands	r3, r2
10048f84:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
10048f86:	687b      	ldr	r3, [r7, #4]
10048f88:	2200      	movs	r2, #0
10048f8a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
10048f8c:	687b      	ldr	r3, [r7, #4]
10048f8e:	681b      	ldr	r3, [r3, #0]
10048f90:	68fa      	ldr	r2, [r7, #12]
10048f92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
10048f94:	687b      	ldr	r3, [r7, #4]
10048f96:	2288      	movs	r2, #136	@ 0x88
10048f98:	2120      	movs	r1, #32
10048f9a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
10048f9c:	687b      	ldr	r3, [r7, #4]
10048f9e:	2284      	movs	r2, #132	@ 0x84
10048fa0:	2100      	movs	r1, #0
10048fa2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
10048fa4:	2300      	movs	r3, #0
}
10048fa6:	0018      	movs	r0, r3
10048fa8:	46bd      	mov	sp, r7
10048faa:	b004      	add	sp, #16
10048fac:	bd80      	pop	{r7, pc}
10048fae:	46c0      	nop			@ (mov r8, r8)
10048fb0:	dfffffff 	.word	0xdfffffff

10048fb4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
10048fb4:	b580      	push	{r7, lr}
10048fb6:	b084      	sub	sp, #16
10048fb8:	af00      	add	r7, sp, #0
10048fba:	6078      	str	r0, [r7, #4]
10048fbc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
10048fbe:	687b      	ldr	r3, [r7, #4]
10048fc0:	2284      	movs	r2, #132	@ 0x84
10048fc2:	5c9b      	ldrb	r3, [r3, r2]
10048fc4:	2b01      	cmp	r3, #1
10048fc6:	d101      	bne.n	10048fcc <HAL_UARTEx_SetTxFifoThreshold+0x18>
10048fc8:	2302      	movs	r3, #2
10048fca:	e02e      	b.n	1004902a <HAL_UARTEx_SetTxFifoThreshold+0x76>
10048fcc:	687b      	ldr	r3, [r7, #4]
10048fce:	2284      	movs	r2, #132	@ 0x84
10048fd0:	2101      	movs	r1, #1
10048fd2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
10048fd4:	687b      	ldr	r3, [r7, #4]
10048fd6:	2288      	movs	r2, #136	@ 0x88
10048fd8:	2124      	movs	r1, #36	@ 0x24
10048fda:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
10048fdc:	687b      	ldr	r3, [r7, #4]
10048fde:	681b      	ldr	r3, [r3, #0]
10048fe0:	681b      	ldr	r3, [r3, #0]
10048fe2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
10048fe4:	687b      	ldr	r3, [r7, #4]
10048fe6:	681b      	ldr	r3, [r3, #0]
10048fe8:	681a      	ldr	r2, [r3, #0]
10048fea:	687b      	ldr	r3, [r7, #4]
10048fec:	681b      	ldr	r3, [r3, #0]
10048fee:	2101      	movs	r1, #1
10048ff0:	438a      	bics	r2, r1
10048ff2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
10048ff4:	687b      	ldr	r3, [r7, #4]
10048ff6:	681b      	ldr	r3, [r3, #0]
10048ff8:	689b      	ldr	r3, [r3, #8]
10048ffa:	00db      	lsls	r3, r3, #3
10048ffc:	08d9      	lsrs	r1, r3, #3
10048ffe:	687b      	ldr	r3, [r7, #4]
10049000:	681b      	ldr	r3, [r3, #0]
10049002:	683a      	ldr	r2, [r7, #0]
10049004:	430a      	orrs	r2, r1
10049006:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
10049008:	687b      	ldr	r3, [r7, #4]
1004900a:	0018      	movs	r0, r3
1004900c:	f000 f854 	bl	100490b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
10049010:	687b      	ldr	r3, [r7, #4]
10049012:	681b      	ldr	r3, [r3, #0]
10049014:	68fa      	ldr	r2, [r7, #12]
10049016:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
10049018:	687b      	ldr	r3, [r7, #4]
1004901a:	2288      	movs	r2, #136	@ 0x88
1004901c:	2120      	movs	r1, #32
1004901e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
10049020:	687b      	ldr	r3, [r7, #4]
10049022:	2284      	movs	r2, #132	@ 0x84
10049024:	2100      	movs	r1, #0
10049026:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
10049028:	2300      	movs	r3, #0
}
1004902a:	0018      	movs	r0, r3
1004902c:	46bd      	mov	sp, r7
1004902e:	b004      	add	sp, #16
10049030:	bd80      	pop	{r7, pc}
	...

10049034 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
10049034:	b580      	push	{r7, lr}
10049036:	b084      	sub	sp, #16
10049038:	af00      	add	r7, sp, #0
1004903a:	6078      	str	r0, [r7, #4]
1004903c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
1004903e:	687b      	ldr	r3, [r7, #4]
10049040:	2284      	movs	r2, #132	@ 0x84
10049042:	5c9b      	ldrb	r3, [r3, r2]
10049044:	2b01      	cmp	r3, #1
10049046:	d101      	bne.n	1004904c <HAL_UARTEx_SetRxFifoThreshold+0x18>
10049048:	2302      	movs	r3, #2
1004904a:	e02f      	b.n	100490ac <HAL_UARTEx_SetRxFifoThreshold+0x78>
1004904c:	687b      	ldr	r3, [r7, #4]
1004904e:	2284      	movs	r2, #132	@ 0x84
10049050:	2101      	movs	r1, #1
10049052:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
10049054:	687b      	ldr	r3, [r7, #4]
10049056:	2288      	movs	r2, #136	@ 0x88
10049058:	2124      	movs	r1, #36	@ 0x24
1004905a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
1004905c:	687b      	ldr	r3, [r7, #4]
1004905e:	681b      	ldr	r3, [r3, #0]
10049060:	681b      	ldr	r3, [r3, #0]
10049062:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
10049064:	687b      	ldr	r3, [r7, #4]
10049066:	681b      	ldr	r3, [r3, #0]
10049068:	681a      	ldr	r2, [r3, #0]
1004906a:	687b      	ldr	r3, [r7, #4]
1004906c:	681b      	ldr	r3, [r3, #0]
1004906e:	2101      	movs	r1, #1
10049070:	438a      	bics	r2, r1
10049072:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
10049074:	687b      	ldr	r3, [r7, #4]
10049076:	681b      	ldr	r3, [r3, #0]
10049078:	689b      	ldr	r3, [r3, #8]
1004907a:	4a0e      	ldr	r2, [pc, #56]	@ (100490b4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
1004907c:	4013      	ands	r3, r2
1004907e:	0019      	movs	r1, r3
10049080:	687b      	ldr	r3, [r7, #4]
10049082:	681b      	ldr	r3, [r3, #0]
10049084:	683a      	ldr	r2, [r7, #0]
10049086:	430a      	orrs	r2, r1
10049088:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
1004908a:	687b      	ldr	r3, [r7, #4]
1004908c:	0018      	movs	r0, r3
1004908e:	f000 f813 	bl	100490b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
10049092:	687b      	ldr	r3, [r7, #4]
10049094:	681b      	ldr	r3, [r3, #0]
10049096:	68fa      	ldr	r2, [r7, #12]
10049098:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
1004909a:	687b      	ldr	r3, [r7, #4]
1004909c:	2288      	movs	r2, #136	@ 0x88
1004909e:	2120      	movs	r1, #32
100490a0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
100490a2:	687b      	ldr	r3, [r7, #4]
100490a4:	2284      	movs	r2, #132	@ 0x84
100490a6:	2100      	movs	r1, #0
100490a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
100490aa:	2300      	movs	r3, #0
}
100490ac:	0018      	movs	r0, r3
100490ae:	46bd      	mov	sp, r7
100490b0:	b004      	add	sp, #16
100490b2:	bd80      	pop	{r7, pc}
100490b4:	f1ffffff 	.word	0xf1ffffff

100490b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
100490b8:	b5f0      	push	{r4, r5, r6, r7, lr}
100490ba:	b085      	sub	sp, #20
100490bc:	af00      	add	r7, sp, #0
100490be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
100490c0:	687b      	ldr	r3, [r7, #4]
100490c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
100490c4:	2b00      	cmp	r3, #0
100490c6:	d108      	bne.n	100490da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
100490c8:	687b      	ldr	r3, [r7, #4]
100490ca:	226a      	movs	r2, #106	@ 0x6a
100490cc:	2101      	movs	r1, #1
100490ce:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
100490d0:	687b      	ldr	r3, [r7, #4]
100490d2:	2268      	movs	r2, #104	@ 0x68
100490d4:	2101      	movs	r1, #1
100490d6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
100490d8:	e043      	b.n	10049162 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
100490da:	260f      	movs	r6, #15
100490dc:	19bb      	adds	r3, r7, r6
100490de:	2208      	movs	r2, #8
100490e0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
100490e2:	200e      	movs	r0, #14
100490e4:	183b      	adds	r3, r7, r0
100490e6:	2208      	movs	r2, #8
100490e8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
100490ea:	687b      	ldr	r3, [r7, #4]
100490ec:	681b      	ldr	r3, [r3, #0]
100490ee:	689b      	ldr	r3, [r3, #8]
100490f0:	0e5b      	lsrs	r3, r3, #25
100490f2:	b2da      	uxtb	r2, r3
100490f4:	240d      	movs	r4, #13
100490f6:	193b      	adds	r3, r7, r4
100490f8:	2107      	movs	r1, #7
100490fa:	400a      	ands	r2, r1
100490fc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
100490fe:	687b      	ldr	r3, [r7, #4]
10049100:	681b      	ldr	r3, [r3, #0]
10049102:	689b      	ldr	r3, [r3, #8]
10049104:	0f5b      	lsrs	r3, r3, #29
10049106:	b2da      	uxtb	r2, r3
10049108:	250c      	movs	r5, #12
1004910a:	197b      	adds	r3, r7, r5
1004910c:	2107      	movs	r1, #7
1004910e:	400a      	ands	r2, r1
10049110:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
10049112:	183b      	adds	r3, r7, r0
10049114:	781b      	ldrb	r3, [r3, #0]
10049116:	197a      	adds	r2, r7, r5
10049118:	7812      	ldrb	r2, [r2, #0]
1004911a:	4914      	ldr	r1, [pc, #80]	@ (1004916c <UARTEx_SetNbDataToProcess+0xb4>)
1004911c:	5c8a      	ldrb	r2, [r1, r2]
1004911e:	435a      	muls	r2, r3
10049120:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
10049122:	197b      	adds	r3, r7, r5
10049124:	781b      	ldrb	r3, [r3, #0]
10049126:	4a12      	ldr	r2, [pc, #72]	@ (10049170 <UARTEx_SetNbDataToProcess+0xb8>)
10049128:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
1004912a:	0019      	movs	r1, r3
1004912c:	f7f7 f874 	bl	10040218 <__divsi3>
10049130:	0003      	movs	r3, r0
10049132:	b299      	uxth	r1, r3
10049134:	687b      	ldr	r3, [r7, #4]
10049136:	226a      	movs	r2, #106	@ 0x6a
10049138:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
1004913a:	19bb      	adds	r3, r7, r6
1004913c:	781b      	ldrb	r3, [r3, #0]
1004913e:	193a      	adds	r2, r7, r4
10049140:	7812      	ldrb	r2, [r2, #0]
10049142:	490a      	ldr	r1, [pc, #40]	@ (1004916c <UARTEx_SetNbDataToProcess+0xb4>)
10049144:	5c8a      	ldrb	r2, [r1, r2]
10049146:	435a      	muls	r2, r3
10049148:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
1004914a:	193b      	adds	r3, r7, r4
1004914c:	781b      	ldrb	r3, [r3, #0]
1004914e:	4a08      	ldr	r2, [pc, #32]	@ (10049170 <UARTEx_SetNbDataToProcess+0xb8>)
10049150:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
10049152:	0019      	movs	r1, r3
10049154:	f7f7 f860 	bl	10040218 <__divsi3>
10049158:	0003      	movs	r3, r0
1004915a:	b299      	uxth	r1, r3
1004915c:	687b      	ldr	r3, [r7, #4]
1004915e:	2268      	movs	r2, #104	@ 0x68
10049160:	5299      	strh	r1, [r3, r2]
}
10049162:	46c0      	nop			@ (mov r8, r8)
10049164:	46bd      	mov	sp, r7
10049166:	b005      	add	sp, #20
10049168:	bdf0      	pop	{r4, r5, r6, r7, pc}
1004916a:	46c0      	nop			@ (mov r8, r8)
1004916c:	10049208 	.word	0x10049208
10049170:	10049210 	.word	0x10049210

10049174 <memcmp>:
10049174:	b530      	push	{r4, r5, lr}
10049176:	2400      	movs	r4, #0
10049178:	3901      	subs	r1, #1
1004917a:	42a2      	cmp	r2, r4
1004917c:	d101      	bne.n	10049182 <memcmp+0xe>
1004917e:	2000      	movs	r0, #0
10049180:	e005      	b.n	1004918e <memcmp+0x1a>
10049182:	5d03      	ldrb	r3, [r0, r4]
10049184:	3401      	adds	r4, #1
10049186:	5d0d      	ldrb	r5, [r1, r4]
10049188:	42ab      	cmp	r3, r5
1004918a:	d0f6      	beq.n	1004917a <memcmp+0x6>
1004918c:	1b58      	subs	r0, r3, r5
1004918e:	bd30      	pop	{r4, r5, pc}

10049190 <memset>:
10049190:	0003      	movs	r3, r0
10049192:	1882      	adds	r2, r0, r2
10049194:	4293      	cmp	r3, r2
10049196:	d100      	bne.n	1004919a <memset+0xa>
10049198:	4770      	bx	lr
1004919a:	7019      	strb	r1, [r3, #0]
1004919c:	3301      	adds	r3, #1
1004919e:	e7f9      	b.n	10049194 <memset+0x4>

Disassembly of section .init:

100491a0 <_init>:
100491a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100491a2:	46c0      	nop			@ (mov r8, r8)

Disassembly of section .fini:

100491a4 <_fini>:
100491a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100491a6:	46c0      	nop			@ (mov r8, r8)
