Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 14:00:03 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul24/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  576         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (576)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (576)
5. checking no_input_delay (47)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (576)
--------------------------
 There are 576 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[21]/C
src22_reg[22]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[20]/C
src23_reg[21]/C
src23_reg[22]/C
src23_reg[23]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[19]/C
src24_reg[1]/C
src24_reg[20]/C
src24_reg[21]/C
src24_reg[22]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[16]/C
src25_reg[17]/C
src25_reg[18]/C
src25_reg[19]/C
src25_reg[1]/C
src25_reg[20]/C
src25_reg[21]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[15]/C
src26_reg[16]/C
src26_reg[17]/C
src26_reg[18]/C
src26_reg[19]/C
src26_reg[1]/C
src26_reg[20]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[14]/C
src27_reg[15]/C
src27_reg[16]/C
src27_reg[17]/C
src27_reg[18]/C
src27_reg[19]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[13]/C
src28_reg[14]/C
src28_reg[15]/C
src28_reg[16]/C
src28_reg[17]/C
src28_reg[18]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[12]/C
src29_reg[13]/C
src29_reg[14]/C
src29_reg[15]/C
src29_reg[16]/C
src29_reg[17]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[12]/C
src30_reg[13]/C
src30_reg[14]/C
src30_reg[15]/C
src30_reg[16]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[12]/C
src31_reg[13]/C
src31_reg[14]/C
src31_reg[15]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[10]/C
src32_reg[11]/C
src32_reg[12]/C
src32_reg[13]/C
src32_reg[14]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src32_reg[9]/C
src33_reg[0]/C
src33_reg[10]/C
src33_reg[11]/C
src33_reg[12]/C
src33_reg[13]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src33_reg[8]/C
src33_reg[9]/C
src34_reg[0]/C
src34_reg[10]/C
src34_reg[11]/C
src34_reg[12]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src34_reg[7]/C
src34_reg[8]/C
src34_reg[9]/C
src35_reg[0]/C
src35_reg[10]/C
src35_reg[11]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src35_reg[6]/C
src35_reg[7]/C
src35_reg[8]/C
src35_reg[9]/C
src36_reg[0]/C
src36_reg[10]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src36_reg[5]/C
src36_reg[6]/C
src36_reg[7]/C
src36_reg[8]/C
src36_reg[9]/C
src37_reg[0]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src37_reg[4]/C
src37_reg[5]/C
src37_reg[6]/C
src37_reg[7]/C
src37_reg[8]/C
src37_reg[9]/C
src38_reg[0]/C
src38_reg[1]/C
src38_reg[2]/C
src38_reg[3]/C
src38_reg[4]/C
src38_reg[5]/C
src38_reg[6]/C
src38_reg[7]/C
src38_reg[8]/C
src39_reg[0]/C
src39_reg[1]/C
src39_reg[2]/C
src39_reg[3]/C
src39_reg[4]/C
src39_reg[5]/C
src39_reg[6]/C
src39_reg[7]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src40_reg[0]/C
src40_reg[1]/C
src40_reg[2]/C
src40_reg[3]/C
src40_reg[4]/C
src40_reg[5]/C
src40_reg[6]/C
src41_reg[0]/C
src41_reg[1]/C
src41_reg[2]/C
src41_reg[3]/C
src41_reg[4]/C
src41_reg[5]/C
src42_reg[0]/C
src42_reg[1]/C
src42_reg[2]/C
src42_reg[3]/C
src42_reg[4]/C
src43_reg[0]/C
src43_reg[1]/C
src43_reg[2]/C
src43_reg[3]/C
src44_reg[0]/C
src44_reg[1]/C
src44_reg[2]/C
src45_reg[0]/C
src45_reg[1]/C
src46_reg[0]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (576)
--------------------------------------------------
 There are 576 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[21]/D
src22_reg[22]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[20]/D
src23_reg[21]/D
src23_reg[22]/D
src23_reg[23]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[19]/D
src24_reg[1]/D
src24_reg[20]/D
src24_reg[21]/D
src24_reg[22]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[16]/D
src25_reg[17]/D
src25_reg[18]/D
src25_reg[19]/D
src25_reg[1]/D
src25_reg[20]/D
src25_reg[21]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[15]/D
src26_reg[16]/D
src26_reg[17]/D
src26_reg[18]/D
src26_reg[19]/D
src26_reg[1]/D
src26_reg[20]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[14]/D
src27_reg[15]/D
src27_reg[16]/D
src27_reg[17]/D
src27_reg[18]/D
src27_reg[19]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[13]/D
src28_reg[14]/D
src28_reg[15]/D
src28_reg[16]/D
src28_reg[17]/D
src28_reg[18]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[12]/D
src29_reg[13]/D
src29_reg[14]/D
src29_reg[15]/D
src29_reg[16]/D
src29_reg[17]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[12]/D
src30_reg[13]/D
src30_reg[14]/D
src30_reg[15]/D
src30_reg[16]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[12]/D
src31_reg[13]/D
src31_reg[14]/D
src31_reg[15]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[10]/D
src32_reg[11]/D
src32_reg[12]/D
src32_reg[13]/D
src32_reg[14]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src32_reg[9]/D
src33_reg[0]/D
src33_reg[10]/D
src33_reg[11]/D
src33_reg[12]/D
src33_reg[13]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src33_reg[8]/D
src33_reg[9]/D
src34_reg[0]/D
src34_reg[10]/D
src34_reg[11]/D
src34_reg[12]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src34_reg[7]/D
src34_reg[8]/D
src34_reg[9]/D
src35_reg[0]/D
src35_reg[10]/D
src35_reg[11]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src35_reg[6]/D
src35_reg[7]/D
src35_reg[8]/D
src35_reg[9]/D
src36_reg[0]/D
src36_reg[10]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src36_reg[5]/D
src36_reg[6]/D
src36_reg[7]/D
src36_reg[8]/D
src36_reg[9]/D
src37_reg[0]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src37_reg[4]/D
src37_reg[5]/D
src37_reg[6]/D
src37_reg[7]/D
src37_reg[8]/D
src37_reg[9]/D
src38_reg[0]/D
src38_reg[1]/D
src38_reg[2]/D
src38_reg[3]/D
src38_reg[4]/D
src38_reg[5]/D
src38_reg[6]/D
src38_reg[7]/D
src38_reg[8]/D
src39_reg[0]/D
src39_reg[1]/D
src39_reg[2]/D
src39_reg[3]/D
src39_reg[4]/D
src39_reg[5]/D
src39_reg[6]/D
src39_reg[7]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src40_reg[0]/D
src40_reg[1]/D
src40_reg[2]/D
src40_reg[3]/D
src40_reg[4]/D
src40_reg[5]/D
src40_reg[6]/D
src41_reg[0]/D
src41_reg[1]/D
src41_reg[2]/D
src41_reg[3]/D
src41_reg[4]/D
src41_reg[5]/D
src42_reg[0]/D
src42_reg[1]/D
src42_reg[2]/D
src42_reg[3]/D
src42_reg[4]/D
src43_reg[0]/D
src43_reg[1]/D
src43_reg[2]/D
src43_reg[3]/D
src44_reg[0]/D
src44_reg[1]/D
src44_reg[2]/D
src45_reg[0]/D
src45_reg[1]/D
src46_reg[0]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (47)
-------------------------------
 There are 47 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src39_
src3_
src40_
src41_
src42_
src43_
src44_
src45_
src46_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst41[0]
dst42[0]
dst43[0]
dst44[0]
dst45[0]
dst46[0]
dst47[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  624          inf        0.000                      0                  624           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           624 Endpoints
Min Delay           624 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.627ns  (logic 5.851ns (50.325%)  route 5.776ns (49.675%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.624 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.624    compressor/chain3_0/carryout[15]
    SLICE_X2Y103                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.716 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.716    compressor/chain3_0/carryout[19]
    SLICE_X2Y104                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.939 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           2.300     9.240    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.387    11.627 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.627    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.606ns  (logic 5.686ns (48.990%)  route 5.920ns (51.010%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.755 r  compressor/chain3_0/carry4_inst3/O[1]
                         net (fo=1, routed)           2.445     9.200    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.406    11.606 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.606    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.573ns  (logic 5.943ns (51.351%)  route 5.630ns (48.649%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.624 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.624    compressor/chain3_0/carryout[15]
    SLICE_X2Y103                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.716 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.716    compressor/chain3_0/carryout[19]
    SLICE_X2Y104                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.808 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.808    compressor/chain3_0/carryout[23]
    SLICE_X2Y105                                                      r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.031 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           2.155     9.186    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.387    11.573 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.573    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.555ns  (logic 5.763ns (49.872%)  route 5.792ns (50.128%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.624 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.624    compressor/chain3_0/carryout[15]
    SLICE_X2Y103                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.847 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           2.317     9.164    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.391    11.555 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.555    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst45[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.544ns  (logic 6.300ns (54.575%)  route 5.244ns (45.425%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.624 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.624    compressor/chain3_0/carryout[15]
    SLICE_X2Y103                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.716 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.716    compressor/chain3_0/carryout[19]
    SLICE_X2Y104                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.808 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.808    compressor/chain3_0/carryout[23]
    SLICE_X2Y105                                                      r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.900 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.900    compressor/chain3_0/carryout[27]
    SLICE_X2Y106                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.992 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.992    compressor/chain3_0/carryout[31]
    SLICE_X2Y107                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.084 r  compressor/chain3_0/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     7.084    compressor/chain3_0/carryout[35]
    SLICE_X2Y108                                                      r  compressor/chain3_0/carry4_inst9/CI
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.176 r  compressor/chain3_0/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     7.176    compressor/chain3_0/carryout[39]
    SLICE_X2Y109                                                      r  compressor/chain3_0/carry4_inst10/CI
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.399 r  compressor/chain3_0/carry4_inst10/O[1]
                         net (fo=1, routed)           1.769     9.168    dst45_OBUF[0]
    M18                                                               r  dst45_OBUF[0]_inst/I
    M18                  OBUF (Prop_obuf_I_O)         2.376    11.544 r  dst45_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.544    dst45[0]
    M18                                                               r  dst45[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.532ns  (logic 5.774ns (50.068%)  route 5.758ns (49.932%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.624 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.624    compressor/chain3_0/carryout[15]
    SLICE_X2Y103                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.716 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.716    compressor/chain3_0/carryout[19]
    SLICE_X2Y104                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.873 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           2.283     9.156    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.376    11.532 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.532    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.521ns  (logic 6.107ns (53.007%)  route 5.414ns (46.993%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.624 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.624    compressor/chain3_0/carryout[15]
    SLICE_X2Y103                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.716 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.716    compressor/chain3_0/carryout[19]
    SLICE_X2Y104                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.808 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.808    compressor/chain3_0/carryout[23]
    SLICE_X2Y105                                                      r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.900 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.900    compressor/chain3_0/carryout[27]
    SLICE_X2Y106                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.992 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.992    compressor/chain3_0/carryout[31]
    SLICE_X2Y107                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.215 r  compressor/chain3_0/carry4_inst8/O[1]
                         net (fo=1, routed)           1.939     9.154    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.367    11.521 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.521    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst44[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.506ns  (logic 6.254ns (54.351%)  route 5.253ns (45.649%))
  Logic Levels:           19  (CARRY4=13 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.624 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.624    compressor/chain3_0/carryout[15]
    SLICE_X2Y103                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.716 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.716    compressor/chain3_0/carryout[19]
    SLICE_X2Y104                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.808 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.808    compressor/chain3_0/carryout[23]
    SLICE_X2Y105                                                      r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.900 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.900    compressor/chain3_0/carryout[27]
    SLICE_X2Y106                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.992 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.992    compressor/chain3_0/carryout[31]
    SLICE_X2Y107                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.084 r  compressor/chain3_0/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     7.084    compressor/chain3_0/carryout[35]
    SLICE_X2Y108                                                      r  compressor/chain3_0/carry4_inst9/CI
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.176 r  compressor/chain3_0/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     7.176    compressor/chain3_0/carryout[39]
    SLICE_X2Y109                                                      r  compressor/chain3_0/carry4_inst10/CI
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.333 r  compressor/chain3_0/carry4_inst10/O[0]
                         net (fo=1, routed)           1.777     9.111    dst44_OBUF[0]
    R12                                                               r  dst44_OBUF[0]_inst/I
    R12                  OBUF (Prop_obuf_I_O)         2.396    11.506 r  dst44_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.506    dst44[0]
    R12                                                               r  dst44[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst38[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.504ns  (logic 6.083ns (52.881%)  route 5.421ns (47.119%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.532 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.532    compressor/chain3_0/carryout[11]
    SLICE_X2Y102                                                      r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.624 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.624    compressor/chain3_0/carryout[15]
    SLICE_X2Y103                                                      r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.716 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.716    compressor/chain3_0/carryout[19]
    SLICE_X2Y104                                                      r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.808 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.808    compressor/chain3_0/carryout[23]
    SLICE_X2Y105                                                      r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.900 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.900    compressor/chain3_0/carryout[27]
    SLICE_X2Y106                                                      r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.992 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.992    compressor/chain3_0/carryout[31]
    SLICE_X2Y107                                                      r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.172 r  compressor/chain3_0/carry4_inst8/O[2]
                         net (fo=1, routed)           1.945     9.118    dst38_OBUF[0]
    P14                                                               r  dst38_OBUF[0]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         2.386    11.504 r  dst38_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.504    dst38[0]
    P14                                                               r  dst38[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.495ns  (logic 5.546ns (48.249%)  route 5.949ns (51.751%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.254     1.595    compressor/chain0_0/src6[0]
    SLICE_X0Y97                                                       r  compressor/chain0_0/lut4_prop5/I3
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.097     1.692 r  compressor/chain0_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     1.692    compressor/chain0_0/prop[5]
    SLICE_X0Y97                                                       r  compressor/chain0_0/carry4_inst1/S[1]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.169 r  compressor/chain0_0/carry4_inst1/O[3]
                         net (fo=6, routed)           0.816     2.986    compressor/chain1_0/lut6_2_inst1/I0
    SLICE_X4Y100                                                      r  compressor/chain1_0/lut6_2_inst1/LUT6/I0
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.234     3.220 r  compressor/chain1_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.220    compressor/chain1_0/lut6_2_inst1_n_1
    SLICE_X4Y100                                                      r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.697 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.586     4.283    compressor/chain2_0/lut6_2_inst2_1[0]
    SLICE_X5Y101                                                      r  compressor/chain2_0/lut4_prop1/I3
    SLICE_X5Y101         LUT4 (Prop_lut4_I3_O)        0.234     4.517 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.517    compressor/chain2_0/prop[1]
    SLICE_X5Y101                                                      r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.929 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.929    compressor/chain2_0/carryout[3]
    SLICE_X5Y102                                                      r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.088 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=2, routed)           0.818     5.906    compressor/chain3_0/lut6_2_inst17_0[4]
    SLICE_X2Y101                                                      r  compressor/chain3_0/lut2_prop9/I0
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.224     6.130 r  compressor/chain3_0/lut2_prop9/O
                         net (fo=1, routed)           0.000     6.130    compressor/chain3_0/prop[9]
    SLICE_X2Y101                                                      r  compressor/chain3_0/carry4_inst2/S[1]
    SLICE_X2Y101         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.611 r  compressor/chain3_0/carry4_inst2/O[3]
                         net (fo=1, routed)           2.474     9.085    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.410    11.495 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.495    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src26_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.819%)  route 0.064ns (31.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE                         0.000     0.000 r  src26_reg[16]/C
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src26_reg[16]/Q
                         net (fo=9, routed)           0.064     0.205    src26[16]
    SLICE_X5Y110         FDRE                                         r  src26_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src27_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src27_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE                         0.000     0.000 r  src27_reg[8]/C
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src27_reg[8]/Q
                         net (fo=5, routed)           0.066     0.207    src27[8]
    SLICE_X10Y110        FDRE                                         r  src27_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src28_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src28_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.926%)  route 0.076ns (35.074%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE                         0.000     0.000 r  src28_reg[13]/C
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src28_reg[13]/Q
                         net (fo=4, routed)           0.076     0.217    src28[13]
    SLICE_X10Y111        FDRE                                         r  src28_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.164ns (73.440%)  route 0.059ns (26.560%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE                         0.000     0.000 r  src29_reg[9]/C
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src29_reg[9]/Q
                         net (fo=5, routed)           0.059     0.223    src29[9]
    SLICE_X9Y111         FDRE                                         r  src29_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.259%)  route 0.060ns (26.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE                         0.000     0.000 r  src21_reg[3]/C
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src21_reg[3]/Q
                         net (fo=5, routed)           0.060     0.224    src21[3]
    SLICE_X7Y112         FDRE                                         r  src21_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.819%)  route 0.061ns (27.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE                         0.000     0.000 r  src20_reg[12]/C
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src20_reg[12]/Q
                         net (fo=7, routed)           0.061     0.225    src20[12]
    SLICE_X9Y106         FDRE                                         r  src20_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src23_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src23_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.819%)  route 0.061ns (27.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE                         0.000     0.000 r  src23_reg[4]/C
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src23_reg[4]/Q
                         net (fo=5, routed)           0.061     0.225    src23[4]
    SLICE_X7Y113         FDRE                                         r  src23_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src30_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src30_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.733%)  route 0.115ns (47.267%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE                         0.000     0.000 r  src30_reg[8]/C
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src30_reg[8]/Q
                         net (fo=5, routed)           0.115     0.243    src30[8]
    SLICE_X4Y111         FDRE                                         r  src30_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.617%)  route 0.115ns (47.383%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE                         0.000     0.000 r  src26_reg[13]/C
    SLICE_X11Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src26_reg[13]/Q
                         net (fo=5, routed)           0.115     0.243    src26[13]
    SLICE_X11Y110        FDRE                                         r  src26_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.857%)  route 0.103ns (42.143%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  src14_reg[8]/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[8]/Q
                         net (fo=2, routed)           0.103     0.244    src14[8]
    SLICE_X7Y102         FDRE                                         r  src14_reg[9]/D
  -------------------------------------------------------------------    -------------------





