cscope 15 $HOME/Git/wgs/Open-source/UCOSIII 3.03/Micrium/Software               0001268635
	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/IAR/cstartup.c

32 
	~<udes.h
>

49 
CPU_FNCT_VOID
 
	mFn
;

50 *
	mP
;

51 } 
	tAPP_INTVECT_ELEM
;

73 #agm
nguage
=
exnded


74 #agm
gmt
="CSTACK"

76 
A_NMI_ISR
 ();

78 
A_Fau_ISR
 ();

80 
A_BusFau_ISR
 ();

82 
A_UgeFau_ISR
 ();

84 
A_MemFau_ISR
 ();

86 
A_Spurious_ISR
 ();

88 
A_Rerved_ISR
 ();

90 
__r_ogm_t
();

108 
__ro
 cڡ 
APP_INTVECT_ELEM
 
	g__ve_b
[] @ ".intvec" = {

109 { .
P
 = (*)
__s
( "CSTACK" )},

110 
	g__r_ogm_t
,

111 
	gA_NMI_ISR
,

112 
	gA_Fau_ISR
,

113 
	gA_MemFau_ISR
,

114 
	gA_BusFau_ISR
,

115 
	gA_UgeFau_ISR
,

116 
	gA_Spurious_ISR
,

117 
	gA_Spurious_ISR
,

118 
	gA_Spurious_ISR
,

119 
	gA_Spurious_ISR
,

120 
	gA_Spurious_ISR
,

121 
	gA_Spurious_ISR
,

122 
	gA_Spurious_ISR
,

123 
	gOS_CPU_PdSVHdr
,

124 
	gOS_CPU_SysTickHdr
,

126 
	gBSP_IHdrWWDG
,

127 
	gBSP_IHdrPVD
,

128 
	gBSP_IHdrTAMPER
,

129 
	gBSP_IHdrRTC
,

130 
	gBSP_IHdrFLASH
,

131 
	gBSP_IHdrRCC
,

132 
	gBSP_IHdrEXTI0
,

133 
	gBSP_IHdrEXTI1
,

134 
	gBSP_IHdrEXTI2
,

135 
	gBSP_IHdrEXTI3
,

136 
	gBSP_IHdrEXTI4
,

137 
	gBSP_IHdrDMA1_CH1
,

138 
	gBSP_IHdrDMA1_CH2
,

139 
	gBSP_IHdrDMA1_CH3
,

140 
	gBSP_IHdrDMA1_CH4
,

141 
	gBSP_IHdrDMA1_CH5
,

143 
	gBSP_IHdrDMA1_CH6
,

144 
	gBSP_IHdrDMA1_CH7
,

145 
	gBSP_IHdrADC1_2
,

146 
	gBSP_IHdrCAN1_TX
,

147 
	gBSP_IHdrCAN1_RX0
,

148 
	gBSP_IHdrCAN1_RX1
,

149 
	gBSP_IHdrCAN1_SCE
,

150 
	gBSP_IHdrEXTI9_5
,

151 
	gBSP_IHdrTIM1_BRK
,

152 
	gBSP_IHdrTIM1_UP
,

153 
	gBSP_IHdrTIM1_TRG_COM
,

154 
	gBSP_IHdrTIM1_CC
,

155 
	gBSP_IHdrTIM2
,

156 
	gBSP_IHdrTIM3
,

157 
	gBSP_IHdrTIM4
,

158 
	gBSP_IHdrI2C1_EV
,

159 
	gBSP_IHdrI2C1_ER
,

160 
	gBSP_IHdrI2C2_EV
,

161 
	gBSP_IHdrI2C2_ER
,

162 
	gBSP_IHdrSPI1
,

163 
	gBSP_IHdrSPI2
,

164 
	gBSP_IHdrUSART1
,

165 
	gBSP_IHdrUSART2
,

166 
	gBSP_IHdrUSART3
,

167 
	gBSP_IHdrEXTI15_10
,

168 
	gBSP_IHdrRTCArm
,

169 
	gBSP_IHdrUSBWakeUp
,

171 
	gA_Rerved_ISR
,

172 
	gA_Rerved_ISR
,

173 
	gA_Rerved_ISR
,

174 
	gA_Rerved_ISR
,

175 
	gA_Rerved_ISR
,

176 
	gA_Rerved_ISR
,

177 
	gA_Rerved_ISR
,

179 
	gBSP_IHdrTIM5
,

180 
	gBSP_IHdrSPI3
,

181 
	gBSP_IHdrUSART4
,

182 
	gBSP_IHdrUSART5
,

183 
	gBSP_IHdrTIM6
,

184 
	gBSP_IHdrTIM7
,

185 
	gBSP_IHdrDMA2_CH1
,

186 
	gBSP_IHdrDMA2_CH2
,

187 
	gBSP_IHdrDMA2_CH3
,

188 
	gBSP_IHdrDMA2_CH4
,

189 
	gBSP_IHdrDMA2_CH5
,

190 
	gBSP_IHdrETH
,

191 
	gBSP_IHdrETHWakeup
,

192 
	gBSP_IHdrCAN2_TX
,

193 
	gBSP_IHdrCAN2_RX0
,

194 
	gBSP_IHdrCAN2_RX1
,

195 
	gBSP_IHdrCAN2_SCE
,

196 
	gBSP_IHdrOTG
,

216 
	$A_NMI_ISR
 ()

218 
DEF_TRUE
) {

221 
	}
}

239 
	$A_Fau_ISR
 ()

241 
DEF_TRUE
) {

244 
	}
}

263 
	$A_BusFau_ISR
 ()

265 
DEF_TRUE
) {

268 
	}
}

287 
	$A_UgeFau_ISR
 ()

289 
DEF_TRUE
) {

292 
	}
}

311 
	$A_MemFau_ISR
 ()

313 
DEF_TRUE
) {

316 
	}
}

335 
	$A_Spurious_ISR
 ()

337 
DEF_TRUE
) {

340 
	}
}

359 
	$A_Rerved_ISR
 ()

361 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/OS/uCOS-III/bsp_os.c

34 
	#BSP_OS_MODULE


	)

35 
	~<b.h
>

37 #i(
APP_CFG_PROBE_COM_EN
 =
DEF_ENABLED
)

38 
	~<p_obe.h
>

137 
CPU_BOOLEAN
 
	$BSP_OS_SemCe
 (
BSP_OS_SEM
 *
p_m
,

138 
BSP_OS_SEM_VAL
 
m_v
,

139 
CPU_CHAR
 *
p_m_me
)

141 
OS_ERR
 
r
;

144 
	`OSSemCe
((
OS_SEM
 *)
p_m
,

145 (
CPU_CHAR
 *)
p_m_me
,

146 (
OS_SEM_CTR
 )
m_v
,

147 (
OS_ERR
 *)&
r
);

149 i(
r
 !
OS_ERR_NONE
) {

150  (
DEF_FAIL
);

153  (
DEF_OK
);

154 
	}
}

176 
CPU_BOOLEAN
 
	$BSP_OS_SemWa
 (
BSP_OS_SEM
 *
p_m
,

177 
CPU_INT32U
 
dly_ms
)

179 
OS_ERR
 
r
;

180 
CPU_INT32U
 
dly_ticks
;

183 
dly_ticks
 = ((
dly_ms
 * 
DEF_TIME_NBR_mS_PER_SEC
/ 
OSCfg_TickRe_Hz
);

185 
	`OSSemPd
((
OS_SEM
 *)
p_m
,

186 (
OS_TICK
 )
dly_ticks
,

187 (
OS_OPT
 )
OS_OPT_PEND_BLOCKING
,

188 (
CPU_TS
 )0,

189 (
OS_ERR
 *)&
r
);

191 i(
r
 !
OS_ERR_NONE
) {

192  (
DEF_FAIL
);

195  (
DEF_OK
);

196 
	}
}

215 
CPU_BOOLEAN
 
	$BSP_OS_SemPo
 (
BSP_OS_SEM
 *
p_m
)

217 
OS_ERR
 
r
;

220 
	`OSSemPo
((
OS_SEM
 *)
p_m
,

221 (
OS_OPT
 )
OS_OPT_POST_1
,

222 (
OS_ERR
 *)&
r
);

224 i(
r
 !
OS_ERR_NONE
) {

225  (
DEF_FAIL
);

228  (
DEF_OK
);

229 
	}
}

257 
	$BSP_OS_TimeDlyMs
 (
CPU_INT32U
 
dly_ms
)

259 
CPU_INT16U
 
ms
;

260 
CPU_INT16U
 
c
;

261 
OS_ERR
 
r
;

264 i(
dly_ms
 > 10000u) {

265 
dly_ms
 = 10000u;

268 i(
dly_ms
 >= 1000u) {

269 
ms
 = 
dly_ms
 % 1000u;

270 
c
 = 
dly_ms
 / 1000u;

272 
ms
 = 
dly_ms
;

273 
c
 = 0u;

277 
	`OSTimeDlyHMSM
((
CPU_INT16U
) 0u,

278 (
CPU_INT16U
) 0u,

279 (
CPU_INT16U

c
,

280 (
CPU_INT32U

ms
,

281 (
OS_OPT
 ) 
OS_OPT_TIME_HMSM_STRICT
,

282 (
OS_ERR
 *)&
r
);

283 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/OS/uCOS-III/bsp_os.h

36 #ide 
BSP_OS_PRESENT


37 
	#BSP_OS_PRESENT


	)

46 
	~<os.h
>

55 #ifde 
BSP_OS_MODULE


56 
	#BSP_OS_EXT


	)

58 
	#BSP_OS_EXT
 

	)

75 
OS_SEM
 
	tBSP_OS_SEM
;

76 
OS_SEM_CTR
 
	tBSP_OS_SEM_VAL
;

99 
CPU_BOOLEAN
 
BSP_OS_SemCe
 (
BSP_OS_SEM
 *
p_m
,

100 
BSP_OS_SEM_VAL
 
m_v
,

101 
CPU_CHAR
 *
p_m_me
);

103 
CPU_BOOLEAN
 
BSP_OS_SemWa
 (
BSP_OS_SEM
 *
p_m
,

104 
CPU_INT32U
 
dly_ms
);

106 
CPU_BOOLEAN
 
BSP_OS_SemPo
 (
BSP_OS_SEM
 *
p_m
);

108 
BSP_OS_TmrTickIn
 (
CPU_INT32U
 
tick_
);

109 
BSP_OS_TimeDlyMs
 (
CPU_INT32U
 
dly_ms
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/cortexm3_macro.h

17 #ide
__CORTEXM3_MACRO_H


18 
	#__CORTEXM3_MACRO_H


	)

21 
	~"m32f10x_ty.h
"

27 
__WFI
();

28 
__WFE
();

29 
__SEV
();

30 
__ISB
();

31 
__DSB
();

32 
__DMB
();

33 
__SVC
();

34 
u32
 
__MRS_CONTROL
();

35 
__MSR_CONTROL
(
u32
 
Cڌ
);

36 
u32
 
__MRS_PSP
();

37 
__MSR_PSP
(
u32
 
TOfProssSck
);

38 
u32
 
__MRS_MSP
();

39 
__MSR_MSP
(
u32
 
TOfMaSck
);

40 
__RESETPRIMASK
();

41 
__SETPRIMASK
();

42 
u32
 
__READ_PRIMASK
();

43 
__RESETFAULTMASK
();

44 
__SETFAULTMASK
();

45 
u32
 
__READ_FAULTMASK
();

46 
__BASEPRICONFIG
(
u32
 
NewPriܙy
);

47 
u32
 
__GBASEPRI
();

48 
u16
 
__REV_HfWd
(u16 
Da
);

49 
u32
 
__REV_Wd
(u32 
Da
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_adc.h

18 #ide
__STM32F10x_ADC_H


19 
	#__STM32F10x_ADC_H


	)

22 
	~"m32f10x_m.h
"

28 
u32
 
	mADC_Mode
;

29 
FuniڮS
 
	mADC_SnCvMode
;

30 
FuniڮS
 
	mADC_CtuousCvMode
;

31 
u32
 
	mADC_ExTrigCv
;

32 
u32
 
	mADC_DaAlign
;

33 
u8
 
	mADC_NbrOfChl
;

34 }
	tADC_InTyDef
;

37 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
ADC1_BASE
|| \

	)

38 ((*(
	gu32
*)&(
	gPERIPH
)=
ADC2_BASE
) || \

39 ((*(
u32
*)&(
PERIPH
)=
ADC3_BASE
))

41 
	#IS_ADC_DMA_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
ADC1_BASE
|| \

	)

42 ((*(
u32
*)&(
PERIPH
)=
ADC3_BASE
))

45 
	#ADC_Mode_Inddt
 ((
u32
)0x00000000)

	)

46 
	#ADC_Mode_RegInjecSimu
 ((
u32
)0x00010000)

	)

47 
	#ADC_Mode_RegSimu_AɔTrig
 ((
u32
)0x00020000)

	)

48 
	#ADC_Mode_InjecSimu_FaIl
 ((
u32
)0x00030000)

	)

49 
	#ADC_Mode_InjecSimu_SlowIl
 ((
u32
)0x00040000)

	)

50 
	#ADC_Mode_InjecSimu
 ((
u32
)0x00050000)

	)

51 
	#ADC_Mode_RegSimu
 ((
u32
)0x00060000)

	)

52 
	#ADC_Mode_FaIl
 ((
u32
)0x00070000)

	)

53 
	#ADC_Mode_SlowIl
 ((
u32
)0x00080000)

	)

54 
	#ADC_Mode_AɔTrig
 ((
u32
)0x00090000)

	)

56 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
|| \

	)

57 ((
MODE
=
ADC_Mode_RegInjecSimu
) || \

58 ((
MODE
=
ADC_Mode_RegSimu_AɔTrig
) || \

59 ((
MODE
=
ADC_Mode_InjecSimu_FaIl
) || \

60 ((
MODE
=
ADC_Mode_InjecSimu_SlowIl
) || \

61 ((
MODE
=
ADC_Mode_InjecSimu
) || \

62 ((
MODE
=
ADC_Mode_RegSimu
) || \

63 ((
MODE
=
ADC_Mode_FaIl
) || \

64 ((
MODE
=
ADC_Mode_SlowIl
) || \

65 ((
MODE
=
ADC_Mode_AɔTrig
))

69 
	#ADC_ExTrigCv_T1_CC1
 ((
u32
)0x00000000)

	)

70 
	#ADC_ExTrigCv_T1_CC2
 ((
u32
)0x00020000)

	)

71 
	#ADC_ExTrigCv_T2_CC2
 ((
u32
)0x00060000)

	)

72 
	#ADC_ExTrigCv_T3_TRGO
 ((
u32
)0x00080000)

	)

73 
	#ADC_ExTrigCv_T4_CC4
 ((
u32
)0x000A0000)

	)

74 
	#ADC_ExTrigCv_Ext_IT11_TIM8_TRGO
 ((
u32
)0x000C0000)

	)

76 
	#ADC_ExTrigCv_T1_CC3
 ((
u32
)0x00040000)

	)

77 
	#ADC_ExTrigCv_Ne
 ((
u32
)0x000E0000)

	)

79 
	#ADC_ExTrigCv_T3_CC1
 ((
u32
)0x00000000)

	)

80 
	#ADC_ExTrigCv_T2_CC3
 ((
u32
)0x00020000)

	)

81 
	#ADC_ExTrigCv_T8_CC1
 ((
u32
)0x00060000)

	)

82 
	#ADC_ExTrigCv_T8_TRGO
 ((
u32
)0x00080000)

	)

83 
	#ADC_ExTrigCv_T5_CC1
 ((
u32
)0x000A0000)

	)

84 
	#ADC_ExTrigCv_T5_CC3
 ((
u32
)0x000C0000)

	)

86 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
|| \

	)

87 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

88 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

89 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

90 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

91 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

92 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11_TIM8_TRGO
) || \

93 ((
REGTRIG
=
ADC_ExTrigCv_Ne
) || \

94 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

95 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

96 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

97 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

98 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

99 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
))

102 
	#ADC_DaAlign_Right
 ((
u32
)0x00000000)

	)

103 
	#ADC_DaAlign_Le
 ((
u32
)0x00000800)

	)

105 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
|| \

	)

106 ((
ALIGN
=
ADC_DaAlign_Le
))

109 
	#ADC_Chl_0
 ((
u8
)0x00)

	)

110 
	#ADC_Chl_1
 ((
u8
)0x01)

	)

111 
	#ADC_Chl_2
 ((
u8
)0x02)

	)

112 
	#ADC_Chl_3
 ((
u8
)0x03)

	)

113 
	#ADC_Chl_4
 ((
u8
)0x04)

	)

114 
	#ADC_Chl_5
 ((
u8
)0x05)

	)

115 
	#ADC_Chl_6
 ((
u8
)0x06)

	)

116 
	#ADC_Chl_7
 ((
u8
)0x07)

	)

117 
	#ADC_Chl_8
 ((
u8
)0x08)

	)

118 
	#ADC_Chl_9
 ((
u8
)0x09)

	)

119 
	#ADC_Chl_10
 ((
u8
)0x0A)

	)

120 
	#ADC_Chl_11
 ((
u8
)0x0B)

	)

121 
	#ADC_Chl_12
 ((
u8
)0x0C)

	)

122 
	#ADC_Chl_13
 ((
u8
)0x0D)

	)

123 
	#ADC_Chl_14
 ((
u8
)0x0E)

	)

124 
	#ADC_Chl_15
 ((
u8
)0x0F)

	)

125 
	#ADC_Chl_16
 ((
u8
)0x10)

	)

126 
	#ADC_Chl_17
 ((
u8
)0x11)

	)

128 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| ((CHANNEL=
ADC_Chl_1
|| \

	)

129 ((
CHANNEL
=
ADC_Chl_2
|| ((CHANNEL=
ADC_Chl_3
) || \

130 ((
CHANNEL
=
ADC_Chl_4
|| ((CHANNEL=
ADC_Chl_5
) || \

131 ((
CHANNEL
=
ADC_Chl_6
|| ((CHANNEL=
ADC_Chl_7
) || \

132 ((
CHANNEL
=
ADC_Chl_8
|| ((CHANNEL=
ADC_Chl_9
) || \

133 ((
CHANNEL
=
ADC_Chl_10
|| ((CHANNEL=
ADC_Chl_11
) || \

134 ((
CHANNEL
=
ADC_Chl_12
|| ((CHANNEL=
ADC_Chl_13
) || \

135 ((
CHANNEL
=
ADC_Chl_14
|| ((CHANNEL=
ADC_Chl_15
) || \

136 ((
CHANNEL
=
ADC_Chl_16
|| ((CHANNEL=
ADC_Chl_17
))

139 
	#ADC_SameTime_1Cyes5
 ((
u8
)0x00)

	)

140 
	#ADC_SameTime_7Cyes5
 ((
u8
)0x01)

	)

141 
	#ADC_SameTime_13Cyes5
 ((
u8
)0x02)

	)

142 
	#ADC_SameTime_28Cyes5
 ((
u8
)0x03)

	)

143 
	#ADC_SameTime_41Cyes5
 ((
u8
)0x04)

	)

144 
	#ADC_SameTime_55Cyes5
 ((
u8
)0x05)

	)

145 
	#ADC_SameTime_71Cyes5
 ((
u8
)0x06)

	)

146 
	#ADC_SameTime_239Cyes5
 ((
u8
)0x07)

	)

148 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_1Cyes5
|| \

	)

149 ((
TIME
=
ADC_SameTime_7Cyes5
) || \

150 ((
TIME
=
ADC_SameTime_13Cyes5
) || \

151 ((
TIME
=
ADC_SameTime_28Cyes5
) || \

152 ((
TIME
=
ADC_SameTime_41Cyes5
) || \

153 ((
TIME
=
ADC_SameTime_55Cyes5
) || \

154 ((
TIME
=
ADC_SameTime_71Cyes5
) || \

155 ((
TIME
=
ADC_SameTime_239Cyes5
))

159 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
u32
)0x00002000)

	)

160 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
u32
)0x00003000)

	)

161 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
u32
)0x00004000)

	)

162 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
u32
)0x00005000)

	)

163 
	#ADC_ExTrigInjecCv_Ext_IT15_TIM8_CC4
 ((
u32
)0x00006000)

	)

165 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
u32
)0x00000000)

	)

166 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
u32
)0x00001000)

	)

167 
	#ADC_ExTrigInjecCv_Ne
 ((
u32
)0x00007000)

	)

169 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
u32
)0x00002000)

	)

170 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
u32
)0x00003000)

	)

171 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
u32
)0x00004000)

	)

172 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
u32
)0x00005000)

	)

173 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
u32
)0x00006000)

	)

175 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_TRGO
|| \

	)

176 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_CC4
) || \

177 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

178 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

179 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

180 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

181 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15_TIM8_CC4
) || \

182 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ne
) || \

183 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

184 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

185 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

186 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

187 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
))

190 
	#ADC_InjeedChl_1
 ((
u8
)0x14)

	)

191 
	#ADC_InjeedChl_2
 ((
u8
)0x18)

	)

192 
	#ADC_InjeedChl_3
 ((
u8
)0x1C)

	)

193 
	#ADC_InjeedChl_4
 ((
u8
)0x20)

	)

195 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
|| \

	)

196 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

197 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

198 ((
CHANNEL
=
ADC_InjeedChl_4
))

201 
	#ADC_AlogWchdog_SgRegEb
 ((
u32
)0x00800200)

	)

202 
	#ADC_AlogWchdog_SgInjecEb
 ((
u32
)0x00400200)

	)

203 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
u32
)0x00C00200)

	)

204 
	#ADC_AlogWchdog_ARegEb
 ((
u32
)0x00800000)

	)

205 
	#ADC_AlogWchdog_AInjecEb
 ((
u32
)0x00400000)

	)

206 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
u32
)0x00C00000)

	)

207 
	#ADC_AlogWchdog_Ne
 ((
u32
)0x00000000)

	)

209 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
|| \

	)

210 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

211 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

212 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

213 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

214 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

215 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

218 
	#ADC_IT_EOC
 ((
u16
)0x0220)

	)

219 
	#ADC_IT_AWD
 ((
u16
)0x0140)

	)

220 
	#ADC_IT_JEOC
 ((
u16
)0x0480)

	)

222 
	#IS_ADC_IT
(
IT
((((IT& (
u16
)0xF81F=0x00&& ((IT!0x00))

	)

223 
	#IS_ADC_GET_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
|| \

	)

224 ((
IT
=
ADC_IT_JEOC
))

227 
	#ADC_FLAG_AWD
 ((
u8
)0x01)

	)

228 
	#ADC_FLAG_EOC
 ((
u8
)0x02)

	)

229 
	#ADC_FLAG_JEOC
 ((
u8
)0x04)

	)

230 
	#ADC_FLAG_JSTRT
 ((
u8
)0x08)

	)

231 
	#ADC_FLAG_STRT
 ((
u8
)0x10)

	)

233 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
u8
)0xE0=0x00&& ((FLAG!0x00))

	)

234 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| ((FLAG=
ADC_FLAG_EOC
|| \

	)

235 ((
FLAG
=
ADC_FLAG_JEOC
|| ((FLAG)=
ADC_FLAG_JSTRT
) || \

236 ((
FLAG
=
ADC_FLAG_STRT
))

239 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

242 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

245 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

248 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

251 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

254 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

257 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

261 
ADC_DeIn
(
ADC_TyDef
* 
ADCx
);

262 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

263 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

264 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

265 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

266 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
u16
 
ADC_IT
, 
FuniڮS
 
NewS
);

267 
ADC_RetCibti
(
ADC_TyDef
* 
ADCx
);

268 
FgStus
 
ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
);

269 
ADC_SCibti
(
ADC_TyDef
* 
ADCx
);

270 
FgStus
 
ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
);

271 
ADC_SoweSCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

272 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

273 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
Numb
);

274 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

275 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_Chl
, u8 
Rk
, u8 
ADC_SameTime
);

276 
ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

277 
u16
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

278 
u32
 
ADC_GDuModeCvsiVue
();

279 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

280 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

281 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
u32
 
ADC_ExTrigInjecCv
);

282 
ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

283 
ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

284 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

285 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_Chl
, u8 
Rk
, u8 
ADC_SameTime
);

286 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
Lgth
);

287 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_InjeedChl
, 
u16
 
Offt
);

288 
u16
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_InjeedChl
);

289 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
u32
 
ADC_AlogWchdog
);

290 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
u16
 
HighThshd
, u16 
LowThshd
);

291 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_Chl
);

292 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

293 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_FLAG
);

294 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_FLAG
);

295 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
u16
 
ADC_IT
);

296 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
u16
 
ADC_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_bkp.h

18 #ide
__STM32F10x_BKP_H


19 
	#__STM32F10x_BKP_H


	)

22 
	~"m32f10x_m.h
"

27 
	#BKP_TamrPLev_High
 ((
u16
)0x0000)

	)

28 
	#BKP_TamrPLev_Low
 ((
u16
)0x0001)

	)

30 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
(((LEVEL=
BKP_TamrPLev_High
|| \

	)

31 ((
	gLEVEL
=
BKP_TamrPLev_Low
))

34 
	#BKP_RTCOuutSour_Ne
 ((
u16
)0x0000)

	)

35 
	#BKP_RTCOuutSour_CibClock
 ((
u16
)0x0080)

	)

36 
	#BKP_RTCOuutSour_Arm
 ((
u16
)0x0100)

	)

37 
	#BKP_RTCOuutSour_Secd
 ((
u16
)0x0300)

	)

39 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
(((SOURCE=
BKP_RTCOuutSour_Ne
|| \

	)

40 ((
SOURCE
=
BKP_RTCOuutSour_CibClock
) || \

41 ((
SOURCE
=
BKP_RTCOuutSour_Arm
) || \

42 ((
SOURCE
=
BKP_RTCOuutSour_Secd
))

45 
	#BKP_DR1
 ((
u16
)0x0004)

	)

46 
	#BKP_DR2
 ((
u16
)0x0008)

	)

47 
	#BKP_DR3
 ((
u16
)0x000C)

	)

48 
	#BKP_DR4
 ((
u16
)0x0010)

	)

49 
	#BKP_DR5
 ((
u16
)0x0014)

	)

50 
	#BKP_DR6
 ((
u16
)0x0018)

	)

51 
	#BKP_DR7
 ((
u16
)0x001C)

	)

52 
	#BKP_DR8
 ((
u16
)0x0020)

	)

53 
	#BKP_DR9
 ((
u16
)0x0024)

	)

54 
	#BKP_DR10
 ((
u16
)0x0028)

	)

55 
	#BKP_DR11
 ((
u16
)0x0040)

	)

56 
	#BKP_DR12
 ((
u16
)0x0044)

	)

57 
	#BKP_DR13
 ((
u16
)0x0048)

	)

58 
	#BKP_DR14
 ((
u16
)0x004C)

	)

59 
	#BKP_DR15
 ((
u16
)0x0050)

	)

60 
	#BKP_DR16
 ((
u16
)0x0054)

	)

61 
	#BKP_DR17
 ((
u16
)0x0058)

	)

62 
	#BKP_DR18
 ((
u16
)0x005C)

	)

63 
	#BKP_DR19
 ((
u16
)0x0060)

	)

64 
	#BKP_DR20
 ((
u16
)0x0064)

	)

65 
	#BKP_DR21
 ((
u16
)0x0068)

	)

66 
	#BKP_DR22
 ((
u16
)0x006C)

	)

67 
	#BKP_DR23
 ((
u16
)0x0070)

	)

68 
	#BKP_DR24
 ((
u16
)0x0074)

	)

69 
	#BKP_DR25
 ((
u16
)0x0078)

	)

70 
	#BKP_DR26
 ((
u16
)0x007C)

	)

71 
	#BKP_DR27
 ((
u16
)0x0080)

	)

72 
	#BKP_DR28
 ((
u16
)0x0084)

	)

73 
	#BKP_DR29
 ((
u16
)0x0088)

	)

74 
	#BKP_DR30
 ((
u16
)0x008C)

	)

75 
	#BKP_DR31
 ((
u16
)0x0090)

	)

76 
	#BKP_DR32
 ((
u16
)0x0094)

	)

77 
	#BKP_DR33
 ((
u16
)0x0098)

	)

78 
	#BKP_DR34
 ((
u16
)0x009C)

	)

79 
	#BKP_DR35
 ((
u16
)0x00A0)

	)

80 
	#BKP_DR36
 ((
u16
)0x00A4)

	)

81 
	#BKP_DR37
 ((
u16
)0x00A8)

	)

82 
	#BKP_DR38
 ((
u16
)0x00AC)

	)

83 
	#BKP_DR39
 ((
u16
)0x00B0)

	)

84 
	#BKP_DR40
 ((
u16
)0x00B4)

	)

85 
	#BKP_DR41
 ((
u16
)0x00B8)

	)

86 
	#BKP_DR42
 ((
u16
)0x00BC)

	)

88 
	#IS_BKP_DR
(
DR
(((DR=
BKP_DR1
|| ((DR=
BKP_DR2
|| ((DR=
BKP_DR3
|| \

	)

89 ((
DR
=
BKP_DR4
|| ((DR=
BKP_DR5
|| ((DR=
BKP_DR6
) || \

90 ((
DR
=
BKP_DR7
|| ((DR=
BKP_DR8
|| ((DR=
BKP_DR9
) || \

91 ((
DR
=
BKP_DR10
|| ((DR=
BKP_DR11
|| ((DR=
BKP_DR12
) || \

92 ((
DR
=
BKP_DR13
|| ((DR=
BKP_DR14
|| ((DR=
BKP_DR15
) || \

93 ((
DR
=
BKP_DR16
|| ((DR=
BKP_DR17
|| ((DR=
BKP_DR18
) || \

94 ((
DR
=
BKP_DR19
|| ((DR=
BKP_DR20
|| ((DR=
BKP_DR21
) || \

95 ((
DR
=
BKP_DR22
|| ((DR=
BKP_DR23
|| ((DR=
BKP_DR24
) || \

96 ((
DR
=
BKP_DR25
|| ((DR=
BKP_DR26
|| ((DR=
BKP_DR27
) || \

97 ((
DR
=
BKP_DR28
|| ((DR=
BKP_DR29
|| ((DR=
BKP_DR30
) || \

98 ((
DR
=
BKP_DR31
|| ((DR=
BKP_DR32
|| ((DR=
BKP_DR33
) || \

99 ((
DR
=
BKP_DR34
|| ((DR=
BKP_DR35
|| ((DR=
BKP_DR36
) || \

100 ((
DR
=
BKP_DR37
|| ((DR=
BKP_DR38
|| ((DR=
BKP_DR39
) || \

101 ((
DR
=
BKP_DR40
|| ((DR=
BKP_DR41
|| ((DR=
BKP_DR42
))

103 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
((VALUE<0x7F)

	)

107 
BKP_DeIn
();

108 
BKP_TamrPLevCfig
(
u16
 
BKP_TamrPLev
);

109 
BKP_TamrPCmd
(
FuniڮS
 
NewS
);

110 
BKP_ITCfig
(
FuniڮS
 
NewS
);

111 
BKP_RTCOuutCfig
(
u16
 
BKP_RTCOuutSour
);

112 
BKP_SRTCCibtiVue
(
u8
 
CibtiVue
);

113 
BKP_WreBackupRegi
(
u16
 
BKP_DR
, u16 
Da
);

114 
u16
 
BKP_RdBackupRegi
(u16 
BKP_DR
);

115 
FgStus
 
BKP_GFgStus
();

116 
BKP_CˬFg
();

117 
ITStus
 
BKP_GITStus
();

118 
BKP_CˬITPdgB
();

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_can.h

18 #ide
__STM32F10x_CAN_H


19 
	#__STM32F10x_CAN_H


	)

22 
	~"m32f10x_m.h
"

26 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
CAN1_BASE
|| \

	)

27 ((*(
	gu32
*)&(
	gPERIPH
)=
CAN2_BASE
))

32 
FuniڮS
 
CAN_TTCM
;

33 
FuniڮS
 
	mCAN_ABOM
;

34 
FuniڮS
 
	mCAN_AWUM
;

35 
FuniڮS
 
	mCAN_NART
;

36 
FuniڮS
 
	mCAN_RFLM
;

37 
FuniڮS
 
	mCAN_TXFP
;

38 
u8
 
	mCAN_Mode
;

39 
u8
 
	mCAN_SJW
;

40 
u8
 
	mCAN_BS1
;

41 
u8
 
	mCAN_BS2
;

42 
u16
 
	mCAN_Psr
;

43 } 
	tCAN_InTyDef
;

48 
u8
 
	mCAN_FrNumb
;

49 
u8
 
	mCAN_FrMode
;

50 
u8
 
	mCAN_FrS
;

51 
u16
 
	mCAN_FrIdHigh
;

52 
u16
 
	mCAN_FrIdLow
;

53 
u16
 
	mCAN_FrMaskIdHigh
;

54 
u16
 
	mCAN_FrMaskIdLow
;

55 
u16
 
	mCAN_FrFIFOAssignmt
;

56 
FuniڮS
 
	mCAN_FrAivi
;

57 } 
	tCAN_FrInTyDef
;

62 
u32
 
	mStdId
;

63 
u32
 
	mExtId
;

64 
u8
 
	mIDE
;

65 
u8
 
	mRTR
;

66 
u8
 
	mDLC
;

67 
u8
 
	mDa
[8];

68 } 
	tCTxMsg
;

73 
u32
 
	mStdId
;

74 
u32
 
	mExtId
;

75 
u8
 
	mIDE
;

76 
u8
 
	mRTR
;

77 
u8
 
	mDLC
;

78 
u8
 
	mDa
[8];

79 
u8
 
	mFMI
;

80 } 
	tCRxMsg
;

85 
	#CANINITFAILED
 ((
u8
)0x00

	)

86 
	#CANINITOK
 ((
u8
)0x01

	)

89 
	#CAN_Mode_Nm
 ((
u8
)0x00

	)

90 
	#CAN_Mode_LoBack
 ((
u8
)0x01

	)

91 
	#CAN_Mode_St
 ((
u8
)0x02

	)

92 
	#CAN_Mode_St_LoBack
 ((
u8
)0x03

	)

94 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
|| ((MODE=
CAN_Mode_LoBack
)|| \

	)

95 ((
	gMODE
=
CAN_Mode_St
|| ((
MODE
=
CAN_Mode_St_LoBack
))

98 
	#CAN_SJW_1tq
 ((
u8
)0x00

	)

99 
	#CAN_SJW_2tq
 ((
u8
)0x01

	)

100 
	#CAN_SJW_3tq
 ((
u8
)0x02

	)

101 
	#CAN_SJW_4tq
 ((
u8
)0x03

	)

103 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

	)

104 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

107 
	#CAN_BS1_1tq
 ((
u8
)0x00

	)

108 
	#CAN_BS1_2tq
 ((
u8
)0x01

	)

109 
	#CAN_BS1_3tq
 ((
u8
)0x02

	)

110 
	#CAN_BS1_4tq
 ((
u8
)0x03

	)

111 
	#CAN_BS1_5tq
 ((
u8
)0x04

	)

112 
	#CAN_BS1_6tq
 ((
u8
)0x05

	)

113 
	#CAN_BS1_7tq
 ((
u8
)0x06

	)

114 
	#CAN_BS1_8tq
 ((
u8
)0x07

	)

115 
	#CAN_BS1_9tq
 ((
u8
)0x08

	)

116 
	#CAN_BS1_10tq
 ((
u8
)0x09

	)

117 
	#CAN_BS1_11tq
 ((
u8
)0x0A

	)

118 
	#CAN_BS1_12tq
 ((
u8
)0x0B

	)

119 
	#CAN_BS1_13tq
 ((
u8
)0x0C

	)

120 
	#CAN_BS1_14tq
 ((
u8
)0x0D

	)

121 
	#CAN_BS1_15tq
 ((
u8
)0x0E

	)

122 
	#CAN_BS1_16tq
 ((
u8
)0x0F

	)

124 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

127 
	#CAN_BS2_1tq
 ((
u8
)0x00

	)

128 
	#CAN_BS2_2tq
 ((
u8
)0x01

	)

129 
	#CAN_BS2_3tq
 ((
u8
)0x02

	)

130 
	#CAN_BS2_4tq
 ((
u8
)0x03

	)

131 
	#CAN_BS2_5tq
 ((
u8
)0x04

	)

132 
	#CAN_BS2_6tq
 ((
u8
)0x05

	)

133 
	#CAN_BS2_7tq
 ((
u8
)0x06

	)

134 
	#CAN_BS2_8tq
 ((
u8
)0x07

	)

136 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

139 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

142 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

145 
	#CAN_FrMode_IdMask
 ((
u8
)0x00

	)

146 
	#CAN_FrMode_IdLi
 ((
u8
)0x01

	)

148 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
|| \

	)

149 ((
MODE
=
CAN_FrMode_IdLi
))

152 
	#CAN_FrS_16b
 ((
u8
)0x00

	)

153 
	#CAN_FrS_32b
 ((
u8
)0x01

	)

155 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
|| \

	)

156 ((
SCALE
=
CAN_FrS_32b
))

159 
	#CAN_FrFIFO0
 ((
u8
)0x00

	)

160 
	#CAN_FrFIFO1
 ((
u8
)0x01

	)

162 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
|| \

	)

163 ((
FIFO
=
CAN_FrFIFO1
))

166 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
u8
)0x02))

	)

167 
	#IS_CAN_STDID
(
STDID
((STDID<((
u32
)0x7FF))

	)

168 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
u32
)0x1FFFFFFF))

	)

169 
	#IS_CAN_DLC
(
DLC
((DLC<((
u8
)0x08))

	)

172 
	#CAN_ID_STD
 ((
u32
)0x00000000

	)

173 
	#CAN_ID_EXT
 ((
u32
)0x00000004

	)

175 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_ID_STD
|| ((IDTYPE=
CAN_ID_EXT
))

	)

178 
	#CAN_RTR_DATA
 ((
u32
)0x00000000

	)

179 
	#CAN_RTR_REMOTE
 ((
u32
)0x00000002

	)

181 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_DATA
|| ((RTR=
CAN_RTR_REMOTE
))

	)

184 
	#CANTXFAILED
 ((
u8
)0x00

	)

185 
	#CANTXOK
 ((
u8
)0x01

	)

186 
	#CANTXPENDING
 ((
u8
)0x02

	)

187 
	#CAN_NO_MB
 ((
u8
)0x04

	)

190 
	#CAN_FIFO0
 ((
u8
)0x00

	)

191 
	#CAN_FIFO1
 ((
u8
)0x01

	)

193 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

196 
	#CANSLEEPFAILED
 ((
u8
)0x00

	)

197 
	#CANSLEEPOK
 ((
u8
)0x01

	)

200 
	#CANWAKEUPFAILED
 ((
u8
)0x00

	)

201 
	#CANWAKEUPOK
 ((
u8
)0x01

	)

204 
	#CAN_FLAG_EWG
 ((
u32
)0x00000001

	)

205 
	#CAN_FLAG_EPV
 ((
u32
)0x00000002

	)

206 
	#CAN_FLAG_BOF
 ((
u32
)0x00000004

	)

208 
	#IS_CAN_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_EWG
|| ((FLAG=
CAN_FLAG_EPV
||\

	)

209 ((
FLAG
=
CAN_FLAG_BOF
))

212 
	#CAN_IT_RQCP0
 ((
u32
)0x00000005

	)

213 
	#CAN_IT_RQCP1
 ((
u32
)0x00000006

	)

214 
	#CAN_IT_RQCP2
 ((
u32
)0x00000007

	)

215 
	#CAN_IT_TME
 ((
u32
)0x00000001

	)

216 
	#CAN_IT_FMP0
 ((
u32
)0x00000002

	)

217 
	#CAN_IT_FF0
 ((
u32
)0x00000004

	)

218 
	#CAN_IT_FOV0
 ((
u32
)0x00000008

	)

219 
	#CAN_IT_FMP1
 ((
u32
)0x00000010

	)

220 
	#CAN_IT_FF1
 ((
u32
)0x00000020

	)

221 
	#CAN_IT_FOV1
 ((
u32
)0x00000040

	)

222 
	#CAN_IT_EWG
 ((
u32
)0x00000100

	)

223 
	#CAN_IT_EPV
 ((
u32
)0x00000200

	)

224 
	#CAN_IT_BOF
 ((
u32
)0x00000400

	)

225 
	#CAN_IT_LEC
 ((
u32
)0x00000800

	)

226 
	#CAN_IT_ERR
 ((
u32
)0x00008000

	)

227 
	#CAN_IT_WKU
 ((
u32
)0x00010000

	)

228 
	#CAN_IT_SLK
 ((
u32
)0x00020000

	)

230 
	#IS_CAN_ITCfig
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
||\

	)

231 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

232 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

233 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

234 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

235 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

236 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

238 
	#IS_CAN_ITStus
(
IT
(((IT=
CAN_IT_RQCP0
|| ((IT=
CAN_IT_RQCP1
||\

	)

239 ((
IT
=
CAN_IT_RQCP2
|| ((IT=
CAN_IT_FF0
) ||\

240 ((
IT
=
CAN_IT_FOV0
|| ((IT=
CAN_IT_FF1
) ||\

241 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

242 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

243 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

246 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

250 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

251 
u8
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

252 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

253 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

254 
CAN_SveSBk
(
u8
 
CAN_BkNumb
);

255 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

256 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_IT
, 
FuniڮS
 
NewS
);

257 
u8
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

258 
u8
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, u8 
TnsmMabox
);

259 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
u8
 
Mabox
);

260 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
u8
 
FIFONumb
);

261 
u8
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, u8 
FIFONumb
);

262 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
u8
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

263 
u8
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

264 
u8
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

265 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_FLAG
);

266 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_FLAG
);

267 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_IT
);

268 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_crc.h

18 #ide
__STM32F10x_CRC_H


19 
	#__STM32F10x_CRC_H


	)

22 
	~"m32f10x_m.h
"

28 
CRC_RetDR
();

29 
u32
 
CRC_CcCRC
(u32 
Da
);

30 
u32
 
CRC_CcBlockCRC
(u32 
pBufr
[], u32 
BufrLgth
);

31 
u32
 
CRC_GCRC
();

32 
CRC_SIDRegi
(
u8
 
IDVue
);

33 
u8
 
CRC_GIDRegi
();

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_dac.h

18 #ide
__STM32F10x_DAC_H


19 
	#__STM32F10x_DAC_H


	)

22 
	~"m32f10x_m.h
"

28 
u32
 
	mDAC_Trigg
;

29 
u32
 
	mDAC_WaveGi
;

30 
u32
 
	mDAC_LFSRUnmask_TrngAmude
;

31 
u32
 
	mDAC_OuutBufr
;

32 }
	tDAC_InTyDef
;

36 
	#DAC_Trigg_Ne
 ((
u32
)0x00000000)

	)

37 
	#DAC_Trigg_T6_TRGO
 ((
u32
)0x00000004)

	)

38 
	#DAC_Trigg_T8_TRGO
 ((
u32
)0x0000000C)

	)

39 
	#DAC_Trigg_T3_TRGO
 ((
u32
)0x0000000C)

	)

40 
	#DAC_Trigg_T7_TRGO
 ((
u32
)0x00000014)

	)

41 
	#DAC_Trigg_T5_TRGO
 ((
u32
)0x0000001C)

	)

42 
	#DAC_Trigg_T2_TRGO
 ((
u32
)0x00000024)

	)

43 
	#DAC_Trigg_T4_TRGO
 ((
u32
)0x0000002C)

	)

44 
	#DAC_Trigg_Ext_IT9
 ((
u32
)0x00000034)

	)

45 
	#DAC_Trigg_Sowe
 ((
u32
)0x0000003C)

	)

47 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
|| \

	)

48 ((
	gTRIGGER
=
DAC_Trigg_T6_TRGO
) || \

49 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

50 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

51 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

52 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

53 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

54 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

55 ((
TRIGGER
=
DAC_Trigg_Sowe
))

58 
	#DAC_WaveGi_Ne
 ((
u32
)0x00000000)

	)

59 
	#DAC_WaveGi_Noi
 ((
u32
)0x00000040)

	)

60 
	#DAC_WaveGi_Trng
 ((
u32
)0x00000080)

	)

62 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
|| \

	)

63 ((
WAVE
=
DAC_WaveGi_Noi
) || \

64 ((
WAVE
=
DAC_WaveGi_Trng
))

67 
	#DAC_LFSRUnmask_B0
 ((
u32
)0x00000000)

	)

68 
	#DAC_LFSRUnmask_Bs1_0
 ((
u32
)0x00000100)

	)

69 
	#DAC_LFSRUnmask_Bs2_0
 ((
u32
)0x00000200)

	)

70 
	#DAC_LFSRUnmask_Bs3_0
 ((
u32
)0x00000300)

	)

71 
	#DAC_LFSRUnmask_Bs4_0
 ((
u32
)0x00000400)

	)

72 
	#DAC_LFSRUnmask_Bs5_0
 ((
u32
)0x00000500)

	)

73 
	#DAC_LFSRUnmask_Bs6_0
 ((
u32
)0x00000600)

	)

74 
	#DAC_LFSRUnmask_Bs7_0
 ((
u32
)0x00000700)

	)

75 
	#DAC_LFSRUnmask_Bs8_0
 ((
u32
)0x00000800)

	)

76 
	#DAC_LFSRUnmask_Bs9_0
 ((
u32
)0x00000900)

	)

77 
	#DAC_LFSRUnmask_Bs10_0
 ((
u32
)0x00000A00)

	)

78 
	#DAC_LFSRUnmask_Bs11_0
 ((
u32
)0x00000B00)

	)

80 
	#DAC_TrngAmude_1
 ((
u32
)0x00000000)

	)

81 
	#DAC_TrngAmude_3
 ((
u32
)0x00000100)

	)

82 
	#DAC_TrngAmude_7
 ((
u32
)0x00000200)

	)

83 
	#DAC_TrngAmude_15
 ((
u32
)0x00000300)

	)

84 
	#DAC_TrngAmude_31
 ((
u32
)0x00000400)

	)

85 
	#DAC_TrngAmude_63
 ((
u32
)0x00000500)

	)

86 
	#DAC_TrngAmude_127
 ((
u32
)0x00000600)

	)

87 
	#DAC_TrngAmude_255
 ((
u32
)0x00000700)

	)

88 
	#DAC_TrngAmude_511
 ((
u32
)0x00000800)

	)

89 
	#DAC_TrngAmude_1023
 ((
u32
)0x00000900)

	)

90 
	#DAC_TrngAmude_2047
 ((
u32
)0x00000A00)

	)

91 
	#DAC_TrngAmude_4095
 ((
u32
)0x00000B00)

	)

93 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
|| \

	)

94 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

95 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

96 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

97 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

98 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

99 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

100 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

101 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

102 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

103 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

104 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

105 ((
VALUE
=
DAC_TrngAmude_1
) || \

106 ((
VALUE
=
DAC_TrngAmude_3
) || \

107 ((
VALUE
=
DAC_TrngAmude_7
) || \

108 ((
VALUE
=
DAC_TrngAmude_15
) || \

109 ((
VALUE
=
DAC_TrngAmude_31
) || \

110 ((
VALUE
=
DAC_TrngAmude_63
) || \

111 ((
VALUE
=
DAC_TrngAmude_127
) || \

112 ((
VALUE
=
DAC_TrngAmude_255
) || \

113 ((
VALUE
=
DAC_TrngAmude_511
) || \

114 ((
VALUE
=
DAC_TrngAmude_1023
) || \

115 ((
VALUE
=
DAC_TrngAmude_2047
) || \

116 ((
VALUE
=
DAC_TrngAmude_4095
))

119 
	#DAC_OuutBufr_Eb
 ((
u32
)0x00000000)

	)

120 
	#DAC_OuutBufr_Dib
 ((
u32
)0x00000002)

	)

122 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
|| \

	)

123 ((
STATE
=
DAC_OuutBufr_Dib
))

126 
	#DAC_Chl_1
 ((
u32
)0x00000000)

	)

127 
	#DAC_Chl_2
 ((
u32
)0x00000010)

	)

129 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
|| \

	)

130 ((
CHANNEL
=
DAC_Chl_2
))

133 
	#DAC_Align_12b_R
 ((
u32
)0x00000000)

	)

134 
	#DAC_Align_12b_L
 ((
u32
)0x00000004)

	)

135 
	#DAC_Align_8b_R
 ((
u32
)0x00000008)

	)

137 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
|| \

	)

138 ((
ALIGN
=
DAC_Align_12b_L
) || \

139 ((
ALIGN
=
DAC_Align_8b_R
))

142 
	#DAC_Wave_Noi
 ((
u32
)0x00000040)

	)

143 
	#DAC_Wave_Trng
 ((
u32
)0x00000080)

	)

145 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
|| \

	)

146 ((
WAVE
=
DAC_Wave_Trng
))

149 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

153 
DAC_DeIn
();

154 
DAC_In
(
u32
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

155 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

156 
DAC_Cmd
(
u32
 
DAC_Chl
, 
FuniڮS
 
NewS
);

157 
DAC_DMACmd
(
u32
 
DAC_Chl
, 
FuniڮS
 
NewS
);

158 
DAC_SoweTriggCmd
(
u32
 
DAC_Chl
, 
FuniڮS
 
NewS
);

159 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

160 
DAC_WaveGiCmd
(
u32
 
DAC_Chl
, u32 
DAC_Wave
, 
FuniڮS
 
NewS
);

161 
DAC_SChl1Da
(
u32
 
DAC_Align
, 
u16
 
Da
);

162 
DAC_SChl2Da
(
u32
 
DAC_Align
, 
u16
 
Da
);

163 
DAC_SDuChlDa
(
u32
 
DAC_Align
, 
u16
 
Da2
, u16 
Da1
);

164 
u16
 
DAC_GDaOuutVue
(
u32
 
DAC_Chl
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_dbgmcu.h

18 #ide
__STM32F10x_DBGMCU_H


19 
	#__STM32F10x_DBGMCU_H


	)

22 
	~"m32f10x_m.h
"

26 
	#DBGMCU_SLEEP
 ((
u32
)0x00000001)

	)

27 
	#DBGMCU_STOP
 ((
u32
)0x00000002)

	)

28 
	#DBGMCU_STANDBY
 ((
u32
)0x00000004)

	)

29 
	#DBGMCU_IWDG_STOP
 ((
u32
)0x00000100)

	)

30 
	#DBGMCU_WWDG_STOP
 ((
u32
)0x00000200)

	)

31 
	#DBGMCU_TIM1_STOP
 ((
u32
)0x00000400)

	)

32 
	#DBGMCU_TIM2_STOP
 ((
u32
)0x00000800)

	)

33 
	#DBGMCU_TIM3_STOP
 ((
u32
)0x00001000)

	)

34 
	#DBGMCU_TIM4_STOP
 ((
u32
)0x00002000)

	)

35 
	#DBGMCU_CAN1_STOP
 ((
u32
)0x00004000)

	)

36 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
u32
)0x00008000)

	)

37 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
u32
)0x00010000)

	)

38 
	#DBGMCU_TIM8_STOP
 ((
u32
)0x00020000)

	)

39 
	#DBGMCU_TIM5_STOP
 ((
u32
)0x00040000)

	)

40 
	#DBGMCU_TIM6_STOP
 ((
u32
)0x00080000)

	)

41 
	#DBGMCU_TIM7_STOP
 ((
u32
)0x00100000)

	)

42 
	#DBGMCU_CAN2_STOP
 ((
u32
)0x00200000)

	)

44 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFC000F8=0x00&& ((PERIPH!0x00))

	)

48 
u32
 
DBGMCU_GREVID
();

49 
u32
 
DBGMCU_GDEVID
();

50 
DBGMCU_Cfig
(
u32
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_dma.h

18 #ide
__STM32F10x_DMA_H


19 
	#__STM32F10x_DMA_H


	)

22 
	~"m32f10x_m.h
"

28 
u32
 
	mDMA_PhBaAddr
;

29 
u32
 
	mDMA_MemyBaAddr
;

30 
u32
 
	mDMA_DIR
;

31 
u32
 
	mDMA_BufrSize
;

32 
u32
 
	mDMA_PhInc
;

33 
u32
 
	mDMA_MemyInc
;

34 
u32
 
	mDMA_PhDaSize
;

35 
u32
 
	mDMA_MemyDaSize
;

36 
u32
 
	mDMA_Mode
;

37 
u32
 
	mDMA_Priܙy
;

38 
u32
 
	mDMA_M2M
;

39 }
	tDMA_InTyDef
;

42 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
DMA1_Chl1_BASE
|| \

	)

43 ((*(
	gu32
*)&(
	gPERIPH
)=
DMA1_Chl2_BASE
) || \

44 ((*(
u32
*)&(
PERIPH
)=
DMA1_Chl3_BASE
) || \

45 ((*(
u32
*)&(
PERIPH
)=
DMA1_Chl4_BASE
) || \

46 ((*(
u32
*)&(
PERIPH
)=
DMA1_Chl5_BASE
) || \

47 ((*(
u32
*)&(
PERIPH
)=
DMA1_Chl6_BASE
) || \

48 ((*(
u32
*)&(
PERIPH
)=
DMA1_Chl7_BASE
) || \

49 ((*(
u32
*)&(
PERIPH
)=
DMA2_Chl1_BASE
) || \

50 ((*(
u32
*)&(
PERIPH
)=
DMA2_Chl2_BASE
) || \

51 ((*(
u32
*)&(
PERIPH
)=
DMA2_Chl3_BASE
) || \

52 ((*(
u32
*)&(
PERIPH
)=
DMA2_Chl4_BASE
) || \

53 ((*(
u32
*)&(
PERIPH
)=
DMA2_Chl5_BASE
))

56 
	#DMA_DIR_PhDST
 ((
u32
)0x00000010)

	)

57 
	#DMA_DIR_PhSRC
 ((
u32
)0x00000000)

	)

59 
	#IS_DMA_DIR
(
DIR
(((DIR=
DMA_DIR_PhDST
|| \

	)

60 ((
DIR
=
DMA_DIR_PhSRC
))

63 
	#DMA_PhInc_Eb
 ((
u32
)0x00000040)

	)

64 
	#DMA_PhInc_Dib
 ((
u32
)0x00000000)

	)

66 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
|| \

	)

67 ((
STATE
=
DMA_PhInc_Dib
))

70 
	#DMA_MemyInc_Eb
 ((
u32
)0x00000080)

	)

71 
	#DMA_MemyInc_Dib
 ((
u32
)0x00000000)

	)

73 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
|| \

	)

74 ((
STATE
=
DMA_MemyInc_Dib
))

77 
	#DMA_PhDaSize_By
 ((
u32
)0x00000000)

	)

78 
	#DMA_PhDaSize_HfWd
 ((
u32
)0x00000100)

	)

79 
	#DMA_PhDaSize_Wd
 ((
u32
)0x00000200)

	)

81 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
|| \

	)

82 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

83 ((
SIZE
=
DMA_PhDaSize_Wd
))

86 
	#DMA_MemyDaSize_By
 ((
u32
)0x00000000)

	)

87 
	#DMA_MemyDaSize_HfWd
 ((
u32
)0x00000400)

	)

88 
	#DMA_MemyDaSize_Wd
 ((
u32
)0x00000800)

	)

90 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
|| \

	)

91 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

92 ((
SIZE
=
DMA_MemyDaSize_Wd
))

95 
	#DMA_Mode_Ccur
 ((
u32
)0x00000020)

	)

96 
	#DMA_Mode_Nm
 ((
u32
)0x00000000)

	)

98 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Ccur
|| ((MODE=
DMA_Mode_Nm
))

	)

101 
	#DMA_Priܙy_VyHigh
 ((
u32
)0x00003000)

	)

102 
	#DMA_Priܙy_High
 ((
u32
)0x00002000)

	)

103 
	#DMA_Priܙy_Medium
 ((
u32
)0x00001000)

	)

104 
	#DMA_Priܙy_Low
 ((
u32
)0x00000000)

	)

106 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_VyHigh
|| \

	)

107 ((
PRIORITY
=
DMA_Priܙy_High
) || \

108 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

109 ((
PRIORITY
=
DMA_Priܙy_Low
))

112 
	#DMA_M2M_Eb
 ((
u32
)0x00004000)

	)

113 
	#DMA_M2M_Dib
 ((
u32
)0x00000000)

	)

115 
	#IS_DMA_M2M_STATE
(
STATE
(((STATE=
DMA_M2M_Eb
|| ((STATE=
DMA_M2M_Dib
))

	)

118 
	#DMA_IT_TC
 ((
u32
)0x00000002)

	)

119 
	#DMA_IT_HT
 ((
u32
)0x00000004)

	)

120 
	#DMA_IT_TE
 ((
u32
)0x00000008)

	)

122 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFFF1=0x00&& ((IT!0x00))

	)

125 
	#DMA1_IT_GL1
 ((
u32
)0x00000001)

	)

126 
	#DMA1_IT_TC1
 ((
u32
)0x00000002)

	)

127 
	#DMA1_IT_HT1
 ((
u32
)0x00000004)

	)

128 
	#DMA1_IT_TE1
 ((
u32
)0x00000008)

	)

129 
	#DMA1_IT_GL2
 ((
u32
)0x00000010)

	)

130 
	#DMA1_IT_TC2
 ((
u32
)0x00000020)

	)

131 
	#DMA1_IT_HT2
 ((
u32
)0x00000040)

	)

132 
	#DMA1_IT_TE2
 ((
u32
)0x00000080)

	)

133 
	#DMA1_IT_GL3
 ((
u32
)0x00000100)

	)

134 
	#DMA1_IT_TC3
 ((
u32
)0x00000200)

	)

135 
	#DMA1_IT_HT3
 ((
u32
)0x00000400)

	)

136 
	#DMA1_IT_TE3
 ((
u32
)0x00000800)

	)

137 
	#DMA1_IT_GL4
 ((
u32
)0x00001000)

	)

138 
	#DMA1_IT_TC4
 ((
u32
)0x00002000)

	)

139 
	#DMA1_IT_HT4
 ((
u32
)0x00004000)

	)

140 
	#DMA1_IT_TE4
 ((
u32
)0x00008000)

	)

141 
	#DMA1_IT_GL5
 ((
u32
)0x00010000)

	)

142 
	#DMA1_IT_TC5
 ((
u32
)0x00020000)

	)

143 
	#DMA1_IT_HT5
 ((
u32
)0x00040000)

	)

144 
	#DMA1_IT_TE5
 ((
u32
)0x00080000)

	)

145 
	#DMA1_IT_GL6
 ((
u32
)0x00100000)

	)

146 
	#DMA1_IT_TC6
 ((
u32
)0x00200000)

	)

147 
	#DMA1_IT_HT6
 ((
u32
)0x00400000)

	)

148 
	#DMA1_IT_TE6
 ((
u32
)0x00800000)

	)

149 
	#DMA1_IT_GL7
 ((
u32
)0x01000000)

	)

150 
	#DMA1_IT_TC7
 ((
u32
)0x02000000)

	)

151 
	#DMA1_IT_HT7
 ((
u32
)0x04000000)

	)

152 
	#DMA1_IT_TE7
 ((
u32
)0x08000000)

	)

154 
	#DMA2_IT_GL1
 ((
u32
)0x10000001)

	)

155 
	#DMA2_IT_TC1
 ((
u32
)0x10000002)

	)

156 
	#DMA2_IT_HT1
 ((
u32
)0x10000004)

	)

157 
	#DMA2_IT_TE1
 ((
u32
)0x10000008)

	)

158 
	#DMA2_IT_GL2
 ((
u32
)0x10000010)

	)

159 
	#DMA2_IT_TC2
 ((
u32
)0x10000020)

	)

160 
	#DMA2_IT_HT2
 ((
u32
)0x10000040)

	)

161 
	#DMA2_IT_TE2
 ((
u32
)0x10000080)

	)

162 
	#DMA2_IT_GL3
 ((
u32
)0x10000100)

	)

163 
	#DMA2_IT_TC3
 ((
u32
)0x10000200)

	)

164 
	#DMA2_IT_HT3
 ((
u32
)0x10000400)

	)

165 
	#DMA2_IT_TE3
 ((
u32
)0x10000800)

	)

166 
	#DMA2_IT_GL4
 ((
u32
)0x10001000)

	)

167 
	#DMA2_IT_TC4
 ((
u32
)0x10002000)

	)

168 
	#DMA2_IT_HT4
 ((
u32
)0x10004000)

	)

169 
	#DMA2_IT_TE4
 ((
u32
)0x10008000)

	)

170 
	#DMA2_IT_GL5
 ((
u32
)0x10010000)

	)

171 
	#DMA2_IT_TC5
 ((
u32
)0x10020000)

	)

172 
	#DMA2_IT_HT5
 ((
u32
)0x10040000)

	)

173 
	#DMA2_IT_TE5
 ((
u32
)0x10080000)

	)

175 
	#IS_DMA_CLEAR_IT
(
IT
(((((IT& 0xF0000000=0x00|| (((IT& 0xEFF00000=0x00)&& ((IT!0x00))

	)

176 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA1_IT_GL1
|| ((IT=
DMA1_IT_TC1
|| \

	)

177 ((
IT
=
DMA1_IT_HT1
|| ((IT=
DMA1_IT_TE1
) || \

178 ((
IT
=
DMA1_IT_GL2
|| ((IT=
DMA1_IT_TC2
) || \

179 ((
IT
=
DMA1_IT_HT2
|| ((IT=
DMA1_IT_TE2
) || \

180 ((
IT
=
DMA1_IT_GL3
|| ((IT=
DMA1_IT_TC3
) || \

181 ((
IT
=
DMA1_IT_HT3
|| ((IT=
DMA1_IT_TE3
) || \

182 ((
IT
=
DMA1_IT_GL4
|| ((IT=
DMA1_IT_TC4
) || \

183 ((
IT
=
DMA1_IT_HT4
|| ((IT=
DMA1_IT_TE4
) || \

184 ((
IT
=
DMA1_IT_GL5
|| ((IT=
DMA1_IT_TC5
) || \

185 ((
IT
=
DMA1_IT_HT5
|| ((IT=
DMA1_IT_TE5
) || \

186 ((
IT
=
DMA1_IT_GL6
|| ((IT=
DMA1_IT_TC6
) || \

187 ((
IT
=
DMA1_IT_HT6
|| ((IT=
DMA1_IT_TE6
) || \

188 ((
IT
=
DMA1_IT_GL7
|| ((IT=
DMA1_IT_TC7
) || \

189 ((
IT
=
DMA1_IT_HT7
|| ((IT=
DMA1_IT_TE7
) || \

190 ((
IT
=
DMA2_IT_GL1
|| ((IT=
DMA2_IT_TC1
) || \

191 ((
IT
=
DMA2_IT_HT1
|| ((IT=
DMA2_IT_TE1
) || \

192 ((
IT
=
DMA2_IT_GL2
|| ((IT=
DMA2_IT_TC2
) || \

193 ((
IT
=
DMA2_IT_HT2
|| ((IT=
DMA2_IT_TE2
) || \

194 ((
IT
=
DMA2_IT_GL3
|| ((IT=
DMA2_IT_TC3
) || \

195 ((
IT
=
DMA2_IT_HT3
|| ((IT=
DMA2_IT_TE3
) || \

196 ((
IT
=
DMA2_IT_GL4
|| ((IT=
DMA2_IT_TC4
) || \

197 ((
IT
=
DMA2_IT_HT4
|| ((IT=
DMA2_IT_TE4
) || \

198 ((
IT
=
DMA2_IT_GL5
|| ((IT=
DMA2_IT_TC5
) || \

199 ((
IT
=
DMA2_IT_HT5
|| ((IT=
DMA2_IT_TE5
))

203 
	#DMA1_FLAG_GL1
 ((
u32
)0x00000001)

	)

204 
	#DMA1_FLAG_TC1
 ((
u32
)0x00000002)

	)

205 
	#DMA1_FLAG_HT1
 ((
u32
)0x00000004)

	)

206 
	#DMA1_FLAG_TE1
 ((
u32
)0x00000008)

	)

207 
	#DMA1_FLAG_GL2
 ((
u32
)0x00000010)

	)

208 
	#DMA1_FLAG_TC2
 ((
u32
)0x00000020)

	)

209 
	#DMA1_FLAG_HT2
 ((
u32
)0x00000040)

	)

210 
	#DMA1_FLAG_TE2
 ((
u32
)0x00000080)

	)

211 
	#DMA1_FLAG_GL3
 ((
u32
)0x00000100)

	)

212 
	#DMA1_FLAG_TC3
 ((
u32
)0x00000200)

	)

213 
	#DMA1_FLAG_HT3
 ((
u32
)0x00000400)

	)

214 
	#DMA1_FLAG_TE3
 ((
u32
)0x00000800)

	)

215 
	#DMA1_FLAG_GL4
 ((
u32
)0x00001000)

	)

216 
	#DMA1_FLAG_TC4
 ((
u32
)0x00002000)

	)

217 
	#DMA1_FLAG_HT4
 ((
u32
)0x00004000)

	)

218 
	#DMA1_FLAG_TE4
 ((
u32
)0x00008000)

	)

219 
	#DMA1_FLAG_GL5
 ((
u32
)0x00010000)

	)

220 
	#DMA1_FLAG_TC5
 ((
u32
)0x00020000)

	)

221 
	#DMA1_FLAG_HT5
 ((
u32
)0x00040000)

	)

222 
	#DMA1_FLAG_TE5
 ((
u32
)0x00080000)

	)

223 
	#DMA1_FLAG_GL6
 ((
u32
)0x00100000)

	)

224 
	#DMA1_FLAG_TC6
 ((
u32
)0x00200000)

	)

225 
	#DMA1_FLAG_HT6
 ((
u32
)0x00400000)

	)

226 
	#DMA1_FLAG_TE6
 ((
u32
)0x00800000)

	)

227 
	#DMA1_FLAG_GL7
 ((
u32
)0x01000000)

	)

228 
	#DMA1_FLAG_TC7
 ((
u32
)0x02000000)

	)

229 
	#DMA1_FLAG_HT7
 ((
u32
)0x04000000)

	)

230 
	#DMA1_FLAG_TE7
 ((
u32
)0x08000000)

	)

232 
	#DMA2_FLAG_GL1
 ((
u32
)0x10000001)

	)

233 
	#DMA2_FLAG_TC1
 ((
u32
)0x10000002)

	)

234 
	#DMA2_FLAG_HT1
 ((
u32
)0x10000004)

	)

235 
	#DMA2_FLAG_TE1
 ((
u32
)0x10000008)

	)

236 
	#DMA2_FLAG_GL2
 ((
u32
)0x10000010)

	)

237 
	#DMA2_FLAG_TC2
 ((
u32
)0x10000020)

	)

238 
	#DMA2_FLAG_HT2
 ((
u32
)0x10000040)

	)

239 
	#DMA2_FLAG_TE2
 ((
u32
)0x10000080)

	)

240 
	#DMA2_FLAG_GL3
 ((
u32
)0x10000100)

	)

241 
	#DMA2_FLAG_TC3
 ((
u32
)0x10000200)

	)

242 
	#DMA2_FLAG_HT3
 ((
u32
)0x10000400)

	)

243 
	#DMA2_FLAG_TE3
 ((
u32
)0x10000800)

	)

244 
	#DMA2_FLAG_GL4
 ((
u32
)0x10001000)

	)

245 
	#DMA2_FLAG_TC4
 ((
u32
)0x10002000)

	)

246 
	#DMA2_FLAG_HT4
 ((
u32
)0x10004000)

	)

247 
	#DMA2_FLAG_TE4
 ((
u32
)0x10008000)

	)

248 
	#DMA2_FLAG_GL5
 ((
u32
)0x10010000)

	)

249 
	#DMA2_FLAG_TC5
 ((
u32
)0x10020000)

	)

250 
	#DMA2_FLAG_HT5
 ((
u32
)0x10040000)

	)

251 
	#DMA2_FLAG_TE5
 ((
u32
)0x10080000)

	)

253 
	#IS_DMA_CLEAR_FLAG
(
FLAG
(((((FLAG& 0xF0000000=0x00|| (((FLAG& 0xEFF00000=0x00)&& ((FLAG!0x00))

	)

254 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA1_FLAG_GL1
|| ((FLAG=
DMA1_FLAG_TC1
|| \

	)

255 ((
FLAG
=
DMA1_FLAG_HT1
|| ((FLAG=
DMA1_FLAG_TE1
) || \

256 ((
FLAG
=
DMA1_FLAG_GL2
|| ((FLAG=
DMA1_FLAG_TC2
) || \

257 ((
FLAG
=
DMA1_FLAG_HT2
|| ((FLAG=
DMA1_FLAG_TE2
) || \

258 ((
FLAG
=
DMA1_FLAG_GL3
|| ((FLAG=
DMA1_FLAG_TC3
) || \

259 ((
FLAG
=
DMA1_FLAG_HT3
|| ((FLAG=
DMA1_FLAG_TE3
) || \

260 ((
FLAG
=
DMA1_FLAG_GL4
|| ((FLAG=
DMA1_FLAG_TC4
) || \

261 ((
FLAG
=
DMA1_FLAG_HT4
|| ((FLAG=
DMA1_FLAG_TE4
) || \

262 ((
FLAG
=
DMA1_FLAG_GL5
|| ((FLAG=
DMA1_FLAG_TC5
) || \

263 ((
FLAG
=
DMA1_FLAG_HT5
|| ((FLAG=
DMA1_FLAG_TE5
) || \

264 ((
FLAG
=
DMA1_FLAG_GL6
|| ((FLAG=
DMA1_FLAG_TC6
) || \

265 ((
FLAG
=
DMA1_FLAG_HT6
|| ((FLAG=
DMA1_FLAG_TE6
) || \

266 ((
FLAG
=
DMA1_FLAG_GL7
|| ((FLAG=
DMA1_FLAG_TC7
) || \

267 ((
FLAG
=
DMA1_FLAG_HT7
|| ((FLAG=
DMA1_FLAG_TE7
) || \

268 ((
FLAG
=
DMA2_FLAG_GL1
|| ((FLAG=
DMA2_FLAG_TC1
) || \

269 ((
FLAG
=
DMA2_FLAG_HT1
|| ((FLAG=
DMA2_FLAG_TE1
) || \

270 ((
FLAG
=
DMA2_FLAG_GL2
|| ((FLAG=
DMA2_FLAG_TC2
) || \

271 ((
FLAG
=
DMA2_FLAG_HT2
|| ((FLAG=
DMA2_FLAG_TE2
) || \

272 ((
FLAG
=
DMA2_FLAG_GL3
|| ((FLAG=
DMA2_FLAG_TC3
) || \

273 ((
FLAG
=
DMA2_FLAG_HT3
|| ((FLAG=
DMA2_FLAG_TE3
) || \

274 ((
FLAG
=
DMA2_FLAG_GL4
|| ((FLAG=
DMA2_FLAG_TC4
) || \

275 ((
FLAG
=
DMA2_FLAG_HT4
|| ((FLAG=
DMA2_FLAG_TE4
) || \

276 ((
FLAG
=
DMA2_FLAG_GL5
|| ((FLAG=
DMA2_FLAG_TC5
) || \

277 ((
FLAG
=
DMA2_FLAG_HT5
|| ((FLAG=
DMA2_FLAG_TE5
))

280 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

284 
DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

285 
DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
);

286 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

287 
DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
);

288 
DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
u32
 
DMA_IT
, 
FuniڮS
 
NewS
);

289 
u16
 
DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
);

290 
FgStus
 
DMA_GFgStus
(
u32
 
DMA_FLAG
);

291 
DMA_CˬFg
(
u32
 
DMA_FLAG
);

292 
ITStus
 
DMA_GITStus
(
u32
 
DMA_IT
);

293 
DMA_CˬITPdgB
(
u32
 
DMA_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_exti.h

18 #ide
__STM32F10x_EXTI_H


19 
	#__STM32F10x_EXTI_H


	)

22 
	~"m32f10x_m.h
"

28 
	mEXTI_Mode_Iru
 = 0x00,

29 
	mEXTI_Mode_Evt
 = 0x04

30 }
	tEXTIMode_TyDef
;

32 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

37 
	mEXTI_Trigg_Risg
 = 0x08,

38 
	mEXTI_Trigg_Flg
 = 0x0C,

39 
	mEXTI_Trigg_Risg_Flg
 = 0x10

40 }
	tEXTITrigg_TyDef
;

42 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
|| \

	)

43 ((
	gTRIGGER
=
EXTI_Trigg_Flg
) || \

44 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

49 
u32
 
EXTI_Le
;

50 
EXTIMode_TyDef
 
	mEXTI_Mode
;

51 
EXTITrigg_TyDef
 
	mEXTI_Trigg
;

52 
FuniڮS
 
	mEXTI_LeCmd
;

53 }
	tEXTI_InTyDef
;

57 
	#EXTI_Le0
 ((
u32
)0x00001

	)

58 
	#EXTI_Le1
 ((
u32
)0x00002

	)

59 
	#EXTI_Le2
 ((
u32
)0x00004

	)

60 
	#EXTI_Le3
 ((
u32
)0x00008

	)

61 
	#EXTI_Le4
 ((
u32
)0x00010

	)

62 
	#EXTI_Le5
 ((
u32
)0x00020

	)

63 
	#EXTI_Le6
 ((
u32
)0x00040

	)

64 
	#EXTI_Le7
 ((
u32
)0x00080

	)

65 
	#EXTI_Le8
 ((
u32
)0x00100

	)

66 
	#EXTI_Le9
 ((
u32
)0x00200

	)

67 
	#EXTI_Le10
 ((
u32
)0x00400

	)

68 
	#EXTI_Le11
 ((
u32
)0x00800

	)

69 
	#EXTI_Le12
 ((
u32
)0x01000

	)

70 
	#EXTI_Le13
 ((
u32
)0x02000

	)

71 
	#EXTI_Le14
 ((
u32
)0x04000

	)

72 
	#EXTI_Le15
 ((
u32
)0x08000

	)

73 
	#EXTI_Le16
 ((
u32
)0x10000

	)

75 
	#EXTI_Le17
 ((
u32
)0x20000

	)

77 
	#EXTI_Le18
 ((
u32
)0x40000

	)

80 
	#EXTI_Le19
 ((
u32
)0x80000

	)

83 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
u32
)0xFFF00000=0x00&& ((LINE!(
u16
)0x00))

	)

85 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
|| \

	)

86 ((
	gLINE
=
EXTI_Le2
|| ((
LINE
=
EXTI_Le3
) || \

87 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

88 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

89 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

90 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

91 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

92 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

93 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

94 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
))

98 
EXTI_DeIn
();

99 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

100 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

101 
EXTI_GeSWIru
(
u32
 
EXTI_Le
);

102 
FgStus
 
EXTI_GFgStus
(
u32
 
EXTI_Le
);

103 
EXTI_CˬFg
(
u32
 
EXTI_Le
);

104 
ITStus
 
EXTI_GITStus
(
u32
 
EXTI_Le
);

105 
EXTI_CˬITPdgB
(
u32
 
EXTI_Le
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_flash.h

18 #ide
__STM32F10x_FLASH_H


19 
	#__STM32F10x_FLASH_H


	)

22 
	~"m32f10x_m.h
"

25 #ifde
_FLASH_PROG


29 
	mFLASH_BUSY
 = 1,

30 
	mFLASH_ERROR_PG
,

31 
	mFLASH_ERROR_WRP
,

32 
	mFLASH_COMPLETE
,

33 
	mFLASH_TIMEOUT


34 }
	tFLASH_Stus
;

38 
	#FLASH_Lcy_0
 ((
u32
)0x00000000

	)

39 
	#FLASH_Lcy_1
 ((
u32
)0x00000001

	)

40 
	#FLASH_Lcy_2
 ((
u32
)0x00000002

	)

42 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
|| \

	)

43 ((
	gLATENCY
=
FLASH_Lcy_1
) || \

44 ((
LATENCY
=
FLASH_Lcy_2
))

47 
	#FLASH_HfCyeAcss_Eb
 ((
u32
)0x00000008

	)

48 
	#FLASH_HfCyeAcss_Dib
 ((
u32
)0x00000000

	)

50 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
(((STATE=
FLASH_HfCyeAcss_Eb
|| \

	)

51 ((
STATE
=
FLASH_HfCyeAcss_Dib
))

55 
	#FLASH_PtchBufr_Eb
 ((
u32
)0x00000010

	)

56 
	#FLASH_PtchBufr_Dib
 ((
u32
)0x00000000

	)

58 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
(((STATE=
FLASH_PtchBufr_Eb
|| \

	)

59 ((
STATE
=
FLASH_PtchBufr_Dib
))

61 #ifde
_FLASH_PROG


65 
	#FLASH_WRPr_Pages0to3
 ((
u32
)0x00000001

	)

66 
	#FLASH_WRPr_Pages4to7
 ((
u32
)0x00000002

	)

67 
	#FLASH_WRPr_Pages8to11
 ((
u32
)0x00000004

	)

68 
	#FLASH_WRPr_Pages12to15
 ((
u32
)0x00000008

	)

69 
	#FLASH_WRPr_Pages16to19
 ((
u32
)0x00000010

	)

70 
	#FLASH_WRPr_Pages20to23
 ((
u32
)0x00000020

	)

71 
	#FLASH_WRPr_Pages24to27
 ((
u32
)0x00000040

	)

72 
	#FLASH_WRPr_Pages28to31
 ((
u32
)0x00000080

	)

73 
	#FLASH_WRPr_Pages32to35
 ((
u32
)0x00000100

	)

74 
	#FLASH_WRPr_Pages36to39
 ((
u32
)0x00000200

	)

75 
	#FLASH_WRPr_Pages40to43
 ((
u32
)0x00000400

	)

76 
	#FLASH_WRPr_Pages44to47
 ((
u32
)0x00000800

	)

77 
	#FLASH_WRPr_Pages48to51
 ((
u32
)0x00001000

	)

78 
	#FLASH_WRPr_Pages52to55
 ((
u32
)0x00002000

	)

79 
	#FLASH_WRPr_Pages56to59
 ((
u32
)0x00004000

	)

80 
	#FLASH_WRPr_Pages60to63
 ((
u32
)0x00008000

	)

81 
	#FLASH_WRPr_Pages64to67
 ((
u32
)0x00010000

	)

82 
	#FLASH_WRPr_Pages68to71
 ((
u32
)0x00020000

	)

83 
	#FLASH_WRPr_Pages72to75
 ((
u32
)0x00040000

	)

84 
	#FLASH_WRPr_Pages76to79
 ((
u32
)0x00080000

	)

85 
	#FLASH_WRPr_Pages80to83
 ((
u32
)0x00100000

	)

86 
	#FLASH_WRPr_Pages84to87
 ((
u32
)0x00200000

	)

87 
	#FLASH_WRPr_Pages88to91
 ((
u32
)0x00400000

	)

88 
	#FLASH_WRPr_Pages92to95
 ((
u32
)0x00800000

	)

89 
	#FLASH_WRPr_Pages96to99
 ((
u32
)0x01000000

	)

90 
	#FLASH_WRPr_Pages100to103
 ((
u32
)0x02000000

	)

91 
	#FLASH_WRPr_Pages104to107
 ((
u32
)0x04000000

	)

92 
	#FLASH_WRPr_Pages108to111
 ((
u32
)0x08000000

	)

93 
	#FLASH_WRPr_Pages112to115
 ((
u32
)0x10000000

	)

94 
	#FLASH_WRPr_Pages116to119
 ((
u32
)0x20000000

	)

95 
	#FLASH_WRPr_Pages120to123
 ((
u32
)0x40000000

	)

96 
	#FLASH_WRPr_Pages124to127
 ((
u32
)0x80000000

	)

99 
	#FLASH_WRPr_Pages0to1
 ((
u32
)0x00000001

	)

100 
	#FLASH_WRPr_Pages2to3
 ((
u32
)0x00000002

	)

101 
	#FLASH_WRPr_Pages4to5
 ((
u32
)0x00000004

	)

102 
	#FLASH_WRPr_Pages6to7
 ((
u32
)0x00000008

	)

103 
	#FLASH_WRPr_Pages8to9
 ((
u32
)0x00000010

	)

104 
	#FLASH_WRPr_Pages10to11
 ((
u32
)0x00000020

	)

105 
	#FLASH_WRPr_Pages12to13
 ((
u32
)0x00000040

	)

106 
	#FLASH_WRPr_Pages14to15
 ((
u32
)0x00000080

	)

107 
	#FLASH_WRPr_Pages16to17
 ((
u32
)0x00000100

	)

108 
	#FLASH_WRPr_Pages18to19
 ((
u32
)0x00000200

	)

109 
	#FLASH_WRPr_Pages20to21
 ((
u32
)0x00000400

	)

110 
	#FLASH_WRPr_Pages22to23
 ((
u32
)0x00000800

	)

111 
	#FLASH_WRPr_Pages24to25
 ((
u32
)0x00001000

	)

112 
	#FLASH_WRPr_Pages26to27
 ((
u32
)0x00002000

	)

113 
	#FLASH_WRPr_Pages28to29
 ((
u32
)0x00004000

	)

114 
	#FLASH_WRPr_Pages30to31
 ((
u32
)0x00008000

	)

115 
	#FLASH_WRPr_Pages32to33
 ((
u32
)0x00010000

	)

116 
	#FLASH_WRPr_Pages34to35
 ((
u32
)0x00020000

	)

117 
	#FLASH_WRPr_Pages36to37
 ((
u32
)0x00040000

	)

118 
	#FLASH_WRPr_Pages38to39
 ((
u32
)0x00080000

	)

119 
	#FLASH_WRPr_Pages40to41
 ((
u32
)0x00100000

	)

120 
	#FLASH_WRPr_Pages42to43
 ((
u32
)0x00200000

	)

121 
	#FLASH_WRPr_Pages44to45
 ((
u32
)0x00400000

	)

122 
	#FLASH_WRPr_Pages46to47
 ((
u32
)0x00800000

	)

123 
	#FLASH_WRPr_Pages48to49
 ((
u32
)0x01000000

	)

124 
	#FLASH_WRPr_Pages50to51
 ((
u32
)0x02000000

	)

125 
	#FLASH_WRPr_Pages52to53
 ((
u32
)0x04000000

	)

126 
	#FLASH_WRPr_Pages54to55
 ((
u32
)0x08000000

	)

127 
	#FLASH_WRPr_Pages56to57
 ((
u32
)0x10000000

	)

128 
	#FLASH_WRPr_Pages58to59
 ((
u32
)0x20000000

	)

129 
	#FLASH_WRPr_Pages60to61
 ((
u32
)0x40000000

	)

130 
	#FLASH_WRPr_APages
 ((
u32
)0xFFFFFFFF

	)

133 
	#FLASH_WRPr_Pages62to255
 ((
u32
)0x80000000

	)

136 
	#FLASH_WRPr_Pages62to127
 ((
u32
)0x80000000

	)

138 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
(((PAGE!0x00000000))

	)

140 
	#IS_FLASH_ADDRESS
(
ADDRESS
(((ADDRESS>0x08000000&& ((ADDRESS< 0x0807FFFF))

	)

141 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
(((ADDRESS=0x1FFFF804|| ((ADDRESS=0x1FFFF806))

	)

144 
	#OB_IWDG_SW
 ((
u16
)0x0001

	)

145 
	#OB_IWDG_HW
 ((
u16
)0x0000

	)

147 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

150 
	#OB_STOP_NoRST
 ((
u16
)0x0002

	)

151 
	#OB_STOP_RST
 ((
u16
)0x0000

	)

153 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

156 
	#OB_STDBY_NoRST
 ((
u16
)0x0004

	)

157 
	#OB_STDBY_RST
 ((
u16
)0x0000

	)

159 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

162 
	#FLASH_IT_ERROR
 ((
u32
)0x00000400

	)

163 
	#FLASH_IT_EOP
 ((
u32
)0x00001000

	)

165 
	#IS_FLASH_IT
(
IT
((((IT& (
u32
)0xFFFFEBFF=0x00000000&& (((IT!0x00000000)))

	)

168 
	#FLASH_FLAG_BSY
 ((
u32
)0x00000001

	)

169 
	#FLASH_FLAG_EOP
 ((
u32
)0x00000020

	)

170 
	#FLASH_FLAG_PGERR
 ((
u32
)0x00000004

	)

171 
	#FLASH_FLAG_WRPRTERR
 ((
u32
)0x00000010

	)

172 
	#FLASH_FLAG_OPTERR
 ((
u32
)0x00000001

	)

174 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
u32
)0xFFFFFFCA=0x00000000&& ((FLAG!0x00000000))

	)

176 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_EOP
|| \

	)

177 ((
FLAG
=
FLASH_FLAG_PGERR
|| ((FLAG=
FLASH_FLAG_WRPRTERR
) || \

178 ((
FLAG
=
FLASH_FLAG_OPTERR
))

184 
FLASH_SLcy
(
u32
 
FLASH_Lcy
);

185 
FLASH_HfCyeAcssCmd
(
u32
 
FLASH_HfCyeAcss
);

186 
FLASH_PtchBufrCmd
(
u32
 
FLASH_PtchBufr
);

188 #ifde
_FLASH_PROG


189 
FLASH_Uock
();

190 
FLASH_Lock
();

191 
FLASH_Stus
 
FLASH_EPage
(
u32
 
Page_Addss
);

192 
FLASH_Stus
 
FLASH_EAPages
();

193 
FLASH_Stus
 
FLASH_EOiBys
();

194 
FLASH_Stus
 
FLASH_ProgmWd
(
u32
 
Addss
, u32 
Da
);

195 
FLASH_Stus
 
FLASH_ProgmHfWd
(
u32
 
Addss
, 
u16
 
Da
);

196 
FLASH_Stus
 
FLASH_ProgmOiByDa
(
u32
 
Addss
, 
u8
 
Da
);

197 
FLASH_Stus
 
FLASH_EbWrePrei
(
u32
 
FLASH_Pages
);

198 
FLASH_Stus
 
FLASH_RdOutPrei
(
FuniڮS
 
NewS
);

199 
FLASH_Stus
 
FLASH_UrOiByCfig
(
u16
 
OB_IWDG
, u16 
OB_STOP
, u16 
OB_STDBY
);

200 
u32
 
FLASH_GUrOiBy
();

201 
u32
 
FLASH_GWrePreiOiBy
();

202 
FgStus
 
FLASH_GRdOutPreiStus
();

203 
FgStus
 
FLASH_GPtchBufrStus
();

204 
FLASH_ITCfig
(
u16
 
FLASH_IT
, 
FuniڮS
 
NewS
);

205 
FgStus
 
FLASH_GFgStus
(
u16
 
FLASH_FLAG
);

206 
FLASH_CˬFg
(
u16
 
FLASH_FLAG
);

207 
FLASH_Stus
 
FLASH_GStus
();

208 
FLASH_Stus
 
FLASH_WaFLaOti
(
u32
 
Timeout
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_fsmc.h

18 #ide
__STM32F10x_FSMC_H


19 
	#__STM32F10x_FSMC_H


	)

22 
	~"m32f10x_m.h
"

28 
u32
 
	mFSMC_AddssSupTime
;

29 
u32
 
	mFSMC_AddssHdTime
;

30 
u32
 
	mFSMC_DaSupTime
;

31 
u32
 
	mFSMC_BusTuAroundDuti
;

32 
u32
 
	mFSMC_CLKDivisi
;

33 
u32
 
	mFSMC_DaLcy
;

34 
u32
 
	mFSMC_AcssMode
;

35 }
	tFSMC_NORSRAMTimgInTyDef
;

40 
u32
 
	mFSMC_Bk
;

41 
u32
 
	mFSMC_DaAddssMux
;

42 
u32
 
	mFSMC_MemyTy
;

43 
u32
 
	mFSMC_MemyDaWidth
;

44 
u32
 
	mFSMC_BurAcssMode
;

45 
u32
 
	mFSMC_WaSiglPެy
;

46 
u32
 
	mFSMC_WpMode
;

47 
u32
 
	mFSMC_WaSiglAive
;

48 
u32
 
	mFSMC_WreOti
;

49 
u32
 
	mFSMC_WaSigl
;

50 
u32
 
	mFSMC_ExndedMode
;

51 
u32
 
	mFSMC_WreBur
;

53 
FSMC_NORSRAMTimgInTyDef
* 
	mFSMC_RdWreTimgSu
;

55 
FSMC_NORSRAMTimgInTyDef
* 
	mFSMC_WreTimgSu
;

56 }
	tFSMC_NORSRAMInTyDef
;

61 
u32
 
	mFSMC_SupTime
;

62 
u32
 
	mFSMC_WaSupTime
;

63 
u32
 
	mFSMC_HdSupTime
;

64 
u32
 
	mFSMC_HiZSupTime
;

65 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

70 
u32
 
	mFSMC_Bk
;

71 
u32
 
	mFSMC_Wau
;

72 
u32
 
	mFSMC_MemyDaWidth
;

73 
u32
 
	mFSMC_ECC
;

74 
u32
 
	mFSMC_ECCPageSize
;

75 
u32
 
	mFSMC_AddssLowMpg
;

76 
u32
 
	mFSMC_TCLRSupTime
;

77 
u32
 
	mFSMC_TARSupTime
;

79 
FSMC_NAND_PCCARDTimgInTyDef
* 
	mFSMC_CommSTimgSu
;

81 
FSMC_NAND_PCCARDTimgInTyDef
* 
	mFSMC_AribuSTimgSu
;

82 }
	tFSMC_NANDInTyDef
;

87 
u32
 
	mFSMC_Wau
;

88 
u32
 
	mFSMC_AddssLowMpg
;

89 
u32
 
	mFSMC_TCLRSupTime
;

90 
u32
 
	mFSMC_TARSupTime
;

92 
FSMC_NAND_PCCARDTimgInTyDef
* 
	mFSMC_CommSTimgSu
;

94 
FSMC_NAND_PCCARDTimgInTyDef
* 
	mFSMC_AribuSTimgSu
;

96 
FSMC_NAND_PCCARDTimgInTyDef
* 
	mFSMC_IOSTimgSu
;

97 }
	tFSMC_PCCARDInTyDef
;

101 
	#FSMC_Bk1_NORSRAM1
 ((
u32
)0x00000000)

	)

102 
	#FSMC_Bk1_NORSRAM2
 ((
u32
)0x00000002)

	)

103 
	#FSMC_Bk1_NORSRAM3
 ((
u32
)0x00000004)

	)

104 
	#FSMC_Bk1_NORSRAM4
 ((
u32
)0x00000006)

	)

105 
	#FSMC_Bk2_NAND
 ((
u32
)0x00000010)

	)

106 
	#FSMC_Bk3_NAND
 ((
u32
)0x00000100)

	)

107 
	#FSMC_Bk4_PCCARD
 ((
u32
)0x00001000)

	)

109 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
|| \

	)

110 ((
	gBANK
=
FSMC_Bk1_NORSRAM2
) || \

111 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

112 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

115 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

116 ((
BANK
=
FSMC_Bk3_NAND
))

118 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

119 ((
BANK
=
FSMC_Bk3_NAND
) || \

120 ((
BANK
=
FSMC_Bk4_PCCARD
))

122 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

123 ((
BANK
=
FSMC_Bk3_NAND
) || \

124 ((
BANK
=
FSMC_Bk4_PCCARD
))

129 
	#FSMC_DaAddssMux_Dib
 ((
u32
)0x00000000)

	)

130 
	#FSMC_DaAddssMux_Eb
 ((
u32
)0x00000002)

	)

132 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
|| \

	)

133 ((
MUX
=
FSMC_DaAddssMux_Eb
))

136 
	#FSMC_MemyTy_SRAM
 ((
u32
)0x00000000)

	)

137 
	#FSMC_MemyTy_PSRAM
 ((
u32
)0x00000004)

	)

138 
	#FSMC_MemyTy_NOR
 ((
u32
)0x00000008)

	)

140 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
|| \

	)

141 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

142 ((
MEMORY
=
FSMC_MemyTy_NOR
))

145 
	#FSMC_MemyDaWidth_8b
 ((
u32
)0x00000000)

	)

146 
	#FSMC_MemyDaWidth_16b
 ((
u32
)0x00000010)

	)

148 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
|| \

	)

149 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

153 
	#FSMC_BurAcssMode_Dib
 ((
u32
)0x00000000)

	)

154 
	#FSMC_BurAcssMode_Eb
 ((
u32
)0x00000100)

	)

156 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
|| \

	)

157 ((
STATE
=
FSMC_BurAcssMode_Eb
))

160 
	#FSMC_WaSiglPެy_Low
 ((
u32
)0x00000000)

	)

161 
	#FSMC_WaSiglPެy_High
 ((
u32
)0x00000200)

	)

163 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
|| \

	)

164 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

167 
	#FSMC_WpMode_Dib
 ((
u32
)0x00000000)

	)

168 
	#FSMC_WpMode_Eb
 ((
u32
)0x00000400)

	)

170 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
|| \

	)

171 ((
MODE
=
FSMC_WpMode_Eb
))

174 
	#FSMC_WaSiglAive_BefeWaS
 ((
u32
)0x00000000)

	)

175 
	#FSMC_WaSiglAive_DurgWaS
 ((
u32
)0x00000800)

	)

177 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
|| \

	)

178 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

181 
	#FSMC_WreOti_Dib
 ((
u32
)0x00000000)

	)

182 
	#FSMC_WreOti_Eb
 ((
u32
)0x00001000)

	)

184 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
|| \

	)

185 ((
OPERATION
=
FSMC_WreOti_Eb
))

188 
	#FSMC_WaSigl_Dib
 ((
u32
)0x00000000)

	)

189 
	#FSMC_WaSigl_Eb
 ((
u32
)0x00002000)

	)

191 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
|| \

	)

192 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

195 
	#FSMC_ExndedMode_Dib
 ((
u32
)0x00000000)

	)

196 
	#FSMC_ExndedMode_Eb
 ((
u32
)0x00004000)

	)

198 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
|| \

	)

199 ((
MODE
=
FSMC_ExndedMode_Eb
))

202 
	#FSMC_WreBur_Dib
 ((
u32
)0x00000000)

	)

203 
	#FSMC_WreBur_Eb
 ((
u32
)0x00080000)

	)

205 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
|| \

	)

206 ((
BURST
=
FSMC_WreBur_Eb
))

209 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

212 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

215 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

218 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

221 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

224 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

227 
	#FSMC_AcssMode_A
 ((
u32
)0x00000000)

	)

228 
	#FSMC_AcssMode_B
 ((
u32
)0x10000000)

	)

229 
	#FSMC_AcssMode_C
 ((
u32
)0x20000000)

	)

230 
	#FSMC_AcssMode_D
 ((
u32
)0x30000000)

	)

232 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
|| \

	)

233 ((
MODE
=
FSMC_AcssMode_B
) || \

234 ((
MODE
=
FSMC_AcssMode_C
) || \

235 ((
MODE
=
FSMC_AcssMode_D
))

239 
	#FSMC_Wau_Dib
 ((
u32
)0x00000000)

	)

240 
	#FSMC_Wau_Eb
 ((
u32
)0x00000002)

	)

242 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
|| \

	)

243 ((
FEATURE
=
FSMC_Wau_Eb
))

246 
	#FSMC_MemyDaWidth_8b
 ((
u32
)0x00000000)

	)

247 
	#FSMC_MemyDaWidth_16b
 ((
u32
)0x00000010)

	)

249 
	#IS_FSMC_DATA_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
|| \

	)

250 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

253 
	#FSMC_ECC_Dib
 ((
u32
)0x00000000)

	)

254 
	#FSMC_ECC_Eb
 ((
u32
)0x00000040)

	)

256 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
|| \

	)

257 ((
STATE
=
FSMC_ECC_Eb
))

260 
	#FSMC_ECCPageSize_256Bys
 ((
u32
)0x00000000)

	)

261 
	#FSMC_ECCPageSize_512Bys
 ((
u32
)0x00020000)

	)

262 
	#FSMC_ECCPageSize_1024Bys
 ((
u32
)0x00040000)

	)

263 
	#FSMC_ECCPageSize_2048Bys
 ((
u32
)0x00060000)

	)

264 
	#FSMC_ECCPageSize_4096Bys
 ((
u32
)0x00080000)

	)

265 
	#FSMC_ECCPageSize_8192Bys
 ((
u32
)0x000A0000)

	)

267 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
|| \

	)

268 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

269 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

270 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

271 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

272 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

275 
	#FSMC_AddssLowMpg_De
 ((
u32
)0x00000000)

	)

276 
	#FSMC_AddssLowMpg_InDe
 ((
u32
)0x00000100)

	)

278 
	#IS_FSMC_ADDRESS_LOW_MAPPING
(
MAPPING
(((MAPPING=
FSMC_AddssLowMpg_De
|| \

	)

279 ((
MAPPING
=
FSMC_AddssLowMpg_InDe
))

281 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

284 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

287 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

290 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

293 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

296 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

299 
	#FSMC_IT_RisgEdge
 ((
u32
)0x00000008)

	)

300 
	#FSMC_IT_Lev
 ((
u32
)0x00000010)

	)

301 
	#FSMC_IT_FlgEdge
 ((
u32
)0x00000020)

	)

303 
	#IS_FSMC_IT
(
IT
((((IT& (
u32
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

305 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
|| \

	)

306 ((
IT
=
FSMC_IT_Lev
) || \

307 ((
IT
=
FSMC_IT_FlgEdge
))

310 
	#FSMC_FLAG_RisgEdge
 ((
u32
)0x00000001)

	)

311 
	#FSMC_FLAG_Lev
 ((
u32
)0x00000002)

	)

312 
	#FSMC_FLAG_FlgEdge
 ((
u32
)0x00000004)

	)

313 
	#FSMC_FLAG_FEMPT
 ((
u32
)0x00000040)

	)

315 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
|| \

	)

316 ((
FLAG
=
FSMC_FLAG_Lev
) || \

317 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

318 ((
FLAG
=
FSMC_FLAG_FEMPT
))

320 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
u32
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

323 
FSMC_NORSRAMDeIn
(
u32
 
FSMC_Bk
);

324 
FSMC_NANDDeIn
(
u32
 
FSMC_Bk
);

325 
FSMC_PCCARDDeIn
();

326 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

327 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

328 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

329 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

330 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

331 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

332 
FSMC_NORSRAMCmd
(
u32
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

333 
FSMC_NANDCmd
(
u32
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

334 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

335 
FSMC_NANDECCCmd
(
u32
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

336 
u32
 
FSMC_GECC
(u32 
FSMC_Bk
);

337 
FSMC_ITCfig
(
u32
 
FSMC_Bk
, u32 
FSMC_IT
, 
FuniڮS
 
NewS
);

338 
FgStus
 
FSMC_GFgStus
(
u32
 
FSMC_Bk
, u32 
FSMC_FLAG
);

339 
FSMC_CˬFg
(
u32
 
FSMC_Bk
, u32 
FSMC_FLAG
);

340 
ITStus
 
FSMC_GITStus
(
u32
 
FSMC_Bk
, u32 
FSMC_IT
);

341 
FSMC_CˬITPdgB
(
u32
 
FSMC_Bk
, u32 
FSMC_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_gpio.h

18 #ide
__STM32F10x_GPIO_H


19 
	#__STM32F10x_GPIO_H


	)

22 
	~"m32f10x_m.h
"

25 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
GPIOA_BASE
|| \

	)

26 ((*(
	gu32
*)&(
	gPERIPH
)=
GPIOB_BASE
) || \

27 ((*(
u32
*)&(
PERIPH
)=
GPIOC_BASE
) || \

28 ((*(
u32
*)&(
PERIPH
)=
GPIOD_BASE
) || \

29 ((*(
u32
*)&(
PERIPH
)=
GPIOE_BASE
) || \

30 ((*(
u32
*)&(
PERIPH
)=
GPIOF_BASE
) || \

31 ((*(
u32
*)&(
PERIPH
)=
GPIOG_BASE
))

36 
GPIO_Sed_10MHz
 = 1,

37 
	mGPIO_Sed_2MHz
,

38 
	mGPIO_Sed_50MHz


39 }
	tGPIOSed_TyDef
;

41 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_10MHz
|| ((SPEED=
GPIO_Sed_2MHz
|| \

	)

42 ((
	gSPEED
=
GPIO_Sed_50MHz
))

46 { 
GPIO_Mode_AIN
 = 0x0,

47 
	mGPIO_Mode_IN_FLOATING
 = 0x04,

48 
	mGPIO_Mode_IPD
 = 0x28,

49 
	mGPIO_Mode_IPU
 = 0x48,

50 
	mGPIO_Mode_Out_OD
 = 0x14,

51 
	mGPIO_Mode_Out_PP
 = 0x10,

52 
	mGPIO_Mode_AF_OD
 = 0x1C,

53 
	mGPIO_Mode_AF_PP
 = 0x18

54 }
	tGPIOMode_TyDef
;

56 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_AIN
|| ((MODE=
GPIO_Mode_IN_FLOATING
|| \

	)

57 ((
	gMODE
=
GPIO_Mode_IPD
|| ((
MODE
=
GPIO_Mode_IPU
) || \

58 ((
MODE
=
GPIO_Mode_Out_OD
|| ((MODE=
GPIO_Mode_Out_PP
) || \

59 ((
MODE
=
GPIO_Mode_AF_OD
|| ((MODE=
GPIO_Mode_AF_PP
))

64 
u16
 
GPIO_P
;

65 
GPIOSed_TyDef
 
	mGPIO_Sed
;

66 
GPIOMode_TyDef
 
	mGPIO_Mode
;

67 }
	tGPIO_InTyDef
;

71 { 
	mB_RESET
 = 0,

72 
	mB_SET


73 }
	tBAi
;

74 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

78 
	#GPIO_P_0
 ((
u16
)0x0001

	)

79 
	#GPIO_P_1
 ((
u16
)0x0002

	)

80 
	#GPIO_P_2
 ((
u16
)0x0004

	)

81 
	#GPIO_P_3
 ((
u16
)0x0008

	)

82 
	#GPIO_P_4
 ((
u16
)0x0010

	)

83 
	#GPIO_P_5
 ((
u16
)0x0020

	)

84 
	#GPIO_P_6
 ((
u16
)0x0040

	)

85 
	#GPIO_P_7
 ((
u16
)0x0080

	)

86 
	#GPIO_P_8
 ((
u16
)0x0100

	)

87 
	#GPIO_P_9
 ((
u16
)0x0200

	)

88 
	#GPIO_P_10
 ((
u16
)0x0400

	)

89 
	#GPIO_P_11
 ((
u16
)0x0800

	)

90 
	#GPIO_P_12
 ((
u16
)0x1000

	)

91 
	#GPIO_P_13
 ((
u16
)0x2000

	)

92 
	#GPIO_P_14
 ((
u16
)0x4000

	)

93 
	#GPIO_P_15
 ((
u16
)0x8000

	)

94 
	#GPIO_P_A
 ((
u16
)0xFFFF

	)

96 
	#IS_GPIO_PIN
(
PIN
((((PIN& (
u16
)0x00=0x00&& ((PIN!(u16)0x00))

	)

98 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
|| \

	)

99 ((
	gPIN
=
GPIO_P_1
) || \

100 ((
PIN
=
GPIO_P_2
) || \

101 ((
PIN
=
GPIO_P_3
) || \

102 ((
PIN
=
GPIO_P_4
) || \

103 ((
PIN
=
GPIO_P_5
) || \

104 ((
PIN
=
GPIO_P_6
) || \

105 ((
PIN
=
GPIO_P_7
) || \

106 ((
PIN
=
GPIO_P_8
) || \

107 ((
PIN
=
GPIO_P_9
) || \

108 ((
PIN
=
GPIO_P_10
) || \

109 ((
PIN
=
GPIO_P_11
) || \

110 ((
PIN
=
GPIO_P_12
) || \

111 ((
PIN
=
GPIO_P_13
) || \

112 ((
PIN
=
GPIO_P_14
) || \

113 ((
PIN
=
GPIO_P_15
))

116 
	#GPIO_Rem_SPI1
 ((
u32
)0x00000001

	)

117 
	#GPIO_Rem_I2C1
 ((
u32
)0x00000002

	)

118 
	#GPIO_Rem_USART1
 ((
u32
)0x00000004

	)

119 
	#GPIO_Rem_USART2
 ((
u32
)0x00000008

	)

120 
	#GPIO_PtlRem_USART3
 ((
u32
)0x00140010

	)

121 
	#GPIO_FuRem_USART3
 ((
u32
)0x00140030

	)

122 
	#GPIO_PtlRem_TIM1
 ((
u32
)0x00160040

	)

123 
	#GPIO_FuRem_TIM1
 ((
u32
)0x001600C0

	)

124 
	#GPIO_PtlRem1_TIM2
 ((
u32
)0x00180100

	)

125 
	#GPIO_PtlRem2_TIM2
 ((
u32
)0x00180200

	)

126 
	#GPIO_FuRem_TIM2
 ((
u32
)0x00180300

	)

127 
	#GPIO_PtlRem_TIM3
 ((
u32
)0x001A0800

	)

128 
	#GPIO_FuRem_TIM3
 ((
u32
)0x001A0C00

	)

129 
	#GPIO_Rem_TIM4
 ((
u32
)0x00001000

	)

130 
	#GPIO_Rem1_CAN
 ((
u32
)0x001D4000

	)

131 
	#GPIO_Rem2_CAN
 ((
u32
)0x001D6000

	)

132 
	#GPIO_Rem_PD01
 ((
u32
)0x00008000

	)

133 
	#GPIO_Rem_TIM5CH4_LSI
 ((
u32
)0x00200001

	)

134 
	#GPIO_Rem_ADC1_ETRGINJ
 ((
u32
)0x00200002

	)

135 
	#GPIO_Rem_ADC1_ETRGREG
 ((
u32
)0x00200004

	)

136 
	#GPIO_Rem_ADC2_ETRGINJ
 ((
u32
)0x00200008

	)

137 
	#GPIO_Rem_ADC2_ETRGREG
 ((
u32
)0x00200010

	)

138 
	#GPIO_Rem_ETH
 ((
u32
)0x00200020

	)

139 
	#GPIO_Rem_CAN2
 ((
u32
)0x00200040

	)

140 
	#GPIO_Rem_SWJ_NoJTRST
 ((
u32
)0x00300100

	)

141 
	#GPIO_Rem_SWJ_JTAGDib
 ((
u32
)0x00300200

	)

142 
	#GPIO_Rem_SWJ_Dib
 ((
u32
)0x00300400

	)

143 
	#GPIO_Rem_SPI3
 ((
u32
)0x00201000

	)

144 
	#GPIO_Rem_TIM2ITR1_PTP_SOF
 ((
u32
)0x00202000

	)

146 
	#GPIO_Rem_PTP_PPS
 ((
u32
)0x00204000

	)

148 
	#IS_GPIO_REMAP
(
REMAP
(((REMAP=
GPIO_Rem_SPI1
|| ((REMAP=
GPIO_Rem_I2C1
|| \

	)

149 ((
REMAP
=
GPIO_Rem_USART1
|| ((REMAP=
GPIO_Rem_USART2
) || \

150 ((
REMAP
=
GPIO_PtlRem_USART3
|| ((REMAP=
GPIO_FuRem_USART3
) || \

151 ((
REMAP
=
GPIO_PtlRem_TIM1
|| ((REMAP=
GPIO_FuRem_TIM1
) || \

152 ((
REMAP
=
GPIO_PtlRem1_TIM2
|| ((REMAP=
GPIO_PtlRem2_TIM2
) || \

153 ((
REMAP
=
GPIO_FuRem_TIM2
|| ((REMAP=
GPIO_PtlRem_TIM3
) || \

154 ((
REMAP
=
GPIO_FuRem_TIM3
|| ((REMAP=
GPIO_Rem_TIM4
) || \

155 ((
REMAP
=
GPIO_Rem1_CAN
|| ((REMAP=
GPIO_Rem2_CAN
) || \

156 ((
REMAP
=
GPIO_Rem_PD01
|| ((REMAP=
GPIO_Rem_TIM5CH4_LSI
) || \

157 ((
REMAP
=
GPIO_Rem_ADC1_ETRGINJ
||((REMAP=
GPIO_Rem_ADC1_ETRGREG
) || \

158 ((
REMAP
=
GPIO_Rem_ADC2_ETRGINJ
||((REMAP=
GPIO_Rem_ADC2_ETRGREG
) || \

159 ((
REMAP
=
GPIO_Rem_ETH
||((REMAP=
GPIO_Rem_CAN2
) || \

160 ((
REMAP
=
GPIO_Rem_SWJ_NoJTRST
|| ((REMAP=
GPIO_Rem_SWJ_JTAGDib
) || \

161 ((
REMAP
=
GPIO_Rem_SWJ_Dib
)|| ((REMAP=
GPIO_Rem_SPI3
) || \

162 ((
REMAP
=
GPIO_Rem_TIM2ITR1_PTP_SOF
|| ((REMAP=
GPIO_Rem_PTP_PPS
))

165 
	#GPIO_PtSourGPIOA
 ((
u8
)0x00)

	)

166 
	#GPIO_PtSourGPIOB
 ((
u8
)0x01)

	)

167 
	#GPIO_PtSourGPIOC
 ((
u8
)0x02)

	)

168 
	#GPIO_PtSourGPIOD
 ((
u8
)0x03)

	)

169 
	#GPIO_PtSourGPIOE
 ((
u8
)0x04)

	)

170 
	#GPIO_PtSourGPIOF
 ((
u8
)0x05)

	)

171 
	#GPIO_PtSourGPIOG
 ((
u8
)0x06)

	)

173 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
GPIO_PtSourGPIOA
|| \

	)

174 ((
PORTSOURCE
=
GPIO_PtSourGPIOB
) || \

175 ((
PORTSOURCE
=
GPIO_PtSourGPIOC
) || \

176 ((
PORTSOURCE
=
GPIO_PtSourGPIOD
) || \

177 ((
PORTSOURCE
=
GPIO_PtSourGPIOE
))

179 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
GPIO_PtSourGPIOA
|| \

	)

180 ((
PORTSOURCE
=
GPIO_PtSourGPIOB
) || \

181 ((
PORTSOURCE
=
GPIO_PtSourGPIOC
) || \

182 ((
PORTSOURCE
=
GPIO_PtSourGPIOD
) || \

183 ((
PORTSOURCE
=
GPIO_PtSourGPIOE
) || \

184 ((
PORTSOURCE
=
GPIO_PtSourGPIOF
) || \

185 ((
PORTSOURCE
=
GPIO_PtSourGPIOG
))

188 
	#GPIO_PSour0
 ((
u8
)0x00)

	)

189 
	#GPIO_PSour1
 ((
u8
)0x01)

	)

190 
	#GPIO_PSour2
 ((
u8
)0x02)

	)

191 
	#GPIO_PSour3
 ((
u8
)0x03)

	)

192 
	#GPIO_PSour4
 ((
u8
)0x04)

	)

193 
	#GPIO_PSour5
 ((
u8
)0x05)

	)

194 
	#GPIO_PSour6
 ((
u8
)0x06)

	)

195 
	#GPIO_PSour7
 ((
u8
)0x07)

	)

196 
	#GPIO_PSour8
 ((
u8
)0x08)

	)

197 
	#GPIO_PSour9
 ((
u8
)0x09)

	)

198 
	#GPIO_PSour10
 ((
u8
)0x0A)

	)

199 
	#GPIO_PSour11
 ((
u8
)0x0B)

	)

200 
	#GPIO_PSour12
 ((
u8
)0x0C)

	)

201 
	#GPIO_PSour13
 ((
u8
)0x0D)

	)

202 
	#GPIO_PSour14
 ((
u8
)0x0E)

	)

203 
	#GPIO_PSour15
 ((
u8
)0x0F)

	)

205 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
|| \

	)

206 ((
PINSOURCE
=
GPIO_PSour1
) || \

207 ((
PINSOURCE
=
GPIO_PSour2
) || \

208 ((
PINSOURCE
=
GPIO_PSour3
) || \

209 ((
PINSOURCE
=
GPIO_PSour4
) || \

210 ((
PINSOURCE
=
GPIO_PSour5
) || \

211 ((
PINSOURCE
=
GPIO_PSour6
) || \

212 ((
PINSOURCE
=
GPIO_PSour7
) || \

213 ((
PINSOURCE
=
GPIO_PSour8
) || \

214 ((
PINSOURCE
=
GPIO_PSour9
) || \

215 ((
PINSOURCE
=
GPIO_PSour10
) || \

216 ((
PINSOURCE
=
GPIO_PSour11
) || \

217 ((
PINSOURCE
=
GPIO_PSour12
) || \

218 ((
PINSOURCE
=
GPIO_PSour13
) || \

219 ((
PINSOURCE
=
GPIO_PSour14
) || \

220 ((
PINSOURCE
=
GPIO_PSour15
))

223 
	#GPIO_ETH_MedI_MII
 ((
u32
)0x00000000)

	)

224 
	#GPIO_ETH_MedI_RMII
 ((
u32
)0x00000001)

	)

226 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
GPIO_ETH_MedI_MII
|| \

	)

227 ((
INTERFACE
=
GPIO_ETH_MedI_RMII
))

231 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

232 
GPIO_AFIODeIn
();

233 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

234 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

235 
u8
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
);

236 
u16
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

237 
u8
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
);

238 
u16
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

239 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
);

240 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
);

241 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
, 
BAi
 
BV
);

242 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
PtV
);

243 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
);

244 
GPIO_EvtOuutCfig
(
u8
 
GPIO_PtSour
, u8 
GPIO_PSour
);

245 
GPIO_EvtOuutCmd
(
FuniڮS
 
NewS
);

246 
GPIO_PRemCfig
(
u32
 
GPIO_Rem
, 
FuniڮS
 
NewS
);

247 
GPIO_EXTILeCfig
(
u8
 
GPIO_PtSour
, u8 
GPIO_PSour
);

248 
GPIO_ETH_MedICfig
(
u32
 
GPIO_ETH_MedI
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_i2c.h

18 #ide
__STM32F10x_I2C_H


19 
	#__STM32F10x_I2C_H


	)

22 
	~"m32f10x_m.h
"

28 
u16
 
	mI2C_Mode
;

29 
u16
 
	mI2C_DutyCye
;

30 
u16
 
	mI2C_OwnAddss1
;

31 
u16
 
	mI2C_Ack
;

32 
u16
 
	mI2C_AcknowdgedAddss
;

33 
u32
 
	mI2C_ClockSed
;

34 }
	tI2C_InTyDef
;

37 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
I2C1_BASE
|| \

	)

38 ((*(
	gu32
*)&(
	gPERIPH
)=
I2C2_BASE
))

41 
	#I2C_Mode_I2C
 ((
u16
)0x0000)

	)

42 
	#I2C_Mode_SMBusDevi
 ((
u16
)0x0002)

	)

43 
	#I2C_Mode_SMBusHo
 ((
u16
)0x000A)

	)

45 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
|| \

	)

46 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

47 ((
MODE
=
I2C_Mode_SMBusHo
))

49 
	#I2C_DutyCye_16_9
 ((
u16
)0x4000)

	)

50 
	#I2C_DutyCye_2
 ((
u16
)0xBFFF)

	)

52 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
|| \

	)

53 ((
CYCLE
=
I2C_DutyCye_2
))

56 
	#I2C_Ack_Eb
 ((
u16
)0x0400)

	)

57 
	#I2C_Ack_Dib
 ((
u16
)0x0000)

	)

59 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
|| \

	)

60 ((
STATE
=
I2C_Ack_Dib
))

63 
	#I2C_Dei_Tnsmr
 ((
u8
)0x00)

	)

64 
	#I2C_Dei_Reiv
 ((
u8
)0x01)

	)

66 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
|| \

	)

67 ((
DIRECTION
=
I2C_Dei_Reiv
))

70 
	#I2C_AcknowdgedAddss_7b
 ((
u16
)0x4000)

	)

71 
	#I2C_AcknowdgedAddss_10b
 ((
u16
)0xC000)

	)

73 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
|| \

	)

74 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

77 
	#I2C_Regi_CR1
 ((
u8
)0x00)

	)

78 
	#I2C_Regi_CR2
 ((
u8
)0x04)

	)

79 
	#I2C_Regi_OAR1
 ((
u8
)0x08)

	)

80 
	#I2C_Regi_OAR2
 ((
u8
)0x0C)

	)

81 
	#I2C_Regi_DR
 ((
u8
)0x10)

	)

82 
	#I2C_Regi_SR1
 ((
u8
)0x14)

	)

83 
	#I2C_Regi_SR2
 ((
u8
)0x18)

	)

84 
	#I2C_Regi_CCR
 ((
u8
)0x1C)

	)

85 
	#I2C_Regi_TRISE
 ((
u8
)0x20)

	)

87 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
|| \

	)

88 ((
REGISTER
=
I2C_Regi_CR2
) || \

89 ((
REGISTER
=
I2C_Regi_OAR1
) || \

90 ((
REGISTER
=
I2C_Regi_OAR2
) || \

91 ((
REGISTER
=
I2C_Regi_DR
) || \

92 ((
REGISTER
=
I2C_Regi_SR1
) || \

93 ((
REGISTER
=
I2C_Regi_SR2
) || \

94 ((
REGISTER
=
I2C_Regi_CCR
) || \

95 ((
REGISTER
=
I2C_Regi_TRISE
))

98 
	#I2C_SMBusA˹_Low
 ((
u16
)0x2000)

	)

99 
	#I2C_SMBusA˹_High
 ((
u16
)0xDFFF)

	)

101 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
|| \

	)

102 ((
ALERT
=
I2C_SMBusA˹_High
))

105 
	#I2C_PECPosi_Next
 ((
u16
)0x0800)

	)

106 
	#I2C_PECPosi_Cut
 ((
u16
)0xF7FF)

	)

108 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
|| \

	)

109 ((
POSITION
=
I2C_PECPosi_Cut
))

112 
	#I2C_IT_BUF
 ((
u16
)0x0400)

	)

113 
	#I2C_IT_EVT
 ((
u16
)0x0200)

	)

114 
	#I2C_IT_ERR
 ((
u16
)0x0100)

	)

116 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
u16
)0xF8FF=0x00&& ((IT!0x00))

	)

119 
	#I2C_IT_SMBALERT
 ((
u32
)0x01008000)

	)

120 
	#I2C_IT_TIMEOUT
 ((
u32
)0x01004000)

	)

121 
	#I2C_IT_PECERR
 ((
u32
)0x01001000)

	)

122 
	#I2C_IT_OVR
 ((
u32
)0x01000800)

	)

123 
	#I2C_IT_AF
 ((
u32
)0x01000400)

	)

124 
	#I2C_IT_ARLO
 ((
u32
)0x01000200)

	)

125 
	#I2C_IT_BERR
 ((
u32
)0x01000100)

	)

126 
	#I2C_IT_TXE
 ((
u32
)0x06000080)

	)

127 
	#I2C_IT_RXNE
 ((
u32
)0x06000040)

	)

128 
	#I2C_IT_STOPF
 ((
u32
)0x02000010)

	)

129 
	#I2C_IT_ADD10
 ((
u32
)0x02000008)

	)

130 
	#I2C_IT_BTF
 ((
u32
)0x02000004)

	)

131 
	#I2C_IT_ADDR
 ((
u32
)0x02000002)

	)

132 
	#I2C_IT_SB
 ((
u32
)0x02000001)

	)

134 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
u16
)0x20FF=0x00&& ((IT!(u16)0x00))

	)

136 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
|| \

	)

137 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

138 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

139 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

140 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

141 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

142 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

146 
	#I2C_FLAG_DUALF
 ((
u32
)0x00800000)

	)

147 
	#I2C_FLAG_SMBHOST
 ((
u32
)0x00400000)

	)

148 
	#I2C_FLAG_SMBDEFAULT
 ((
u32
)0x00200000)

	)

149 
	#I2C_FLAG_GENCALL
 ((
u32
)0x00100000)

	)

150 
	#I2C_FLAG_TRA
 ((
u32
)0x00040000)

	)

151 
	#I2C_FLAG_BUSY
 ((
u32
)0x00020000)

	)

152 
	#I2C_FLAG_MSL
 ((
u32
)0x00010000)

	)

154 
	#I2C_FLAG_SMBALERT
 ((
u32
)0x10008000)

	)

155 
	#I2C_FLAG_TIMEOUT
 ((
u32
)0x10004000)

	)

156 
	#I2C_FLAG_PECERR
 ((
u32
)0x10001000)

	)

157 
	#I2C_FLAG_OVR
 ((
u32
)0x10000800)

	)

158 
	#I2C_FLAG_AF
 ((
u32
)0x10000400)

	)

159 
	#I2C_FLAG_ARLO
 ((
u32
)0x10000200)

	)

160 
	#I2C_FLAG_BERR
 ((
u32
)0x10000100)

	)

161 
	#I2C_FLAG_TXE
 ((
u32
)0x10000080)

	)

162 
	#I2C_FLAG_RXNE
 ((
u32
)0x10000040)

	)

163 
	#I2C_FLAG_STOPF
 ((
u32
)0x10000010)

	)

164 
	#I2C_FLAG_ADD10
 ((
u32
)0x10000008)

	)

165 
	#I2C_FLAG_BTF
 ((
u32
)0x10000004)

	)

166 
	#I2C_FLAG_ADDR
 ((
u32
)0x10000002)

	)

167 
	#I2C_FLAG_SB
 ((
u32
)0x10000001)

	)

169 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
u16
)0x20FF=0x00&& ((FLAG!(u16)0x00))

	)

171 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
|| \

	)

172 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

173 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

174 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

175 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

176 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

177 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

178 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

179 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

180 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

181 ((
FLAG
=
I2C_FLAG_SB
))

185 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
u32
)0x00060082

	)

186 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
u32
)0x00020002

	)

187 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
u32
)0x00860080

	)

188 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
u32
)0x00820000

	)

189 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
u32
)0x00120000

	)

192 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
u32
)0x00020040

	)

195 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
u32
)0x00060084

	)

198 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
u32
)0x00000010

	)

201 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
u32
)0x00030001

	)

204 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
u32
)0x00070082

	)

205 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
u32
)0x00030002

	)

208 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
u32
)0x00030040

	)

211 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
u32
)0x00070080

	)

214 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
u32
)0x00070084

	)

217 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
u32
)0x00030008

	)

220 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
u32
)0x00000400

	)

222 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
|| \

	)

223 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

224 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

225 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

226 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

227 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

228 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

229 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

230 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

231 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

232 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

233 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

234 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

235 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

236 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

237 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

238 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

239 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

240 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

241 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

244 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

246 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

250 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

251 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

252 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

253 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

254 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

255 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

256 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

257 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

258 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

259 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
u8
 
Addss
);

260 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

261 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

262 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
u16
 
I2C_IT
, 
FuniڮS
 
NewS
);

263 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
u8
 
Da
);

264 
u8
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

265 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
u8
 
Addss
, u8 
I2C_Dei
);

266 
u16
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
u8
 
I2C_Regi
);

267 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

268 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
u16
 
I2C_SMBusA˹
);

269 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

270 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
u16
 
I2C_PECPosi
);

271 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

272 
u8
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

273 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

274 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

275 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
u16
 
I2C_DutyCye
);

276 
u32
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

277 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_EVENT
);

278 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_FLAG
);

279 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_FLAG
);

280 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_IT
);

281 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_iwdg.h

18 #ide
__STM32F10x_IWDG_H


19 
	#__STM32F10x_IWDG_H


	)

22 
	~"m32f10x_m.h
"

27 
	#IWDG_WreAcss_Eb
 ((
u16
)0x5555)

	)

28 
	#IWDG_WreAcss_Dib
 ((
u16
)0x0000)

	)

30 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
|| \

	)

31 ((
	gACCESS
=
IWDG_WreAcss_Dib
))

34 
	#IWDG_Psr_4
 ((
u8
)0x00)

	)

35 
	#IWDG_Psr_8
 ((
u8
)0x01)

	)

36 
	#IWDG_Psr_16
 ((
u8
)0x02)

	)

37 
	#IWDG_Psr_32
 ((
u8
)0x03)

	)

38 
	#IWDG_Psr_64
 ((
u8
)0x04)

	)

39 
	#IWDG_Psr_128
 ((
u8
)0x05)

	)

40 
	#IWDG_Psr_256
 ((
u8
)0x06)

	)

42 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
|| \

	)

43 ((
PRESCALER
=
IWDG_Psr_8
) || \

44 ((
PRESCALER
=
IWDG_Psr_16
) || \

45 ((
PRESCALER
=
IWDG_Psr_32
) || \

46 ((
PRESCALER
=
IWDG_Psr_64
) || \

47 ((
PRESCALER
=
IWDG_Psr_128
)|| \

48 ((
PRESCALER
=
IWDG_Psr_256
))

51 
	#IWDG_FLAG_PVU
 ((
u16
)0x0001)

	)

52 
	#IWDG_FLAG_RVU
 ((
u16
)0x0002)

	)

54 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

56 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

60 
IWDG_WreAcssCmd
(
u16
 
IWDG_WreAcss
);

61 
IWDG_SPsr
(
u8
 
IWDG_Psr
);

62 
IWDG_SRd
(
u16
 
Rd
);

63 
IWDG_RdCou
();

64 
IWDG_Eb
();

65 
FgStus
 
IWDG_GFgStus
(
u16
 
IWDG_FLAG
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_lib.h

18 #ide
__STM32F10x_LIB_H


19 
	#__STM32F10x_LIB_H


	)

22 
	~"m32f10x_m.h
"

24 #ifde
_ADC


25 
	~"m32f10x_adc.h
"

28 #ifde
_BKP


29 
	~"m32f10x_bkp.h
"

32 #ifde
_CAN


33 
	~"m32f10x_n.h
"

36 #ifde
_CRC


37 
	~"m32f10x_c.h
"

40 #ifde
_DAC


41 
	~"m32f10x_dac.h
"

44 #ifde
_DBGMCU


45 
	~"m32f10x_dbgmcu.h
"

48 #ifde
_DMA


49 
	~"m32f10x_dma.h
"

52 #ifde
_EXTI


53 
	~"m32f10x_exti.h
"

56 #ifde
_FLASH


57 
	~"m32f10x_ash.h
"

60 #ifde
_FSMC


61 
	~"m32f10x_fsmc.h
"

64 #ifde
_GPIO


65 
	~"m32f10x_gpio.h
"

68 #ifde
_I2C


69 
	~"m32f10x_i2c.h
"

72 #ifde
_IWDG


73 
	~"m32f10x_iwdg.h
"

76 #ifde
_NVIC


77 
	~"m32f10x_nvic.h
"

80 #ifde
_PWR


81 
	~"m32f10x_pwr.h
"

84 #ifde
_RCC


85 
	~"m32f10x_rcc.h
"

88 #ifde
_RTC


89 
	~"m32f10x_c.h
"

92 #ifde
_SDIO


93 
	~"m32f10x_sdio.h
"

96 #ifde
_SPI


97 
	~"m32f10x_i.h
"

100 #ifde
_SysTick


101 
	~"m32f10x_syick.h
"

104 #ifde
_TIM


105 
	~"m32f10x_tim.h
"

108 #ifde
_USART


109 
	~"m32f10x_u.h
"

112 #ifde
_WWDG


113 
	~"m32f10x_wwdg.h
"

120 
debug
();

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_map.h

18 #ide
__STM32F10x_MAP_H


19 
	#__STM32F10x_MAP_H


	)

21 #ide
EXT


22 
	#EXT
 

	)

26 
	~"m32f10x_cf.h
"

27 
	~"m32f10x_ty.h
"

28 
	~"c܋xm3_mao.h
"

38 
vu32
 
SR
;

39 
vu32
 
CR1
;

40 
vu32
 
CR2
;

41 
vu32
 
SMPR1
;

42 
vu32
 
SMPR2
;

43 
vu32
 
JOFR1
;

44 
vu32
 
JOFR2
;

45 
vu32
 
JOFR3
;

46 
vu32
 
JOFR4
;

47 
vu32
 
HTR
;

48 
vu32
 
LTR
;

49 
vu32
 
SQR1
;

50 
vu32
 
SQR2
;

51 
vu32
 
SQR3
;

52 
vu32
 
JSQR
;

53 
vu32
 
JDR1
;

54 
vu32
 
JDR2
;

55 
vu32
 
JDR3
;

56 
vu32
 
JDR4
;

57 
vu32
 
DR
;

58 } 
	tADC_TyDef
;

63 
u32
 
	mRESERVED0
;

64 
vu16
 
	mDR1
;

65 
u16
 
	mRESERVED1
;

66 
vu16
 
	mDR2
;

67 
u16
 
	mRESERVED2
;

68 
vu16
 
	mDR3
;

69 
u16
 
	mRESERVED3
;

70 
vu16
 
	mDR4
;

71 
u16
 
	mRESERVED4
;

72 
vu16
 
	mDR5
;

73 
u16
 
	mRESERVED5
;

74 
vu16
 
	mDR6
;

75 
u16
 
	mRESERVED6
;

76 
vu16
 
	mDR7
;

77 
u16
 
	mRESERVED7
;

78 
vu16
 
	mDR8
;

79 
u16
 
	mRESERVED8
;

80 
vu16
 
	mDR9
;

81 
u16
 
	mRESERVED9
;

82 
vu16
 
	mDR10
;

83 
u16
 
	mRESERVED10
;

84 
vu16
 
	mRTCCR
;

85 
u16
 
	mRESERVED11
;

86 
vu16
 
	mCR
;

87 
u16
 
	mRESERVED12
;

88 
vu16
 
	mCSR
;

89 
u16
 
	mRESERVED13
[5];

90 
vu16
 
	mDR11
;

91 
u16
 
	mRESERVED14
;

92 
vu16
 
	mDR12
;

93 
u16
 
	mRESERVED15
;

94 
vu16
 
	mDR13
;

95 
u16
 
	mRESERVED16
;

96 
vu16
 
	mDR14
;

97 
u16
 
	mRESERVED17
;

98 
vu16
 
	mDR15
;

99 
u16
 
	mRESERVED18
;

100 
vu16
 
	mDR16
;

101 
u16
 
	mRESERVED19
;

102 
vu16
 
	mDR17
;

103 
u16
 
	mRESERVED20
;

104 
vu16
 
	mDR18
;

105 
u16
 
	mRESERVED21
;

106 
vu16
 
	mDR19
;

107 
u16
 
	mRESERVED22
;

108 
vu16
 
	mDR20
;

109 
u16
 
	mRESERVED23
;

110 
vu16
 
	mDR21
;

111 
u16
 
	mRESERVED24
;

112 
vu16
 
	mDR22
;

113 
u16
 
	mRESERVED25
;

114 
vu16
 
	mDR23
;

115 
u16
 
	mRESERVED26
;

116 
vu16
 
	mDR24
;

117 
u16
 
	mRESERVED27
;

118 
vu16
 
	mDR25
;

119 
u16
 
	mRESERVED28
;

120 
vu16
 
	mDR26
;

121 
u16
 
	mRESERVED29
;

122 
vu16
 
	mDR27
;

123 
u16
 
	mRESERVED30
;

124 
vu16
 
	mDR28
;

125 
u16
 
	mRESERVED31
;

126 
vu16
 
	mDR29
;

127 
u16
 
	mRESERVED32
;

128 
vu16
 
	mDR30
;

129 
u16
 
	mRESERVED33
;

130 
vu16
 
	mDR31
;

131 
u16
 
	mRESERVED34
;

132 
vu16
 
	mDR32
;

133 
u16
 
	mRESERVED35
;

134 
vu16
 
	mDR33
;

135 
u16
 
	mRESERVED36
;

136 
vu16
 
	mDR34
;

137 
u16
 
	mRESERVED37
;

138 
vu16
 
	mDR35
;

139 
u16
 
	mRESERVED38
;

140 
vu16
 
	mDR36
;

141 
u16
 
	mRESERVED39
;

142 
vu16
 
	mDR37
;

143 
u16
 
	mRESERVED40
;

144 
vu16
 
	mDR38
;

145 
u16
 
	mRESERVED41
;

146 
vu16
 
	mDR39
;

147 
u16
 
	mRESERVED42
;

148 
vu16
 
	mDR40
;

149 
u16
 
	mRESERVED43
;

150 
vu16
 
	mDR41
;

151 
u16
 
	mRESERVED44
;

152 
vu16
 
	mDR42
;

153 
u16
 
	mRESERVED45
;

154 } 
	tBKP_TyDef
;

159 
vu32
 
	mTIR
;

160 
vu32
 
	mTDTR
;

161 
vu32
 
	mTDLR
;

162 
vu32
 
	mTDHR
;

163 } 
	tCAN_TxMaBox_TyDef
;

167 
vu32
 
	mRIR
;

168 
vu32
 
	mRDTR
;

169 
vu32
 
	mRDLR
;

170 
vu32
 
	mRDHR
;

171 } 
	tCAN_FIFOMaBox_TyDef
;

175 
vu32
 
	mFR1
;

176 
vu32
 
	mFR2
;

177 } 
	tCAN_FrRegi_TyDef
;

181 
vu32
 
	mMCR
;

182 
vu32
 
	mMSR
;

183 
vu32
 
	mTSR
;

184 
vu32
 
	mRF0R
;

185 
vu32
 
	mRF1R
;

186 
vu32
 
	mIER
;

187 
vu32
 
	mESR
;

188 
vu32
 
	mBTR
;

189 
u32
 
	mRESERVED0
[88];

190 
CAN_TxMaBox_TyDef
 
	msTxMaBox
[3];

191 
CAN_FIFOMaBox_TyDef
 
	msFIFOMaBox
[2];

192 
u32
 
	mRESERVED1
[12];

193 
vu32
 
	mFMR
;

194 
vu32
 
	mFM1R
;

195 
u32
 
	mRESERVED2
;

196 
vu32
 
	mFS1R
;

197 
u32
 
	mRESERVED3
;

198 
vu32
 
	mFFA1R
;

199 
u32
 
	mRESERVED4
;

200 
vu32
 
	mFA1R
;

201 
u32
 
	mRESERVED5
[8];

202 
CAN_FrRegi_TyDef
 
	msFrRegi
[28];

203 } 
	tCAN_TyDef
;

208 
vu32
 
	mDR
;

209 
vu8
 
	mIDR
;

210 
u8
 
	mRESERVED0
;

211 
u16
 
	mRESERVED1
;

212 
vu32
 
	mCR
;

213 } 
	tCRC_TyDef
;

219 
vu32
 
	mCR
;

220 
vu32
 
	mSWTRIGR
;

221 
vu32
 
	mDHR12R1
;

222 
vu32
 
	mDHR12L1
;

223 
vu32
 
	mDHR8R1
;

224 
vu32
 
	mDHR12R2
;

225 
vu32
 
	mDHR12L2
;

226 
vu32
 
	mDHR8R2
;

227 
vu32
 
	mDHR12RD
;

228 
vu32
 
	mDHR12LD
;

229 
vu32
 
	mDHR8RD
;

230 
vu32
 
	mDOR1
;

231 
vu32
 
	mDOR2
;

232 } 
	tDAC_TyDef
;

237 
vu32
 
	mIDCODE
;

238 
vu32
 
	mCR
;

239 }
	tDBGMCU_TyDef
;

244 
vu32
 
	mCCR
;

245 
vu32
 
	mCNDTR
;

246 
vu32
 
	mCPAR
;

247 
vu32
 
	mCMAR
;

248 } 
	tDMA_Chl_TyDef
;

252 
vu32
 
	mISR
;

253 
vu32
 
	mIFCR
;

254 } 
	tDMA_TyDef
;

259 
vu32
 
	mIMR
;

260 
vu32
 
	mEMR
;

261 
vu32
 
	mRTSR
;

262 
vu32
 
	mFTSR
;

263 
vu32
 
	mSWIER
;

264 
vu32
 
	mPR
;

265 } 
	tEXTI_TyDef
;

270 
vu32
 
	mACR
;

271 
vu32
 
	mKEYR
;

272 
vu32
 
	mOPTKEYR
;

273 
vu32
 
	mSR
;

274 
vu32
 
	mCR
;

275 
vu32
 
	mAR
;

276 
vu32
 
	mRESERVED
;

277 
vu32
 
	mOBR
;

278 
vu32
 
	mWRPR
;

279 } 
	tFLASH_TyDef
;

283 
vu16
 
	mRDP
;

284 
vu16
 
	mUSER
;

285 
vu16
 
	mDa0
;

286 
vu16
 
	mDa1
;

287 
vu16
 
	mWRP0
;

288 
vu16
 
	mWRP1
;

289 
vu16
 
	mWRP2
;

290 
vu16
 
	mWRP3
;

291 } 
	tOB_TyDef
;

296 
vu32
 
	mBTCR
[8];

297 } 
	tFSMC_Bk1_TyDef
;

301 
vu32
 
	mBWTR
[7];

302 } 
	tFSMC_Bk1E_TyDef
;

306 
vu32
 
	mPCR2
;

307 
vu32
 
	mSR2
;

308 
vu32
 
	mPMEM2
;

309 
vu32
 
	mPATT2
;

310 
u32
 
	mRESERVED0
;

311 
vu32
 
	mECCR2
;

312 } 
	tFSMC_Bk2_TyDef
;

316 
vu32
 
	mPCR3
;

317 
vu32
 
	mSR3
;

318 
vu32
 
	mPMEM3
;

319 
vu32
 
	mPATT3
;

320 
u32
 
	mRESERVED0
;

321 
vu32
 
	mECCR3
;

322 } 
	tFSMC_Bk3_TyDef
;

326 
vu32
 
	mPCR4
;

327 
vu32
 
	mSR4
;

328 
vu32
 
	mPMEM4
;

329 
vu32
 
	mPATT4
;

330 
vu32
 
	mPIO4
;

331 } 
	tFSMC_Bk4_TyDef
;

336 
vu32
 
	mCRL
;

337 
vu32
 
	mCRH
;

338 
vu32
 
	mIDR
;

339 
vu32
 
	mODR
;

340 
vu32
 
	mBSRR
;

341 
vu32
 
	mBRR
;

342 
vu32
 
	mLCKR
;

343 } 
	tGPIO_TyDef
;

347 
vu32
 
	mEVCR
;

348 
vu32
 
	mMAPR
;

349 
vu32
 
	mEXTICR
[4];

350 } 
	tAFIO_TyDef
;

355 
vu16
 
	mCR1
;

356 
u16
 
	mRESERVED0
;

357 
vu16
 
	mCR2
;

358 
u16
 
	mRESERVED1
;

359 
vu16
 
	mOAR1
;

360 
u16
 
	mRESERVED2
;

361 
vu16
 
	mOAR2
;

362 
u16
 
	mRESERVED3
;

363 
vu16
 
	mDR
;

364 
u16
 
	mRESERVED4
;

365 
vu16
 
	mSR1
;

366 
u16
 
	mRESERVED5
;

367 
vu16
 
	mSR2
;

368 
u16
 
	mRESERVED6
;

369 
vu16
 
	mCCR
;

370 
u16
 
	mRESERVED7
;

371 
vu16
 
	mTRISE
;

372 
u16
 
	mRESERVED8
;

373 } 
	tI2C_TyDef
;

378 
vu32
 
	mKR
;

379 
vu32
 
	mPR
;

380 
vu32
 
	mRLR
;

381 
vu32
 
	mSR
;

382 } 
	tIWDG_TyDef
;

387 
vu32
 
	mISER
[3];

388 
u32
 
	mRESERVED0
[29];

389 
vu32
 
	mICER
[3];

390 
u32
 
	mRSERVED1
[29];

391 
vu32
 
	mISPR
[3];

392 
u32
 
	mRESERVED2
[29];

393 
vu32
 
	mICPR
[3];

394 
u32
 
	mRESERVED3
[29];

395 
vu32
 
	mIABR
[3];

396 
u32
 
	mRESERVED4
[61];

397 
vu32
 
	mIPR
[17];

398 } 
	tNVIC_TyDef
;

402 
vuc32
 
	mCPUID
;

403 
vu32
 
	mICSR
;

404 
vu32
 
	mVTOR
;

405 
vu32
 
	mAIRCR
;

406 
vu32
 
	mSCR
;

407 
vu32
 
	mCCR
;

408 
vu32
 
	mSHPR
[3];

409 
vu32
 
	mSHCSR
;

410 
vu32
 
	mCFSR
;

411 
vu32
 
	mHFSR
;

412 
vu32
 
	mDFSR
;

413 
vu32
 
	mMMFAR
;

414 
vu32
 
	mBFAR
;

415 
vu32
 
	mAFSR
;

416 } 
	tSCB_TyDef
;

421 
vu32
 
	mCR
;

422 
vu32
 
	mCSR
;

423 } 
	tPWR_TyDef
;

428 
vu32
 
	mCR
;

429 
vu32
 
	mCFGR
;

430 
vu32
 
	mCIR
;

431 
vu32
 
	mAPB2RSTR
;

432 
vu32
 
	mAPB1RSTR
;

433 
vu32
 
	mAHBENR
;

434 
vu32
 
	mAPB2ENR
;

435 
vu32
 
	mAPB1ENR
;

436 
vu32
 
	mBDCR
;

437 
vu32
 
	mCSR
;

438 
vu32
 
	mAHBRSTR
;

439 
vu32
 
	mCFGR2
;

440 } 
	tRCC_TyDef
;

445 
vu16
 
	mCRH
;

446 
u16
 
	mRESERVED0
;

447 
vu16
 
	mCRL
;

448 
u16
 
	mRESERVED1
;

449 
vu16
 
	mPRLH
;

450 
u16
 
	mRESERVED2
;

451 
vu16
 
	mPRLL
;

452 
u16
 
	mRESERVED3
;

453 
vu16
 
	mDIVH
;

454 
u16
 
	mRESERVED4
;

455 
vu16
 
	mDIVL
;

456 
u16
 
	mRESERVED5
;

457 
vu16
 
	mCNTH
;

458 
u16
 
	mRESERVED6
;

459 
vu16
 
	mCNTL
;

460 
u16
 
	mRESERVED7
;

461 
vu16
 
	mALRH
;

462 
u16
 
	mRESERVED8
;

463 
vu16
 
	mALRL
;

464 
u16
 
	mRESERVED9
;

465 } 
	tRTC_TyDef
;

470 
vu32
 
	mPOWER
;

471 
vu32
 
	mCLKCR
;

472 
vu32
 
	mARG
;

473 
vu32
 
	mCMD
;

474 
vuc32
 
	mRESPCMD
;

475 
vuc32
 
	mRESP1
;

476 
vuc32
 
	mRESP2
;

477 
vuc32
 
	mRESP3
;

478 
vuc32
 
	mRESP4
;

479 
vu32
 
	mDTIMER
;

480 
vu32
 
	mDLEN
;

481 
vu32
 
	mDCTRL
;

482 
vuc32
 
	mDCOUNT
;

483 
vuc32
 
	mSTA
;

484 
vu32
 
	mICR
;

485 
vu32
 
	mMASK
;

486 
u32
 
	mRESERVED0
[2];

487 
vuc32
 
	mFIFOCNT
;

488 
u32
 
	mRESERVED1
[13];

489 
vu32
 
	mFIFO
;

490 } 
	tSDIO_TyDef
;

495 
vu16
 
	mCR1
;

496 
u16
 
	mRESERVED0
;

497 
vu16
 
	mCR2
;

498 
u16
 
	mRESERVED1
;

499 
vu16
 
	mSR
;

500 
u16
 
	mRESERVED2
;

501 
vu16
 
	mDR
;

502 
u16
 
	mRESERVED3
;

503 
vu16
 
	mCRCPR
;

504 
u16
 
	mRESERVED4
;

505 
vu16
 
	mRXCRCR
;

506 
u16
 
	mRESERVED5
;

507 
vu16
 
	mTXCRCR
;

508 
u16
 
	mRESERVED6
;

509 
vu16
 
	mI2SCFGR
;

510 
u16
 
	mRESERVED7
;

511 
vu16
 
	mI2SPR
;

512 
u16
 
	mRESERVED8
;

513 } 
	tSPI_TyDef
;

518 
vu32
 
	mCTRL
;

519 
vu32
 
	mLOAD
;

520 
vu32
 
	mVAL
;

521 
vuc32
 
	mCALIB
;

522 } 
	tSysTick_TyDef
;

527 
vu16
 
	mCR1
;

528 
u16
 
	mRESERVED0
;

529 
vu16
 
	mCR2
;

530 
u16
 
	mRESERVED1
;

531 
vu16
 
	mSMCR
;

532 
u16
 
	mRESERVED2
;

533 
vu16
 
	mDIER
;

534 
u16
 
	mRESERVED3
;

535 
vu16
 
	mSR
;

536 
u16
 
	mRESERVED4
;

537 
vu16
 
	mEGR
;

538 
u16
 
	mRESERVED5
;

539 
vu16
 
	mCCMR1
;

540 
u16
 
	mRESERVED6
;

541 
vu16
 
	mCCMR2
;

542 
u16
 
	mRESERVED7
;

543 
vu16
 
	mCCER
;

544 
u16
 
	mRESERVED8
;

545 
vu16
 
	mCNT
;

546 
u16
 
	mRESERVED9
;

547 
vu16
 
	mPSC
;

548 
u16
 
	mRESERVED10
;

549 
vu16
 
	mARR
;

550 
u16
 
	mRESERVED11
;

551 
vu16
 
	mRCR
;

552 
u16
 
	mRESERVED12
;

553 
vu16
 
	mCCR1
;

554 
u16
 
	mRESERVED13
;

555 
vu16
 
	mCCR2
;

556 
u16
 
	mRESERVED14
;

557 
vu16
 
	mCCR3
;

558 
u16
 
	mRESERVED15
;

559 
vu16
 
	mCCR4
;

560 
u16
 
	mRESERVED16
;

561 
vu16
 
	mBDTR
;

562 
u16
 
	mRESERVED17
;

563 
vu16
 
	mDCR
;

564 
u16
 
	mRESERVED18
;

565 
vu16
 
	mDMAR
;

566 
u16
 
	mRESERVED19
;

567 } 
	tTIM_TyDef
;

572 
vu16
 
	mSR
;

573 
u16
 
	mRESERVED0
;

574 
vu16
 
	mDR
;

575 
u16
 
	mRESERVED1
;

576 
vu16
 
	mBRR
;

577 
u16
 
	mRESERVED2
;

578 
vu16
 
	mCR1
;

579 
u16
 
	mRESERVED3
;

580 
vu16
 
	mCR2
;

581 
u16
 
	mRESERVED4
;

582 
vu16
 
	mCR3
;

583 
u16
 
	mRESERVED5
;

584 
vu16
 
	mGTPR
;

585 
u16
 
	mRESERVED6
;

586 } 
	tUSART_TyDef
;

591 
vu32
 
	mCR
;

592 
vu32
 
	mCFR
;

593 
vu32
 
	mSR
;

594 } 
	tWWDG_TyDef
;

600 
	#PERIPH_BB_BASE
 ((
u32
)0x42000000)

	)

601 
	#SRAM_BB_BASE
 ((
u32
)0x22000000)

	)

604 
	#SRAM_BASE
 ((
u32
)0x20000000)

	)

605 
	#PERIPH_BASE
 ((
u32
)0x40000000)

	)

608 
	#FSMC_R_BASE
 ((
u32
)0xA0000000)

	)

611 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

612 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

613 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

615 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

616 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

617 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

618 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

619 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

620 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

621 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

622 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

623 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

624 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

625 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

626 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

627 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

628 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

629 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

630 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

631 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

632 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

633 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

634 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

635 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

636 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

638 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

639 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

640 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

641 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

642 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

643 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

644 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

645 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

646 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

647 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

648 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

649 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

650 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

651 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

652 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

653 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

655 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

657 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

658 
	#DMA1_Chl1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

659 
	#DMA1_Chl2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

660 
	#DMA1_Chl3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

661 
	#DMA1_Chl4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

662 
	#DMA1_Chl5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

663 
	#DMA1_Chl6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

664 
	#DMA1_Chl7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

665 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

666 
	#DMA2_Chl1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

667 
	#DMA2_Chl2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

668 
	#DMA2_Chl3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

669 
	#DMA2_Chl4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

670 
	#DMA2_Chl5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

671 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

672 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

675 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000)

	)

677 
	#OB_BASE
 ((
u32
)0x1FFFF800)

	)

680 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

681 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

682 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

683 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

684 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

687 
	#DBGMCU_BASE
 ((
u32
)0xE0042000)

	)

690 
	#SCS_BASE
 ((
u32
)0xE000E000)

	)

692 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010)

	)

693 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100)

	)

694 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00)

	)

701 #ide
DEBUG


702 #ifde
_TIM2


703 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

706 #ifde
_TIM3


707 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

710 #ifde
_TIM4


711 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

714 #ifde
_TIM5


715 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

718 #ifde
_TIM6


719 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

722 #ifde
_TIM7


723 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

726 #ifde
_RTC


727 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

730 #ifde
_WWDG


731 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

734 #ifde
_IWDG


735 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

738 #ifde
_SPI2


739 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

742 #ifde
_SPI3


743 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

746 #ifde
_USART2


747 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

750 #ifde
_USART3


751 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

754 #ifde
_UART4


755 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

758 #ifde
_UART5


759 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

762 #ifde
_I2C1


763 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

766 #ifde
_I2C2


767 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

770 #ifde
_CAN1


771 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

774 #ifde
_CAN2


775 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

778 #ifde
_BKP


779 
	#BKP
 ((
BKP_TyDef
 *
BKP_BASE
)

	)

782 #ifde
_PWR


783 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

786 #ifde
_DAC


787 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

790 #ifde
_AFIO


791 
	#AFIO
 ((
AFIO_TyDef
 *
AFIO_BASE
)

	)

794 #ifde
_EXTI


795 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

798 #ifde
_GPIOA


799 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

802 #ifde
_GPIOB


803 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

806 #ifde
_GPIOC


807 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

810 #ifde
_GPIOD


811 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

814 #ifde
_GPIOE


815 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

818 #ifde
_GPIOF


819 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

822 #ifde
_GPIOG


823 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

826 #ifde
_ADC1


827 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

830 #ifde
_ADC2


831 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

834 #ifde
_TIM1


835 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

838 #ifde
_SPI1


839 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

842 #ifde
_TIM8


843 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

846 #ifde
_USART1


847 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

850 #ifde
_ADC3


851 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

854 #ifde
_SDIO


855 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

858 #ifde
_DMA


859 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

860 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

863 #ifde
_DMA1_Chl1


864 
	#DMA1_Chl1
 ((
DMA_Chl_TyDef
 *
DMA1_Chl1_BASE
)

	)

867 #ifde
_DMA1_Chl2


868 
	#DMA1_Chl2
 ((
DMA_Chl_TyDef
 *
DMA1_Chl2_BASE
)

	)

871 #ifde
_DMA1_Chl3


872 
	#DMA1_Chl3
 ((
DMA_Chl_TyDef
 *
DMA1_Chl3_BASE
)

	)

875 #ifde
_DMA1_Chl4


876 
	#DMA1_Chl4
 ((
DMA_Chl_TyDef
 *
DMA1_Chl4_BASE
)

	)

879 #ifde
_DMA1_Chl5


880 
	#DMA1_Chl5
 ((
DMA_Chl_TyDef
 *
DMA1_Chl5_BASE
)

	)

883 #ifde
_DMA1_Chl6


884 
	#DMA1_Chl6
 ((
DMA_Chl_TyDef
 *
DMA1_Chl6_BASE
)

	)

887 #ifde
_DMA1_Chl7


888 
	#DMA1_Chl7
 ((
DMA_Chl_TyDef
 *
DMA1_Chl7_BASE
)

	)

891 #ifde
_DMA2_Chl1


892 
	#DMA2_Chl1
 ((
DMA_Chl_TyDef
 *
DMA2_Chl1_BASE
)

	)

895 #ifde
_DMA2_Chl2


896 
	#DMA2_Chl2
 ((
DMA_Chl_TyDef
 *
DMA2_Chl2_BASE
)

	)

899 #ifde
_DMA2_Chl3


900 
	#DMA2_Chl3
 ((
DMA_Chl_TyDef
 *
DMA2_Chl3_BASE
)

	)

903 #ifde
_DMA2_Chl4


904 
	#DMA2_Chl4
 ((
DMA_Chl_TyDef
 *
DMA2_Chl4_BASE
)

	)

907 #ifde
_DMA2_Chl5


908 
	#DMA2_Chl5
 ((
DMA_Chl_TyDef
 *
DMA2_Chl5_BASE
)

	)

911 #ifde
_RCC


912 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

915 #ifde
_CRC


916 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

919 #ifde
_FLASH


920 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

921 
	#OB
 ((
OB_TyDef
 *
OB_BASE
)

	)

924 #ifde
_FSMC


925 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

926 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

927 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

928 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

929 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

932 #ifde
_DBGMCU


933 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

936 #ifde
_SysTick


937 
	#SysTick
 ((
SysTick_TyDef
 *
SysTick_BASE
)

	)

940 #ifde
_NVIC


941 
	#NVIC
 ((
NVIC_TyDef
 *
NVIC_BASE
)

	)

942 
	#SCB
 ((
SCB_TyDef
 *
SCB_BASE
)

	)

947 #ifde
_TIM2


948 
EXT
 
TIM_TyDef
 *
	gTIM2
;

951 #ifde
_TIM3


952 
EXT
 
TIM_TyDef
 *
	gTIM3
;

955 #ifde
_TIM4


956 
EXT
 
TIM_TyDef
 *
	gTIM4
;

959 #ifde
_TIM5


960 
EXT
 
TIM_TyDef
 *
	gTIM5
;

963 #ifde
_TIM6


964 
EXT
 
TIM_TyDef
 *
	gTIM6
;

967 #ifde
_TIM7


968 
EXT
 
TIM_TyDef
 *
	gTIM7
;

971 #ifde
_RTC


972 
EXT
 
RTC_TyDef
 *
	gRTC
;

975 #ifde
_WWDG


976 
EXT
 
WWDG_TyDef
 *
	gWWDG
;

979 #ifde
_IWDG


980 
EXT
 
IWDG_TyDef
 *
	gIWDG
;

983 #ifde
_SPI2


984 
EXT
 
SPI_TyDef
 *
	gSPI2
;

987 #ifde
_SPI3


988 
EXT
 
SPI_TyDef
 *
	gSPI3
;

991 #ifde
_USART2


992 
EXT
 
USART_TyDef
 *
	gUSART2
;

995 #ifde
_USART3


996 
EXT
 
USART_TyDef
 *
	gUSART3
;

999 #ifde
_UART4


1000 
EXT
 
USART_TyDef
 *
	gUART4
;

1003 #ifde
_UART5


1004 
EXT
 
USART_TyDef
 *
	gUART5
;

1007 #ifde
_I2C1


1008 
EXT
 
I2C_TyDef
 *
	gI2C1
;

1011 #ifde
_I2C2


1012 
EXT
 
I2C_TyDef
 *
	gI2C2
;

1015 #ifde
_CAN1


1016 
EXT
 
CAN_TyDef
 *
	gCAN1
;

1019 #ifde
_CAN2


1020 
EXT
 
CAN_TyDef
 *
	gCAN2
;

1023 #ifde
_BKP


1024 
EXT
 
BKP_TyDef
 *
	gBKP
;

1027 #ifde
_PWR


1028 
EXT
 
PWR_TyDef
 *
	gPWR
;

1031 #ifde
_DAC


1032 
EXT
 
DAC_TyDef
 *
	gDAC
;

1035 #ifde
_AFIO


1036 
EXT
 
AFIO_TyDef
 *
	gAFIO
;

1039 #ifde
_EXTI


1040 
EXT
 
EXTI_TyDef
 *
	gEXTI
;

1043 #ifde
_GPIOA


1044 
EXT
 
GPIO_TyDef
 *
	gGPIOA
;

1047 #ifde
_GPIOB


1048 
EXT
 
GPIO_TyDef
 *
	gGPIOB
;

1051 #ifde
_GPIOC


1052 
EXT
 
GPIO_TyDef
 *
	gGPIOC
;

1055 #ifde
_GPIOD


1056 
EXT
 
GPIO_TyDef
 *
	gGPIOD
;

1059 #ifde
_GPIOE


1060 
EXT
 
GPIO_TyDef
 *
	gGPIOE
;

1063 #ifde
_GPIOF


1064 
EXT
 
GPIO_TyDef
 *
	gGPIOF
;

1067 #ifde
_GPIOG


1068 
EXT
 
GPIO_TyDef
 *
	gGPIOG
;

1071 #ifde
_ADC1


1072 
EXT
 
ADC_TyDef
 *
	gADC1
;

1075 #ifde
_ADC2


1076 
EXT
 
ADC_TyDef
 *
	gADC2
;

1079 #ifde
_TIM1


1080 
EXT
 
TIM_TyDef
 *
	gTIM1
;

1083 #ifde
_SPI1


1084 
EXT
 
SPI_TyDef
 *
	gSPI1
;

1087 #ifde
_TIM8


1088 
EXT
 
TIM_TyDef
 *
	gTIM8
;

1091 #ifde
_USART1


1092 
EXT
 
USART_TyDef
 *
	gUSART1
;

1095 #ifde
_ADC3


1096 
EXT
 
ADC_TyDef
 *
	gADC3
;

1099 #ifde
_SDIO


1100 
EXT
 
SDIO_TyDef
 *
	gSDIO
;

1103 #ifde
_DMA


1104 
EXT
 
DMA_TyDef
 *
	gDMA1
;

1105 
EXT
 
DMA_TyDef
 *
	gDMA2
;

1108 #ifde
_DMA1_Chl1


1109 
EXT
 
DMA_Chl_TyDef
 *
	gDMA1_Chl1
;

1112 #ifde
_DMA1_Chl2


1113 
EXT
 
DMA_Chl_TyDef
 *
	gDMA1_Chl2
;

1116 #ifde
_DMA1_Chl3


1117 
EXT
 
DMA_Chl_TyDef
 *
	gDMA1_Chl3
;

1120 #ifde
_DMA1_Chl4


1121 
EXT
 
DMA_Chl_TyDef
 *
	gDMA1_Chl4
;

1124 #ifde
_DMA1_Chl5


1125 
EXT
 
DMA_Chl_TyDef
 *
	gDMA1_Chl5
;

1128 #ifde
_DMA1_Chl6


1129 
EXT
 
DMA_Chl_TyDef
 *
	gDMA1_Chl6
;

1132 #ifde
_DMA1_Chl7


1133 
EXT
 
DMA_Chl_TyDef
 *
	gDMA1_Chl7
;

1136 #ifde
_DMA2_Chl1


1137 
EXT
 
DMA_Chl_TyDef
 *
	gDMA2_Chl1
;

1140 #ifde
_DMA2_Chl2


1141 
EXT
 
DMA_Chl_TyDef
 *
	gDMA2_Chl2
;

1144 #ifde
_DMA2_Chl3


1145 
EXT
 
DMA_Chl_TyDef
 *
	gDMA2_Chl3
;

1148 #ifde
_DMA2_Chl4


1149 
EXT
 
DMA_Chl_TyDef
 *
	gDMA2_Chl4
;

1152 #ifde
_DMA2_Chl5


1153 
EXT
 
DMA_Chl_TyDef
 *
	gDMA2_Chl5
;

1156 #ifde
_RCC


1157 
EXT
 
RCC_TyDef
 *
	gRCC
;

1160 #ifde
_CRC


1161 
EXT
 
CRC_TyDef
 *
	gCRC
;

1164 #ifde
_FLASH


1165 
EXT
 
FLASH_TyDef
 *
	gFLASH
;

1166 
EXT
 
OB_TyDef
 *
	gOB
;

1169 #ifde
_FSMC


1170 
EXT
 
FSMC_Bk1_TyDef
 *
	gFSMC_Bk1
;

1171 
EXT
 
FSMC_Bk1E_TyDef
 *
	gFSMC_Bk1E
;

1172 
EXT
 
FSMC_Bk2_TyDef
 *
	gFSMC_Bk2
;

1173 
EXT
 
FSMC_Bk3_TyDef
 *
	gFSMC_Bk3
;

1174 
EXT
 
FSMC_Bk4_TyDef
 *
	gFSMC_Bk4
;

1177 #ifde
_DBGMCU


1178 
EXT
 
DBGMCU_TyDef
 *
	gDBGMCU
;

1181 #ifde
_SysTick


1182 
EXT
 
SysTick_TyDef
 *
	gSysTick
;

1185 #ifde
_NVIC


1186 
EXT
 
NVIC_TyDef
 *
	gNVIC
;

1187 
EXT
 
SCB_TyDef
 *
	gSCB
;

1200 
	#CRC_DR_DR
 ((
u32
)0xFFFFFFFF

	)

1204 
	#CRC_IDR_IDR
 ((
u8
)0xFF

	)

1208 
	#CRC_CR_RESET
 ((
u8
)0x01

	)

1219 
	#PWR_CR_LPDS
 ((
u16
)0x0001

	)

1220 
	#PWR_CR_PDDS
 ((
u16
)0x0002

	)

1221 
	#PWR_CR_CWUF
 ((
u16
)0x0004

	)

1222 
	#PWR_CR_CSBF
 ((
u16
)0x0008

	)

1223 
	#PWR_CR_PVDE
 ((
u16
)0x0010

	)

1225 
	#PWR_CR_PLS
 ((
u16
)0x00E0

	)

1226 
	#PWR_CR_PLS_0
 ((
u16
)0x0020

	)

1227 
	#PWR_CR_PLS_1
 ((
u16
)0x0040

	)

1228 
	#PWR_CR_PLS_2
 ((
u16
)0x0080

	)

1231 
	#PWR_CR_PLS_2V2
 ((
u16
)0x0000

	)

1232 
	#PWR_CR_PLS_2V3
 ((
u16
)0x0020

	)

1233 
	#PWR_CR_PLS_2V4
 ((
u16
)0x0040

	)

1234 
	#PWR_CR_PLS_2V5
 ((
u16
)0x0060

	)

1235 
	#PWR_CR_PLS_2V6
 ((
u16
)0x0080

	)

1236 
	#PWR_CR_PLS_2V7
 ((
u16
)0x00A0

	)

1237 
	#PWR_CR_PLS_2V8
 ((
u16
)0x00C0

	)

1238 
	#PWR_CR_PLS_2V9
 ((
u16
)0x00E0

	)

1240 
	#PWR_CR_DBP
 ((
u16
)0x0100

	)

1244 
	#PWR_CSR_WUF
 ((
u16
)0x0001

	)

1245 
	#PWR_CSR_SBF
 ((
u16
)0x0002

	)

1246 
	#PWR_CSR_PVDO
 ((
u16
)0x0004

	)

1247 
	#PWR_CSR_EWUP
 ((
u16
)0x0100

	)

1258 
	#BKP_DR1_D
 ((
u16
)0xFFFF

	)

1262 
	#BKP_DR2_D
 ((
u16
)0xFFFF

	)

1266 
	#BKP_DR3_D
 ((
u16
)0xFFFF

	)

1270 
	#BKP_DR4_D
 ((
u16
)0xFFFF

	)

1274 
	#BKP_DR5_D
 ((
u16
)0xFFFF

	)

1278 
	#BKP_DR6_D
 ((
u16
)0xFFFF

	)

1282 
	#BKP_DR7_D
 ((
u16
)0xFFFF

	)

1286 
	#BKP_DR8_D
 ((
u16
)0xFFFF

	)

1290 
	#BKP_DR9_D
 ((
u16
)0xFFFF

	)

1294 
	#BKP_DR10_D
 ((
u16
)0xFFFF

	)

1298 
	#BKP_DR11_D
 ((
u16
)0xFFFF

	)

1302 
	#BKP_DR12_D
 ((
u16
)0xFFFF

	)

1306 
	#BKP_DR13_D
 ((
u16
)0xFFFF

	)

1310 
	#BKP_DR14_D
 ((
u16
)0xFFFF

	)

1314 
	#BKP_DR15_D
 ((
u16
)0xFFFF

	)

1318 
	#BKP_DR16_D
 ((
u16
)0xFFFF

	)

1322 
	#BKP_DR17_D
 ((
u16
)0xFFFF

	)

1326 
	#BKP_DR18_D
 ((
u16
)0xFFFF

	)

1330 
	#BKP_DR19_D
 ((
u16
)0xFFFF

	)

1334 
	#BKP_DR20_D
 ((
u16
)0xFFFF

	)

1338 
	#BKP_DR21_D
 ((
u16
)0xFFFF

	)

1342 
	#BKP_DR22_D
 ((
u16
)0xFFFF

	)

1346 
	#BKP_DR23_D
 ((
u16
)0xFFFF

	)

1350 
	#BKP_DR24_D
 ((
u16
)0xFFFF

	)

1354 
	#BKP_DR25_D
 ((
u16
)0xFFFF

	)

1358 
	#BKP_DR26_D
 ((
u16
)0xFFFF

	)

1362 
	#BKP_DR27_D
 ((
u16
)0xFFFF

	)

1366 
	#BKP_DR28_D
 ((
u16
)0xFFFF

	)

1370 
	#BKP_DR29_D
 ((
u16
)0xFFFF

	)

1374 
	#BKP_DR30_D
 ((
u16
)0xFFFF

	)

1378 
	#BKP_DR31_D
 ((
u16
)0xFFFF

	)

1382 
	#BKP_DR32_D
 ((
u16
)0xFFFF

	)

1386 
	#BKP_DR33_D
 ((
u16
)0xFFFF

	)

1390 
	#BKP_DR34_D
 ((
u16
)0xFFFF

	)

1394 
	#BKP_DR35_D
 ((
u16
)0xFFFF

	)

1398 
	#BKP_DR36_D
 ((
u16
)0xFFFF

	)

1402 
	#BKP_DR37_D
 ((
u16
)0xFFFF

	)

1406 
	#BKP_DR38_D
 ((
u16
)0xFFFF

	)

1410 
	#BKP_DR39_D
 ((
u16
)0xFFFF

	)

1414 
	#BKP_DR40_D
 ((
u16
)0xFFFF

	)

1418 
	#BKP_DR41_D
 ((
u16
)0xFFFF

	)

1422 
	#BKP_DR42_D
 ((
u16
)0xFFFF

	)

1426 
	#BKP_RTCCR_CAL
 ((
u16
)0x007F

	)

1427 
	#BKP_RTCCR_CCO
 ((
u16
)0x0080

	)

1428 
	#BKP_RTCCR_ASOE
 ((
u16
)0x0100

	)

1429 
	#BKP_RTCCR_ASOS
 ((
u16
)0x0200

	)

1433 
	#BKP_CR_TPE
 ((
u8
)0x01

	)

1434 
	#BKP_CR_TPAL
 ((
u8
)0x02

	)

1438 
	#BKP_CSR_CTE
 ((
u16
)0x0001

	)

1439 
	#BKP_CSR_CTI
 ((
u16
)0x0002

	)

1440 
	#BKP_CSR_TPIE
 ((
u16
)0x0004

	)

1441 
	#BKP_CSR_TEF
 ((
u16
)0x0100

	)

1442 
	#BKP_CSR_TIF
 ((
u16
)0x0200

	)

1454 
	#RCC_CR_HSION
 ((
u32
)0x00000001

	)

1455 
	#RCC_CR_HSIRDY
 ((
u32
)0x00000002

	)

1456 
	#RCC_CR_HSITRIM
 ((
u32
)0x000000F8

	)

1457 
	#RCC_CR_HSICAL
 ((
u32
)0x0000FF00

	)

1458 
	#RCC_CR_HSEON
 ((
u32
)0x00010000

	)

1459 
	#RCC_CR_HSERDY
 ((
u32
)0x00020000

	)

1460 
	#RCC_CR_HSEBYP
 ((
u32
)0x00040000

	)

1461 
	#RCC_CR_CSSON
 ((
u32
)0x00080000

	)

1462 
	#RCC_CR_PLLON
 ((
u32
)0x01000000

	)

1463 
	#RCC_CR_PLLRDY
 ((
u32
)0x02000000

	)

1467 
	#RCC_CFGR_SW
 ((
u32
)0x00000003

	)

1468 
	#RCC_CFGR_SW_0
 ((
u32
)0x00000001

	)

1469 
	#RCC_CFGR_SW_1
 ((
u32
)0x00000002

	)

1472 
	#RCC_CFGR_SW_HSI
 ((
u32
)0x00000000

	)

1473 
	#RCC_CFGR_SW_HSE
 ((
u32
)0x00000001

	)

1474 
	#RCC_CFGR_SW_PLL
 ((
u32
)0x00000002

	)

1476 
	#RCC_CFGR_SWS
 ((
u32
)0x0000000C

	)

1477 
	#RCC_CFGR_SWS_0
 ((
u32
)0x00000004

	)

1478 
	#RCC_CFGR_SWS_1
 ((
u32
)0x00000008

	)

1481 
	#RCC_CFGR_SWS_HSI
 ((
u32
)0x00000000

	)

1482 
	#RCC_CFGR_SWS_HSE
 ((
u32
)0x00000004

	)

1483 
	#RCC_CFGR_SWS_PLL
 ((
u32
)0x00000008

	)

1485 
	#RCC_CFGR_HPRE
 ((
u32
)0x000000F0

	)

1486 
	#RCC_CFGR_HPRE_0
 ((
u32
)0x00000010

	)

1487 
	#RCC_CFGR_HPRE_1
 ((
u32
)0x00000020

	)

1488 
	#RCC_CFGR_HPRE_2
 ((
u32
)0x00000040

	)

1489 
	#RCC_CFGR_HPRE_3
 ((
u32
)0x00000080

	)

1492 
	#RCC_CFGR_HPRE_DIV1
 ((
u32
)0x00000000

	)

1493 
	#RCC_CFGR_HPRE_DIV2
 ((
u32
)0x00000080

	)

1494 
	#RCC_CFGR_HPRE_DIV4
 ((
u32
)0x00000090

	)

1495 
	#RCC_CFGR_HPRE_DIV8
 ((
u32
)0x000000A0

	)

1496 
	#RCC_CFGR_HPRE_DIV16
 ((
u32
)0x000000B0

	)

1497 
	#RCC_CFGR_HPRE_DIV64
 ((
u32
)0x000000C0

	)

1498 
	#RCC_CFGR_HPRE_DIV128
 ((
u32
)0x000000D0

	)

1499 
	#RCC_CFGR_HPRE_DIV256
 ((
u32
)0x000000E0

	)

1500 
	#RCC_CFGR_HPRE_DIV512
 ((
u32
)0x000000F0

	)

1502 
	#RCC_CFGR_PPRE1
 ((
u32
)0x00000700

	)

1503 
	#RCC_CFGR_PPRE1_0
 ((
u32
)0x00000100

	)

1504 
	#RCC_CFGR_PPRE1_1
 ((
u32
)0x00000200

	)

1505 
	#RCC_CFGR_PPRE1_2
 ((
u32
)0x00000400

	)

1508 
	#RCC_CFGR_PPRE1_DIV1
 ((
u32
)0x00000000

	)

1509 
	#RCC_CFGR_PPRE1_DIV2
 ((
u32
)0x00000400

	)

1510 
	#RCC_CFGR_PPRE1_DIV4
 ((
u32
)0x00000500

	)

1511 
	#RCC_CFGR_PPRE1_DIV8
 ((
u32
)0x00000600

	)

1512 
	#RCC_CFGR_PPRE1_DIV16
 ((
u32
)0x00000700

	)

1514 
	#RCC_CFGR_PPRE2
 ((
u32
)0x00003800

	)

1515 
	#RCC_CFGR_PPRE2_0
 ((
u32
)0x00000800

	)

1516 
	#RCC_CFGR_PPRE2_1
 ((
u32
)0x00001000

	)

1517 
	#RCC_CFGR_PPRE2_2
 ((
u32
)0x00002000

	)

1520 
	#RCC_CFGR_PPRE2_DIV1
 ((
u32
)0x00000000

	)

1521 
	#RCC_CFGR_PPRE2_DIV2
 ((
u32
)0x00002000

	)

1522 
	#RCC_CFGR_PPRE2_DIV4
 ((
u32
)0x00002800

	)

1523 
	#RCC_CFGR_PPRE2_DIV8
 ((
u32
)0x00003000

	)

1524 
	#RCC_CFGR_PPRE2_DIV16
 ((
u32
)0x00003800

	)

1526 
	#RCC_CFGR_ADCPRE
 ((
u32
)0x0000C000

	)

1527 
	#RCC_CFGR_ADCPRE_0
 ((
u32
)0x00004000

	)

1528 
	#RCC_CFGR_ADCPRE_1
 ((
u32
)0x00008000

	)

1531 
	#RCC_CFGR_ADCPRE_DIV2
 ((
u32
)0x00000000

	)

1532 
	#RCC_CFGR_ADCPRE_DIV4
 ((
u32
)0x00004000

	)

1533 
	#RCC_CFGR_ADCPRE_DIV6
 ((
u32
)0x00008000

	)

1534 
	#RCC_CFGR_ADCPRE_DIV8
 ((
u32
)0x0000C000

	)

1536 
	#RCC_CFGR_PLLSRC
 ((
u32
)0x00010000

	)

1537 
	#RCC_CFGR_PLLXTPRE
 ((
u32
)0x00020000

	)

1539 
	#RCC_CFGR_PLLMULL
 ((
u32
)0x003C0000

	)

1540 
	#RCC_CFGR_PLLMULL_0
 ((
u32
)0x00040000

	)

1541 
	#RCC_CFGR_PLLMULL_1
 ((
u32
)0x00080000

	)

1542 
	#RCC_CFGR_PLLMULL_2
 ((
u32
)0x00100000

	)

1543 
	#RCC_CFGR_PLLMULL_3
 ((
u32
)0x00200000

	)

1546 
	#RCC_CFGR_PLLMULL2
 ((
u32
)0x00000000

	)

1547 
	#RCC_CFGR_PLLMULL3
 ((
u32
)0x00040000

	)

1548 
	#RCC_CFGR_PLLMULL4
 ((
u32
)0x00080000

	)

1549 
	#RCC_CFGR_PLLMULL5
 ((
u32
)0x000C0000

	)

1550 
	#RCC_CFGR_PLLMULL6
 ((
u32
)0x00100000

	)

1551 
	#RCC_CFGR_PLLMULL7
 ((
u32
)0x00140000

	)

1552 
	#RCC_CFGR_PLLMULL8
 ((
u32
)0x00180000

	)

1553 
	#RCC_CFGR_PLLMULL9
 ((
u32
)0x001C0000

	)

1554 
	#RCC_CFGR_PLLMULL10
 ((
u32
)0x00200000

	)

1555 
	#RCC_CFGR_PLLMULL11
 ((
u32
)0x00240000

	)

1556 
	#RCC_CFGR_PLLMULL12
 ((
u32
)0x00280000

	)

1557 
	#RCC_CFGR_PLLMULL13
 ((
u32
)0x002C0000

	)

1558 
	#RCC_CFGR_PLLMULL14
 ((
u32
)0x00300000

	)

1559 
	#RCC_CFGR_PLLMULL15
 ((
u32
)0x00340000

	)

1560 
	#RCC_CFGR_PLLMULL16
 ((
u32
)0x00380000

	)

1562 
	#RCC_CFGR_USBPRE
 ((
u32
)0x00400000

	)

1564 
	#RCC_CFGR_MCO
 ((
u32
)0x07000000

	)

1565 
	#RCC_CFGR_MCO_0
 ((
u32
)0x01000000

	)

1566 
	#RCC_CFGR_MCO_1
 ((
u32
)0x02000000

	)

1567 
	#RCC_CFGR_MCO_2
 ((
u32
)0x04000000

	)

1570 
	#RCC_CFGR_MCO_NOCLOCK
 ((
u32
)0x00000000

	)

1571 
	#RCC_CFGR_MCO_SYSCLK
 ((
u32
)0x04000000

	)

1572 
	#RCC_CFGR_MCO_HSI
 ((
u32
)0x05000000

	)

1573 
	#RCC_CFGR_MCO_HSE
 ((
u32
)0x06000000

	)

1574 
	#RCC_CFGR_MCO_PLL
 ((
u32
)0x07000000

	)

1578 
	#RCC_CIR_LSIRDYF
 ((
u32
)0x00000001

	)

1579 
	#RCC_CIR_LSERDYF
 ((
u32
)0x00000002

	)

1580 
	#RCC_CIR_HSIRDYF
 ((
u32
)0x00000004

	)

1581 
	#RCC_CIR_HSERDYF
 ((
u32
)0x00000008

	)

1582 
	#RCC_CIR_PLLRDYF
 ((
u32
)0x00000010

	)

1583 
	#RCC_CIR_CSSF
 ((
u32
)0x00000080

	)

1584 
	#RCC_CIR_LSIRDYIE
 ((
u32
)0x00000100

	)

1585 
	#RCC_CIR_LSERDYIE
 ((
u32
)0x00000200

	)

1586 
	#RCC_CIR_HSIRDYIE
 ((
u32
)0x00000400

	)

1587 
	#RCC_CIR_HSERDYIE
 ((
u32
)0x00000800

	)

1588 
	#RCC_CIR_PLLRDYIE
 ((
u32
)0x00001000

	)

1589 
	#RCC_CIR_LSIRDYC
 ((
u32
)0x00010000

	)

1590 
	#RCC_CIR_LSERDYC
 ((
u32
)0x00020000

	)

1591 
	#RCC_CIR_HSIRDYC
 ((
u32
)0x00040000

	)

1592 
	#RCC_CIR_HSERDYC
 ((
u32
)0x00080000

	)

1593 
	#RCC_CIR_PLLRDYC
 ((
u32
)0x00100000

	)

1594 
	#RCC_CIR_CSSC
 ((
u32
)0x00800000

	)

1598 
	#RCC_APB2RSTR_AFIORST
 ((
u16
)0x0001

	)

1599 
	#RCC_APB2RSTR_IOPARST
 ((
u16
)0x0004

	)

1600 
	#RCC_APB2RSTR_IOPBRST
 ((
u16
)0x0008

	)

1601 
	#RCC_APB2RSTR_IOPCRST
 ((
u16
)0x0010

	)

1602 
	#RCC_APB2RSTR_IOPDRST
 ((
u16
)0x0020

	)

1603 
	#RCC_APB2RSTR_IOPERST
 ((
u16
)0x0040

	)

1604 
	#RCC_APB2RSTR_IOPFRST
 ((
u16
)0x0080

	)

1605 
	#RCC_APB2RSTR_IOPGRST
 ((
u16
)0x0100

	)

1606 
	#RCC_APB2RSTR_ADC1RST
 ((
u16
)0x0200

	)

1607 
	#RCC_APB2RSTR_ADC2RST
 ((
u16
)0x0400

	)

1608 
	#RCC_APB2RSTR_TIM1RST
 ((
u16
)0x0800

	)

1609 
	#RCC_APB2RSTR_SPI1RST
 ((
u16
)0x1000

	)

1610 
	#RCC_APB2RSTR_TIM8RST
 ((
u16
)0x2000

	)

1611 
	#RCC_APB2RSTR_USART1RST
 ((
u16
)0x4000

	)

1612 
	#RCC_APB2RSTR_ADC3RST
 ((
u16
)0x8000

	)

1616 
	#RCC_APB1RSTR_TIM2RST
 ((
u32
)0x00000001

	)

1617 
	#RCC_APB1RSTR_TIM3RST
 ((
u32
)0x00000002

	)

1618 
	#RCC_APB1RSTR_TIM4RST
 ((
u32
)0x00000004

	)

1619 
	#RCC_APB1RSTR_TIM5RST
 ((
u32
)0x00000008

	)

1620 
	#RCC_APB1RSTR_TIM6RST
 ((
u32
)0x00000010

	)

1621 
	#RCC_APB1RSTR_TIM7RST
 ((
u32
)0x00000020

	)

1622 
	#RCC_APB1RSTR_WWDGRST
 ((
u32
)0x00000800

	)

1623 
	#RCC_APB1RSTR_SPI2RST
 ((
u32
)0x00004000

	)

1624 
	#RCC_APB1RSTR_SPI3RST
 ((
u32
)0x00008000

	)

1625 
	#RCC_APB1RSTR_USART2RST
 ((
u32
)0x00020000

	)

1626 
	#RCC_APB1RSTR_USART3RST
 ((
u32
)0x00040000

	)

1627 
	#RCC_APB1RSTR_UART4RST
 ((
u32
)0x00080000

	)

1628 
	#RCC_APB1RSTR_UART5RST
 ((
u32
)0x00100000

	)

1629 
	#RCC_APB1RSTR_I2C1RST
 ((
u32
)0x00200000

	)

1630 
	#RCC_APB1RSTR_I2C2RST
 ((
u32
)0x00400000

	)

1631 
	#RCC_APB1RSTR_USBRST
 ((
u32
)0x00800000

	)

1632 
	#RCC_APB1RSTR_CANRST
 ((
u32
)0x02000000

	)

1633 
	#RCC_APB1RSTR_BKPRST
 ((
u32
)0x08000000

	)

1634 
	#RCC_APB1RSTR_PWRRST
 ((
u32
)0x10000000

	)

1635 
	#RCC_APB1RSTR_DACRST
 ((
u32
)0x20000000

	)

1639 
	#RCC_AHBENR_DMA1EN
 ((
u16
)0x0001

	)

1640 
	#RCC_AHBENR_DMA2EN
 ((
u16
)0x0002

	)

1641 
	#RCC_AHBENR_SRAMEN
 ((
u16
)0x0004

	)

1642 
	#RCC_AHBENR_FLITFEN
 ((
u16
)0x0010

	)

1643 
	#RCC_AHBENR_CRCEN
 ((
u16
)0x0040

	)

1644 
	#RCC_AHBENR_FSMCEN
 ((
u16
)0x0100

	)

1645 
	#RCC_AHBENR_SDIOEN
 ((
u16
)0x0400

	)

1649 
	#RCC_APB2ENR_AFIOEN
 ((
u16
)0x0001

	)

1650 
	#RCC_APB2ENR_IOPAEN
 ((
u16
)0x0004

	)

1651 
	#RCC_APB2ENR_IOPBEN
 ((
u16
)0x0008

	)

1652 
	#RCC_APB2ENR_IOPCEN
 ((
u16
)0x0010

	)

1653 
	#RCC_APB2ENR_IOPDEN
 ((
u16
)0x0020

	)

1654 
	#RCC_APB2ENR_IOPEEN
 ((
u16
)0x0040

	)

1655 
	#RCC_APB2ENR_IOPFEN
 ((
u16
)0x0080

	)

1656 
	#RCC_APB2ENR_IOPGEN
 ((
u16
)0x0100

	)

1657 
	#RCC_APB2ENR_ADC1EN
 ((
u16
)0x0200

	)

1658 
	#RCC_APB2ENR_ADC2EN
 ((
u16
)0x0400

	)

1659 
	#RCC_APB2ENR_TIM1EN
 ((
u16
)0x0800

	)

1660 
	#RCC_APB2ENR_SPI1EN
 ((
u16
)0x1000

	)

1661 
	#RCC_APB2ENR_TIM8EN
 ((
u16
)0x2000

	)

1662 
	#RCC_APB2ENR_USART1EN
 ((
u16
)0x4000

	)

1663 
	#RCC_APB2ENR_ADC3EN
 ((
u16
)0x8000

	)

1667 
	#RCC_APB1ENR_TIM2EN
 ((
u32
)0x00000001

	)

1668 
	#RCC_APB1ENR_TIM3EN
 ((
u32
)0x00000002

	)

1669 
	#RCC_APB1ENR_TIM4EN
 ((
u32
)0x00000004

	)

1670 
	#RCC_APB1ENR_TIM5EN
 ((
u32
)0x00000008

	)

1671 
	#RCC_APB1ENR_TIM6EN
 ((
u32
)0x00000010

	)

1672 
	#RCC_APB1ENR_TIM7EN
 ((
u32
)0x00000020

	)

1673 
	#RCC_APB1ENR_WWDGEN
 ((
u32
)0x00000800

	)

1674 
	#RCC_APB1ENR_SPI2EN
 ((
u32
)0x00004000

	)

1675 
	#RCC_APB1ENR_SPI3EN
 ((
u32
)0x00008000

	)

1676 
	#RCC_APB1ENR_USART2EN
 ((
u32
)0x00020000

	)

1677 
	#RCC_APB1ENR_USART3EN
 ((
u32
)0x00040000

	)

1678 
	#RCC_APB1ENR_UART4EN
 ((
u32
)0x00080000

	)

1679 
	#RCC_APB1ENR_UART5EN
 ((
u32
)0x00100000

	)

1680 
	#RCC_APB1ENR_I2C1EN
 ((
u32
)0x00200000

	)

1681 
	#RCC_APB1ENR_I2C2EN
 ((
u32
)0x00400000

	)

1682 
	#RCC_APB1ENR_USBEN
 ((
u32
)0x00800000

	)

1683 
	#RCC_APB1ENR_CANEN
 ((
u32
)0x02000000

	)

1684 
	#RCC_APB1ENR_BKPEN
 ((
u32
)0x08000000

	)

1685 
	#RCC_APB1ENR_PWREN
 ((
u32
)0x10000000

	)

1686 
	#RCC_APB1ENR_DACEN
 ((
u32
)0x20000000

	)

1690 
	#RCC_BDCR_LSEON
 ((
u32
)0x00000001

	)

1691 
	#RCC_BDCR_LSERDY
 ((
u32
)0x00000002

	)

1692 
	#RCC_BDCR_LSEBYP
 ((
u32
)0x00000004

	)

1694 
	#RCC_BDCR_RTCSEL
 ((
u32
)0x00000300

	)

1695 
	#RCC_BDCR_RTCSEL_0
 ((
u32
)0x00000100

	)

1696 
	#RCC_BDCR_RTCSEL_1
 ((
u32
)0x00000200

	)

1698 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
u32
)0x00000000

	)

1699 
	#RCC_BDCR_RTCSEL_LSE
 ((
u32
)0x00000100

	)

1700 
	#RCC_BDCR_RTCSEL_LSI
 ((
u32
)0x00000200

	)

1701 
	#RCC_BDCR_RTCSEL_HSE
 ((
u32
)0x00000300

	)

1703 
	#RCC_BDCR_RTCEN
 ((
u32
)0x00008000

	)

1704 
	#RCC_BDCR_BDRST
 ((
u32
)0x00010000

	)

1708 
	#RCC_CSR_LSION
 ((
u32
)0x00000001

	)

1709 
	#RCC_CSR_LSIRDY
 ((
u32
)0x00000002

	)

1710 
	#RCC_CSR_RMVF
 ((
u32
)0x01000000

	)

1711 
	#RCC_CSR_PINRSTF
 ((
u32
)0x04000000

	)

1712 
	#RCC_CSR_PORRSTF
 ((
u32
)0x08000000

	)

1713 
	#RCC_CSR_SFTRSTF
 ((
u32
)0x10000000

	)

1714 
	#RCC_CSR_IWDGRSTF
 ((
u32
)0x20000000

	)

1715 
	#RCC_CSR_WWDGRSTF
 ((
u32
)0x40000000

	)

1716 
	#RCC_CSR_LPWRRSTF
 ((
u32
)0x80000000

	)

1727 
	#GPIO_CRL_MODE
 ((
u32
)0x33333333

	)

1729 
	#GPIO_CRL_MODE0
 ((
u32
)0x00000003

	)

1730 
	#GPIO_CRL_MODE0_0
 ((
u32
)0x00000001

	)

1731 
	#GPIO_CRL_MODE0_1
 ((
u32
)0x00000002

	)

1733 
	#GPIO_CRL_MODE1
 ((
u32
)0x00000030

	)

1734 
	#GPIO_CRL_MODE1_0
 ((
u32
)0x00000010

	)

1735 
	#GPIO_CRL_MODE1_1
 ((
u32
)0x00000020

	)

1737 
	#GPIO_CRL_MODE2
 ((
u32
)0x00000300

	)

1738 
	#GPIO_CRL_MODE2_0
 ((
u32
)0x00000100

	)

1739 
	#GPIO_CRL_MODE2_1
 ((
u32
)0x00000200

	)

1741 
	#GPIO_CRL_MODE3
 ((
u32
)0x00003000

	)

1742 
	#GPIO_CRL_MODE3_0
 ((
u32
)0x00001000

	)

1743 
	#GPIO_CRL_MODE3_1
 ((
u32
)0x00002000

	)

1745 
	#GPIO_CRL_MODE4
 ((
u32
)0x00030000

	)

1746 
	#GPIO_CRL_MODE4_0
 ((
u32
)0x00010000

	)

1747 
	#GPIO_CRL_MODE4_1
 ((
u32
)0x00020000

	)

1749 
	#GPIO_CRL_MODE5
 ((
u32
)0x00300000

	)

1750 
	#GPIO_CRL_MODE5_0
 ((
u32
)0x00100000

	)

1751 
	#GPIO_CRL_MODE5_1
 ((
u32
)0x00200000

	)

1753 
	#GPIO_CRL_MODE6
 ((
u32
)0x03000000

	)

1754 
	#GPIO_CRL_MODE6_0
 ((
u32
)0x01000000

	)

1755 
	#GPIO_CRL_MODE6_1
 ((
u32
)0x02000000

	)

1757 
	#GPIO_CRL_MODE7
 ((
u32
)0x30000000

	)

1758 
	#GPIO_CRL_MODE7_0
 ((
u32
)0x10000000

	)

1759 
	#GPIO_CRL_MODE7_1
 ((
u32
)0x20000000

	)

1762 
	#GPIO_CRL_CNF
 ((
u32
)0xCCCCCCCC

	)

1764 
	#GPIO_CRL_CNF0
 ((
u32
)0x0000000C

	)

1765 
	#GPIO_CRL_CNF0_0
 ((
u32
)0x00000004

	)

1766 
	#GPIO_CRL_CNF0_1
 ((
u32
)0x00000008

	)

1768 
	#GPIO_CRL_CNF1
 ((
u32
)0x000000C0

	)

1769 
	#GPIO_CRL_CNF1_0
 ((
u32
)0x00000040

	)

1770 
	#GPIO_CRL_CNF1_1
 ((
u32
)0x00000080

	)

1772 
	#GPIO_CRL_CNF2
 ((
u32
)0x00000C00

	)

1773 
	#GPIO_CRL_CNF2_0
 ((
u32
)0x00000400

	)

1774 
	#GPIO_CRL_CNF2_1
 ((
u32
)0x00000800

	)

1776 
	#GPIO_CRL_CNF3
 ((
u32
)0x0000C000

	)

1777 
	#GPIO_CRL_CNF3_0
 ((
u32
)0x00004000

	)

1778 
	#GPIO_CRL_CNF3_1
 ((
u32
)0x00008000

	)

1780 
	#GPIO_CRL_CNF4
 ((
u32
)0x000C0000

	)

1781 
	#GPIO_CRL_CNF4_0
 ((
u32
)0x00040000

	)

1782 
	#GPIO_CRL_CNF4_1
 ((
u32
)0x00080000

	)

1784 
	#GPIO_CRL_CNF5
 ((
u32
)0x00C00000

	)

1785 
	#GPIO_CRL_CNF5_0
 ((
u32
)0x00400000

	)

1786 
	#GPIO_CRL_CNF5_1
 ((
u32
)0x00800000

	)

1788 
	#GPIO_CRL_CNF6
 ((
u32
)0x0C000000

	)

1789 
	#GPIO_CRL_CNF6_0
 ((
u32
)0x04000000

	)

1790 
	#GPIO_CRL_CNF6_1
 ((
u32
)0x08000000

	)

1792 
	#GPIO_CRL_CNF7
 ((
u32
)0xC0000000

	)

1793 
	#GPIO_CRL_CNF7_0
 ((
u32
)0x40000000

	)

1794 
	#GPIO_CRL_CNF7_1
 ((
u32
)0x80000000

	)

1798 
	#GPIO_CRH_MODE
 ((
u32
)0x33333333

	)

1800 
	#GPIO_CRH_MODE8
 ((
u32
)0x00000003

	)

1801 
	#GPIO_CRH_MODE8_0
 ((
u32
)0x00000001

	)

1802 
	#GPIO_CRH_MODE8_1
 ((
u32
)0x00000002

	)

1804 
	#GPIO_CRH_MODE9
 ((
u32
)0x00000030

	)

1805 
	#GPIO_CRH_MODE9_0
 ((
u32
)0x00000010

	)

1806 
	#GPIO_CRH_MODE9_1
 ((
u32
)0x00000020

	)

1808 
	#GPIO_CRH_MODE10
 ((
u32
)0x00000300

	)

1809 
	#GPIO_CRH_MODE10_0
 ((
u32
)0x00000100

	)

1810 
	#GPIO_CRH_MODE10_1
 ((
u32
)0x00000200

	)

1812 
	#GPIO_CRH_MODE11
 ((
u32
)0x00003000

	)

1813 
	#GPIO_CRH_MODE11_0
 ((
u32
)0x00001000

	)

1814 
	#GPIO_CRH_MODE11_1
 ((
u32
)0x00002000

	)

1816 
	#GPIO_CRH_MODE12
 ((
u32
)0x00030000

	)

1817 
	#GPIO_CRH_MODE12_0
 ((
u32
)0x00010000

	)

1818 
	#GPIO_CRH_MODE12_1
 ((
u32
)0x00020000

	)

1820 
	#GPIO_CRH_MODE13
 ((
u32
)0x00300000

	)

1821 
	#GPIO_CRH_MODE13_0
 ((
u32
)0x00100000

	)

1822 
	#GPIO_CRH_MODE13_1
 ((
u32
)0x00200000

	)

1824 
	#GPIO_CRH_MODE14
 ((
u32
)0x03000000

	)

1825 
	#GPIO_CRH_MODE14_0
 ((
u32
)0x01000000

	)

1826 
	#GPIO_CRH_MODE14_1
 ((
u32
)0x02000000

	)

1828 
	#GPIO_CRH_MODE15
 ((
u32
)0x30000000

	)

1829 
	#GPIO_CRH_MODE15_0
 ((
u32
)0x10000000

	)

1830 
	#GPIO_CRH_MODE15_1
 ((
u32
)0x20000000

	)

1833 
	#GPIO_CRH_CNF
 ((
u32
)0xCCCCCCCC

	)

1835 
	#GPIO_CRH_CNF8
 ((
u32
)0x0000000C

	)

1836 
	#GPIO_CRH_CNF8_0
 ((
u32
)0x00000004

	)

1837 
	#GPIO_CRH_CNF8_1
 ((
u32
)0x00000008

	)

1839 
	#GPIO_CRH_CNF9
 ((
u32
)0x000000C0

	)

1840 
	#GPIO_CRH_CNF9_0
 ((
u32
)0x00000040

	)

1841 
	#GPIO_CRH_CNF9_1
 ((
u32
)0x00000080

	)

1843 
	#GPIO_CRH_CNF10
 ((
u32
)0x00000C00

	)

1844 
	#GPIO_CRH_CNF10_0
 ((
u32
)0x00000400

	)

1845 
	#GPIO_CRH_CNF10_1
 ((
u32
)0x00000800

	)

1847 
	#GPIO_CRH_CNF11
 ((
u32
)0x0000C000

	)

1848 
	#GPIO_CRH_CNF11_0
 ((
u32
)0x00004000

	)

1849 
	#GPIO_CRH_CNF11_1
 ((
u32
)0x00008000

	)

1851 
	#GPIO_CRH_CNF12
 ((
u32
)0x000C0000

	)

1852 
	#GPIO_CRH_CNF12_0
 ((
u32
)0x00040000

	)

1853 
	#GPIO_CRH_CNF12_1
 ((
u32
)0x00080000

	)

1855 
	#GPIO_CRH_CNF13
 ((
u32
)0x00C00000

	)

1856 
	#GPIO_CRH_CNF13_0
 ((
u32
)0x00400000

	)

1857 
	#GPIO_CRH_CNF13_1
 ((
u32
)0x00800000

	)

1859 
	#GPIO_CRH_CNF14
 ((
u32
)0x0C000000

	)

1860 
	#GPIO_CRH_CNF14_0
 ((
u32
)0x04000000

	)

1861 
	#GPIO_CRH_CNF14_1
 ((
u32
)0x08000000

	)

1863 
	#GPIO_CRH_CNF15
 ((
u32
)0xC0000000

	)

1864 
	#GPIO_CRH_CNF15_0
 ((
u32
)0x40000000

	)

1865 
	#GPIO_CRH_CNF15_1
 ((
u32
)0x80000000

	)

1869 
	#GPIO_IDR_IDR0
 ((
u16
)0x0001

	)

1870 
	#GPIO_IDR_IDR1
 ((
u16
)0x0002

	)

1871 
	#GPIO_IDR_IDR2
 ((
u16
)0x0004

	)

1872 
	#GPIO_IDR_IDR3
 ((
u16
)0x0008

	)

1873 
	#GPIO_IDR_IDR4
 ((
u16
)0x0010

	)

1874 
	#GPIO_IDR_IDR5
 ((
u16
)0x0020

	)

1875 
	#GPIO_IDR_IDR6
 ((
u16
)0x0040

	)

1876 
	#GPIO_IDR_IDR7
 ((
u16
)0x0080

	)

1877 
	#GPIO_IDR_IDR8
 ((
u16
)0x0100

	)

1878 
	#GPIO_IDR_IDR9
 ((
u16
)0x0200

	)

1879 
	#GPIO_IDR_IDR10
 ((
u16
)0x0400

	)

1880 
	#GPIO_IDR_IDR11
 ((
u16
)0x0800

	)

1881 
	#GPIO_IDR_IDR12
 ((
u16
)0x1000

	)

1882 
	#GPIO_IDR_IDR13
 ((
u16
)0x2000

	)

1883 
	#GPIO_IDR_IDR14
 ((
u16
)0x4000

	)

1884 
	#GPIO_IDR_IDR15
 ((
u16
)0x8000

	)

1888 
	#GPIO_ODR_ODR0
 ((
u16
)0x0001

	)

1889 
	#GPIO_ODR_ODR1
 ((
u16
)0x0002

	)

1890 
	#GPIO_ODR_ODR2
 ((
u16
)0x0004

	)

1891 
	#GPIO_ODR_ODR3
 ((
u16
)0x0008

	)

1892 
	#GPIO_ODR_ODR4
 ((
u16
)0x0010

	)

1893 
	#GPIO_ODR_ODR5
 ((
u16
)0x0020

	)

1894 
	#GPIO_ODR_ODR6
 ((
u16
)0x0040

	)

1895 
	#GPIO_ODR_ODR7
 ((
u16
)0x0080

	)

1896 
	#GPIO_ODR_ODR8
 ((
u16
)0x0100

	)

1897 
	#GPIO_ODR_ODR9
 ((
u16
)0x0200

	)

1898 
	#GPIO_ODR_ODR10
 ((
u16
)0x0400

	)

1899 
	#GPIO_ODR_ODR11
 ((
u16
)0x0800

	)

1900 
	#GPIO_ODR_ODR12
 ((
u16
)0x1000

	)

1901 
	#GPIO_ODR_ODR13
 ((
u16
)0x2000

	)

1902 
	#GPIO_ODR_ODR14
 ((
u16
)0x4000

	)

1903 
	#GPIO_ODR_ODR15
 ((
u16
)0x8000

	)

1907 
	#GPIO_BSRR_BS0
 ((
u32
)0x00000001

	)

1908 
	#GPIO_BSRR_BS1
 ((
u32
)0x00000002

	)

1909 
	#GPIO_BSRR_BS2
 ((
u32
)0x00000004

	)

1910 
	#GPIO_BSRR_BS3
 ((
u32
)0x00000008

	)

1911 
	#GPIO_BSRR_BS4
 ((
u32
)0x00000010

	)

1912 
	#GPIO_BSRR_BS5
 ((
u32
)0x00000020

	)

1913 
	#GPIO_BSRR_BS6
 ((
u32
)0x00000040

	)

1914 
	#GPIO_BSRR_BS7
 ((
u32
)0x00000080

	)

1915 
	#GPIO_BSRR_BS8
 ((
u32
)0x00000100

	)

1916 
	#GPIO_BSRR_BS9
 ((
u32
)0x00000200

	)

1917 
	#GPIO_BSRR_BS10
 ((
u32
)0x00000400

	)

1918 
	#GPIO_BSRR_BS11
 ((
u32
)0x00000800

	)

1919 
	#GPIO_BSRR_BS12
 ((
u32
)0x00001000

	)

1920 
	#GPIO_BSRR_BS13
 ((
u32
)0x00002000

	)

1921 
	#GPIO_BSRR_BS14
 ((
u32
)0x00004000

	)

1922 
	#GPIO_BSRR_BS15
 ((
u32
)0x00008000

	)

1924 
	#GPIO_BSRR_BR0
 ((
u32
)0x00010000

	)

1925 
	#GPIO_BSRR_BR1
 ((
u32
)0x00020000

	)

1926 
	#GPIO_BSRR_BR2
 ((
u32
)0x00040000

	)

1927 
	#GPIO_BSRR_BR3
 ((
u32
)0x00080000

	)

1928 
	#GPIO_BSRR_BR4
 ((
u32
)0x00100000

	)

1929 
	#GPIO_BSRR_BR5
 ((
u32
)0x00200000

	)

1930 
	#GPIO_BSRR_BR6
 ((
u32
)0x00400000

	)

1931 
	#GPIO_BSRR_BR7
 ((
u32
)0x00800000

	)

1932 
	#GPIO_BSRR_BR8
 ((
u32
)0x01000000

	)

1933 
	#GPIO_BSRR_BR9
 ((
u32
)0x02000000

	)

1934 
	#GPIO_BSRR_BR10
 ((
u32
)0x04000000

	)

1935 
	#GPIO_BSRR_BR11
 ((
u32
)0x08000000

	)

1936 
	#GPIO_BSRR_BR12
 ((
u32
)0x10000000

	)

1937 
	#GPIO_BSRR_BR13
 ((
u32
)0x20000000

	)

1938 
	#GPIO_BSRR_BR14
 ((
u32
)0x40000000

	)

1939 
	#GPIO_BSRR_BR15
 ((
u32
)0x80000000

	)

1943 
	#GPIO_BRR_BR0
 ((
u16
)0x0001

	)

1944 
	#GPIO_BRR_BR1
 ((
u16
)0x0002

	)

1945 
	#GPIO_BRR_BR2
 ((
u16
)0x0004

	)

1946 
	#GPIO_BRR_BR3
 ((
u16
)0x0008

	)

1947 
	#GPIO_BRR_BR4
 ((
u16
)0x0010

	)

1948 
	#GPIO_BRR_BR5
 ((
u16
)0x0020

	)

1949 
	#GPIO_BRR_BR6
 ((
u16
)0x0040

	)

1950 
	#GPIO_BRR_BR7
 ((
u16
)0x0080

	)

1951 
	#GPIO_BRR_BR8
 ((
u16
)0x0100

	)

1952 
	#GPIO_BRR_BR9
 ((
u16
)0x0200

	)

1953 
	#GPIO_BRR_BR10
 ((
u16
)0x0400

	)

1954 
	#GPIO_BRR_BR11
 ((
u16
)0x0800

	)

1955 
	#GPIO_BRR_BR12
 ((
u16
)0x1000

	)

1956 
	#GPIO_BRR_BR13
 ((
u16
)0x2000

	)

1957 
	#GPIO_BRR_BR14
 ((
u16
)0x4000

	)

1958 
	#GPIO_BRR_BR15
 ((
u16
)0x8000

	)

1962 
	#GPIO_LCKR_LCK0
 ((
u32
)0x00000001

	)

1963 
	#GPIO_LCKR_LCK1
 ((
u32
)0x00000002

	)

1964 
	#GPIO_LCKR_LCK2
 ((
u32
)0x00000004

	)

1965 
	#GPIO_LCKR_LCK3
 ((
u32
)0x00000008

	)

1966 
	#GPIO_LCKR_LCK4
 ((
u32
)0x00000010

	)

1967 
	#GPIO_LCKR_LCK5
 ((
u32
)0x00000020

	)

1968 
	#GPIO_LCKR_LCK6
 ((
u32
)0x00000040

	)

1969 
	#GPIO_LCKR_LCK7
 ((
u32
)0x00000080

	)

1970 
	#GPIO_LCKR_LCK8
 ((
u32
)0x00000100

	)

1971 
	#GPIO_LCKR_LCK9
 ((
u32
)0x00000200

	)

1972 
	#GPIO_LCKR_LCK10
 ((
u32
)0x00000400

	)

1973 
	#GPIO_LCKR_LCK11
 ((
u32
)0x00000800

	)

1974 
	#GPIO_LCKR_LCK12
 ((
u32
)0x00001000

	)

1975 
	#GPIO_LCKR_LCK13
 ((
u32
)0x00002000

	)

1976 
	#GPIO_LCKR_LCK14
 ((
u32
)0x00004000

	)

1977 
	#GPIO_LCKR_LCK15
 ((
u32
)0x00008000

	)

1978 
	#GPIO_LCKR_LCKK
 ((
u32
)0x00010000

	)

1985 
	#AFIO_EVCR_PIN
 ((
u8
)0x0F

	)

1986 
	#AFIO_EVCR_PIN_0
 ((
u8
)0x01

	)

1987 
	#AFIO_EVCR_PIN_1
 ((
u8
)0x02

	)

1988 
	#AFIO_EVCR_PIN_2
 ((
u8
)0x04

	)

1989 
	#AFIO_EVCR_PIN_3
 ((
u8
)0x08

	)

1992 
	#AFIO_EVCR_PIN_PX0
 ((
u8
)0x00

	)

1993 
	#AFIO_EVCR_PIN_PX1
 ((
u8
)0x01

	)

1994 
	#AFIO_EVCR_PIN_PX2
 ((
u8
)0x02

	)

1995 
	#AFIO_EVCR_PIN_PX3
 ((
u8
)0x03

	)

1996 
	#AFIO_EVCR_PIN_PX4
 ((
u8
)0x04

	)

1997 
	#AFIO_EVCR_PIN_PX5
 ((
u8
)0x05

	)

1998 
	#AFIO_EVCR_PIN_PX6
 ((
u8
)0x06

	)

1999 
	#AFIO_EVCR_PIN_PX7
 ((
u8
)0x07

	)

2000 
	#AFIO_EVCR_PIN_PX8
 ((
u8
)0x08

	)

2001 
	#AFIO_EVCR_PIN_PX9
 ((
u8
)0x09

	)

2002 
	#AFIO_EVCR_PIN_PX10
 ((
u8
)0x0A

	)

2003 
	#AFIO_EVCR_PIN_PX11
 ((
u8
)0x0B

	)

2004 
	#AFIO_EVCR_PIN_PX12
 ((
u8
)0x0C

	)

2005 
	#AFIO_EVCR_PIN_PX13
 ((
u8
)0x0D

	)

2006 
	#AFIO_EVCR_PIN_PX14
 ((
u8
)0x0E

	)

2007 
	#AFIO_EVCR_PIN_PX15
 ((
u8
)0x0F

	)

2009 
	#AFIO_EVCR_PORT
 ((
u8
)0x70

	)

2010 
	#AFIO_EVCR_PORT_0
 ((
u8
)0x10

	)

2011 
	#AFIO_EVCR_PORT_1
 ((
u8
)0x20

	)

2012 
	#AFIO_EVCR_PORT_2
 ((
u8
)0x40

	)

2015 
	#AFIO_EVCR_PORT_PA
 ((
u8
)0x00

	)

2016 
	#AFIO_EVCR_PORT_PB
 ((
u8
)0x10

	)

2017 
	#AFIO_EVCR_PORT_PC
 ((
u8
)0x20

	)

2018 
	#AFIO_EVCR_PORT_PD
 ((
u8
)0x30

	)

2019 
	#AFIO_EVCR_PORT_PE
 ((
u8
)0x40

	)

2021 
	#AFIO_EVCR_EVOE
 ((
u8
)0x80

	)

2025 
	#AFIO_MAPR_SPI1
 
	`_REMAP
 ((
u32
)0x00000001

	)

2026 
	#AFIO_MAPR_I2C1_REMAP
 ((
u32
)0x00000002

	)

2027 
	#AFIO_MAPR_USART1_REMAP
 ((
u32
)0x00000004

	)

2028 
	#AFIO_MAPR_USART2_REMAP
 ((
u32
)0x00000008

	)

2030 
	#AFIO_MAPR_USART3_REMAP
 ((
u32
)0x00000030

	)

2031 
	#AFIO_MAPR_USART3_REMAP_0
 ((
u32
)0x00000010

	)

2032 
	#AFIO_MAPR_USART3_REMAP_1
 ((
u32
)0x00000020

	)

2035 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
u32
)0x00000000

	)

2036 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
u32
)0x00000010

	)

2037 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
u32
)0x00000030

	)

2039 
	#AFIO_MAPR_TIM1_REMAP
 ((
u32
)0x000000C0

	)

2040 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
u32
)0x00000040

	)

2041 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
u32
)0x00000080

	)

2044 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
u32
)0x00000000

	)

2045 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
u32
)0x00000040

	)

2046 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
u32
)0x000000C0

	)

2048 
	#AFIO_MAPR_TIM2_REMAP
 ((
u32
)0x00000300

	)

2049 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
u32
)0x00000100

	)

2050 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
u32
)0x00000200

	)

2053 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
u32
)0x00000000

	)

2054 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
u32
)0x00000100

	)

2055 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
u32
)0x00000200

	)

2056 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
u32
)0x00000300

	)

2058 
	#AFIO_MAPR_TIM3_REMAP
 ((
u32
)0x00000C00

	)

2059 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
u32
)0x00000400

	)

2060 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
u32
)0x00000800

	)

2063 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
u32
)0x00000000

	)

2064 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
u32
)0x00000800

	)

2065 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
u32
)0x00000C00

	)

2067 
	#AFIO_MAPR_TIM4_REMAP
 ((
u32
)0x00001000

	)

2069 
	#AFIO_MAPR_CAN_REMAP
 ((
u32
)0x00006000

	)

2070 
	#AFIO_MAPR_CAN_REMAP_0
 ((
u32
)0x00002000

	)

2071 
	#AFIO_MAPR_CAN_REMAP_1
 ((
u32
)0x00004000

	)

2074 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
u32
)0x00000000

	)

2075 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
u32
)0x00004000

	)

2076 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
u32
)0x00006000

	)

2078 
	#AFIO_MAPR_PD01_REMAP
 ((
u32
)0x00008000

	)

2079 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
u32
)0x00010000

	)

2080 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
u32
)0x00020000

	)

2081 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
u32
)0x00040000

	)

2082 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
u32
)0x00080000

	)

2083 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
u32
)0x00100000

	)

2085 
	#AFIO_MAPR_SWJ_CFG
 ((
u32
)0x07000000

	)

2086 
	#AFIO_MAPR_SWJ_CFG_0
 ((
u32
)0x01000000

	)

2087 
	#AFIO_MAPR_SWJ_CFG_1
 ((
u32
)0x02000000

	)

2088 
	#AFIO_MAPR_SWJ_CFG_2
 ((
u32
)0x04000000

	)

2091 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
u32
)0x00000000

	)

2092 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
u32
)0x01000000

	)

2093 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
u32
)0x02000000

	)

2094 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
u32
)0x04000000

	)

2098 
	#AFIO_EXTICR1_EXTI0
 ((
u16
)0x000F

	)

2099 
	#AFIO_EXTICR1_EXTI1
 ((
u16
)0x00F0

	)

2100 
	#AFIO_EXTICR1_EXTI2
 ((
u16
)0x0F00

	)

2101 
	#AFIO_EXTICR1_EXTI3
 ((
u16
)0xF000

	)

2104 
	#AFIO_EXTICR1_EXTI0_PA
 ((
u16
)0x0000

	)

2105 
	#AFIO_EXTICR1_EXTI0_PB
 ((
u16
)0x0001

	)

2106 
	#AFIO_EXTICR1_EXTI0_PC
 ((
u16
)0x0002

	)

2107 
	#AFIO_EXTICR1_EXTI0_PD
 ((
u16
)0x0003

	)

2108 
	#AFIO_EXTICR1_EXTI0_PE
 ((
u16
)0x0004

	)

2109 
	#AFIO_EXTICR1_EXTI0_PF
 ((
u16
)0x0005

	)

2110 
	#AFIO_EXTICR1_EXTI0_PG
 ((
u16
)0x0006

	)

2113 
	#AFIO_EXTICR1_EXTI1_PA
 ((
u16
)0x0000

	)

2114 
	#AFIO_EXTICR1_EXTI1_PB
 ((
u16
)0x0010

	)

2115 
	#AFIO_EXTICR1_EXTI1_PC
 ((
u16
)0x0020

	)

2116 
	#AFIO_EXTICR1_EXTI1_PD
 ((
u16
)0x0030

	)

2117 
	#AFIO_EXTICR1_EXTI1_PE
 ((
u16
)0x0040

	)

2118 
	#AFIO_EXTICR1_EXTI1_PF
 ((
u16
)0x0050

	)

2119 
	#AFIO_EXTICR1_EXTI1_PG
 ((
u16
)0x0060

	)

2122 
	#AFIO_EXTICR1_EXTI2_PA
 ((
u16
)0x0000

	)

2123 
	#AFIO_EXTICR1_EXTI2_PB
 ((
u16
)0x0100

	)

2124 
	#AFIO_EXTICR1_EXTI2_PC
 ((
u16
)0x0200

	)

2125 
	#AFIO_EXTICR1_EXTI2_PD
 ((
u16
)0x0300

	)

2126 
	#AFIO_EXTICR1_EXTI2_PE
 ((
u16
)0x0400

	)

2127 
	#AFIO_EXTICR1_EXTI2_PF
 ((
u16
)0x0500

	)

2128 
	#AFIO_EXTICR1_EXTI2_PG
 ((
u16
)0x0600

	)

2131 
	#AFIO_EXTICR1_EXTI3_PA
 ((
u16
)0x0000

	)

2132 
	#AFIO_EXTICR1_EXTI3_PB
 ((
u16
)0x1000

	)

2133 
	#AFIO_EXTICR1_EXTI3_PC
 ((
u16
)0x2000

	)

2134 
	#AFIO_EXTICR1_EXTI3_PD
 ((
u16
)0x3000

	)

2135 
	#AFIO_EXTICR1_EXTI3_PE
 ((
u16
)0x4000

	)

2136 
	#AFIO_EXTICR1_EXTI3_PF
 ((
u16
)0x5000

	)

2137 
	#AFIO_EXTICR1_EXTI3_PG
 ((
u16
)0x6000

	)

2141 
	#AFIO_EXTICR2_EXTI4
 ((
u16
)0x000F

	)

2142 
	#AFIO_EXTICR2_EXTI5
 ((
u16
)0x00F0

	)

2143 
	#AFIO_EXTICR2_EXTI6
 ((
u16
)0x0F00

	)

2144 
	#AFIO_EXTICR2_EXTI7
 ((
u16
)0xF000

	)

2147 
	#AFIO_EXTICR2_EXTI4_PA
 ((
u16
)0x0000

	)

2148 
	#AFIO_EXTICR2_EXTI4_PB
 ((
u16
)0x0001

	)

2149 
	#AFIO_EXTICR2_EXTI4_PC
 ((
u16
)0x0002

	)

2150 
	#AFIO_EXTICR2_EXTI4_PD
 ((
u16
)0x0003

	)

2151 
	#AFIO_EXTICR2_EXTI4_PE
 ((
u16
)0x0004

	)

2152 
	#AFIO_EXTICR2_EXTI4_PF
 ((
u16
)0x0005

	)

2153 
	#AFIO_EXTICR2_EXTI4_PG
 ((
u16
)0x0006

	)

2156 
	#AFIO_EXTICR2_EXTI5_PA
 ((
u16
)0x0000

	)

2157 
	#AFIO_EXTICR2_EXTI5_PB
 ((
u16
)0x0010

	)

2158 
	#AFIO_EXTICR2_EXTI5_PC
 ((
u16
)0x0020

	)

2159 
	#AFIO_EXTICR2_EXTI5_PD
 ((
u16
)0x0030

	)

2160 
	#AFIO_EXTICR2_EXTI5_PE
 ((
u16
)0x0040

	)

2161 
	#AFIO_EXTICR2_EXTI5_PF
 ((
u16
)0x0050

	)

2162 
	#AFIO_EXTICR2_EXTI5_PG
 ((
u16
)0x0060

	)

2165 
	#AFIO_EXTICR2_EXTI6_PA
 ((
u16
)0x0000

	)

2166 
	#AFIO_EXTICR2_EXTI6_PB
 ((
u16
)0x0100

	)

2167 
	#AFIO_EXTICR2_EXTI6_PC
 ((
u16
)0x0200

	)

2168 
	#AFIO_EXTICR2_EXTI6_PD
 ((
u16
)0x0300

	)

2169 
	#AFIO_EXTICR2_EXTI6_PE
 ((
u16
)0x0400

	)

2170 
	#AFIO_EXTICR2_EXTI6_PF
 ((
u16
)0x0500

	)

2171 
	#AFIO_EXTICR2_EXTI6_PG
 ((
u16
)0x0600

	)

2174 
	#AFIO_EXTICR2_EXTI7_PA
 ((
u16
)0x0000

	)

2175 
	#AFIO_EXTICR2_EXTI7_PB
 ((
u16
)0x1000

	)

2176 
	#AFIO_EXTICR2_EXTI7_PC
 ((
u16
)0x2000

	)

2177 
	#AFIO_EXTICR2_EXTI7_PD
 ((
u16
)0x3000

	)

2178 
	#AFIO_EXTICR2_EXTI7_PE
 ((
u16
)0x4000

	)

2179 
	#AFIO_EXTICR2_EXTI7_PF
 ((
u16
)0x5000

	)

2180 
	#AFIO_EXTICR2_EXTI7_PG
 ((
u16
)0x6000

	)

2184 
	#AFIO_EXTICR3_EXTI8
 ((
u16
)0x000F

	)

2185 
	#AFIO_EXTICR3_EXTI9
 ((
u16
)0x00F0

	)

2186 
	#AFIO_EXTICR3_EXTI10
 ((
u16
)0x0F00

	)

2187 
	#AFIO_EXTICR3_EXTI11
 ((
u16
)0xF000

	)

2190 
	#AFIO_EXTICR3_EXTI8_PA
 ((
u16
)0x0000

	)

2191 
	#AFIO_EXTICR3_EXTI8_PB
 ((
u16
)0x0001

	)

2192 
	#AFIO_EXTICR3_EXTI8_PC
 ((
u16
)0x0002

	)

2193 
	#AFIO_EXTICR3_EXTI8_PD
 ((
u16
)0x0003

	)

2194 
	#AFIO_EXTICR3_EXTI8_PE
 ((
u16
)0x0004

	)

2195 
	#AFIO_EXTICR3_EXTI8_PF
 ((
u16
)0x0005

	)

2196 
	#AFIO_EXTICR3_EXTI8_PG
 ((
u16
)0x0006

	)

2199 
	#AFIO_EXTICR3_EXTI9_PA
 ((
u16
)0x0000

	)

2200 
	#AFIO_EXTICR3_EXTI9_PB
 ((
u16
)0x0010

	)

2201 
	#AFIO_EXTICR3_EXTI9_PC
 ((
u16
)0x0020

	)

2202 
	#AFIO_EXTICR3_EXTI9_PD
 ((
u16
)0x0030

	)

2203 
	#AFIO_EXTICR3_EXTI9_PE
 ((
u16
)0x0040

	)

2204 
	#AFIO_EXTICR3_EXTI9_PF
 ((
u16
)0x0050

	)

2205 
	#AFIO_EXTICR3_EXTI9_PG
 ((
u16
)0x0060

	)

2208 
	#AFIO_EXTICR3_EXTI10_PA
 ((
u16
)0x0000

	)

2209 
	#AFIO_EXTICR3_EXTI10_PB
 ((
u16
)0x0100

	)

2210 
	#AFIO_EXTICR3_EXTI10_PC
 ((
u16
)0x0200

	)

2211 
	#AFIO_EXTICR3_EXTI10_PD
 ((
u16
)0x0300

	)

2212 
	#AFIO_EXTICR3_EXTI10_PE
 ((
u16
)0x0400

	)

2213 
	#AFIO_EXTICR3_EXTI10_PF
 ((
u16
)0x0500

	)

2214 
	#AFIO_EXTICR3_EXTI10_PG
 ((
u16
)0x0600

	)

2217 
	#AFIO_EXTICR3_EXTI11_PA
 ((
u16
)0x0000

	)

2218 
	#AFIO_EXTICR3_EXTI11_PB
 ((
u16
)0x1000

	)

2219 
	#AFIO_EXTICR3_EXTI11_PC
 ((
u16
)0x2000

	)

2220 
	#AFIO_EXTICR3_EXTI11_PD
 ((
u16
)0x3000

	)

2221 
	#AFIO_EXTICR3_EXTI11_PE
 ((
u16
)0x4000

	)

2222 
	#AFIO_EXTICR3_EXTI11_PF
 ((
u16
)0x5000

	)

2223 
	#AFIO_EXTICR3_EXTI11_PG
 ((
u16
)0x6000

	)

2227 
	#AFIO_EXTICR4_EXTI12
 ((
u16
)0x000F

	)

2228 
	#AFIO_EXTICR4_EXTI13
 ((
u16
)0x00F0

	)

2229 
	#AFIO_EXTICR4_EXTI14
 ((
u16
)0x0F00

	)

2230 
	#AFIO_EXTICR4_EXTI15
 ((
u16
)0xF000

	)

2233 
	#AFIO_EXTICR4_EXTI12_PA
 ((
u16
)0x0000

	)

2234 
	#AFIO_EXTICR4_EXTI12_PB
 ((
u16
)0x0001

	)

2235 
	#AFIO_EXTICR4_EXTI12_PC
 ((
u16
)0x0002

	)

2236 
	#AFIO_EXTICR4_EXTI12_PD
 ((
u16
)0x0003

	)

2237 
	#AFIO_EXTICR4_EXTI12_PE
 ((
u16
)0x0004

	)

2238 
	#AFIO_EXTICR4_EXTI12_PF
 ((
u16
)0x0005

	)

2239 
	#AFIO_EXTICR4_EXTI12_PG
 ((
u16
)0x0006

	)

2242 
	#AFIO_EXTICR4_EXTI13_PA
 ((
u16
)0x0000

	)

2243 
	#AFIO_EXTICR4_EXTI13_PB
 ((
u16
)0x0010

	)

2244 
	#AFIO_EXTICR4_EXTI13_PC
 ((
u16
)0x0020

	)

2245 
	#AFIO_EXTICR4_EXTI13_PD
 ((
u16
)0x0030

	)

2246 
	#AFIO_EXTICR4_EXTI13_PE
 ((
u16
)0x0040

	)

2247 
	#AFIO_EXTICR4_EXTI13_PF
 ((
u16
)0x0050

	)

2248 
	#AFIO_EXTICR4_EXTI13_PG
 ((
u16
)0x0060

	)

2251 
	#AFIO_EXTICR4_EXTI14_PA
 ((
u16
)0x0000

	)

2252 
	#AFIO_EXTICR4_EXTI14_PB
 ((
u16
)0x0100

	)

2253 
	#AFIO_EXTICR4_EXTI14_PC
 ((
u16
)0x0200

	)

2254 
	#AFIO_EXTICR4_EXTI14_PD
 ((
u16
)0x0300

	)

2255 
	#AFIO_EXTICR4_EXTI14_PE
 ((
u16
)0x0400

	)

2256 
	#AFIO_EXTICR4_EXTI14_PF
 ((
u16
)0x0500

	)

2257 
	#AFIO_EXTICR4_EXTI14_PG
 ((
u16
)0x0600

	)

2260 
	#AFIO_EXTICR4_EXTI15_PA
 ((
u16
)0x0000

	)

2261 
	#AFIO_EXTICR4_EXTI15_PB
 ((
u16
)0x1000

	)

2262 
	#AFIO_EXTICR4_EXTI15_PC
 ((
u16
)0x2000

	)

2263 
	#AFIO_EXTICR4_EXTI15_PD
 ((
u16
)0x3000

	)

2264 
	#AFIO_EXTICR4_EXTI15_PE
 ((
u16
)0x4000

	)

2265 
	#AFIO_EXTICR4_EXTI15_PF
 ((
u16
)0x5000

	)

2266 
	#AFIO_EXTICR4_EXTI15_PG
 ((
u16
)0x6000

	)

2277 
	#SysTick_CTRL_ENABLE
 ((
u32
)0x00000001

	)

2278 
	#SysTick_CTRL_TICKINT
 ((
u32
)0x00000002

	)

2279 
	#SysTick_CTRL_CLKSOURCE
 ((
u32
)0x00000004

	)

2280 
	#SysTick_CTRL_COUNTFLAG
 ((
u32
)0x00010000

	)

2284 
	#SysTick_LOAD_RELOAD
 ((
u32
)0x00FFFFFF

	)

2288 
	#SysTick_VAL_CURRENT
 ((
u32
)0x00FFFFFF

	)

2292 
	#SysTick_CALIB_TENMS
 ((
u32
)0x00FFFFFF

	)

2293 
	#SysTick_CALIB_SKEW
 ((
u32
)0x40000000

	)

2294 
	#SysTick_CALIB_NOREF
 ((
u32
)0x80000000

	)

2305 
	#NVIC_ISER_SETENA
 ((
u32
)0xFFFFFFFF

	)

2306 
	#NVIC_ISER_SETENA_0
 ((
u32
)0x00000001

	)

2307 
	#NVIC_ISER_SETENA_1
 ((
u32
)0x00000002

	)

2308 
	#NVIC_ISER_SETENA_2
 ((
u32
)0x00000004

	)

2309 
	#NVIC_ISER_SETENA_3
 ((
u32
)0x00000008

	)

2310 
	#NVIC_ISER_SETENA_4
 ((
u32
)0x00000010

	)

2311 
	#NVIC_ISER_SETENA_5
 ((
u32
)0x00000020

	)

2312 
	#NVIC_ISER_SETENA_6
 ((
u32
)0x00000040

	)

2313 
	#NVIC_ISER_SETENA_7
 ((
u32
)0x00000080

	)

2314 
	#NVIC_ISER_SETENA_8
 ((
u32
)0x00000100

	)

2315 
	#NVIC_ISER_SETENA_9
 ((
u32
)0x00000200

	)

2316 
	#NVIC_ISER_SETENA_10
 ((
u32
)0x00000400

	)

2317 
	#NVIC_ISER_SETENA_11
 ((
u32
)0x00000800

	)

2318 
	#NVIC_ISER_SETENA_12
 ((
u32
)0x00001000

	)

2319 
	#NVIC_ISER_SETENA_13
 ((
u32
)0x00002000

	)

2320 
	#NVIC_ISER_SETENA_14
 ((
u32
)0x00004000

	)

2321 
	#NVIC_ISER_SETENA_15
 ((
u32
)0x00008000

	)

2322 
	#NVIC_ISER_SETENA_16
 ((
u32
)0x00010000

	)

2323 
	#NVIC_ISER_SETENA_17
 ((
u32
)0x00020000

	)

2324 
	#NVIC_ISER_SETENA_18
 ((
u32
)0x00040000

	)

2325 
	#NVIC_ISER_SETENA_19
 ((
u32
)0x00080000

	)

2326 
	#NVIC_ISER_SETENA_20
 ((
u32
)0x00100000

	)

2327 
	#NVIC_ISER_SETENA_21
 ((
u32
)0x00200000

	)

2328 
	#NVIC_ISER_SETENA_22
 ((
u32
)0x00400000

	)

2329 
	#NVIC_ISER_SETENA_23
 ((
u32
)0x00800000

	)

2330 
	#NVIC_ISER_SETENA_24
 ((
u32
)0x01000000

	)

2331 
	#NVIC_ISER_SETENA_25
 ((
u32
)0x02000000

	)

2332 
	#NVIC_ISER_SETENA_26
 ((
u32
)0x04000000

	)

2333 
	#NVIC_ISER_SETENA_27
 ((
u32
)0x08000000

	)

2334 
	#NVIC_ISER_SETENA_28
 ((
u32
)0x10000000

	)

2335 
	#NVIC_ISER_SETENA_29
 ((
u32
)0x20000000

	)

2336 
	#NVIC_ISER_SETENA_30
 ((
u32
)0x40000000

	)

2337 
	#NVIC_ISER_SETENA_31
 ((
u32
)0x80000000

	)

2342 
	#NVIC_ICER_CLRENA
 ((
u32
)0xFFFFFFFF

	)

2343 
	#NVIC_ICER_CLRENA_0
 ((
u32
)0x00000001

	)

2344 
	#NVIC_ICER_CLRENA_1
 ((
u32
)0x00000002

	)

2345 
	#NVIC_ICER_CLRENA_2
 ((
u32
)0x00000004

	)

2346 
	#NVIC_ICER_CLRENA_3
 ((
u32
)0x00000008

	)

2347 
	#NVIC_ICER_CLRENA_4
 ((
u32
)0x00000010

	)

2348 
	#NVIC_ICER_CLRENA_5
 ((
u32
)0x00000020

	)

2349 
	#NVIC_ICER_CLRENA_6
 ((
u32
)0x00000040

	)

2350 
	#NVIC_ICER_CLRENA_7
 ((
u32
)0x00000080

	)

2351 
	#NVIC_ICER_CLRENA_8
 ((
u32
)0x00000100

	)

2352 
	#NVIC_ICER_CLRENA_9
 ((
u32
)0x00000200

	)

2353 
	#NVIC_ICER_CLRENA_10
 ((
u32
)0x00000400

	)

2354 
	#NVIC_ICER_CLRENA_11
 ((
u32
)0x00000800

	)

2355 
	#NVIC_ICER_CLRENA_12
 ((
u32
)0x00001000

	)

2356 
	#NVIC_ICER_CLRENA_13
 ((
u32
)0x00002000

	)

2357 
	#NVIC_ICER_CLRENA_14
 ((
u32
)0x00004000

	)

2358 
	#NVIC_ICER_CLRENA_15
 ((
u32
)0x00008000

	)

2359 
	#NVIC_ICER_CLRENA_16
 ((
u32
)0x00010000

	)

2360 
	#NVIC_ICER_CLRENA_17
 ((
u32
)0x00020000

	)

2361 
	#NVIC_ICER_CLRENA_18
 ((
u32
)0x00040000

	)

2362 
	#NVIC_ICER_CLRENA_19
 ((
u32
)0x00080000

	)

2363 
	#NVIC_ICER_CLRENA_20
 ((
u32
)0x00100000

	)

2364 
	#NVIC_ICER_CLRENA_21
 ((
u32
)0x00200000

	)

2365 
	#NVIC_ICER_CLRENA_22
 ((
u32
)0x00400000

	)

2366 
	#NVIC_ICER_CLRENA_23
 ((
u32
)0x00800000

	)

2367 
	#NVIC_ICER_CLRENA_24
 ((
u32
)0x01000000

	)

2368 
	#NVIC_ICER_CLRENA_25
 ((
u32
)0x02000000

	)

2369 
	#NVIC_ICER_CLRENA_26
 ((
u32
)0x04000000

	)

2370 
	#NVIC_ICER_CLRENA_27
 ((
u32
)0x08000000

	)

2371 
	#NVIC_ICER_CLRENA_28
 ((
u32
)0x10000000

	)

2372 
	#NVIC_ICER_CLRENA_29
 ((
u32
)0x20000000

	)

2373 
	#NVIC_ICER_CLRENA_30
 ((
u32
)0x40000000

	)

2374 
	#NVIC_ICER_CLRENA_31
 ((
u32
)0x80000000

	)

2378 
	#NVIC_ISPR_SETPEND
 ((
u32
)0xFFFFFFFF

	)

2379 
	#NVIC_ISPR_SETPEND_0
 ((
u32
)0x00000001

	)

2380 
	#NVIC_ISPR_SETPEND_1
 ((
u32
)0x00000002

	)

2381 
	#NVIC_ISPR_SETPEND_2
 ((
u32
)0x00000004

	)

2382 
	#NVIC_ISPR_SETPEND_3
 ((
u32
)0x00000008

	)

2383 
	#NVIC_ISPR_SETPEND_4
 ((
u32
)0x00000010

	)

2384 
	#NVIC_ISPR_SETPEND_5
 ((
u32
)0x00000020

	)

2385 
	#NVIC_ISPR_SETPEND_6
 ((
u32
)0x00000040

	)

2386 
	#NVIC_ISPR_SETPEND_7
 ((
u32
)0x00000080

	)

2387 
	#NVIC_ISPR_SETPEND_8
 ((
u32
)0x00000100

	)

2388 
	#NVIC_ISPR_SETPEND_9
 ((
u32
)0x00000200

	)

2389 
	#NVIC_ISPR_SETPEND_10
 ((
u32
)0x00000400

	)

2390 
	#NVIC_ISPR_SETPEND_11
 ((
u32
)0x00000800

	)

2391 
	#NVIC_ISPR_SETPEND_12
 ((
u32
)0x00001000

	)

2392 
	#NVIC_ISPR_SETPEND_13
 ((
u32
)0x00002000

	)

2393 
	#NVIC_ISPR_SETPEND_14
 ((
u32
)0x00004000

	)

2394 
	#NVIC_ISPR_SETPEND_15
 ((
u32
)0x00008000

	)

2395 
	#NVIC_ISPR_SETPEND_16
 ((
u32
)0x00010000

	)

2396 
	#NVIC_ISPR_SETPEND_17
 ((
u32
)0x00020000

	)

2397 
	#NVIC_ISPR_SETPEND_18
 ((
u32
)0x00040000

	)

2398 
	#NVIC_ISPR_SETPEND_19
 ((
u32
)0x00080000

	)

2399 
	#NVIC_ISPR_SETPEND_20
 ((
u32
)0x00100000

	)

2400 
	#NVIC_ISPR_SETPEND_21
 ((
u32
)0x00200000

	)

2401 
	#NVIC_ISPR_SETPEND_22
 ((
u32
)0x00400000

	)

2402 
	#NVIC_ISPR_SETPEND_23
 ((
u32
)0x00800000

	)

2403 
	#NVIC_ISPR_SETPEND_24
 ((
u32
)0x01000000

	)

2404 
	#NVIC_ISPR_SETPEND_25
 ((
u32
)0x02000000

	)

2405 
	#NVIC_ISPR_SETPEND_26
 ((
u32
)0x04000000

	)

2406 
	#NVIC_ISPR_SETPEND_27
 ((
u32
)0x08000000

	)

2407 
	#NVIC_ISPR_SETPEND_28
 ((
u32
)0x10000000

	)

2408 
	#NVIC_ISPR_SETPEND_29
 ((
u32
)0x20000000

	)

2409 
	#NVIC_ISPR_SETPEND_30
 ((
u32
)0x40000000

	)

2410 
	#NVIC_ISPR_SETPEND_31
 ((
u32
)0x80000000

	)

2414 
	#NVIC_ICPR_CLRPEND
 ((
u32
)0xFFFFFFFF

	)

2415 
	#NVIC_ICPR_CLRPEND_0
 ((
u32
)0x00000001

	)

2416 
	#NVIC_ICPR_CLRPEND_1
 ((
u32
)0x00000002

	)

2417 
	#NVIC_ICPR_CLRPEND_2
 ((
u32
)0x00000004

	)

2418 
	#NVIC_ICPR_CLRPEND_3
 ((
u32
)0x00000008

	)

2419 
	#NVIC_ICPR_CLRPEND_4
 ((
u32
)0x00000010

	)

2420 
	#NVIC_ICPR_CLRPEND_5
 ((
u32
)0x00000020

	)

2421 
	#NVIC_ICPR_CLRPEND_6
 ((
u32
)0x00000040

	)

2422 
	#NVIC_ICPR_CLRPEND_7
 ((
u32
)0x00000080

	)

2423 
	#NVIC_ICPR_CLRPEND_8
 ((
u32
)0x00000100

	)

2424 
	#NVIC_ICPR_CLRPEND_9
 ((
u32
)0x00000200

	)

2425 
	#NVIC_ICPR_CLRPEND_10
 ((
u32
)0x00000400

	)

2426 
	#NVIC_ICPR_CLRPEND_11
 ((
u32
)0x00000800

	)

2427 
	#NVIC_ICPR_CLRPEND_12
 ((
u32
)0x00001000

	)

2428 
	#NVIC_ICPR_CLRPEND_13
 ((
u32
)0x00002000

	)

2429 
	#NVIC_ICPR_CLRPEND_14
 ((
u32
)0x00004000

	)

2430 
	#NVIC_ICPR_CLRPEND_15
 ((
u32
)0x00008000

	)

2431 
	#NVIC_ICPR_CLRPEND_16
 ((
u32
)0x00010000

	)

2432 
	#NVIC_ICPR_CLRPEND_17
 ((
u32
)0x00020000

	)

2433 
	#NVIC_ICPR_CLRPEND_18
 ((
u32
)0x00040000

	)

2434 
	#NVIC_ICPR_CLRPEND_19
 ((
u32
)0x00080000

	)

2435 
	#NVIC_ICPR_CLRPEND_20
 ((
u32
)0x00100000

	)

2436 
	#NVIC_ICPR_CLRPEND_21
 ((
u32
)0x00200000

	)

2437 
	#NVIC_ICPR_CLRPEND_22
 ((
u32
)0x00400000

	)

2438 
	#NVIC_ICPR_CLRPEND_23
 ((
u32
)0x00800000

	)

2439 
	#NVIC_ICPR_CLRPEND_24
 ((
u32
)0x01000000

	)

2440 
	#NVIC_ICPR_CLRPEND_25
 ((
u32
)0x02000000

	)

2441 
	#NVIC_ICPR_CLRPEND_26
 ((
u32
)0x04000000

	)

2442 
	#NVIC_ICPR_CLRPEND_27
 ((
u32
)0x08000000

	)

2443 
	#NVIC_ICPR_CLRPEND_28
 ((
u32
)0x10000000

	)

2444 
	#NVIC_ICPR_CLRPEND_29
 ((
u32
)0x20000000

	)

2445 
	#NVIC_ICPR_CLRPEND_30
 ((
u32
)0x40000000

	)

2446 
	#NVIC_ICPR_CLRPEND_31
 ((
u32
)0x80000000

	)

2450 
	#NVIC_IABR_ACTIVE
 ((
u32
)0xFFFFFFFF

	)

2451 
	#NVIC_IABR_ACTIVE_0
 ((
u32
)0x00000001

	)

2452 
	#NVIC_IABR_ACTIVE_1
 ((
u32
)0x00000002

	)

2453 
	#NVIC_IABR_ACTIVE_2
 ((
u32
)0x00000004

	)

2454 
	#NVIC_IABR_ACTIVE_3
 ((
u32
)0x00000008

	)

2455 
	#NVIC_IABR_ACTIVE_4
 ((
u32
)0x00000010

	)

2456 
	#NVIC_IABR_ACTIVE_5
 ((
u32
)0x00000020

	)

2457 
	#NVIC_IABR_ACTIVE_6
 ((
u32
)0x00000040

	)

2458 
	#NVIC_IABR_ACTIVE_7
 ((
u32
)0x00000080

	)

2459 
	#NVIC_IABR_ACTIVE_8
 ((
u32
)0x00000100

	)

2460 
	#NVIC_IABR_ACTIVE_9
 ((
u32
)0x00000200

	)

2461 
	#NVIC_IABR_ACTIVE_10
 ((
u32
)0x00000400

	)

2462 
	#NVIC_IABR_ACTIVE_11
 ((
u32
)0x00000800

	)

2463 
	#NVIC_IABR_ACTIVE_12
 ((
u32
)0x00001000

	)

2464 
	#NVIC_IABR_ACTIVE_13
 ((
u32
)0x00002000

	)

2465 
	#NVIC_IABR_ACTIVE_14
 ((
u32
)0x00004000

	)

2466 
	#NVIC_IABR_ACTIVE_15
 ((
u32
)0x00008000

	)

2467 
	#NVIC_IABR_ACTIVE_16
 ((
u32
)0x00010000

	)

2468 
	#NVIC_IABR_ACTIVE_17
 ((
u32
)0x00020000

	)

2469 
	#NVIC_IABR_ACTIVE_18
 ((
u32
)0x00040000

	)

2470 
	#NVIC_IABR_ACTIVE_19
 ((
u32
)0x00080000

	)

2471 
	#NVIC_IABR_ACTIVE_20
 ((
u32
)0x00100000

	)

2472 
	#NVIC_IABR_ACTIVE_21
 ((
u32
)0x00200000

	)

2473 
	#NVIC_IABR_ACTIVE_22
 ((
u32
)0x00400000

	)

2474 
	#NVIC_IABR_ACTIVE_23
 ((
u32
)0x00800000

	)

2475 
	#NVIC_IABR_ACTIVE_24
 ((
u32
)0x01000000

	)

2476 
	#NVIC_IABR_ACTIVE_25
 ((
u32
)0x02000000

	)

2477 
	#NVIC_IABR_ACTIVE_26
 ((
u32
)0x04000000

	)

2478 
	#NVIC_IABR_ACTIVE_27
 ((
u32
)0x08000000

	)

2479 
	#NVIC_IABR_ACTIVE_28
 ((
u32
)0x10000000

	)

2480 
	#NVIC_IABR_ACTIVE_29
 ((
u32
)0x20000000

	)

2481 
	#NVIC_IABR_ACTIVE_30
 ((
u32
)0x40000000

	)

2482 
	#NVIC_IABR_ACTIVE_31
 ((
u32
)0x80000000

	)

2486 
	#NVIC_IPR0_PRI_0
 ((
u32
)0x000000FF

	)

2487 
	#NVIC_IPR0_PRI_1
 ((
u32
)0x0000FF00

	)

2488 
	#NVIC_IPR0_PRI_2
 ((
u32
)0x00FF0000

	)

2489 
	#NVIC_IPR0_PRI_3
 ((
u32
)0xFF000000

	)

2493 
	#NVIC_IPR1_PRI_4
 ((
u32
)0x000000FF

	)

2494 
	#NVIC_IPR1_PRI_5
 ((
u32
)0x0000FF00

	)

2495 
	#NVIC_IPR1_PRI_6
 ((
u32
)0x00FF0000

	)

2496 
	#NVIC_IPR1_PRI_7
 ((
u32
)0xFF000000

	)

2500 
	#NVIC_IPR2_PRI_8
 ((
u32
)0x000000FF

	)

2501 
	#NVIC_IPR2_PRI_9
 ((
u32
)0x0000FF00

	)

2502 
	#NVIC_IPR2_PRI_10
 ((
u32
)0x00FF0000

	)

2503 
	#NVIC_IPR2_PRI_11
 ((
u32
)0xFF000000

	)

2507 
	#NVIC_IPR3_PRI_12
 ((
u32
)0x000000FF

	)

2508 
	#NVIC_IPR3_PRI_13
 ((
u32
)0x0000FF00

	)

2509 
	#NVIC_IPR3_PRI_14
 ((
u32
)0x00FF0000

	)

2510 
	#NVIC_IPR3_PRI_15
 ((
u32
)0xFF000000

	)

2514 
	#NVIC_IPR4_PRI_16
 ((
u32
)0x000000FF

	)

2515 
	#NVIC_IPR4_PRI_17
 ((
u32
)0x0000FF00

	)

2516 
	#NVIC_IPR4_PRI_18
 ((
u32
)0x00FF0000

	)

2517 
	#NVIC_IPR4_PRI_19
 ((
u32
)0xFF000000

	)

2521 
	#NVIC_IPR5_PRI_20
 ((
u32
)0x000000FF

	)

2522 
	#NVIC_IPR5_PRI_21
 ((
u32
)0x0000FF00

	)

2523 
	#NVIC_IPR5_PRI_22
 ((
u32
)0x00FF0000

	)

2524 
	#NVIC_IPR5_PRI_23
 ((
u32
)0xFF000000

	)

2528 
	#NVIC_IPR6_PRI_24
 ((
u32
)0x000000FF

	)

2529 
	#NVIC_IPR6_PRI_25
 ((
u32
)0x0000FF00

	)

2530 
	#NVIC_IPR6_PRI_26
 ((
u32
)0x00FF0000

	)

2531 
	#NVIC_IPR6_PRI_27
 ((
u32
)0xFF000000

	)

2535 
	#NVIC_IPR7_PRI_28
 ((
u32
)0x000000FF

	)

2536 
	#NVIC_IPR7_PRI_29
 ((
u32
)0x0000FF00

	)

2537 
	#NVIC_IPR7_PRI_30
 ((
u32
)0x00FF0000

	)

2538 
	#NVIC_IPR7_PRI_31
 ((
u32
)0xFF000000

	)

2542 
	#SCB_CPUID_REVISION
 ((
u32
)0x0000000F

	)

2543 
	#SCB_CPUID_PARTNO
 ((
u32
)0x0000FFF0

	)

2544 
	#SCB_CPUID_Cڡt
 ((
u32
)0x000F0000

	)

2545 
	#SCB_CPUID_VARIANT
 ((
u32
)0x00F00000

	)

2546 
	#SCB_CPUID_IMPLEMENTER
 ((
u32
)0xFF000000

	)

2550 
	#SCB_ICSR_VECTACTIVE
 ((
u32
)0x000001FF

	)

2551 
	#SCB_ICSR_RETTOBASE
 ((
u32
)0x00000800

	)

2552 
	#SCB_ICSR_VECTPENDING
 ((
u32
)0x003FF000

	)

2553 
	#SCB_ICSR_ISRPENDING
 ((
u32
)0x00400000

	)

2554 
	#SCB_ICSR_ISRPREEMPT
 ((
u32
)0x00800000

	)

2555 
	#SCB_ICSR_PENDSTCLR
 ((
u32
)0x02000000

	)

2556 
	#SCB_ICSR_PENDSTSET
 ((
u32
)0x04000000

	)

2557 
	#SCB_ICSR_PENDSVCLR
 ((
u32
)0x08000000

	)

2558 
	#SCB_ICSR_PENDSVSET
 ((
u32
)0x10000000

	)

2559 
	#SCB_ICSR_NMIPENDSET
 ((
u32
)0x80000000

	)

2563 
	#SCB_VTOR_TBLOFF
 ((
u32
)0x1FFFFF80

	)

2564 
	#SCB_VTOR_TBLBASE
 ((
u32
)0x20000000

	)

2568 
	#SCB_AIRCR_VECTRESET
 ((
u32
)0x00000001

	)

2569 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
u32
)0x00000002

	)

2570 
	#SCB_AIRCR_SYSRESETREQ
 ((
u32
)0x00000004

	)

2572 
	#SCB_AIRCR_PRIGROUP
 ((
u32
)0x00000700

	)

2573 
	#SCB_AIRCR_PRIGROUP_0
 ((
u32
)0x00000100

	)

2574 
	#SCB_AIRCR_PRIGROUP_1
 ((
u32
)0x00000200

	)

2575 
	#SCB_AIRCR_PRIGROUP_2
 ((
u32
)0x00000400

	)

2578 
	#SCB_AIRCR_PRIGROUP0
 ((
u32
)0x00000000

	)

2579 
	#SCB_AIRCR_PRIGROUP1
 ((
u32
)0x00000100

	)

2580 
	#SCB_AIRCR_PRIGROUP2
 ((
u32
)0x00000200

	)

2581 
	#SCB_AIRCR_PRIGROUP3
 ((
u32
)0x00000300

	)

2582 
	#SCB_AIRCR_PRIGROUP4
 ((
u32
)0x00000400

	)

2583 
	#SCB_AIRCR_PRIGROUP5
 ((
u32
)0x00000500

	)

2584 
	#SCB_AIRCR_PRIGROUP6
 ((
u32
)0x00000600

	)

2585 
	#SCB_AIRCR_PRIGROUP7
 ((
u32
)0x00000700

	)

2587 
	#SCB_AIRCR_ENDIANESS
 ((
u32
)0x00008000

	)

2588 
	#SCB_AIRCR_VECTKEY
 ((
u32
)0xFFFF0000

	)

2592 
	#SCB_SCR_SLEEPONEXIT
 ((
u8
)0x02

	)

2593 
	#SCB_SCR_SLEEPDEEP
 ((
u8
)0x04

	)

2594 
	#SCB_SCR_SEVONPEND
 ((
u8
)0x10

	)

2598 
	#SCB_CCR_NONBASETHRDENA
 ((
u16
)0x0001

	)

2599 
	#SCB_CCR_USERSETMPEND
 ((
u16
)0x0002

	)

2600 
	#SCB_CCR_UNALIGN_TRP
 ((
u16
)0x0008

	)

2601 
	#SCB_CCR_DIV_0_TRP
 ((
u16
)0x0010

	)

2602 
	#SCB_CCR_BFHFNMIGN
 ((
u16
)0x0100

	)

2603 
	#SCB_CCR_STKALIGN
 ((
u16
)0x0200

	)

2607 
	#SCB_SHPR_PRI_N
 ((
u32
)0x000000FF

	)

2608 
	#SCB_SHPR_PRI_N1
 ((
u32
)0x0000FF00

	)

2609 
	#SCB_SHPR_PRI_N2
 ((
u32
)0x00FF0000

	)

2610 
	#SCB_SHPR_PRI_N3
 ((
u32
)0xFF000000

	)

2614 
	#SCB_SHCSR_MEMFAULTACT
 ((
u32
)0x00000001

	)

2615 
	#SCB_SHCSR_BUSFAULTACT
 ((
u32
)0x00000002

	)

2616 
	#SCB_SHCSR_USGFAULTACT
 ((
u32
)0x00000008

	)

2617 
	#SCB_SHCSR_SVCALLACT
 ((
u32
)0x00000080

	)

2618 
	#SCB_SHCSR_MONITORACT
 ((
u32
)0x00000100

	)

2619 
	#SCB_SHCSR_PENDSVACT
 ((
u32
)0x00000400

	)

2620 
	#SCB_SHCSR_SYSTICKACT
 ((
u32
)0x00000800

	)

2621 
	#SCB_SHCSR_USGFAULTPENDED
 ((
u32
)0x00001000

	)

2622 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
u32
)0x00002000

	)

2623 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
u32
)0x00004000

	)

2624 
	#SCB_SHCSR_SVCALLPENDED
 ((
u32
)0x00008000

	)

2625 
	#SCB_SHCSR_MEMFAULTENA
 ((
u32
)0x00010000

	)

2626 
	#SCB_SHCSR_BUSFAULTENA
 ((
u32
)0x00020000

	)

2627 
	#SCB_SHCSR_USGFAULTENA
 ((
u32
)0x00040000

	)

2632 
	#SCB_CFSR_IACCVIOL
 ((
u32
)0x00000001

	)

2633 
	#SCB_CFSR_DACCVIOL
 ((
u32
)0x00000002

	)

2634 
	#SCB_CFSR_MUNSTKERR
 ((
u32
)0x00000008

	)

2635 
	#SCB_CFSR_MSTKERR
 ((
u32
)0x00000010

	)

2636 
	#SCB_CFSR_MMARVALID
 ((
u32
)0x00000080

	)

2638 
	#SCB_CFSR_IBUSERR
 ((
u32
)0x00000100

	)

2639 
	#SCB_CFSR_PRECISERR
 ((
u32
)0x00000200

	)

2640 
	#SCB_CFSR_IMPRECISERR
 ((
u32
)0x00000400

	)

2641 
	#SCB_CFSR_UNSTKERR
 ((
u32
)0x00000800

	)

2642 
	#SCB_CFSR_STKERR
 ((
u32
)0x00001000

	)

2643 
	#SCB_CFSR_BFARVALID
 ((
u32
)0x00008000

	)

2645 
	#SCB_CFSR_UNDEFINSTR
 ((
u32
)0x00010000

	)

2646 
	#SCB_CFSR_INVSTATE
 ((
u32
)0x00020000

	)

2647 
	#SCB_CFSR_INVPC
 ((
u32
)0x00040000

	)

2648 
	#SCB_CFSR_NOCP
 ((
u32
)0x00080000

	)

2649 
	#SCB_CFSR_UNALIGNED
 ((
u32
)0x01000000

	)

2650 
	#SCB_CFSR_DIVBYZERO
 ((
u32
)0x02000000

	)

2654 
	#SCB_HFSR_VECTTBL
 ((
u32
)0x00000002

	)

2655 
	#SCB_HFSR_FORCED
 ((
u32
)0x40000000

	)

2656 
	#SCB_HFSR_DEBUGEVT
 ((
u32
)0x80000000

	)

2660 
	#SCB_DFSR_HALTED
 ((
u8
)0x01

	)

2661 
	#SCB_DFSR_BKPT
 ((
u8
)0x02

	)

2662 
	#SCB_DFSR_DWTTRAP
 ((
u8
)0x04

	)

2663 
	#SCB_DFSR_VCATCH
 ((
u8
)0x08

	)

2664 
	#SCB_DFSR_EXTERNAL
 ((
u8
)0x10

	)

2668 
	#SCB_MMFAR_ADDRESS
 ((
u32
)0xFFFFFFFF

	)

2672 
	#SCB_BFAR_ADDRESS
 ((
u32
)0xFFFFFFFF

	)

2676 
	#SCB_AFSR_IMPDEF
 ((
u32
)0xFFFFFFFF

	)

2687 
	#EXTI_IMR_MR0
 ((
u32
)0x00000001

	)

2688 
	#EXTI_IMR_MR1
 ((
u32
)0x00000002

	)

2689 
	#EXTI_IMR_MR2
 ((
u32
)0x00000004

	)

2690 
	#EXTI_IMR_MR3
 ((
u32
)0x00000008

	)

2691 
	#EXTI_IMR_MR4
 ((
u32
)0x00000010

	)

2692 
	#EXTI_IMR_MR5
 ((
u32
)0x00000020

	)

2693 
	#EXTI_IMR_MR6
 ((
u32
)0x00000040

	)

2694 
	#EXTI_IMR_MR7
 ((
u32
)0x00000080

	)

2695 
	#EXTI_IMR_MR8
 ((
u32
)0x00000100

	)

2696 
	#EXTI_IMR_MR9
 ((
u32
)0x00000200

	)

2697 
	#EXTI_IMR_MR10
 ((
u32
)0x00000400

	)

2698 
	#EXTI_IMR_MR11
 ((
u32
)0x00000800

	)

2699 
	#EXTI_IMR_MR12
 ((
u32
)0x00001000

	)

2700 
	#EXTI_IMR_MR13
 ((
u32
)0x00002000

	)

2701 
	#EXTI_IMR_MR14
 ((
u32
)0x00004000

	)

2702 
	#EXTI_IMR_MR15
 ((
u32
)0x00008000

	)

2703 
	#EXTI_IMR_MR16
 ((
u32
)0x00010000

	)

2704 
	#EXTI_IMR_MR17
 ((
u32
)0x00020000

	)

2705 
	#EXTI_IMR_MR18
 ((
u32
)0x00040000

	)

2709 
	#EXTI_EMR_MR0
 ((
u32
)0x00000001

	)

2710 
	#EXTI_EMR_MR1
 ((
u32
)0x00000002

	)

2711 
	#EXTI_EMR_MR2
 ((
u32
)0x00000004

	)

2712 
	#EXTI_EMR_MR3
 ((
u32
)0x00000008

	)

2713 
	#EXTI_EMR_MR4
 ((
u32
)0x00000010

	)

2714 
	#EXTI_EMR_MR5
 ((
u32
)0x00000020

	)

2715 
	#EXTI_EMR_MR6
 ((
u32
)0x00000040

	)

2716 
	#EXTI_EMR_MR7
 ((
u32
)0x00000080

	)

2717 
	#EXTI_EMR_MR8
 ((
u32
)0x00000100

	)

2718 
	#EXTI_EMR_MR9
 ((
u32
)0x00000200

	)

2719 
	#EXTI_EMR_MR10
 ((
u32
)0x00000400

	)

2720 
	#EXTI_EMR_MR11
 ((
u32
)0x00000800

	)

2721 
	#EXTI_EMR_MR12
 ((
u32
)0x00001000

	)

2722 
	#EXTI_EMR_MR13
 ((
u32
)0x00002000

	)

2723 
	#EXTI_EMR_MR14
 ((
u32
)0x00004000

	)

2724 
	#EXTI_EMR_MR15
 ((
u32
)0x00008000

	)

2725 
	#EXTI_EMR_MR16
 ((
u32
)0x00010000

	)

2726 
	#EXTI_EMR_MR17
 ((
u32
)0x00020000

	)

2727 
	#EXTI_EMR_MR18
 ((
u32
)0x00040000

	)

2731 
	#EXTI_RTSR_TR0
 ((
u32
)0x00000001

	)

2732 
	#EXTI_RTSR_TR1
 ((
u32
)0x00000002

	)

2733 
	#EXTI_RTSR_TR2
 ((
u32
)0x00000004

	)

2734 
	#EXTI_RTSR_TR3
 ((
u32
)0x00000008

	)

2735 
	#EXTI_RTSR_TR4
 ((
u32
)0x00000010

	)

2736 
	#EXTI_RTSR_TR5
 ((
u32
)0x00000020

	)

2737 
	#EXTI_RTSR_TR6
 ((
u32
)0x00000040

	)

2738 
	#EXTI_RTSR_TR7
 ((
u32
)0x00000080

	)

2739 
	#EXTI_RTSR_TR8
 ((
u32
)0x00000100

	)

2740 
	#EXTI_RTSR_TR9
 ((
u32
)0x00000200

	)

2741 
	#EXTI_RTSR_TR10
 ((
u32
)0x00000400

	)

2742 
	#EXTI_RTSR_TR11
 ((
u32
)0x00000800

	)

2743 
	#EXTI_RTSR_TR12
 ((
u32
)0x00001000

	)

2744 
	#EXTI_RTSR_TR13
 ((
u32
)0x00002000

	)

2745 
	#EXTI_RTSR_TR14
 ((
u32
)0x00004000

	)

2746 
	#EXTI_RTSR_TR15
 ((
u32
)0x00008000

	)

2747 
	#EXTI_RTSR_TR16
 ((
u32
)0x00010000

	)

2748 
	#EXTI_RTSR_TR17
 ((
u32
)0x00020000

	)

2749 
	#EXTI_RTSR_TR18
 ((
u32
)0x00040000

	)

2753 
	#EXTI_FTSR_TR0
 ((
u32
)0x00000001

	)

2754 
	#EXTI_FTSR_TR1
 ((
u32
)0x00000002

	)

2755 
	#EXTI_FTSR_TR2
 ((
u32
)0x00000004

	)

2756 
	#EXTI_FTSR_TR3
 ((
u32
)0x00000008

	)

2757 
	#EXTI_FTSR_TR4
 ((
u32
)0x00000010

	)

2758 
	#EXTI_FTSR_TR5
 ((
u32
)0x00000020

	)

2759 
	#EXTI_FTSR_TR6
 ((
u32
)0x00000040

	)

2760 
	#EXTI_FTSR_TR7
 ((
u32
)0x00000080

	)

2761 
	#EXTI_FTSR_TR8
 ((
u32
)0x00000100

	)

2762 
	#EXTI_FTSR_TR9
 ((
u32
)0x00000200

	)

2763 
	#EXTI_FTSR_TR10
 ((
u32
)0x00000400

	)

2764 
	#EXTI_FTSR_TR11
 ((
u32
)0x00000800

	)

2765 
	#EXTI_FTSR_TR12
 ((
u32
)0x00001000

	)

2766 
	#EXTI_FTSR_TR13
 ((
u32
)0x00002000

	)

2767 
	#EXTI_FTSR_TR14
 ((
u32
)0x00004000

	)

2768 
	#EXTI_FTSR_TR15
 ((
u32
)0x00008000

	)

2769 
	#EXTI_FTSR_TR16
 ((
u32
)0x00010000

	)

2770 
	#EXTI_FTSR_TR17
 ((
u32
)0x00020000

	)

2771 
	#EXTI_FTSR_TR18
 ((
u32
)0x00040000

	)

2775 
	#EXTI_SWIER_SWIER0
 ((
u32
)0x00000001

	)

2776 
	#EXTI_SWIER_SWIER1
 ((
u32
)0x00000002

	)

2777 
	#EXTI_SWIER_SWIER2
 ((
u32
)0x00000004

	)

2778 
	#EXTI_SWIER_SWIER3
 ((
u32
)0x00000008

	)

2779 
	#EXTI_SWIER_SWIER4
 ((
u32
)0x00000010

	)

2780 
	#EXTI_SWIER_SWIER5
 ((
u32
)0x00000020

	)

2781 
	#EXTI_SWIER_SWIER6
 ((
u32
)0x00000040

	)

2782 
	#EXTI_SWIER_SWIER7
 ((
u32
)0x00000080

	)

2783 
	#EXTI_SWIER_SWIER8
 ((
u32
)0x00000100

	)

2784 
	#EXTI_SWIER_SWIER9
 ((
u32
)0x00000200

	)

2785 
	#EXTI_SWIER_SWIER10
 ((
u32
)0x00000400

	)

2786 
	#EXTI_SWIER_SWIER11
 ((
u32
)0x00000800

	)

2787 
	#EXTI_SWIER_SWIER12
 ((
u32
)0x00001000

	)

2788 
	#EXTI_SWIER_SWIER13
 ((
u32
)0x00002000

	)

2789 
	#EXTI_SWIER_SWIER14
 ((
u32
)0x00004000

	)

2790 
	#EXTI_SWIER_SWIER15
 ((
u32
)0x00008000

	)

2791 
	#EXTI_SWIER_SWIER16
 ((
u32
)0x00010000

	)

2792 
	#EXTI_SWIER_SWIER17
 ((
u32
)0x00020000

	)

2793 
	#EXTI_SWIER_SWIER18
 ((
u32
)0x00040000

	)

2797 
	#EXTI_PR_PR0
 ((
u32
)0x00000001

	)

2798 
	#EXTI_PR_PR1
 ((
u32
)0x00000002

	)

2799 
	#EXTI_PR_PR2
 ((
u32
)0x00000004

	)

2800 
	#EXTI_PR_PR3
 ((
u32
)0x00000008

	)

2801 
	#EXTI_PR_PR4
 ((
u32
)0x00000010

	)

2802 
	#EXTI_PR_PR5
 ((
u32
)0x00000020

	)

2803 
	#EXTI_PR_PR6
 ((
u32
)0x00000040

	)

2804 
	#EXTI_PR_PR7
 ((
u32
)0x00000080

	)

2805 
	#EXTI_PR_PR8
 ((
u32
)0x00000100

	)

2806 
	#EXTI_PR_PR9
 ((
u32
)0x00000200

	)

2807 
	#EXTI_PR_PR10
 ((
u32
)0x00000400

	)

2808 
	#EXTI_PR_PR11
 ((
u32
)0x00000800

	)

2809 
	#EXTI_PR_PR12
 ((
u32
)0x00001000

	)

2810 
	#EXTI_PR_PR13
 ((
u32
)0x00002000

	)

2811 
	#EXTI_PR_PR14
 ((
u32
)0x00004000

	)

2812 
	#EXTI_PR_PR15
 ((
u32
)0x00008000

	)

2813 
	#EXTI_PR_PR16
 ((
u32
)0x00010000

	)

2814 
	#EXTI_PR_PR17
 ((
u32
)0x00020000

	)

2815 
	#EXTI_PR_PR18
 ((
u32
)0x00040000

	)

2826 
	#DMA_ISR_GIF1
 ((
u32
)0x00000001

	)

2827 
	#DMA_ISR_TCIF1
 ((
u32
)0x00000002

	)

2828 
	#DMA_ISR_HTIF1
 ((
u32
)0x00000004

	)

2829 
	#DMA_ISR_TEIF1
 ((
u32
)0x00000008

	)

2830 
	#DMA_ISR_GIF2
 ((
u32
)0x00000010

	)

2831 
	#DMA_ISR_TCIF2
 ((
u32
)0x00000020

	)

2832 
	#DMA_ISR_HTIF2
 ((
u32
)0x00000040

	)

2833 
	#DMA_ISR_TEIF2
 ((
u32
)0x00000080

	)

2834 
	#DMA_ISR_GIF3
 ((
u32
)0x00000100

	)

2835 
	#DMA_ISR_TCIF3
 ((
u32
)0x00000200

	)

2836 
	#DMA_ISR_HTIF3
 ((
u32
)0x00000400

	)

2837 
	#DMA_ISR_TEIF3
 ((
u32
)0x00000800

	)

2838 
	#DMA_ISR_GIF4
 ((
u32
)0x00001000

	)

2839 
	#DMA_ISR_TCIF4
 ((
u32
)0x00002000

	)

2840 
	#DMA_ISR_HTIF4
 ((
u32
)0x00004000

	)

2841 
	#DMA_ISR_TEIF4
 ((
u32
)0x00008000

	)

2842 
	#DMA_ISR_GIF5
 ((
u32
)0x00010000

	)

2843 
	#DMA_ISR_TCIF5
 ((
u32
)0x00020000

	)

2844 
	#DMA_ISR_HTIF5
 ((
u32
)0x00040000

	)

2845 
	#DMA_ISR_TEIF5
 ((
u32
)0x00080000

	)

2846 
	#DMA_ISR_GIF6
 ((
u32
)0x00100000

	)

2847 
	#DMA_ISR_TCIF6
 ((
u32
)0x00200000

	)

2848 
	#DMA_ISR_HTIF6
 ((
u32
)0x00400000

	)

2849 
	#DMA_ISR_TEIF6
 ((
u32
)0x00800000

	)

2850 
	#DMA_ISR_GIF7
 ((
u32
)0x01000000

	)

2851 
	#DMA_ISR_TCIF7
 ((
u32
)0x02000000

	)

2852 
	#DMA_ISR_HTIF7
 ((
u32
)0x04000000

	)

2853 
	#DMA_ISR_TEIF7
 ((
u32
)0x08000000

	)

2857 
	#DMA_IFCR_CGIF1
 ((
u32
)0x00000001

	)

2858 
	#DMA_IFCR_CTCIF1
 ((
u32
)0x00000002

	)

2859 
	#DMA_IFCR_CHTIF1
 ((
u32
)0x00000004

	)

2860 
	#DMA_IFCR_CTEIF1
 ((
u32
)0x00000008

	)

2861 
	#DMA_IFCR_CGIF2
 ((
u32
)0x00000010

	)

2862 
	#DMA_IFCR_CTCIF2
 ((
u32
)0x00000020

	)

2863 
	#DMA_IFCR_CHTIF2
 ((
u32
)0x00000040

	)

2864 
	#DMA_IFCR_CTEIF2
 ((
u32
)0x00000080

	)

2865 
	#DMA_IFCR_CGIF3
 ((
u32
)0x00000100

	)

2866 
	#DMA_IFCR_CTCIF3
 ((
u32
)0x00000200

	)

2867 
	#DMA_IFCR_CHTIF3
 ((
u32
)0x00000400

	)

2868 
	#DMA_IFCR_CTEIF3
 ((
u32
)0x00000800

	)

2869 
	#DMA_IFCR_CGIF4
 ((
u32
)0x00001000

	)

2870 
	#DMA_IFCR_CTCIF4
 ((
u32
)0x00002000

	)

2871 
	#DMA_IFCR_CHTIF4
 ((
u32
)0x00004000

	)

2872 
	#DMA_IFCR_CTEIF4
 ((
u32
)0x00008000

	)

2873 
	#DMA_IFCR_CGIF5
 ((
u32
)0x00010000

	)

2874 
	#DMA_IFCR_CTCIF5
 ((
u32
)0x00020000

	)

2875 
	#DMA_IFCR_CHTIF5
 ((
u32
)0x00040000

	)

2876 
	#DMA_IFCR_CTEIF5
 ((
u32
)0x00080000

	)

2877 
	#DMA_IFCR_CGIF6
 ((
u32
)0x00100000

	)

2878 
	#DMA_IFCR_CTCIF6
 ((
u32
)0x00200000

	)

2879 
	#DMA_IFCR_CHTIF6
 ((
u32
)0x00400000

	)

2880 
	#DMA_IFCR_CTEIF6
 ((
u32
)0x00800000

	)

2881 
	#DMA_IFCR_CGIF7
 ((
u32
)0x01000000

	)

2882 
	#DMA_IFCR_CTCIF7
 ((
u32
)0x02000000

	)

2883 
	#DMA_IFCR_CHTIF7
 ((
u32
)0x04000000

	)

2884 
	#DMA_IFCR_CTEIF7
 ((
u32
)0x08000000

	)

2888 
	#DMA_CCR1_EN
 ((
u16
)0x0001

	)

2889 
	#DMA_CCR1_TCIE
 ((
u16
)0x0002

	)

2890 
	#DMA_CCR1_HTIE
 ((
u16
)0x0004

	)

2891 
	#DMA_CCR1_TEIE
 ((
u16
)0x0008

	)

2892 
	#DMA_CCR1_DIR
 ((
u16
)0x0010

	)

2893 
	#DMA_CCR1_CIRC
 ((
u16
)0x0020

	)

2894 
	#DMA_CCR1_PINC
 ((
u16
)0x0040

	)

2895 
	#DMA_CCR1_MINC
 ((
u16
)0x0080

	)

2897 
	#DMA_CCR1_PSIZE
 ((
u16
)0x0300

	)

2898 
	#DMA_CCR1_PSIZE_0
 ((
u16
)0x0100

	)

2899 
	#DMA_CCR1_PSIZE_1
 ((
u16
)0x0200

	)

2901 
	#DMA_CCR1_MSIZE
 ((
u16
)0x0C00

	)

2902 
	#DMA_CCR1_MSIZE_0
 ((
u16
)0x0400

	)

2903 
	#DMA_CCR1_MSIZE_1
 ((
u16
)0x0800

	)

2905 
	#DMA_CCR1_PL
 ((
u16
)0x3000

	)

2906 
	#DMA_CCR1_PL_0
 ((
u16
)0x1000

	)

2907 
	#DMA_CCR1_PL_1
 ((
u16
)0x2000

	)

2909 
	#DMA_CCR1_MEM2MEM
 ((
u16
)0x4000

	)

2913 
	#DMA_CCR2_EN
 ((
u16
)0x0001

	)

2914 
	#DMA_CCR2_TCIE
 ((
u16
)0x0002

	)

2915 
	#DMA_CCR2_HTIE
 ((
u16
)0x0004

	)

2916 
	#DMA_CCR2_TEIE
 ((
u16
)0x0008

	)

2917 
	#DMA_CCR2_DIR
 ((
u16
)0x0010

	)

2918 
	#DMA_CCR2_CIRC
 ((
u16
)0x0020

	)

2919 
	#DMA_CCR2_PINC
 ((
u16
)0x0040

	)

2920 
	#DMA_CCR2_MINC
 ((
u16
)0x0080

	)

2922 
	#DMA_CCR2_PSIZE
 ((
u16
)0x0300

	)

2923 
	#DMA_CCR2_PSIZE_0
 ((
u16
)0x0100

	)

2924 
	#DMA_CCR2_PSIZE_1
 ((
u16
)0x0200

	)

2926 
	#DMA_CCR2_MSIZE
 ((
u16
)0x0C00

	)

2927 
	#DMA_CCR2_MSIZE_0
 ((
u16
)0x0400

	)

2928 
	#DMA_CCR2_MSIZE_1
 ((
u16
)0x0800

	)

2930 
	#DMA_CCR2_PL
 ((
u16
)0x3000

	)

2931 
	#DMA_CCR2_PL_0
 ((
u16
)0x1000

	)

2932 
	#DMA_CCR2_PL_1
 ((
u16
)0x2000

	)

2934 
	#DMA_CCR2_MEM2MEM
 ((
u16
)0x4000

	)

2938 
	#DMA_CCR3_EN
 ((
u16
)0x0001

	)

2939 
	#DMA_CCR3_TCIE
 ((
u16
)0x0002

	)

2940 
	#DMA_CCR3_HTIE
 ((
u16
)0x0004

	)

2941 
	#DMA_CCR3_TEIE
 ((
u16
)0x0008

	)

2942 
	#DMA_CCR3_DIR
 ((
u16
)0x0010

	)

2943 
	#DMA_CCR3_CIRC
 ((
u16
)0x0020

	)

2944 
	#DMA_CCR3_PINC
 ((
u16
)0x0040

	)

2945 
	#DMA_CCR3_MINC
 ((
u16
)0x0080

	)

2947 
	#DMA_CCR3_PSIZE
 ((
u16
)0x0300

	)

2948 
	#DMA_CCR3_PSIZE_0
 ((
u16
)0x0100

	)

2949 
	#DMA_CCR3_PSIZE_1
 ((
u16
)0x0200

	)

2951 
	#DMA_CCR3_MSIZE
 ((
u16
)0x0C00

	)

2952 
	#DMA_CCR3_MSIZE_0
 ((
u16
)0x0400

	)

2953 
	#DMA_CCR3_MSIZE_1
 ((
u16
)0x0800

	)

2955 
	#DMA_CCR3_PL
 ((
u16
)0x3000

	)

2956 
	#DMA_CCR3_PL_0
 ((
u16
)0x1000

	)

2957 
	#DMA_CCR3_PL_1
 ((
u16
)0x2000

	)

2959 
	#DMA_CCR3_MEM2MEM
 ((
u16
)0x4000

	)

2963 
	#DMA_CCR4_EN
 ((
u16
)0x0001

	)

2964 
	#DMA_CCR4_TCIE
 ((
u16
)0x0002

	)

2965 
	#DMA_CCR4_HTIE
 ((
u16
)0x0004

	)

2966 
	#DMA_CCR4_TEIE
 ((
u16
)0x0008

	)

2967 
	#DMA_CCR4_DIR
 ((
u16
)0x0010

	)

2968 
	#DMA_CCR4_CIRC
 ((
u16
)0x0020

	)

2969 
	#DMA_CCR4_PINC
 ((
u16
)0x0040

	)

2970 
	#DMA_CCR4_MINC
 ((
u16
)0x0080

	)

2972 
	#DMA_CCR4_PSIZE
 ((
u16
)0x0300

	)

2973 
	#DMA_CCR4_PSIZE_0
 ((
u16
)0x0100

	)

2974 
	#DMA_CCR4_PSIZE_1
 ((
u16
)0x0200

	)

2976 
	#DMA_CCR4_MSIZE
 ((
u16
)0x0C00

	)

2977 
	#DMA_CCR4_MSIZE_0
 ((
u16
)0x0400

	)

2978 
	#DMA_CCR4_MSIZE_1
 ((
u16
)0x0800

	)

2980 
	#DMA_CCR4_PL
 ((
u16
)0x3000

	)

2981 
	#DMA_CCR4_PL_0
 ((
u16
)0x1000

	)

2982 
	#DMA_CCR4_PL_1
 ((
u16
)0x2000

	)

2984 
	#DMA_CCR4_MEM2MEM
 ((
u16
)0x4000

	)

2988 
	#DMA_CCR5_EN
 ((
u16
)0x0001

	)

2989 
	#DMA_CCR5_TCIE
 ((
u16
)0x0002

	)

2990 
	#DMA_CCR5_HTIE
 ((
u16
)0x0004

	)

2991 
	#DMA_CCR5_TEIE
 ((
u16
)0x0008

	)

2992 
	#DMA_CCR5_DIR
 ((
u16
)0x0010

	)

2993 
	#DMA_CCR5_CIRC
 ((
u16
)0x0020

	)

2994 
	#DMA_CCR5_PINC
 ((
u16
)0x0040

	)

2995 
	#DMA_CCR5_MINC
 ((
u16
)0x0080

	)

2997 
	#DMA_CCR5_PSIZE
 ((
u16
)0x0300

	)

2998 
	#DMA_CCR5_PSIZE_0
 ((
u16
)0x0100

	)

2999 
	#DMA_CCR5_PSIZE_1
 ((
u16
)0x0200

	)

3001 
	#DMA_CCR5_MSIZE
 ((
u16
)0x0C00

	)

3002 
	#DMA_CCR5_MSIZE_0
 ((
u16
)0x0400

	)

3003 
	#DMA_CCR5_MSIZE_1
 ((
u16
)0x0800

	)

3005 
	#DMA_CCR5_PL
 ((
u16
)0x3000

	)

3006 
	#DMA_CCR5_PL_0
 ((
u16
)0x1000

	)

3007 
	#DMA_CCR5_PL_1
 ((
u16
)0x2000

	)

3009 
	#DMA_CCR5_MEM2MEM
 ((
u16
)0x4000

	)

3013 
	#DMA_CCR6_EN
 ((
u16
)0x0001

	)

3014 
	#DMA_CCR6_TCIE
 ((
u16
)0x0002

	)

3015 
	#DMA_CCR6_HTIE
 ((
u16
)0x0004

	)

3016 
	#DMA_CCR6_TEIE
 ((
u16
)0x0008

	)

3017 
	#DMA_CCR6_DIR
 ((
u16
)0x0010

	)

3018 
	#DMA_CCR6_CIRC
 ((
u16
)0x0020

	)

3019 
	#DMA_CCR6_PINC
 ((
u16
)0x0040

	)

3020 
	#DMA_CCR6_MINC
 ((
u16
)0x0080

	)

3022 
	#DMA_CCR6_PSIZE
 ((
u16
)0x0300

	)

3023 
	#DMA_CCR6_PSIZE_0
 ((
u16
)0x0100

	)

3024 
	#DMA_CCR6_PSIZE_1
 ((
u16
)0x0200

	)

3026 
	#DMA_CCR6_MSIZE
 ((
u16
)0x0C00

	)

3027 
	#DMA_CCR6_MSIZE_0
 ((
u16
)0x0400

	)

3028 
	#DMA_CCR6_MSIZE_1
 ((
u16
)0x0800

	)

3030 
	#DMA_CCR6_PL
 ((
u16
)0x3000

	)

3031 
	#DMA_CCR6_PL_0
 ((
u16
)0x1000

	)

3032 
	#DMA_CCR6_PL_1
 ((
u16
)0x2000

	)

3034 
	#DMA_CCR6_MEM2MEM
 ((
u16
)0x4000

	)

3038 
	#DMA_CCR7_EN
 ((
u16
)0x0001

	)

3039 
	#DMA_CCR7_TCIE
 ((
u16
)0x0002

	)

3040 
	#DMA_CCR7_HTIE
 ((
u16
)0x0004

	)

3041 
	#DMA_CCR7_TEIE
 ((
u16
)0x0008

	)

3042 
	#DMA_CCR7_DIR
 ((
u16
)0x0010

	)

3043 
	#DMA_CCR7_CIRC
 ((
u16
)0x0020

	)

3044 
	#DMA_CCR7_PINC
 ((
u16
)0x0040

	)

3045 
	#DMA_CCR7_MINC
 ((
u16
)0x0080

	)

3047 
	#DMA_CCR7_PSIZE
 , ((
u16
)0x0300

	)

3048 
	#DMA_CCR7_PSIZE_0
 ((
u16
)0x0100

	)

3049 
	#DMA_CCR7_PSIZE_1
 ((
u16
)0x0200

	)

3051 
	#DMA_CCR7_MSIZE
 ((
u16
)0x0C00

	)

3052 
	#DMA_CCR7_MSIZE_0
 ((
u16
)0x0400

	)

3053 
	#DMA_CCR7_MSIZE_1
 ((
u16
)0x0800

	)

3055 
	#DMA_CCR7_PL
 ((
u16
)0x3000

	)

3056 
	#DMA_CCR7_PL_0
 ((
u16
)0x1000

	)

3057 
	#DMA_CCR7_PL_1
 ((
u16
)0x2000

	)

3059 
	#DMA_CCR7_MEM2MEM
 ((
u16
)0x4000

	)

3063 
	#DMA_CNDTR1_NDT
 ((
u16
)0xFFFF

	)

3067 
	#DMA_CNDTR2_NDT
 ((
u16
)0xFFFF

	)

3071 
	#DMA_CNDTR3_NDT
 ((
u16
)0xFFFF

	)

3075 
	#DMA_CNDTR4_NDT
 ((
u16
)0xFFFF

	)

3079 
	#DMA_CNDTR5_NDT
 ((
u16
)0xFFFF

	)

3083 
	#DMA_CNDTR6_NDT
 ((
u16
)0xFFFF

	)

3087 
	#DMA_CNDTR7_NDT
 ((
u16
)0xFFFF

	)

3091 
	#DMA_CPAR1_PA
 ((
u32
)0xFFFFFFFF

	)

3095 
	#DMA_CPAR2_PA
 ((
u32
)0xFFFFFFFF

	)

3099 
	#DMA_CPAR3_PA
 ((
u32
)0xFFFFFFFF

	)

3103 
	#DMA_CPAR4_PA
 ((
u32
)0xFFFFFFFF

	)

3107 
	#DMA_CPAR5_PA
 ((
u32
)0xFFFFFFFF

	)

3111 
	#DMA_CPAR6_PA
 ((
u32
)0xFFFFFFFF

	)

3115 
	#DMA_CPAR7_PA
 ((
u32
)0xFFFFFFFF

	)

3119 
	#DMA_CMAR1_MA
 ((
u32
)0xFFFFFFFF

	)

3123 
	#DMA_CMAR2_MA
 ((
u32
)0xFFFFFFFF

	)

3127 
	#DMA_CMAR3_MA
 ((
u32
)0xFFFFFFFF

	)

3131 
	#DMA_CMAR4_MA
 ((
u32
)0xFFFFFFFF

	)

3135 
	#DMA_CMAR5_MA
 ((
u32
)0xFFFFFFFF

	)

3139 
	#DMA_CMAR6_MA
 ((
u32
)0xFFFFFFFF

	)

3143 
	#DMA_CMAR7_MA
 ((
u32
)0xFFFFFFFF

	)

3154 
	#ADC_SR_AWD
 ((
u8
)0x01

	)

3155 
	#ADC_SR_EOC
 ((
u8
)0x02

	)

3156 
	#ADC_SR_JEOC
 ((
u8
)0x04

	)

3157 
	#ADC_SR_JSTRT
 ((
u8
)0x08

	)

3158 
	#ADC_SR_STRT
 ((
u8
)0x10

	)

3162 
	#ADC_CR1_AWDCH
 ((
u32
)0x0000001F

	)

3163 
	#ADC_CR1_AWDCH_0
 ((
u32
)0x00000001

	)

3164 
	#ADC_CR1_AWDCH_1
 ((
u32
)0x00000002

	)

3165 
	#ADC_CR1_AWDCH_2
 ((
u32
)0x00000004

	)

3166 
	#ADC_CR1_AWDCH_3
 ((
u32
)0x00000008

	)

3167 
	#ADC_CR1_AWDCH_4
 ((
u32
)0x00000010

	)

3169 
	#ADC_CR1_EOCIE
 ((
u32
)0x00000020

	)

3170 
	#ADC_CR1_AWDIE
 ((
u32
)0x00000040

	)

3171 
	#ADC_CR1_JEOCIE
 ((
u32
)0x00000080

	)

3172 
	#ADC_CR1_SCAN
 ((
u32
)0x00000100

	)

3173 
	#ADC_CR1_AWDSGL
 ((
u32
)0x00000200

	)

3174 
	#ADC_CR1_JAUTO
 ((
u32
)0x00000400

	)

3175 
	#ADC_CR1_DISCEN
 ((
u32
)0x00000800

	)

3176 
	#ADC_CR1_JDISCEN
 ((
u32
)0x00001000

	)

3178 
	#ADC_CR1_DISCNUM
 ((
u32
)0x0000E000

	)

3179 
	#ADC_CR1_DISCNUM_0
 ((
u32
)0x00002000

	)

3180 
	#ADC_CR1_DISCNUM_1
 ((
u32
)0x00004000

	)

3181 
	#ADC_CR1_DISCNUM_2
 ((
u32
)0x00008000

	)

3183 
	#ADC_CR1_DUALMOD
 ((
u32
)0x000F0000

	)

3184 
	#ADC_CR1_DUALMOD_0
 ((
u32
)0x00010000

	)

3185 
	#ADC_CR1_DUALMOD_1
 ((
u32
)0x00020000

	)

3186 
	#ADC_CR1_DUALMOD_2
 ((
u32
)0x00040000

	)

3187 
	#ADC_CR1_DUALMOD_3
 ((
u32
)0x00080000

	)

3189 
	#ADC_CR1_JAWDEN
 ((
u32
)0x00400000

	)

3190 
	#ADC_CR1_AWDEN
 ((
u32
)0x00800000

	)

3194 
	#ADC_CR2_ADON
 ((
u32
)0x00000001

	)

3195 
	#ADC_CR2_CONT
 ((
u32
)0x00000002

	)

3196 
	#ADC_CR2_CAL
 ((
u32
)0x00000004

	)

3197 
	#ADC_CR2_RSTCAL
 ((
u32
)0x00000008

	)

3198 
	#ADC_CR2_DMA
 ((
u32
)0x00000100

	)

3199 
	#ADC_CR2_ALIGN
 ((
u32
)0x00000800

	)

3201 
	#ADC_CR2_JEXTSEL
 ((
u32
)0x00007000

	)

3202 
	#ADC_CR2_JEXTSEL_0
 ((
u32
)0x00001000

	)

3203 
	#ADC_CR2_JEXTSEL_1
 ((
u32
)0x00002000

	)

3204 
	#ADC_CR2_JEXTSEL_2
 ((
u32
)0x00004000

	)

3206 
	#ADC_CR2_JEXTTRIG
 ((
u32
)0x00008000

	)

3208 
	#ADC_CR2_EXTSEL
 ((
u32
)0x000E0000

	)

3209 
	#ADC_CR2_EXTSEL_0
 ((
u32
)0x00020000

	)

3210 
	#ADC_CR2_EXTSEL_1
 ((
u32
)0x00040000

	)

3211 
	#ADC_CR2_EXTSEL_2
 ((
u32
)0x00080000

	)

3213 
	#ADC_CR2_EXTTRIG
 ((
u32
)0x00100000

	)

3214 
	#ADC_CR2_JSWSTART
 ((
u32
)0x00200000

	)

3215 
	#ADC_CR2_SWSTART
 ((
u32
)0x00400000

	)

3216 
	#ADC_CR2_TSVREFE
 ((
u32
)0x00800000

	)

3220 
	#ADC_SMPR1_SMP10
 ((
u32
)0x00000007

	)

3221 
	#ADC_SMPR1_SMP10_0
 ((
u32
)0x00000001

	)

3222 
	#ADC_SMPR1_SMP10_1
 ((
u32
)0x00000002

	)

3223 
	#ADC_SMPR1_SMP10_2
 ((
u32
)0x00000004

	)

3225 
	#ADC_SMPR1_SMP11
 ((
u32
)0x00000038

	)

3226 
	#ADC_SMPR1_SMP11_0
 ((
u32
)0x00000008

	)

3227 
	#ADC_SMPR1_SMP11_1
 ((
u32
)0x00000010

	)

3228 
	#ADC_SMPR1_SMP11_2
 ((
u32
)0x00000020

	)

3230 
	#ADC_SMPR1_SMP12
 ((
u32
)0x000001C0

	)

3231 
	#ADC_SMPR1_SMP12_0
 ((
u32
)0x00000040

	)

3232 
	#ADC_SMPR1_SMP12_1
 ((
u32
)0x00000080

	)

3233 
	#ADC_SMPR1_SMP12_2
 ((
u32
)0x00000100

	)

3235 
	#ADC_SMPR1_SMP13
 ((
u32
)0x00000E00

	)

3236 
	#ADC_SMPR1_SMP13_0
 ((
u32
)0x00000200

	)

3237 
	#ADC_SMPR1_SMP13_1
 ((
u32
)0x00000400

	)

3238 
	#ADC_SMPR1_SMP13_2
 ((
u32
)0x00000800

	)

3240 
	#ADC_SMPR1_SMP14
 ((
u32
)0x00007000

	)

3241 
	#ADC_SMPR1_SMP14_0
 ((
u32
)0x00001000

	)

3242 
	#ADC_SMPR1_SMP14_1
 ((
u32
)0x00002000

	)

3243 
	#ADC_SMPR1_SMP14_2
 ((
u32
)0x00004000

	)

3245 
	#ADC_SMPR1_SMP15
 ((
u32
)0x00038000

	)

3246 
	#ADC_SMPR1_SMP15_0
 ((
u32
)0x00008000

	)

3247 
	#ADC_SMPR1_SMP15_1
 ((
u32
)0x00010000

	)

3248 
	#ADC_SMPR1_SMP15_2
 ((
u32
)0x00020000

	)

3250 
	#ADC_SMPR1_SMP16
 ((
u32
)0x001C0000

	)

3251 
	#ADC_SMPR1_SMP16_0
 ((
u32
)0x00040000

	)

3252 
	#ADC_SMPR1_SMP16_1
 ((
u32
)0x00080000

	)

3253 
	#ADC_SMPR1_SMP16_2
 ((
u32
)0x00100000

	)

3255 
	#ADC_SMPR1_SMP17
 ((
u32
)0x00E00000

	)

3256 
	#ADC_SMPR1_SMP17_0
 ((
u32
)0x00200000

	)

3257 
	#ADC_SMPR1_SMP17_1
 ((
u32
)0x00400000

	)

3258 
	#ADC_SMPR1_SMP17_2
 ((
u32
)0x00800000

	)

3262 
	#ADC_SMPR2_SMP0
 ((
u32
)0x00000007

	)

3263 
	#ADC_SMPR2_SMP0_0
 ((
u32
)0x00000001

	)

3264 
	#ADC_SMPR2_SMP0_1
 ((
u32
)0x00000002

	)

3265 
	#ADC_SMPR2_SMP0_2
 ((
u32
)0x00000004

	)

3267 
	#ADC_SMPR2_SMP1
 ((
u32
)0x00000038

	)

3268 
	#ADC_SMPR2_SMP1_0
 ((
u32
)0x00000008

	)

3269 
	#ADC_SMPR2_SMP1_1
 ((
u32
)0x00000010

	)

3270 
	#ADC_SMPR2_SMP1_2
 ((
u32
)0x00000020

	)

3272 
	#ADC_SMPR2_SMP2
 ((
u32
)0x000001C0

	)

3273 
	#ADC_SMPR2_SMP2_0
 ((
u32
)0x00000040

	)

3274 
	#ADC_SMPR2_SMP2_1
 ((
u32
)0x00000080

	)

3275 
	#ADC_SMPR2_SMP2_2
 ((
u32
)0x00000100

	)

3277 
	#ADC_SMPR2_SMP3
 ((
u32
)0x00000E00

	)

3278 
	#ADC_SMPR2_SMP3_0
 ((
u32
)0x00000200

	)

3279 
	#ADC_SMPR2_SMP3_1
 ((
u32
)0x00000400

	)

3280 
	#ADC_SMPR2_SMP3_2
 ((
u32
)0x00000800

	)

3282 
	#ADC_SMPR2_SMP4
 ((
u32
)0x00007000

	)

3283 
	#ADC_SMPR2_SMP4_0
 ((
u32
)0x00001000

	)

3284 
	#ADC_SMPR2_SMP4_1
 ((
u32
)0x00002000

	)

3285 
	#ADC_SMPR2_SMP4_2
 ((
u32
)0x00004000

	)

3287 
	#ADC_SMPR2_SMP5
 ((
u32
)0x00038000

	)

3288 
	#ADC_SMPR2_SMP5_0
 ((
u32
)0x00008000

	)

3289 
	#ADC_SMPR2_SMP5_1
 ((
u32
)0x00010000

	)

3290 
	#ADC_SMPR2_SMP5_2
 ((
u32
)0x00020000

	)

3292 
	#ADC_SMPR2_SMP6
 ((
u32
)0x001C0000

	)

3293 
	#ADC_SMPR2_SMP6_0
 ((
u32
)0x00040000

	)

3294 
	#ADC_SMPR2_SMP6_1
 ((
u32
)0x00080000

	)

3295 
	#ADC_SMPR2_SMP6_2
 ((
u32
)0x00100000

	)

3297 
	#ADC_SMPR2_SMP7
 ((
u32
)0x00E00000

	)

3298 
	#ADC_SMPR2_SMP7_0
 ((
u32
)0x00200000

	)

3299 
	#ADC_SMPR2_SMP7_1
 ((
u32
)0x00400000

	)

3300 
	#ADC_SMPR2_SMP7_2
 ((
u32
)0x00800000

	)

3302 
	#ADC_SMPR2_SMP8
 ((
u32
)0x07000000

	)

3303 
	#ADC_SMPR2_SMP8_0
 ((
u32
)0x01000000

	)

3304 
	#ADC_SMPR2_SMP8_1
 ((
u32
)0x02000000

	)

3305 
	#ADC_SMPR2_SMP8_2
 ((
u32
)0x04000000

	)

3307 
	#ADC_SMPR2_SMP9
 ((
u32
)0x38000000

	)

3308 
	#ADC_SMPR2_SMP9_0
 ((
u32
)0x08000000

	)

3309 
	#ADC_SMPR2_SMP9_1
 ((
u32
)0x10000000

	)

3310 
	#ADC_SMPR2_SMP9_2
 ((
u32
)0x20000000

	)

3314 
	#ADC_JOFR1_JOFFSET1
 ((
u16
)0x0FFF

	)

3318 
	#ADC_JOFR2_JOFFSET2
 ((
u16
)0x0FFF

	)

3322 
	#ADC_JOFR3_JOFFSET3
 ((
u16
)0x0FFF

	)

3326 
	#ADC_JOFR4_JOFFSET4
 ((
u16
)0x0FFF

	)

3330 
	#ADC_HTR_HT
 ((
u16
)0x0FFF

	)

3334 
	#ADC_LTR_LT
 ((
u16
)0x0FFF

	)

3338 
	#ADC_SQR1_SQ13
 ((
u32
)0x0000001F

	)

3339 
	#ADC_SQR1_SQ13_0
 ((
u32
)0x00000001

	)

3340 
	#ADC_SQR1_SQ13_1
 ((
u32
)0x00000002

	)

3341 
	#ADC_SQR1_SQ13_2
 ((
u32
)0x00000004

	)

3342 
	#ADC_SQR1_SQ13_3
 ((
u32
)0x00000008

	)

3343 
	#ADC_SQR1_SQ13_4
 ((
u32
)0x00000010

	)

3345 
	#ADC_SQR1_SQ14
 ((
u32
)0x000003E0

	)

3346 
	#ADC_SQR1_SQ14_0
 ((
u32
)0x00000020

	)

3347 
	#ADC_SQR1_SQ14_1
 ((
u32
)0x00000040

	)

3348 
	#ADC_SQR1_SQ14_2
 ((
u32
)0x00000080

	)

3349 
	#ADC_SQR1_SQ14_3
 ((
u32
)0x00000100

	)

3350 
	#ADC_SQR1_SQ14_4
 ((
u32
)0x00000200

	)

3352 
	#ADC_SQR1_SQ15
 ((
u32
)0x00007C00

	)

3353 
	#ADC_SQR1_SQ15_0
 ((
u32
)0x00000400

	)

3354 
	#ADC_SQR1_SQ15_1
 ((
u32
)0x00000800

	)

3355 
	#ADC_SQR1_SQ15_2
 ((
u32
)0x00001000

	)

3356 
	#ADC_SQR1_SQ15_3
 ((
u32
)0x00002000

	)

3357 
	#ADC_SQR1_SQ15_4
 ((
u32
)0x00004000

	)

3359 
	#ADC_SQR1_SQ16
 ((
u32
)0x000F8000

	)

3360 
	#ADC_SQR1_SQ16_0
 ((
u32
)0x00008000

	)

3361 
	#ADC_SQR1_SQ16_1
 ((
u32
)0x00010000

	)

3362 
	#ADC_SQR1_SQ16_2
 ((
u32
)0x00020000

	)

3363 
	#ADC_SQR1_SQ16_3
 ((
u32
)0x00040000

	)

3364 
	#ADC_SQR1_SQ16_4
 ((
u32
)0x00080000

	)

3366 
	#ADC_SQR1_L
 ((
u32
)0x00F00000

	)

3367 
	#ADC_SQR1_L_0
 ((
u32
)0x00100000

	)

3368 
	#ADC_SQR1_L_1
 ((
u32
)0x00200000

	)

3369 
	#ADC_SQR1_L_2
 ((
u32
)0x00400000

	)

3370 
	#ADC_SQR1_L_3
 ((
u32
)0x00800000

	)

3374 
	#ADC_SQR2_SQ7
 ((
u32
)0x0000001F

	)

3375 
	#ADC_SQR2_SQ7_0
 ((
u32
)0x00000001

	)

3376 
	#ADC_SQR2_SQ7_1
 ((
u32
)0x00000002

	)

3377 
	#ADC_SQR2_SQ7_2
 ((
u32
)0x00000004

	)

3378 
	#ADC_SQR2_SQ7_3
 ((
u32
)0x00000008

	)

3379 
	#ADC_SQR2_SQ7_4
 ((
u32
)0x00000010

	)

3381 
	#ADC_SQR2_SQ8
 ((
u32
)0x000003E0

	)

3382 
	#ADC_SQR2_SQ8_0
 ((
u32
)0x00000020

	)

3383 
	#ADC_SQR2_SQ8_1
 ((
u32
)0x00000040

	)

3384 
	#ADC_SQR2_SQ8_2
 ((
u32
)0x00000080

	)

3385 
	#ADC_SQR2_SQ8_3
 ((
u32
)0x00000100

	)

3386 
	#ADC_SQR2_SQ8_4
 ((
u32
)0x00000200

	)

3388 
	#ADC_SQR2_SQ9
 ((
u32
)0x00007C00

	)

3389 
	#ADC_SQR2_SQ9_0
 ((
u32
)0x00000400

	)

3390 
	#ADC_SQR2_SQ9_1
 ((
u32
)0x00000800

	)

3391 
	#ADC_SQR2_SQ9_2
 ((
u32
)0x00001000

	)

3392 
	#ADC_SQR2_SQ9_3
 ((
u32
)0x00002000

	)

3393 
	#ADC_SQR2_SQ9_4
 ((
u32
)0x00004000

	)

3395 
	#ADC_SQR2_SQ10
 ((
u32
)0x000F8000

	)

3396 
	#ADC_SQR2_SQ10_0
 ((
u32
)0x00008000

	)

3397 
	#ADC_SQR2_SQ10_1
 ((
u32
)0x00010000

	)

3398 
	#ADC_SQR2_SQ10_2
 ((
u32
)0x00020000

	)

3399 
	#ADC_SQR2_SQ10_3
 ((
u32
)0x00040000

	)

3400 
	#ADC_SQR2_SQ10_4
 ((
u32
)0x00080000

	)

3402 
	#ADC_SQR2_SQ11
 ((
u32
)0x01F00000

	)

3403 
	#ADC_SQR2_SQ11_0
 ((
u32
)0x00100000

	)

3404 
	#ADC_SQR2_SQ11_1
 ((
u32
)0x00200000

	)

3405 
	#ADC_SQR2_SQ11_2
 ((
u32
)0x00400000

	)

3406 
	#ADC_SQR2_SQ11_3
 ((
u32
)0x00800000

	)

3407 
	#ADC_SQR2_SQ11_4
 ((
u32
)0x01000000

	)

3409 
	#ADC_SQR2_SQ12
 ((
u32
)0x3E000000

	)

3410 
	#ADC_SQR2_SQ12_0
 ((
u32
)0x02000000

	)

3411 
	#ADC_SQR2_SQ12_1
 ((
u32
)0x04000000

	)

3412 
	#ADC_SQR2_SQ12_2
 ((
u32
)0x08000000

	)

3413 
	#ADC_SQR2_SQ12_3
 ((
u32
)0x10000000

	)

3414 
	#ADC_SQR2_SQ12_4
 ((
u32
)0x20000000

	)

3418 
	#ADC_SQR3_SQ1
 ((
u32
)0x0000001F

	)

3419 
	#ADC_SQR3_SQ1_0
 ((
u32
)0x00000001

	)

3420 
	#ADC_SQR3_SQ1_1
 ((
u32
)0x00000002

	)

3421 
	#ADC_SQR3_SQ1_2
 ((
u32
)0x00000004

	)

3422 
	#ADC_SQR3_SQ1_3
 ((
u32
)0x00000008

	)

3423 
	#ADC_SQR3_SQ1_4
 ((
u32
)0x00000010

	)

3425 
	#ADC_SQR3_SQ2
 ((
u32
)0x000003E0

	)

3426 
	#ADC_SQR3_SQ2_0
 ((
u32
)0x00000020

	)

3427 
	#ADC_SQR3_SQ2_1
 ((
u32
)0x00000040

	)

3428 
	#ADC_SQR3_SQ2_2
 ((
u32
)0x00000080

	)

3429 
	#ADC_SQR3_SQ2_3
 ((
u32
)0x00000100

	)

3430 
	#ADC_SQR3_SQ2_4
 ((
u32
)0x00000200

	)

3432 
	#ADC_SQR3_SQ3
 ((
u32
)0x00007C00

	)

3433 
	#ADC_SQR3_SQ3_0
 ((
u32
)0x00000400

	)

3434 
	#ADC_SQR3_SQ3_1
 ((
u32
)0x00000800

	)

3435 
	#ADC_SQR3_SQ3_2
 ((
u32
)0x00001000

	)

3436 
	#ADC_SQR3_SQ3_3
 ((
u32
)0x00002000

	)

3437 
	#ADC_SQR3_SQ3_4
 ((
u32
)0x00004000

	)

3439 
	#ADC_SQR3_SQ4
 ((
u32
)0x000F8000

	)

3440 
	#ADC_SQR3_SQ4_0
 ((
u32
)0x00008000

	)

3441 
	#ADC_SQR3_SQ4_1
 ((
u32
)0x00010000

	)

3442 
	#ADC_SQR3_SQ4_2
 ((
u32
)0x00020000

	)

3443 
	#ADC_SQR3_SQ4_3
 ((
u32
)0x00040000

	)

3444 
	#ADC_SQR3_SQ4_4
 ((
u32
)0x00080000

	)

3446 
	#ADC_SQR3_SQ5
 ((
u32
)0x01F00000

	)

3447 
	#ADC_SQR3_SQ5_0
 ((
u32
)0x00100000

	)

3448 
	#ADC_SQR3_SQ5_1
 ((
u32
)0x00200000

	)

3449 
	#ADC_SQR3_SQ5_2
 ((
u32
)0x00400000

	)

3450 
	#ADC_SQR3_SQ5_3
 ((
u32
)0x00800000

	)

3451 
	#ADC_SQR3_SQ5_4
 ((
u32
)0x01000000

	)

3453 
	#ADC_SQR3_SQ6
 ((
u32
)0x3E000000

	)

3454 
	#ADC_SQR3_SQ6_0
 ((
u32
)0x02000000

	)

3455 
	#ADC_SQR3_SQ6_1
 ((
u32
)0x04000000

	)

3456 
	#ADC_SQR3_SQ6_2
 ((
u32
)0x08000000

	)

3457 
	#ADC_SQR3_SQ6_3
 ((
u32
)0x10000000

	)

3458 
	#ADC_SQR3_SQ6_4
 ((
u32
)0x20000000

	)

3462 
	#ADC_JSQR_JSQ1
 ((
u32
)0x0000001F

	)

3463 
	#ADC_JSQR_JSQ1_0
 ((
u32
)0x00000001

	)

3464 
	#ADC_JSQR_JSQ1_1
 ((
u32
)0x00000002

	)

3465 
	#ADC_JSQR_JSQ1_2
 ((
u32
)0x00000004

	)

3466 
	#ADC_JSQR_JSQ1_3
 ((
u32
)0x00000008

	)

3467 
	#ADC_JSQR_JSQ1_4
 ((
u32
)0x00000010

	)

3469 
	#ADC_JSQR_JSQ2
 ((
u32
)0x000003E0

	)

3470 
	#ADC_JSQR_JSQ2_0
 ((
u32
)0x00000020

	)

3471 
	#ADC_JSQR_JSQ2_1
 ((
u32
)0x00000040

	)

3472 
	#ADC_JSQR_JSQ2_2
 ((
u32
)0x00000080

	)

3473 
	#ADC_JSQR_JSQ2_3
 ((
u32
)0x00000100

	)

3474 
	#ADC_JSQR_JSQ2_4
 ((
u32
)0x00000200

	)

3476 
	#ADC_JSQR_JSQ3
 ((
u32
)0x00007C00

	)

3477 
	#ADC_JSQR_JSQ3_0
 ((
u32
)0x00000400

	)

3478 
	#ADC_JSQR_JSQ3_1
 ((
u32
)0x00000800

	)

3479 
	#ADC_JSQR_JSQ3_2
 ((
u32
)0x00001000

	)

3480 
	#ADC_JSQR_JSQ3_3
 ((
u32
)0x00002000

	)

3481 
	#ADC_JSQR_JSQ3_4
 ((
u32
)0x00004000

	)

3483 
	#ADC_JSQR_JSQ4
 ((
u32
)0x000F8000

	)

3484 
	#ADC_JSQR_JSQ4_0
 ((
u32
)0x00008000

	)

3485 
	#ADC_JSQR_JSQ4_1
 ((
u32
)0x00010000

	)

3486 
	#ADC_JSQR_JSQ4_2
 ((
u32
)0x00020000

	)

3487 
	#ADC_JSQR_JSQ4_3
 ((
u32
)0x00040000

	)

3488 
	#ADC_JSQR_JSQ4_4
 ((
u32
)0x00080000

	)

3490 
	#ADC_JSQR_JL
 ((
u32
)0x00300000

	)

3491 
	#ADC_JSQR_JL_0
 ((
u32
)0x00100000

	)

3492 
	#ADC_JSQR_JL_1
 ((
u32
)0x00200000

	)

3496 
	#ADC_JDR1_JDATA
 ((
u16
)0xFFFF

	)

3500 
	#ADC_JDR2_JDATA
 ((
u16
)0xFFFF

	)

3504 
	#ADC_JDR3_JDATA
 ((
u16
)0xFFFF

	)

3508 
	#ADC_JDR4_JDATA
 ((
u16
)0xFFFF

	)

3512 
	#ADC_DR_DATA
 ((
u32
)0x0000FFFF

	)

3513 
	#ADC_DR_ADC2DATA
 ((
u32
)0xFFFF0000

	)

3524 
	#DAC_CR_EN1
 ((
u32
)0x00000001

	)

3525 
	#DAC_CR_BOFF1
 ((
u32
)0x00000002

	)

3526 
	#DAC_CR_TEN1
 ((
u32
)0x00000004

	)

3528 
	#DAC_CR_TSEL1
 ((
u32
)0x00000038

	)

3529 
	#DAC_CR_TSEL1_0
 ((
u32
)0x00000008

	)

3530 
	#DAC_CR_TSEL1_1
 ((
u32
)0x00000010

	)

3531 
	#DAC_CR_TSEL1_2
 ((
u32
)0x00000020

	)

3533 
	#DAC_CR_WAVE1
 ((
u32
)0x000000C0

	)

3534 
	#DAC_CR_WAVE1_0
 ((
u32
)0x00000040

	)

3535 
	#DAC_CR_WAVE1_1
 ((
u32
)0x00000080

	)

3537 
	#DAC_CR_MAMP1
 ((
u32
)0x00000F00

	)

3538 
	#DAC_CR_MAMP1_0
 ((
u32
)0x00000100

	)

3539 
	#DAC_CR_MAMP1_1
 ((
u32
)0x00000200

	)

3540 
	#DAC_CR_MAMP1_2
 ((
u32
)0x00000400

	)

3541 
	#DAC_CR_MAMP1_3
 ((
u32
)0x00000800

	)

3543 
	#DAC_CR_DMAEN1
 ((
u32
)0x00001000

	)

3544 
	#DAC_CR_EN2
 ((
u32
)0x00010000

	)

3545 
	#DAC_CR_BOFF2
 ((
u32
)0x00020000

	)

3546 
	#DAC_CR_TEN2
 ((
u32
)0x00040000

	)

3548 
	#DAC_CR_TSEL2
 ((
u32
)0x00380000

	)

3549 
	#DAC_CR_TSEL2_0
 ((
u32
)0x00080000

	)

3550 
	#DAC_CR_TSEL2_1
 ((
u32
)0x00100000

	)

3551 
	#DAC_CR_TSEL2_2
 ((
u32
)0x00200000

	)

3553 
	#DAC_CR_WAVE2
 ((
u32
)0x00C00000

	)

3554 
	#DAC_CR_WAVE2_0
 ((
u32
)0x00400000

	)

3555 
	#DAC_CR_WAVE2_1
 ((
u32
)0x00800000

	)

3557 
	#DAC_CR_MAMP2
 ((
u32
)0x0F000000

	)

3558 
	#DAC_CR_MAMP2_0
 ((
u32
)0x01000000

	)

3559 
	#DAC_CR_MAMP2_1
 ((
u32
)0x02000000

	)

3560 
	#DAC_CR_MAMP2_2
 ((
u32
)0x04000000

	)

3561 
	#DAC_CR_MAMP2_3
 ((
u32
)0x08000000

	)

3563 
	#DAC_CR_DMAEN2
 ((
u32
)0x10000000

	)

3567 
	#DAC_SWTRIGR_SWTRIG1
 ((
u8
)0x01

	)

3568 
	#DAC_SWTRIGR_SWTRIG2
 ((
u8
)0x02

	)

3572 
	#DAC_DHR12R1_DACC1DHR
 ((
u16
)0x0FFF

	)

3576 
	#DAC_DHR12L1_DACC1DHR
 ((
u16
)0xFFF0

	)

3580 
	#DAC_DHR8R1_DACC1DHR
 ((
u8
)0xFF

	)

3584 
	#DAC_DHR12R2_DACC2DHR
 ((
u16
)0x0FFF

	)

3588 
	#DAC_DHR12L2_DACC2DHR
 ((
u16
)0xFFF0

	)

3592 
	#DAC_DHR8R2_DACC2DHR
 ((
u8
)0xFF

	)

3596 
	#DAC_DHR12RD_DACC1DHR
 ((
u32
)0x00000FFF

	)

3597 
	#DAC_DHR12RD_DACC2DHR
 ((
u32
)0x0FFF0000

	)

3601 
	#DAC_DHR12LD_DACC1DHR
 ((
u32
)0x0000FFF0

	)

3602 
	#DAC_DHR12LD_DACC2DHR
 ((
u32
)0xFFF00000

	)

3606 
	#DAC_DHR8RD_DACC1DHR
 ((
u16
)0x00FF

	)

3607 
	#DAC_DHR8RD_DACC2DHR
 ((
u16
)0xFF00

	)

3611 
	#DAC_DOR1_DACC1DOR
 ((
u16
)0x0FFF

	)

3615 
	#DAC_DOR2_DACC2DOR
 ((
u16
)0x0FFF

	)

3626 
	#TIM_CR1_CEN
 ((
u16
)0x0001

	)

3627 
	#TIM_CR1_UDIS
 ((
u16
)0x0002

	)

3628 
	#TIM_CR1_URS
 ((
u16
)0x0004

	)

3629 
	#TIM_CR1_OPM
 ((
u16
)0x0008

	)

3630 
	#TIM_CR1_DIR
 ((
u16
)0x0010

	)

3632 
	#TIM_CR1_CMS
 ((
u16
)0x0060

	)

3633 
	#TIM_CR1_CMS_0
 ((
u16
)0x0020

	)

3634 
	#TIM_CR1_CMS_1
 ((
u16
)0x0040

	)

3636 
	#TIM_CR1_ARPE
 ((
u16
)0x0080

	)

3638 
	#TIM_CR1_CKD
 ((
u16
)0x0300

	)

3639 
	#TIM_CR1_CKD_0
 ((
u16
)0x0100

	)

3640 
	#TIM_CR1_CKD_1
 ((
u16
)0x0200

	)

3644 
	#TIM_CR2_CCPC
 ((
u16
)0x0001

	)

3645 
	#TIM_CR2_CCUS
 ((
u16
)0x0004

	)

3646 
	#TIM_CR2_CCDS
 ((
u16
)0x0008

	)

3648 
	#TIM_CR2_MMS
 ((
u16
)0x0070

	)

3649 
	#TIM_CR2_MMS_0
 ((
u16
)0x0010

	)

3650 
	#TIM_CR2_MMS_1
 ((
u16
)0x0020

	)

3651 
	#TIM_CR2_MMS_2
 ((
u16
)0x0040

	)

3653 
	#TIM_CR2_TI1S
 ((
u16
)0x0080

	)

3654 
	#TIM_CR2_OIS1
 ((
u16
)0x0100

	)

3655 
	#TIM_CR2_OIS1N
 ((
u16
)0x0200

	)

3656 
	#TIM_CR2_OIS2
 ((
u16
)0x0400

	)

3657 
	#TIM_CR2_OIS2N
 ((
u16
)0x0800

	)

3658 
	#TIM_CR2_OIS3
 ((
u16
)0x1000

	)

3659 
	#TIM_CR2_OIS3N
 ((
u16
)0x2000

	)

3660 
	#TIM_CR2_OIS4
 ((
u16
)0x4000

	)

3664 
	#TIM_SMCR_SMS
 ((
u16
)0x0007

	)

3665 
	#TIM_SMCR_SMS_0
 ((
u16
)0x0001

	)

3666 
	#TIM_SMCR_SMS_1
 ((
u16
)0x0002

	)

3667 
	#TIM_SMCR_SMS_2
 ((
u16
)0x0004

	)

3669 
	#TIM_SMCR_TS
 ((
u16
)0x0070

	)

3670 
	#TIM_SMCR_TS_0
 ((
u16
)0x0010

	)

3671 
	#TIM_SMCR_TS_1
 ((
u16
)0x0020

	)

3672 
	#TIM_SMCR_TS_2
 ((
u16
)0x0040

	)

3674 
	#TIM_SMCR_MSM
 ((
u16
)0x0080

	)

3676 
	#TIM_SMCR_ETF
 ((
u16
)0x0F00

	)

3677 
	#TIM_SMCR_ETF_0
 ((
u16
)0x0100

	)

3678 
	#TIM_SMCR_ETF_1
 ((
u16
)0x0200

	)

3679 
	#TIM_SMCR_ETF_2
 ((
u16
)0x0400

	)

3680 
	#TIM_SMCR_ETF_3
 ((
u16
)0x0800

	)

3682 
	#TIM_SMCR_ETPS
 ((
u16
)0x3000

	)

3683 
	#TIM_SMCR_ETPS_0
 ((
u16
)0x1000

	)

3684 
	#TIM_SMCR_ETPS_1
 ((
u16
)0x2000

	)

3686 
	#TIM_SMCR_ECE
 ((
u16
)0x4000

	)

3687 
	#TIM_SMCR_ETP
 ((
u16
)0x8000

	)

3691 
	#TIM_DIER_UIE
 ((
u16
)0x0001

	)

3692 
	#TIM_DIER_CC1IE
 ((
u16
)0x0002

	)

3693 
	#TIM_DIER_CC2IE
 ((
u16
)0x0004

	)

3694 
	#TIM_DIER_CC3IE
 ((
u16
)0x0008

	)

3695 
	#TIM_DIER_CC4IE
 ((
u16
)0x0010

	)

3696 
	#TIM_DIER_COMIE
 ((
u16
)0x0020

	)

3697 
	#TIM_DIER_TIE
 ((
u16
)0x0040

	)

3698 
	#TIM_DIER_BIE
 ((
u16
)0x0080

	)

3699 
	#TIM_DIER_UDE
 ((
u16
)0x0100

	)

3700 
	#TIM_DIER_CC1DE
 ((
u16
)0x0200

	)

3701 
	#TIM_DIER_CC2DE
 ((
u16
)0x0400

	)

3702 
	#TIM_DIER_CC3DE
 ((
u16
)0x0800

	)

3703 
	#TIM_DIER_CC4DE
 ((
u16
)0x1000

	)

3704 
	#TIM_DIER_COMDE
 ((
u16
)0x2000

	)

3705 
	#TIM_DIER_TDE
 ((
u16
)0x4000

	)

3709 
	#TIM_SR_UIF
 ((
u16
)0x0001

	)

3710 
	#TIM_SR_CC1IF
 ((
u16
)0x0002

	)

3711 
	#TIM_SR_CC2IF
 ((
u16
)0x0004

	)

3712 
	#TIM_SR_CC3IF
 ((
u16
)0x0008

	)

3713 
	#TIM_SR_CC4IF
 ((
u16
)0x0010

	)

3714 
	#TIM_SR_COMIF
 ((
u16
)0x0020

	)

3715 
	#TIM_SR_TIF
 ((
u16
)0x0040

	)

3716 
	#TIM_SR_BIF
 ((
u16
)0x0080

	)

3717 
	#TIM_SR_CC1OF
 ((
u16
)0x0200

	)

3718 
	#TIM_SR_CC2OF
 ((
u16
)0x0400

	)

3719 
	#TIM_SR_CC3OF
 ((
u16
)0x0800

	)

3720 
	#TIM_SR_CC4OF
 ((
u16
)0x1000

	)

3724 
	#TIM_EGR_UG
 ((
u8
)0x01

	)

3725 
	#TIM_EGR_CC1G
 ((
u8
)0x02

	)

3726 
	#TIM_EGR_CC2G
 ((
u8
)0x04

	)

3727 
	#TIM_EGR_CC3G
 ((
u8
)0x08

	)

3728 
	#TIM_EGR_CC4G
 ((
u8
)0x10

	)

3729 
	#TIM_EGR_COMG
 ((
u8
)0x20

	)

3730 
	#TIM_EGR_TG
 ((
u8
)0x40

	)

3731 
	#TIM_EGR_BG
 ((
u8
)0x80

	)

3735 
	#TIM_CCMR1_CC1S
 ((
u16
)0x0003

	)

3736 
	#TIM_CCMR1_CC1S_0
 ((
u16
)0x0001

	)

3737 
	#TIM_CCMR1_CC1S_1
 ((
u16
)0x0002

	)

3739 
	#TIM_CCMR1_OC1FE
 ((
u16
)0x0004

	)

3740 
	#TIM_CCMR1_OC1PE
 ((
u16
)0x0008

	)

3742 
	#TIM_CCMR1_OC1M
 ((
u16
)0x0070

	)

3743 
	#TIM_CCMR1_OC1M_0
 ((
u16
)0x0010

	)

3744 
	#TIM_CCMR1_OC1M_1
 ((
u16
)0x0020

	)

3745 
	#TIM_CCMR1_OC1M_2
 ((
u16
)0x0040

	)

3747 
	#TIM_CCMR1_OC1CE
 ((
u16
)0x0080

	)

3749 
	#TIM_CCMR1_CC2S
 ((
u16
)0x0300

	)

3750 
	#TIM_CCMR1_CC2S_0
 ((
u16
)0x0100

	)

3751 
	#TIM_CCMR1_CC2S_1
 ((
u16
)0x0200

	)

3753 
	#TIM_CCMR1_OC2FE
 ((
u16
)0x0400

	)

3754 
	#TIM_CCMR1_OC2PE
 ((
u16
)0x0800

	)

3756 
	#TIM_CCMR1_OC2M
 ((
u16
)0x7000

	)

3757 
	#TIM_CCMR1_OC2M_0
 ((
u16
)0x1000

	)

3758 
	#TIM_CCMR1_OC2M_1
 ((
u16
)0x2000

	)

3759 
	#TIM_CCMR1_OC2M_2
 ((
u16
)0x4000

	)

3761 
	#TIM_CCMR1_OC2CE
 ((
u16
)0x8000

	)

3765 
	#TIM_CCMR1_IC1PSC
 ((
u16
)0x000C

	)

3766 
	#TIM_CCMR1_IC1PSC_0
 ((
u16
)0x0004

	)

3767 
	#TIM_CCMR1_IC1PSC_1
 ((
u16
)0x0008

	)

3769 
	#TIM_CCMR1_IC1F
 ((
u16
)0x00F0

	)

3770 
	#TIM_CCMR1_IC1F_0
 ((
u16
)0x0010

	)

3771 
	#TIM_CCMR1_IC1F_1
 ((
u16
)0x0020

	)

3772 
	#TIM_CCMR1_IC1F_2
 ((
u16
)0x0040

	)

3773 
	#TIM_CCMR1_IC1F_3
 ((
u16
)0x0080

	)

3775 
	#TIM_CCMR1_IC2PSC
 ((
u16
)0x0C00

	)

3776 
	#TIM_CCMR1_IC2PSC_0
 ((
u16
)0x0400

	)

3777 
	#TIM_CCMR1_IC2PSC_1
 ((
u16
)0x0800

	)

3779 
	#TIM_CCMR1_IC2F
 ((
u16
)0xF000

	)

3780 
	#TIM_CCMR1_IC2F_0
 ((
u16
)0x1000

	)

3781 
	#TIM_CCMR1_IC2F_1
 ((
u16
)0x2000

	)

3782 
	#TIM_CCMR1_IC2F_2
 ((
u16
)0x4000

	)

3783 
	#TIM_CCMR1_IC2F_3
 ((
u16
)0x8000

	)

3787 
	#TIM_CCMR2_CC3S
 ((
u16
)0x0003

	)

3788 
	#TIM_CCMR2_CC3S_0
 ((
u16
)0x0001

	)

3789 
	#TIM_CCMR2_CC3S_1
 ((
u16
)0x0002

	)

3791 
	#TIM_CCMR2_OC3FE
 ((
u16
)0x0004

	)

3792 
	#TIM_CCMR2_OC3PE
 ((
u16
)0x0008

	)

3794 
	#TIM_CCMR2_OC3M
 ((
u16
)0x0070

	)

3795 
	#TIM_CCMR2_OC3M_0
 ((
u16
)0x0010

	)

3796 
	#TIM_CCMR2_OC3M_1
 ((
u16
)0x0020

	)

3797 
	#TIM_CCMR2_OC3M_2
 ((
u16
)0x0040

	)

3799 
	#TIM_CCMR2_OC3CE
 ((
u16
)0x0080

	)

3801 
	#TIM_CCMR2_CC4S
 ((
u16
)0x0300

	)

3802 
	#TIM_CCMR2_CC4S_0
 ((
u16
)0x0100

	)

3803 
	#TIM_CCMR2_CC4S_1
 ((
u16
)0x0200

	)

3805 
	#TIM_CCMR2_OC4FE
 ((
u16
)0x0400

	)

3806 
	#TIM_CCMR2_OC4PE
 ((
u16
)0x0800

	)

3808 
	#TIM_CCMR2_OC4M
 ((
u16
)0x7000

	)

3809 
	#TIM_CCMR2_OC4M_0
 ((
u16
)0x1000

	)

3810 
	#TIM_CCMR2_OC4M_1
 ((
u16
)0x2000

	)

3811 
	#TIM_CCMR2_OC4M_2
 ((
u16
)0x4000

	)

3813 
	#TIM_CCMR2_OC4CE
 ((
u16
)0x8000

	)

3817 
	#TIM_CCMR2_IC3PSC
 ((
u16
)0x000C

	)

3818 
	#TIM_CCMR2_IC3PSC_0
 ((
u16
)0x0004

	)

3819 
	#TIM_CCMR2_IC3PSC_1
 ((
u16
)0x0008

	)

3821 
	#TIM_CCMR2_IC3F
 ((
u16
)0x00F0

	)

3822 
	#TIM_CCMR2_IC3F_0
 ((
u16
)0x0010

	)

3823 
	#TIM_CCMR2_IC3F_1
 ((
u16
)0x0020

	)

3824 
	#TIM_CCMR2_IC3F_2
 ((
u16
)0x0040

	)

3825 
	#TIM_CCMR2_IC3F_3
 ((
u16
)0x0080

	)

3827 
	#TIM_CCMR2_IC4PSC
 ((
u16
)0x0C00

	)

3828 
	#TIM_CCMR2_IC4PSC_0
 ((
u16
)0x0400

	)

3829 
	#TIM_CCMR2_IC4PSC_1
 ((
u16
)0x0800

	)

3831 
	#TIM_CCMR2_IC4F
 ((
u16
)0xF000

	)

3832 
	#TIM_CCMR2_IC4F_0
 ((
u16
)0x1000

	)

3833 
	#TIM_CCMR2_IC4F_1
 ((
u16
)0x2000

	)

3834 
	#TIM_CCMR2_IC4F_2
 ((
u16
)0x4000

	)

3835 
	#TIM_CCMR2_IC4F_3
 ((
u16
)0x8000

	)

3839 
	#TIM_CCER_CC1E
 ((
u16
)0x0001

	)

3840 
	#TIM_CCER_CC1P
 ((
u16
)0x0002

	)

3841 
	#TIM_CCER_CC1NE
 ((
u16
)0x0004

	)

3842 
	#TIM_CCER_CC1NP
 ((
u16
)0x0008

	)

3843 
	#TIM_CCER_CC2E
 ((
u16
)0x0010

	)

3844 
	#TIM_CCER_CC2P
 ((
u16
)0x0020

	)

3845 
	#TIM_CCER_CC2NE
 ((
u16
)0x0040

	)

3846 
	#TIM_CCER_CC2NP
 ((
u16
)0x0080

	)

3847 
	#TIM_CCER_CC3E
 ((
u16
)0x0100

	)

3848 
	#TIM_CCER_CC3P
 ((
u16
)0x0200

	)

3849 
	#TIM_CCER_CC3NE
 ((
u16
)0x0400

	)

3850 
	#TIM_CCER_CC3NP
 ((
u16
)0x0800

	)

3851 
	#TIM_CCER_CC4E
 ((
u16
)0x1000

	)

3852 
	#TIM_CCER_CC4P
 ((
u16
)0x2000

	)

3856 
	#TIM_CNT_CNT
 ((
u16
)0xFFFF

	)

3860 
	#TIM_PSC_PSC
 ((
u16
)0xFFFF

	)

3864 
	#TIM_ARR_ARR
 ((
u16
)0xFFFF

	)

3868 
	#TIM_RCR_REP
 ((
u8
)0xFF

	)

3872 
	#TIM_CCR1_CCR1
 ((
u16
)0xFFFF

	)

3876 
	#TIM_CCR2_CCR2
 ((
u16
)0xFFFF

	)

3880 
	#TIM_CCR3_CCR3
 ((
u16
)0xFFFF

	)

3884 
	#TIM_CCR4_CCR4
 ((
u16
)0xFFFF

	)

3888 
	#TIM_BDTR_DTG
 ((
u16
)0x00FF

	)

3889 
	#TIM_BDTR_DTG_0
 ((
u16
)0x0001

	)

3890 
	#TIM_BDTR_DTG_1
 ((
u16
)0x0002

	)

3891 
	#TIM_BDTR_DTG_2
 ((
u16
)0x0004

	)

3892 
	#TIM_BDTR_DTG_3
 ((
u16
)0x0008

	)

3893 
	#TIM_BDTR_DTG_4
 ((
u16
)0x0010

	)

3894 
	#TIM_BDTR_DTG_5
 ((
u16
)0x0020

	)

3895 
	#TIM_BDTR_DTG_6
 ((
u16
)0x0040

	)

3896 
	#TIM_BDTR_DTG_7
 ((
u16
)0x0080

	)

3898 
	#TIM_BDTR_LOCK
 ((
u16
)0x0300

	)

3899 
	#TIM_BDTR_LOCK_0
 ((
u16
)0x0100

	)

3900 
	#TIM_BDTR_LOCK_1
 ((
u16
)0x0200

	)

3902 
	#TIM_BDTR_OSSI
 ((
u16
)0x0400

	)

3903 
	#TIM_BDTR_OSSR
 ((
u16
)0x0800

	)

3904 
	#TIM_BDTR_BKE
 ((
u16
)0x1000

	)

3905 
	#TIM_BDTR_BKP
 ((
u16
)0x2000

	)

3906 
	#TIM_BDTR_AOE
 ((
u16
)0x4000

	)

3907 
	#TIM_BDTR_MOE
 ((
u16
)0x8000

	)

3911 
	#TIM_DCR_DBA
 ((
u16
)0x001F

	)

3912 
	#TIM_DCR_DBA_0
 ((
u16
)0x0001

	)

3913 
	#TIM_DCR_DBA_1
 ((
u16
)0x0002

	)

3914 
	#TIM_DCR_DBA_2
 ((
u16
)0x0004

	)

3915 
	#TIM_DCR_DBA_3
 ((
u16
)0x0008

	)

3916 
	#TIM_DCR_DBA_4
 ((
u16
)0x0010

	)

3918 
	#TIM_DCR_DBL
 ((
u16
)0x1F00

	)

3919 
	#TIM_DCR_DBL_0
 ((
u16
)0x0100

	)

3920 
	#TIM_DCR_DBL_1
 ((
u16
)0x0200

	)

3921 
	#TIM_DCR_DBL_2
 ((
u16
)0x0400

	)

3922 
	#TIM_DCR_DBL_3
 ((
u16
)0x0800

	)

3923 
	#TIM_DCR_DBL_4
 ((
u16
)0x1000

	)

3927 
	#TIM_DMAR_DMAB
 ((
u16
)0xFFFF

	)

3938 
	#RTC_CRH_SECIE
 ((
u8
)0x01

	)

3939 
	#RTC_CRH_ALRIE
 ((
u8
)0x02

	)

3940 
	#RTC_CRH_OWIE
 ((
u8
)0x04

	)

3944 
	#RTC_CRL_SECF
 ((
u8
)0x01

	)

3945 
	#RTC_CRL_ALRF
 ((
u8
)0x02

	)

3946 
	#RTC_CRL_OWF
 ((
u8
)0x04

	)

3947 
	#RTC_CRL_RSF
 ((
u8
)0x08

	)

3948 
	#RTC_CRL_CNF
 ((
u8
)0x10

	)

3949 
	#RTC_CRL_RTOFF
 ((
u8
)0x20

	)

3953 
	#RTC_PRLH_PRL
 ((
u16
)0x000F

	)

3957 
	#RTC_PRLL_PRL
 ((
u16
)0xFFFF

	)

3961 
	#RTC_DIVH_RTC_DIV
 ((
u16
)0x000F

	)

3965 
	#RTC_DIVL_RTC_DIV
 ((
u16
)0xFFFF

	)

3969 
	#RTC_CNTH_RTC_CNT
 ((
u16
)0xFFFF

	)

3973 
	#RTC_CNTL_RTC_CNT
 ((
u16
)0xFFFF

	)

3977 
	#RTC_ALRH_RTC_ALR
 ((
u16
)0xFFFF

	)

3981 
	#RTC_ALRL_RTC_ALR
 ((
u16
)0xFFFF

	)

3992 
	#IWDG_KR_KEY
 ((
u16
)0xFFFF

	)

3996 
	#IWDG_PR_PR
 ((
u8
)0x07

	)

3997 
	#IWDG_PR_PR_0
 ((
u8
)0x01

	)

3998 
	#IWDG_PR_PR_1
 ((
u8
)0x02

	)

3999 
	#IWDG_PR_PR_2
 ((
u8
)0x04

	)

4003 
	#IWDG_RLR_RL
 ((
u16
)0x0FFF

	)

4007 
	#IWDG_SR_PVU
 ((
u8
)0x01

	)

4008 
	#IWDG_SR_RVU
 ((
u8
)0x02

	)

4019 
	#WWDG_CR_T
 ((
u8
)0x7F

	)

4020 
	#WWDG_CR_T0
 ((
u8
)0x01

	)

4021 
	#WWDG_CR_T1
 ((
u8
)0x02

	)

4022 
	#WWDG_CR_T2
 ((
u8
)0x04

	)

4023 
	#WWDG_CR_T3
 ((
u8
)0x08

	)

4024 
	#WWDG_CR_T4
 ((
u8
)0x10

	)

4025 
	#WWDG_CR_T5
 ((
u8
)0x20

	)

4026 
	#WWDG_CR_T6
 ((
u8
)0x40

	)

4028 
	#WWDG_CR_WDGA
 ((
u8
)0x80

	)

4032 
	#WWDG_CFR_W
 ((
u16
)0x007F

	)

4033 
	#WWDG_CFR_W0
 ((
u16
)0x0001

	)

4034 
	#WWDG_CFR_W1
 ((
u16
)0x0002

	)

4035 
	#WWDG_CFR_W2
 ((
u16
)0x0004

	)

4036 
	#WWDG_CFR_W3
 ((
u16
)0x0008

	)

4037 
	#WWDG_CFR_W4
 ((
u16
)0x0010

	)

4038 
	#WWDG_CFR_W5
 ((
u16
)0x0020

	)

4039 
	#WWDG_CFR_W6
 ((
u16
)0x0040

	)

4041 
	#WWDG_CFR_WDGTB
 ((
u16
)0x0180

	)

4042 
	#WWDG_CFR_WDGTB0
 ((
u16
)0x0080

	)

4043 
	#WWDG_CFR_WDGTB1
 ((
u16
)0x0100

	)

4045 
	#WWDG_CFR_EWI
 ((
u16
)0x0200

	)

4049 
	#WWDG_SR_EWIF
 ((
u8
)0x01

	)

4060 
	#FSMC_BCR1_MBKEN
 ((
u32
)0x00000001

	)

4061 
	#FSMC_BCR1_MUXEN
 ((
u32
)0x00000002

	)

4063 
	#FSMC_BCR1_MTYP
 ((
u32
)0x0000000C

	)

4064 
	#FSMC_BCR1_MTYP_0
 ((
u32
)0x00000004

	)

4065 
	#FSMC_BCR1_MTYP_1
 ((
u32
)0x00000008

	)

4067 
	#FSMC_BCR1_MWID
 ((
u32
)0x00000030

	)

4068 
	#FSMC_BCR1_MWID_0
 ((
u32
)0x00000010

	)

4069 
	#FSMC_BCR1_MWID_1
 ((
u32
)0x00000020

	)

4071 
	#FSMC_BCR1_FACCEN
 ((
u32
)0x00000040

	)

4072 
	#FSMC_BCR1_BURSTEN
 ((
u32
)0x00000100

	)

4073 
	#FSMC_BCR1_WAITPOL
 ((
u32
)0x00000200

	)

4074 
	#FSMC_BCR1_WRAPMOD
 ((
u32
)0x00000400

	)

4075 
	#FSMC_BCR1_WAITCFG
 ((
u32
)0x00000800

	)

4076 
	#FSMC_BCR1_WREN
 ((
u32
)0x00001000

	)

4077 
	#FSMC_BCR1_WAITEN
 ((
u32
)0x00002000

	)

4078 
	#FSMC_BCR1_EXTMOD
 ((
u32
)0x00004000

	)

4079 
	#FSMC_BCR1_CBURSTRW
 ((
u32
)0x00080000

	)

4083 
	#FSMC_BCR2_MBKEN
 ((
u32
)0x00000001

	)

4084 
	#FSMC_BCR2_MUXEN
 ((
u32
)0x00000002

	)

4086 
	#FSMC_BCR2_MTYP
 ((
u32
)0x0000000C

	)

4087 
	#FSMC_BCR2_MTYP_0
 ((
u32
)0x00000004

	)

4088 
	#FSMC_BCR2_MTYP_1
 ((
u32
)0x00000008

	)

4090 
	#FSMC_BCR2_MWID
 ((
u32
)0x00000030

	)

4091 
	#FSMC_BCR2_MWID_0
 ((
u32
)0x00000010

	)

4092 
	#FSMC_BCR2_MWID_1
 ((
u32
)0x00000020

	)

4094 
	#FSMC_BCR2_FACCEN
 ((
u32
)0x00000040

	)

4095 
	#FSMC_BCR2_BURSTEN
 ((
u32
)0x00000100

	)

4096 
	#FSMC_BCR2_WAITPOL
 ((
u32
)0x00000200

	)

4097 
	#FSMC_BCR2_WRAPMOD
 ((
u32
)0x00000400

	)

4098 
	#FSMC_BCR2_WAITCFG
 ((
u32
)0x00000800

	)

4099 
	#FSMC_BCR2_WREN
 ((
u32
)0x00001000

	)

4100 
	#FSMC_BCR2_WAITEN
 ((
u32
)0x00002000

	)

4101 
	#FSMC_BCR2_EXTMOD
 ((
u32
)0x00004000

	)

4102 
	#FSMC_BCR2_CBURSTRW
 ((
u32
)0x00080000

	)

4106 
	#FSMC_BCR3_MBKEN
 ((
u32
)0x00000001

	)

4107 
	#FSMC_BCR3_MUXEN
 ((
u32
)0x00000002

	)

4109 
	#FSMC_BCR3_MTYP
 ((
u32
)0x0000000C

	)

4110 
	#FSMC_BCR3_MTYP_0
 ((
u32
)0x00000004

	)

4111 
	#FSMC_BCR3_MTYP_1
 ((
u32
)0x00000008

	)

4113 
	#FSMC_BCR3_MWID
 ((
u32
)0x00000030

	)

4114 
	#FSMC_BCR3_MWID_0
 ((
u32
)0x00000010

	)

4115 
	#FSMC_BCR3_MWID_1
 ((
u32
)0x00000020

	)

4117 
	#FSMC_BCR3_FACCEN
 ((
u32
)0x00000040

	)

4118 
	#FSMC_BCR3_BURSTEN
 ((
u32
)0x00000100

	)

4119 
	#FSMC_BCR3_WAITPOL
 ((
u32
)0x00000200

	)

4120 
	#FSMC_BCR3_WRAPMOD
 ((
u32
)0x00000400

	)

4121 
	#FSMC_BCR3_WAITCFG
 ((
u32
)0x00000800

	)

4122 
	#FSMC_BCR3_WREN
 ((
u32
)0x00001000

	)

4123 
	#FSMC_BCR3_WAITEN
 ((
u32
)0x00002000

	)

4124 
	#FSMC_BCR3_EXTMOD
 ((
u32
)0x00004000

	)

4125 
	#FSMC_BCR3_CBURSTRW
 ((
u32
)0x00080000

	)

4129 
	#FSMC_BCR4_MBKEN
 ((
u32
)0x00000001

	)

4130 
	#FSMC_BCR4_MUXEN
 ((
u32
)0x00000002

	)

4132 
	#FSMC_BCR4_MTYP
 ((
u32
)0x0000000C

	)

4133 
	#FSMC_BCR4_MTYP_0
 ((
u32
)0x00000004

	)

4134 
	#FSMC_BCR4_MTYP_1
 ((
u32
)0x00000008

	)

4136 
	#FSMC_BCR4_MWID
 ((
u32
)0x00000030

	)

4137 
	#FSMC_BCR4_MWID_0
 ((
u32
)0x00000010

	)

4138 
	#FSMC_BCR4_MWID_1
 ((
u32
)0x00000020

	)

4140 
	#FSMC_BCR4_FACCEN
 ((
u32
)0x00000040

	)

4141 
	#FSMC_BCR4_BURSTEN
 ((
u32
)0x00000100

	)

4142 
	#FSMC_BCR4_WAITPOL
 ((
u32
)0x00000200

	)

4143 
	#FSMC_BCR4_WRAPMOD
 ((
u32
)0x00000400

	)

4144 
	#FSMC_BCR4_WAITCFG
 ((
u32
)0x00000800

	)

4145 
	#FSMC_BCR4_WREN
 ((
u32
)0x00001000

	)

4146 
	#FSMC_BCR4_WAITEN
 ((
u32
)0x00002000

	)

4147 
	#FSMC_BCR4_EXTMOD
 ((
u32
)0x00004000

	)

4148 
	#FSMC_BCR4_CBURSTRW
 ((
u32
)0x00080000

	)

4152 
	#FSMC_BTR1_ADDSET
 ((
u32
)0x0000000F

	)

4153 
	#FSMC_BTR1_ADDSET_0
 ((
u32
)0x00000001

	)

4154 
	#FSMC_BTR1_ADDSET_1
 ((
u32
)0x00000002

	)

4155 
	#FSMC_BTR1_ADDSET_2
 ((
u32
)0x00000004

	)

4156 
	#FSMC_BTR1_ADDSET_3
 ((
u32
)0x00000008

	)

4158 
	#FSMC_BTR1_ADDHLD
 ((
u32
)0x000000F0

	)

4159 
	#FSMC_BTR1_ADDHLD_0
 ((
u32
)0x00000010

	)

4160 
	#FSMC_BTR1_ADDHLD_1
 ((
u32
)0x00000020

	)

4161 
	#FSMC_BTR1_ADDHLD_2
 ((
u32
)0x00000040

	)

4162 
	#FSMC_BTR1_ADDHLD_3
 ((
u32
)0x00000080

	)

4164 
	#FSMC_BTR1_DATAST
 ((
u32
)0x0000FF00

	)

4165 
	#FSMC_BTR1_DATAST_0
 ((
u32
)0x00000100

	)

4166 
	#FSMC_BTR1_DATAST_1
 ((
u32
)0x00000200

	)

4167 
	#FSMC_BTR1_DATAST_2
 ((
u32
)0x00000400

	)

4168 
	#FSMC_BTR1_DATAST_3
 ((
u32
)0x00000800

	)

4170 
	#FSMC_BTR1_BUSTURN
 ((
u32
)0x000F0000

	)

4171 
	#FSMC_BTR1_BUSTURN_0
 ((
u32
)0x00010000

	)

4172 
	#FSMC_BTR1_BUSTURN_1
 ((
u32
)0x00020000

	)

4173 
	#FSMC_BTR1_BUSTURN_2
 ((
u32
)0x00040000

	)

4174 
	#FSMC_BTR1_BUSTURN_3
 ((
u32
)0x00080000

	)

4176 
	#FSMC_BTR1_CLKDIV
 ((
u32
)0x00F00000

	)

4177 
	#FSMC_BTR1_CLKDIV_0
 ((
u32
)0x00100000

	)

4178 
	#FSMC_BTR1_CLKDIV_1
 ((
u32
)0x00200000

	)

4179 
	#FSMC_BTR1_CLKDIV_2
 ((
u32
)0x00400000

	)

4180 
	#FSMC_BTR1_CLKDIV_3
 ((
u32
)0x00800000

	)

4182 
	#FSMC_BTR1_DATLAT
 ((
u32
)0x0F000000

	)

4183 
	#FSMC_BTR1_DATLAT_0
 ((
u32
)0x01000000

	)

4184 
	#FSMC_BTR1_DATLAT_1
 ((
u32
)0x02000000

	)

4185 
	#FSMC_BTR1_DATLAT_2
 ((
u32
)0x04000000

	)

4186 
	#FSMC_BTR1_DATLAT_3
 ((
u32
)0x08000000

	)

4188 
	#FSMC_BTR1_ACCMOD
 ((
u32
)0x30000000

	)

4189 
	#FSMC_BTR1_ACCMOD_0
 ((
u32
)0x10000000

	)

4190 
	#FSMC_BTR1_ACCMOD_1
 ((
u32
)0x20000000

	)

4194 
	#FSMC_BTR2_ADDSET
 ((
u32
)0x0000000F

	)

4195 
	#FSMC_BTR2_ADDSET_0
 ((
u32
)0x00000001

	)

4196 
	#FSMC_BTR2_ADDSET_1
 ((
u32
)0x00000002

	)

4197 
	#FSMC_BTR2_ADDSET_2
 ((
u32
)0x00000004

	)

4198 
	#FSMC_BTR2_ADDSET_3
 ((
u32
)0x00000008

	)

4200 
	#FSMC_BTR2_ADDHLD
 ((
u32
)0x000000F0

	)

4201 
	#FSMC_BTR2_ADDHLD_0
 ((
u32
)0x00000010

	)

4202 
	#FSMC_BTR2_ADDHLD_1
 ((
u32
)0x00000020

	)

4203 
	#FSMC_BTR2_ADDHLD_2
 ((
u32
)0x00000040

	)

4204 
	#FSMC_BTR2_ADDHLD_3
 ((
u32
)0x00000080

	)

4206 
	#FSMC_BTR2_DATAST
 ((
u32
)0x0000FF00

	)

4207 
	#FSMC_BTR2_DATAST_0
 ((
u32
)0x00000100

	)

4208 
	#FSMC_BTR2_DATAST_1
 ((
u32
)0x00000200

	)

4209 
	#FSMC_BTR2_DATAST_2
 ((
u32
)0x00000400

	)

4210 
	#FSMC_BTR2_DATAST_3
 ((
u32
)0x00000800

	)

4212 
	#FSMC_BTR2_BUSTURN
 ((
u32
)0x000F0000

	)

4213 
	#FSMC_BTR2_BUSTURN_0
 ((
u32
)0x00010000

	)

4214 
	#FSMC_BTR2_BUSTURN_1
 ((
u32
)0x00020000

	)

4215 
	#FSMC_BTR2_BUSTURN_2
 ((
u32
)0x00040000

	)

4216 
	#FSMC_BTR2_BUSTURN_3
 ((
u32
)0x00080000

	)

4218 
	#FSMC_BTR2_CLKDIV
 ((
u32
)0x00F00000

	)

4219 
	#FSMC_BTR2_CLKDIV_0
 ((
u32
)0x00100000

	)

4220 
	#FSMC_BTR2_CLKDIV_1
 ((
u32
)0x00200000

	)

4221 
	#FSMC_BTR2_CLKDIV_2
 ((
u32
)0x00400000

	)

4222 
	#FSMC_BTR2_CLKDIV_3
 ((
u32
)0x00800000

	)

4224 
	#FSMC_BTR2_DATLAT
 ((
u32
)0x0F000000

	)

4225 
	#FSMC_BTR2_DATLAT_0
 ((
u32
)0x01000000

	)

4226 
	#FSMC_BTR2_DATLAT_1
 ((
u32
)0x02000000

	)

4227 
	#FSMC_BTR2_DATLAT_2
 ((
u32
)0x04000000

	)

4228 
	#FSMC_BTR2_DATLAT_3
 ((
u32
)0x08000000

	)

4230 
	#FSMC_BTR2_ACCMOD
 ((
u32
)0x30000000

	)

4231 
	#FSMC_BTR2_ACCMOD_0
 ((
u32
)0x10000000

	)

4232 
	#FSMC_BTR2_ACCMOD_1
 ((
u32
)0x20000000

	)

4236 
	#FSMC_BTR3_ADDSET
 ((
u32
)0x0000000F

	)

4237 
	#FSMC_BTR3_ADDSET_0
 ((
u32
)0x00000001

	)

4238 
	#FSMC_BTR3_ADDSET_1
 ((
u32
)0x00000002

	)

4239 
	#FSMC_BTR3_ADDSET_2
 ((
u32
)0x00000004

	)

4240 
	#FSMC_BTR3_ADDSET_3
 ((
u32
)0x00000008

	)

4242 
	#FSMC_BTR3_ADDHLD
 ((
u32
)0x000000F0

	)

4243 
	#FSMC_BTR3_ADDHLD_0
 ((
u32
)0x00000010

	)

4244 
	#FSMC_BTR3_ADDHLD_1
 ((
u32
)0x00000020

	)

4245 
	#FSMC_BTR3_ADDHLD_2
 ((
u32
)0x00000040

	)

4246 
	#FSMC_BTR3_ADDHLD_3
 ((
u32
)0x00000080

	)

4248 
	#FSMC_BTR3_DATAST
 ((
u32
)0x0000FF00

	)

4249 
	#FSMC_BTR3_DATAST_0
 ((
u32
)0x00000100

	)

4250 
	#FSMC_BTR3_DATAST_1
 ((
u32
)0x00000200

	)

4251 
	#FSMC_BTR3_DATAST_2
 ((
u32
)0x00000400

	)

4252 
	#FSMC_BTR3_DATAST_3
 ((
u32
)0x00000800

	)

4254 
	#FSMC_BTR3_BUSTURN
 ((
u32
)0x000F0000

	)

4255 
	#FSMC_BTR3_BUSTURN_0
 ((
u32
)0x00010000

	)

4256 
	#FSMC_BTR3_BUSTURN_1
 ((
u32
)0x00020000

	)

4257 
	#FSMC_BTR3_BUSTURN_2
 ((
u32
)0x00040000

	)

4258 
	#FSMC_BTR3_BUSTURN_3
 ((
u32
)0x00080000

	)

4260 
	#FSMC_BTR3_CLKDIV
 ((
u32
)0x00F00000

	)

4261 
	#FSMC_BTR3_CLKDIV_0
 ((
u32
)0x00100000

	)

4262 
	#FSMC_BTR3_CLKDIV_1
 ((
u32
)0x00200000

	)

4263 
	#FSMC_BTR3_CLKDIV_2
 ((
u32
)0x00400000

	)

4264 
	#FSMC_BTR3_CLKDIV_3
 ((
u32
)0x00800000

	)

4266 
	#FSMC_BTR3_DATLAT
 ((
u32
)0x0F000000

	)

4267 
	#FSMC_BTR3_DATLAT_0
 ((
u32
)0x01000000

	)

4268 
	#FSMC_BTR3_DATLAT_1
 ((
u32
)0x02000000

	)

4269 
	#FSMC_BTR3_DATLAT_2
 ((
u32
)0x04000000

	)

4270 
	#FSMC_BTR3_DATLAT_3
 ((
u32
)0x08000000

	)

4272 
	#FSMC_BTR3_ACCMOD
 ((
u32
)0x30000000

	)

4273 
	#FSMC_BTR3_ACCMOD_0
 ((
u32
)0x10000000

	)

4274 
	#FSMC_BTR3_ACCMOD_1
 ((
u32
)0x20000000

	)

4278 
	#FSMC_BTR4_ADDSET
 ((
u32
)0x0000000F

	)

4279 
	#FSMC_BTR4_ADDSET_0
 ((
u32
)0x00000001

	)

4280 
	#FSMC_BTR4_ADDSET_1
 ((
u32
)0x00000002

	)

4281 
	#FSMC_BTR4_ADDSET_2
 ((
u32
)0x00000004

	)

4282 
	#FSMC_BTR4_ADDSET_3
 ((
u32
)0x00000008

	)

4284 
	#FSMC_BTR4_ADDHLD
 ((
u32
)0x000000F0

	)

4285 
	#FSMC_BTR4_ADDHLD_0
 ((
u32
)0x00000010

	)

4286 
	#FSMC_BTR4_ADDHLD_1
 ((
u32
)0x00000020

	)

4287 
	#FSMC_BTR4_ADDHLD_2
 ((
u32
)0x00000040

	)

4288 
	#FSMC_BTR4_ADDHLD_3
 ((
u32
)0x00000080

	)

4290 
	#FSMC_BTR4_DATAST
 ((
u32
)0x0000FF00

	)

4291 
	#FSMC_BTR4_DATAST_0
 ((
u32
)0x00000100

	)

4292 
	#FSMC_BTR4_DATAST_1
 ((
u32
)0x00000200

	)

4293 
	#FSMC_BTR4_DATAST_2
 ((
u32
)0x00000400

	)

4294 
	#FSMC_BTR4_DATAST_3
 ((
u32
)0x00000800

	)

4296 
	#FSMC_BTR4_BUSTURN
 ((
u32
)0x000F0000

	)

4297 
	#FSMC_BTR4_BUSTURN_0
 ((
u32
)0x00010000

	)

4298 
	#FSMC_BTR4_BUSTURN_1
 ((
u32
)0x00020000

	)

4299 
	#FSMC_BTR4_BUSTURN_2
 ((
u32
)0x00040000

	)

4300 
	#FSMC_BTR4_BUSTURN_3
 ((
u32
)0x00080000

	)

4302 
	#FSMC_BTR4_CLKDIV
 ((
u32
)0x00F00000

	)

4303 
	#FSMC_BTR4_CLKDIV_0
 ((
u32
)0x00100000

	)

4304 
	#FSMC_BTR4_CLKDIV_1
 ((
u32
)0x00200000

	)

4305 
	#FSMC_BTR4_CLKDIV_2
 ((
u32
)0x00400000

	)

4306 
	#FSMC_BTR4_CLKDIV_3
 ((
u32
)0x00800000

	)

4308 
	#FSMC_BTR4_DATLAT
 ((
u32
)0x0F000000

	)

4309 
	#FSMC_BTR4_DATLAT_0
 ((
u32
)0x01000000

	)

4310 
	#FSMC_BTR4_DATLAT_1
 ((
u32
)0x02000000

	)

4311 
	#FSMC_BTR4_DATLAT_2
 ((
u32
)0x04000000

	)

4312 
	#FSMC_BTR4_DATLAT_3
 ((
u32
)0x08000000

	)

4314 
	#FSMC_BTR4_ACCMOD
 ((
u32
)0x30000000

	)

4315 
	#FSMC_BTR4_ACCMOD_0
 ((
u32
)0x10000000

	)

4316 
	#FSMC_BTR4_ACCMOD_1
 ((
u32
)0x20000000

	)

4320 
	#FSMC_BWTR1_ADDSET
 ((
u32
)0x0000000F

	)

4321 
	#FSMC_BWTR1_ADDSET_0
 ((
u32
)0x00000001

	)

4322 
	#FSMC_BWTR1_ADDSET_1
 ((
u32
)0x00000002

	)

4323 
	#FSMC_BWTR1_ADDSET_2
 ((
u32
)0x00000004

	)

4324 
	#FSMC_BWTR1_ADDSET_3
 ((
u32
)0x00000008

	)

4326 
	#FSMC_BWTR1_ADDHLD
 ((
u32
)0x000000F0

	)

4327 
	#FSMC_BWTR1_ADDHLD_0
 ((
u32
)0x00000010

	)

4328 
	#FSMC_BWTR1_ADDHLD_1
 ((
u32
)0x00000020

	)

4329 
	#FSMC_BWTR1_ADDHLD_2
 ((
u32
)0x00000040

	)

4330 
	#FSMC_BWTR1_ADDHLD_3
 ((
u32
)0x00000080

	)

4332 
	#FSMC_BWTR1_DATAST
 ((
u32
)0x0000FF00

	)

4333 
	#FSMC_BWTR1_DATAST_0
 ((
u32
)0x00000100

	)

4334 
	#FSMC_BWTR1_DATAST_1
 ((
u32
)0x00000200

	)

4335 
	#FSMC_BWTR1_DATAST_2
 ((
u32
)0x00000400

	)

4336 
	#FSMC_BWTR1_DATAST_3
 ((
u32
)0x00000800

	)

4338 
	#FSMC_BWTR1_BUSTURN
 ((
u32
)0x000F0000

	)

4339 
	#FSMC_BWTR1_BUSTURN_0
 ((
u32
)0x00010000

	)

4340 
	#FSMC_BWTR1_BUSTURN_1
 ((
u32
)0x00020000

	)

4341 
	#FSMC_BWTR1_BUSTURN_2
 ((
u32
)0x00040000

	)

4342 
	#FSMC_BWTR1_BUSTURN_3
 ((
u32
)0x00080000

	)

4344 
	#FSMC_BWTR1_CLKDIV
 ((
u32
)0x00F00000

	)

4345 
	#FSMC_BWTR1_CLKDIV_0
 ((
u32
)0x00100000

	)

4346 
	#FSMC_BWTR1_CLKDIV_1
 ((
u32
)0x00200000

	)

4347 
	#FSMC_BWTR1_CLKDIV_2
 ((
u32
)0x00400000

	)

4348 
	#FSMC_BWTR1_CLKDIV_3
 ((
u32
)0x00800000

	)

4350 
	#FSMC_BWTR1_DATLAT
 ((
u32
)0x0F000000

	)

4351 
	#FSMC_BWTR1_DATLAT_0
 ((
u32
)0x01000000

	)

4352 
	#FSMC_BWTR1_DATLAT_1
 ((
u32
)0x02000000

	)

4353 
	#FSMC_BWTR1_DATLAT_2
 ((
u32
)0x04000000

	)

4354 
	#FSMC_BWTR1_DATLAT_3
 ((
u32
)0x08000000

	)

4356 
	#FSMC_BWTR1_ACCMOD
 ((
u32
)0x30000000

	)

4357 
	#FSMC_BWTR1_ACCMOD_0
 ((
u32
)0x10000000

	)

4358 
	#FSMC_BWTR1_ACCMOD_1
 ((
u32
)0x20000000

	)

4362 
	#FSMC_BWTR2_ADDSET
 ((
u32
)0x0000000F

	)

4363 
	#FSMC_BWTR2_ADDSET_0
 ((
u32
)0x00000001

	)

4364 
	#FSMC_BWTR2_ADDSET_1
 ((
u32
)0x00000002

	)

4365 
	#FSMC_BWTR2_ADDSET_2
 ((
u32
)0x00000004

	)

4366 
	#FSMC_BWTR2_ADDSET_3
 ((
u32
)0x00000008

	)

4368 
	#FSMC_BWTR2_ADDHLD
 ((
u32
)0x000000F0

	)

4369 
	#FSMC_BWTR2_ADDHLD_0
 ((
u32
)0x00000010

	)

4370 
	#FSMC_BWTR2_ADDHLD_1
 ((
u32
)0x00000020

	)

4371 
	#FSMC_BWTR2_ADDHLD_2
 ((
u32
)0x00000040

	)

4372 
	#FSMC_BWTR2_ADDHLD_3
 ((
u32
)0x00000080

	)

4374 
	#FSMC_BWTR2_DATAST
 ((
u32
)0x0000FF00

	)

4375 
	#FSMC_BWTR2_DATAST_0
 ((
u32
)0x00000100

	)

4376 
	#FSMC_BWTR2_DATAST_1
 ((
u32
)0x00000200

	)

4377 
	#FSMC_BWTR2_DATAST_2
 ((
u32
)0x00000400

	)

4378 
	#FSMC_BWTR2_DATAST_3
 ((
u32
)0x00000800

	)

4380 
	#FSMC_BWTR2_BUSTURN
 ((
u32
)0x000F0000

	)

4381 
	#FSMC_BWTR2_BUSTURN_0
 ((
u32
)0x00010000

	)

4382 
	#FSMC_BWTR2_BUSTURN_1
 ((
u32
)0x00020000

	)

4383 
	#FSMC_BWTR2_BUSTURN_2
 ((
u32
)0x00040000

	)

4384 
	#FSMC_BWTR2_BUSTURN_3
 ((
u32
)0x00080000

	)

4386 
	#FSMC_BWTR2_CLKDIV
 ((
u32
)0x00F00000

	)

4387 
	#FSMC_BWTR2_CLKDIV_0
 ((
u32
)0x00100000

	)

4388 
	#FSMC_BWTR2_CLKDIV_1
 ((
u32
)0x00200000

	)

4389 
	#FSMC_BWTR2_CLKDIV_2
 ((
u32
)0x00400000

	)

4390 
	#FSMC_BWTR2_CLKDIV_3
 ((
u32
)0x00800000

	)

4392 
	#FSMC_BWTR2_DATLAT
 ((
u32
)0x0F000000

	)

4393 
	#FSMC_BWTR2_DATLAT_0
 ((
u32
)0x01000000

	)

4394 
	#FSMC_BWTR2_DATLAT_1
 ((
u32
)0x02000000

	)

4395 
	#FSMC_BWTR2_DATLAT_2
 ((
u32
)0x04000000

	)

4396 
	#FSMC_BWTR2_DATLAT_3
 ((
u32
)0x08000000

	)

4398 
	#FSMC_BWTR2_ACCMOD
 ((
u32
)0x30000000

	)

4399 
	#FSMC_BWTR2_ACCMOD_0
 ((
u32
)0x10000000

	)

4400 
	#FSMC_BWTR2_ACCMOD_1
 ((
u32
)0x20000000

	)

4404 
	#FSMC_BWTR3_ADDSET
 ((
u32
)0x0000000F

	)

4405 
	#FSMC_BWTR3_ADDSET_0
 ((
u32
)0x00000001

	)

4406 
	#FSMC_BWTR3_ADDSET_1
 ((
u32
)0x00000002

	)

4407 
	#FSMC_BWTR3_ADDSET_2
 ((
u32
)0x00000004

	)

4408 
	#FSMC_BWTR3_ADDSET_3
 ((
u32
)0x00000008

	)

4410 
	#FSMC_BWTR3_ADDHLD
 ((
u32
)0x000000F0

	)

4411 
	#FSMC_BWTR3_ADDHLD_0
 ((
u32
)0x00000010

	)

4412 
	#FSMC_BWTR3_ADDHLD_1
 ((
u32
)0x00000020

	)

4413 
	#FSMC_BWTR3_ADDHLD_2
 ((
u32
)0x00000040

	)

4414 
	#FSMC_BWTR3_ADDHLD_3
 ((
u32
)0x00000080

	)

4416 
	#FSMC_BWTR3_DATAST
 ((
u32
)0x0000FF00

	)

4417 
	#FSMC_BWTR3_DATAST_0
 ((
u32
)0x00000100

	)

4418 
	#FSMC_BWTR3_DATAST_1
 ((
u32
)0x00000200

	)

4419 
	#FSMC_BWTR3_DATAST_2
 ((
u32
)0x00000400

	)

4420 
	#FSMC_BWTR3_DATAST_3
 ((
u32
)0x00000800

	)

4422 
	#FSMC_BWTR3_BUSTURN
 ((
u32
)0x000F0000

	)

4423 
	#FSMC_BWTR3_BUSTURN_0
 ((
u32
)0x00010000

	)

4424 
	#FSMC_BWTR3_BUSTURN_1
 ((
u32
)0x00020000

	)

4425 
	#FSMC_BWTR3_BUSTURN_2
 ((
u32
)0x00040000

	)

4426 
	#FSMC_BWTR3_BUSTURN_3
 ((
u32
)0x00080000

	)

4428 
	#FSMC_BWTR3_CLKDIV
 ((
u32
)0x00F00000

	)

4429 
	#FSMC_BWTR3_CLKDIV_0
 ((
u32
)0x00100000

	)

4430 
	#FSMC_BWTR3_CLKDIV_1
 ((
u32
)0x00200000

	)

4431 
	#FSMC_BWTR3_CLKDIV_2
 ((
u32
)0x00400000

	)

4432 
	#FSMC_BWTR3_CLKDIV_3
 ((
u32
)0x00800000

	)

4434 
	#FSMC_BWTR3_DATLAT
 ((
u32
)0x0F000000

	)

4435 
	#FSMC_BWTR3_DATLAT_0
 ((
u32
)0x01000000

	)

4436 
	#FSMC_BWTR3_DATLAT_1
 ((
u32
)0x02000000

	)

4437 
	#FSMC_BWTR3_DATLAT_2
 ((
u32
)0x04000000

	)

4438 
	#FSMC_BWTR3_DATLAT_3
 ((
u32
)0x08000000

	)

4440 
	#FSMC_BWTR3_ACCMOD
 ((
u32
)0x30000000

	)

4441 
	#FSMC_BWTR3_ACCMOD_0
 ((
u32
)0x10000000

	)

4442 
	#FSMC_BWTR3_ACCMOD_1
 ((
u32
)0x20000000

	)

4446 
	#FSMC_BWTR4_ADDSET
 ((
u32
)0x0000000F

	)

4447 
	#FSMC_BWTR4_ADDSET_0
 ((
u32
)0x00000001

	)

4448 
	#FSMC_BWTR4_ADDSET_1
 ((
u32
)0x00000002

	)

4449 
	#FSMC_BWTR4_ADDSET_2
 ((
u32
)0x00000004

	)

4450 
	#FSMC_BWTR4_ADDSET_3
 ((
u32
)0x00000008

	)

4452 
	#FSMC_BWTR4_ADDHLD
 ((
u32
)0x000000F0

	)

4453 
	#FSMC_BWTR4_ADDHLD_0
 ((
u32
)0x00000010

	)

4454 
	#FSMC_BWTR4_ADDHLD_1
 ((
u32
)0x00000020

	)

4455 
	#FSMC_BWTR4_ADDHLD_2
 ((
u32
)0x00000040

	)

4456 
	#FSMC_BWTR4_ADDHLD_3
 ((
u32
)0x00000080

	)

4458 
	#FSMC_BWTR4_DATAST
 ((
u32
)0x0000FF00

	)

4459 
	#FSMC_BWTR4_DATAST_0
 ((
u32
)0x00000100

	)

4460 
	#FSMC_BWTR4_DATAST_1
 ((
u32
)0x00000200

	)

4461 
	#FSMC_BWTR4_DATAST_2
 ((
u32
)0x00000400

	)

4462 
	#FSMC_BWTR4_DATAST_3
 ((
u32
)0x00000800

	)

4464 
	#FSMC_BWTR4_BUSTURN
 ((
u32
)0x000F0000

	)

4465 
	#FSMC_BWTR4_BUSTURN_0
 ((
u32
)0x00010000

	)

4466 
	#FSMC_BWTR4_BUSTURN_1
 ((
u32
)0x00020000

	)

4467 
	#FSMC_BWTR4_BUSTURN_2
 ((
u32
)0x00040000

	)

4468 
	#FSMC_BWTR4_BUSTURN_3
 ((
u32
)0x00080000

	)

4470 
	#FSMC_BWTR4_CLKDIV
 ((
u32
)0x00F00000

	)

4471 
	#FSMC_BWTR4_CLKDIV_0
 ((
u32
)0x00100000

	)

4472 
	#FSMC_BWTR4_CLKDIV_1
 ((
u32
)0x00200000

	)

4473 
	#FSMC_BWTR4_CLKDIV_2
 ((
u32
)0x00400000

	)

4474 
	#FSMC_BWTR4_CLKDIV_3
 ((
u32
)0x00800000

	)

4476 
	#FSMC_BWTR4_DATLAT
 ((
u32
)0x0F000000

	)

4477 
	#FSMC_BWTR4_DATLAT_0
 ((
u32
)0x01000000

	)

4478 
	#FSMC_BWTR4_DATLAT_1
 ((
u32
)0x02000000

	)

4479 
	#FSMC_BWTR4_DATLAT_2
 ((
u32
)0x04000000

	)

4480 
	#FSMC_BWTR4_DATLAT_3
 ((
u32
)0x08000000

	)

4482 
	#FSMC_BWTR4_ACCMOD
 ((
u32
)0x30000000

	)

4483 
	#FSMC_BWTR4_ACCMOD_0
 ((
u32
)0x10000000

	)

4484 
	#FSMC_BWTR4_ACCMOD_1
 ((
u32
)0x20000000

	)

4488 
	#FSMC_PCR2_PWAITEN
 ((
u32
)0x00000002

	)

4489 
	#FSMC_PCR2_PBKEN
 ((
u32
)0x00000004

	)

4490 
	#FSMC_PCR2_PTYP
 ((
u32
)0x00000008

	)

4492 
	#FSMC_PCR2_PWID
 ((
u32
)0x00000030

	)

4493 
	#FSMC_PCR2_PWID_0
 ((
u32
)0x00000010

	)

4494 
	#FSMC_PCR2_PWID_1
 ((
u32
)0x00000020

	)

4496 
	#FSMC_PCR2_ECCEN
 ((
u32
)0x00000040

	)

4497 
	#FSMC_PCR2_ADLOW
 ((
u32
)0x00000100

	)

4499 
	#FSMC_PCR2_TCLR
 ((
u32
)0x00001E00

	)

4500 
	#FSMC_PCR2_TCLR_0
 ((
u32
)0x00000200

	)

4501 
	#FSMC_PCR2_TCLR_1
 ((
u32
)0x00000400

	)

4502 
	#FSMC_PCR2_TCLR_2
 ((
u32
)0x00000800

	)

4503 
	#FSMC_PCR2_TCLR_3
 ((
u32
)0x00001000

	)

4505 
	#FSMC_PCR2_TAR
 ((
u32
)0x0001E000

	)

4506 
	#FSMC_PCR2_TAR_0
 ((
u32
)0x00002000

	)

4507 
	#FSMC_PCR2_TAR_1
 ((
u32
)0x00004000

	)

4508 
	#FSMC_PCR2_TAR_2
 ((
u32
)0x00008000

	)

4509 
	#FSMC_PCR2_TAR_3
 ((
u32
)0x00010000

	)

4511 
	#FSMC_PCR2_ECCPS
 ((
u32
)0x000E0000

	)

4512 
	#FSMC_PCR2_ECCPS_0
 ((
u32
)0x00020000

	)

4513 
	#FSMC_PCR2_ECCPS_1
 ((
u32
)0x00040000

	)

4514 
	#FSMC_PCR2_ECCPS_2
 ((
u32
)0x00080000

	)

4518 
	#FSMC_PCR3_PWAITEN
 ((
u32
)0x00000002

	)

4519 
	#FSMC_PCR3_PBKEN
 ((
u32
)0x00000004

	)

4520 
	#FSMC_PCR3_PTYP
 ((
u32
)0x00000008

	)

4522 
	#FSMC_PCR3_PWID
 ((
u32
)0x00000030

	)

4523 
	#FSMC_PCR3_PWID_0
 ((
u32
)0x00000010

	)

4524 
	#FSMC_PCR3_PWID_1
 ((
u32
)0x00000020

	)

4526 
	#FSMC_PCR3_ECCEN
 ((
u32
)0x00000040

	)

4527 
	#FSMC_PCR3_ADLOW
 ((
u32
)0x00000100

	)

4529 
	#FSMC_PCR3_TCLR
 ((
u32
)0x00001E00

	)

4530 
	#FSMC_PCR3_TCLR_0
 ((
u32
)0x00000200

	)

4531 
	#FSMC_PCR3_TCLR_1
 ((
u32
)0x00000400

	)

4532 
	#FSMC_PCR3_TCLR_2
 ((
u32
)0x00000800

	)

4533 
	#FSMC_PCR3_TCLR_3
 ((
u32
)0x00001000

	)

4535 
	#FSMC_PCR3_TAR
 ((
u32
)0x0001E000

	)

4536 
	#FSMC_PCR3_TAR_0
 ((
u32
)0x00002000

	)

4537 
	#FSMC_PCR3_TAR_1
 ((
u32
)0x00004000

	)

4538 
	#FSMC_PCR3_TAR_2
 ((
u32
)0x00008000

	)

4539 
	#FSMC_PCR3_TAR_3
 ((
u32
)0x00010000

	)

4541 
	#FSMC_PCR3_ECCPS
 ((
u32
)0x000E0000

	)

4542 
	#FSMC_PCR3_ECCPS_0
 ((
u32
)0x00020000

	)

4543 
	#FSMC_PCR3_ECCPS_1
 ((
u32
)0x00040000

	)

4544 
	#FSMC_PCR3_ECCPS_2
 ((
u32
)0x00080000

	)

4548 
	#FSMC_PCR4_PWAITEN
 ((
u32
)0x00000002

	)

4549 
	#FSMC_PCR4_PBKEN
 ((
u32
)0x00000004

	)

4550 
	#FSMC_PCR4_PTYP
 ((
u32
)0x00000008

	)

4552 
	#FSMC_PCR4_PWID
 ((
u32
)0x00000030

	)

4553 
	#FSMC_PCR4_PWID_0
 ((
u32
)0x00000010

	)

4554 
	#FSMC_PCR4_PWID_1
 ((
u32
)0x00000020

	)

4556 
	#FSMC_PCR4_ECCEN
 ((
u32
)0x00000040

	)

4557 
	#FSMC_PCR4_ADLOW
 ((
u32
)0x00000100

	)

4559 
	#FSMC_PCR4_TCLR
 ((
u32
)0x00001E00

	)

4560 
	#FSMC_PCR4_TCLR_0
 ((
u32
)0x00000200

	)

4561 
	#FSMC_PCR4_TCLR_1
 ((
u32
)0x00000400

	)

4562 
	#FSMC_PCR4_TCLR_2
 ((
u32
)0x00000800

	)

4563 
	#FSMC_PCR4_TCLR_3
 ((
u32
)0x00001000

	)

4565 
	#FSMC_PCR4_TAR
 ((
u32
)0x0001E000

	)

4566 
	#FSMC_PCR4_TAR_0
 ((
u32
)0x00002000

	)

4567 
	#FSMC_PCR4_TAR_1
 ((
u32
)0x00004000

	)

4568 
	#FSMC_PCR4_TAR_2
 ((
u32
)0x00008000

	)

4569 
	#FSMC_PCR4_TAR_3
 ((
u32
)0x00010000

	)

4571 
	#FSMC_PCR4_ECCPS
 ((
u32
)0x000E0000

	)

4572 
	#FSMC_PCR4_ECCPS_0
 ((
u32
)0x00020000

	)

4573 
	#FSMC_PCR4_ECCPS_1
 ((
u32
)0x00040000

	)

4574 
	#FSMC_PCR4_ECCPS_2
 ((
u32
)0x00080000

	)

4578 
	#FSMC_SR2_IRS
 ((
u8
)0x01

	)

4579 
	#FSMC_SR2_ILS
 ((
u8
)0x02

	)

4580 
	#FSMC_SR2_IFS
 ((
u8
)0x04

	)

4581 
	#FSMC_SR2_IREN
 ((
u8
)0x08

	)

4582 
	#FSMC_SR2_ILEN
 ((
u8
)0x10

	)

4583 
	#FSMC_SR2_IFEN
 ((
u8
)0x20

	)

4584 
	#FSMC_SR2_FEMPT
 ((
u8
)0x40

	)

4588 
	#FSMC_SR3_IRS
 ((
u8
)0x01

	)

4589 
	#FSMC_SR3_ILS
 ((
u8
)0x02

	)

4590 
	#FSMC_SR3_IFS
 ((
u8
)0x04

	)

4591 
	#FSMC_SR3_IREN
 ((
u8
)0x08

	)

4592 
	#FSMC_SR3_ILEN
 ((
u8
)0x10

	)

4593 
	#FSMC_SR3_IFEN
 ((
u8
)0x20

	)

4594 
	#FSMC_SR3_FEMPT
 ((
u8
)0x40

	)

4598 
	#FSMC_SR4_IRS
 ((
u8
)0x01

	)

4599 
	#FSMC_SR4_ILS
 ((
u8
)0x02

	)

4600 
	#FSMC_SR4_IFS
 ((
u8
)0x04

	)

4601 
	#FSMC_SR4_IREN
 ((
u8
)0x08

	)

4602 
	#FSMC_SR4_ILEN
 ((
u8
)0x10

	)

4603 
	#FSMC_SR4_IFEN
 ((
u8
)0x20

	)

4604 
	#FSMC_SR4_FEMPT
 ((
u8
)0x40

	)

4608 
	#FSMC_PMEM2_MEMSET2
 ((
u32
)0x000000FF

	)

4609 
	#FSMC_PMEM2_MEMSET2_0
 ((
u32
)0x00000001

	)

4610 
	#FSMC_PMEM2_MEMSET2_1
 ((
u32
)0x00000002

	)

4611 
	#FSMC_PMEM2_MEMSET2_2
 ((
u32
)0x00000004

	)

4612 
	#FSMC_PMEM2_MEMSET2_3
 ((
u32
)0x00000008

	)

4613 
	#FSMC_PMEM2_MEMSET2_4
 ((
u32
)0x00000010

	)

4614 
	#FSMC_PMEM2_MEMSET2_5
 ((
u32
)0x00000020

	)

4615 
	#FSMC_PMEM2_MEMSET2_6
 ((
u32
)0x00000040

	)

4616 
	#FSMC_PMEM2_MEMSET2_7
 ((
u32
)0x00000080

	)

4618 
	#FSMC_PMEM2_MEMWAIT2
 ((
u32
)0x0000FF00

	)

4619 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
u32
)0x00000100

	)

4620 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
u32
)0x00000200

	)

4621 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
u32
)0x00000400

	)

4622 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
u32
)0x00000800

	)

4623 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
u32
)0x00001000

	)

4624 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
u32
)0x00002000

	)

4625 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
u32
)0x00004000

	)

4626 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
u32
)0x00008000

	)

4628 
	#FSMC_PMEM2_MEMHOLD2
 ((
u32
)0x00FF0000

	)

4629 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
u32
)0x00010000

	)

4630 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
u32
)0x00020000

	)

4631 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
u32
)0x00040000

	)

4632 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
u32
)0x00080000

	)

4633 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
u32
)0x00100000

	)

4634 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
u32
)0x00200000

	)

4635 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
u32
)0x00400000

	)

4636 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
u32
)0x00800000

	)

4638 
	#FSMC_PMEM2_MEMHIZ2
 ((
u32
)0xFF000000

	)

4639 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
u32
)0x01000000

	)

4640 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
u32
)0x02000000

	)

4641 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
u32
)0x04000000

	)

4642 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
u32
)0x08000000

	)

4643 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
u32
)0x10000000

	)

4644 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
u32
)0x20000000

	)

4645 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
u32
)0x40000000

	)

4646 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
u32
)0x80000000

	)

4650 
	#FSMC_PMEM3_MEMSET3
 ((
u32
)0x000000FF

	)

4651 
	#FSMC_PMEM3_MEMSET3_0
 ((
u32
)0x00000001

	)

4652 
	#FSMC_PMEM3_MEMSET3_1
 ((
u32
)0x00000002

	)

4653 
	#FSMC_PMEM3_MEMSET3_2
 ((
u32
)0x00000004

	)

4654 
	#FSMC_PMEM3_MEMSET3_3
 ((
u32
)0x00000008

	)

4655 
	#FSMC_PMEM3_MEMSET3_4
 ((
u32
)0x00000010

	)

4656 
	#FSMC_PMEM3_MEMSET3_5
 ((
u32
)0x00000020

	)

4657 
	#FSMC_PMEM3_MEMSET3_6
 ((
u32
)0x00000040

	)

4658 
	#FSMC_PMEM3_MEMSET3_7
 ((
u32
)0x00000080

	)

4660 
	#FSMC_PMEM3_MEMWAIT3
 ((
u32
)0x0000FF00

	)

4661 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
u32
)0x00000100

	)

4662 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
u32
)0x00000200

	)

4663 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
u32
)0x00000400

	)

4664 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
u32
)0x00000800

	)

4665 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
u32
)0x00001000

	)

4666 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
u32
)0x00002000

	)

4667 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
u32
)0x00004000

	)

4668 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
u32
)0x00008000

	)

4670 
	#FSMC_PMEM3_MEMHOLD3
 ((
u32
)0x00FF0000

	)

4671 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
u32
)0x00010000

	)

4672 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
u32
)0x00020000

	)

4673 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
u32
)0x00040000

	)

4674 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
u32
)0x00080000

	)

4675 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
u32
)0x00100000

	)

4676 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
u32
)0x00200000

	)

4677 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
u32
)0x00400000

	)

4678 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
u32
)0x00800000

	)

4680 
	#FSMC_PMEM3_MEMHIZ3
 ((
u32
)0xFF000000

	)

4681 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
u32
)0x01000000

	)

4682 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
u32
)0x02000000

	)

4683 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
u32
)0x04000000

	)

4684 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
u32
)0x08000000

	)

4685 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
u32
)0x10000000

	)

4686 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
u32
)0x20000000

	)

4687 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
u32
)0x40000000

	)

4688 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
u32
)0x80000000

	)

4692 
	#FSMC_PMEM4_MEMSET4
 ((
u32
)0x000000FF

	)

4693 
	#FSMC_PMEM4_MEMSET4_0
 ((
u32
)0x00000001

	)

4694 
	#FSMC_PMEM4_MEMSET4_1
 ((
u32
)0x00000002

	)

4695 
	#FSMC_PMEM4_MEMSET4_2
 ((
u32
)0x00000004

	)

4696 
	#FSMC_PMEM4_MEMSET4_3
 ((
u32
)0x00000008

	)

4697 
	#FSMC_PMEM4_MEMSET4_4
 ((
u32
)0x00000010

	)

4698 
	#FSMC_PMEM4_MEMSET4_5
 ((
u32
)0x00000020

	)

4699 
	#FSMC_PMEM4_MEMSET4_6
 ((
u32
)0x00000040

	)

4700 
	#FSMC_PMEM4_MEMSET4_7
 ((
u32
)0x00000080

	)

4702 
	#FSMC_PMEM4_MEMWAIT4
 ((
u32
)0x0000FF00

	)

4703 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
u32
)0x00000100

	)

4704 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
u32
)0x00000200

	)

4705 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
u32
)0x00000400

	)

4706 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
u32
)0x00000800

	)

4707 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
u32
)0x00001000

	)

4708 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
u32
)0x00002000

	)

4709 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
u32
)0x00004000

	)

4710 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
u32
)0x00008000

	)

4712 
	#FSMC_PMEM4_MEMHOLD4
 ((
u32
)0x00FF0000

	)

4713 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
u32
)0x00010000

	)

4714 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
u32
)0x00020000

	)

4715 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
u32
)0x00040000

	)

4716 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
u32
)0x00080000

	)

4717 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
u32
)0x00100000

	)

4718 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
u32
)0x00200000

	)

4719 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
u32
)0x00400000

	)

4720 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
u32
)0x00800000

	)

4722 
	#FSMC_PMEM4_MEMHIZ4
 ((
u32
)0xFF000000

	)

4723 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
u32
)0x01000000

	)

4724 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
u32
)0x02000000

	)

4725 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
u32
)0x04000000

	)

4726 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
u32
)0x08000000

	)

4727 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
u32
)0x10000000

	)

4728 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
u32
)0x20000000

	)

4729 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
u32
)0x40000000

	)

4730 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
u32
)0x80000000

	)

4734 
	#FSMC_PATT2_ATTSET2
 ((
u32
)0x000000FF

	)

4735 
	#FSMC_PATT2_ATTSET2_0
 ((
u32
)0x00000001

	)

4736 
	#FSMC_PATT2_ATTSET2_1
 ((
u32
)0x00000002

	)

4737 
	#FSMC_PATT2_ATTSET2_2
 ((
u32
)0x00000004

	)

4738 
	#FSMC_PATT2_ATTSET2_3
 ((
u32
)0x00000008

	)

4739 
	#FSMC_PATT2_ATTSET2_4
 ((
u32
)0x00000010

	)

4740 
	#FSMC_PATT2_ATTSET2_5
 ((
u32
)0x00000020

	)

4741 
	#FSMC_PATT2_ATTSET2_6
 ((
u32
)0x00000040

	)

4742 
	#FSMC_PATT2_ATTSET2_7
 ((
u32
)0x00000080

	)

4744 
	#FSMC_PATT2_ATTWAIT2
 ((
u32
)0x0000FF00

	)

4745 
	#FSMC_PATT2_ATTWAIT2_0
 ((
u32
)0x00000100

	)

4746 
	#FSMC_PATT2_ATTWAIT2_1
 ((
u32
)0x00000200

	)

4747 
	#FSMC_PATT2_ATTWAIT2_2
 ((
u32
)0x00000400

	)

4748 
	#FSMC_PATT2_ATTWAIT2_3
 ((
u32
)0x00000800

	)

4749 
	#FSMC_PATT2_ATTWAIT2_4
 ((
u32
)0x00001000

	)

4750 
	#FSMC_PATT2_ATTWAIT2_5
 ((
u32
)0x00002000

	)

4751 
	#FSMC_PATT2_ATTWAIT2_6
 ((
u32
)0x00004000

	)

4752 
	#FSMC_PATT2_ATTWAIT2_7
 ((
u32
)0x00008000

	)

4754 
	#FSMC_PATT2_ATTHOLD2
 ((
u32
)0x00FF0000

	)

4755 
	#FSMC_PATT2_ATTHOLD2_0
 ((
u32
)0x00010000

	)

4756 
	#FSMC_PATT2_ATTHOLD2_1
 ((
u32
)0x00020000

	)

4757 
	#FSMC_PATT2_ATTHOLD2_2
 ((
u32
)0x00040000

	)

4758 
	#FSMC_PATT2_ATTHOLD2_3
 ((
u32
)0x00080000

	)

4759 
	#FSMC_PATT2_ATTHOLD2_4
 ((
u32
)0x00100000

	)

4760 
	#FSMC_PATT2_ATTHOLD2_5
 ((
u32
)0x00200000

	)

4761 
	#FSMC_PATT2_ATTHOLD2_6
 ((
u32
)0x00400000

	)

4762 
	#FSMC_PATT2_ATTHOLD2_7
 ((
u32
)0x00800000

	)

4764 
	#FSMC_PATT2_ATTHIZ2
 ((
u32
)0xFF000000

	)

4765 
	#FSMC_PATT2_ATTHIZ2_0
 ((
u32
)0x01000000

	)

4766 
	#FSMC_PATT2_ATTHIZ2_1
 ((
u32
)0x02000000

	)

4767 
	#FSMC_PATT2_ATTHIZ2_2
 ((
u32
)0x04000000

	)

4768 
	#FSMC_PATT2_ATTHIZ2_3
 ((
u32
)0x08000000

	)

4769 
	#FSMC_PATT2_ATTHIZ2_4
 ((
u32
)0x10000000

	)

4770 
	#FSMC_PATT2_ATTHIZ2_5
 ((
u32
)0x20000000

	)

4771 
	#FSMC_PATT2_ATTHIZ2_6
 ((
u32
)0x40000000

	)

4772 
	#FSMC_PATT2_ATTHIZ2_7
 ((
u32
)0x80000000

	)

4776 
	#FSMC_PATT3_ATTSET3
 ((
u32
)0x000000FF

	)

4777 
	#FSMC_PATT3_ATTSET3_0
 ((
u32
)0x00000001

	)

4778 
	#FSMC_PATT3_ATTSET3_1
 ((
u32
)0x00000002

	)

4779 
	#FSMC_PATT3_ATTSET3_2
 ((
u32
)0x00000004

	)

4780 
	#FSMC_PATT3_ATTSET3_3
 ((
u32
)0x00000008

	)

4781 
	#FSMC_PATT3_ATTSET3_4
 ((
u32
)0x00000010

	)

4782 
	#FSMC_PATT3_ATTSET3_5
 ((
u32
)0x00000020

	)

4783 
	#FSMC_PATT3_ATTSET3_6
 ((
u32
)0x00000040

	)

4784 
	#FSMC_PATT3_ATTSET3_7
 ((
u32
)0x00000080

	)

4786 
	#FSMC_PATT3_ATTWAIT3
 ((
u32
)0x0000FF00

	)

4787 
	#FSMC_PATT3_ATTWAIT3_0
 ((
u32
)0x00000100

	)

4788 
	#FSMC_PATT3_ATTWAIT3_1
 ((
u32
)0x00000200

	)

4789 
	#FSMC_PATT3_ATTWAIT3_2
 ((
u32
)0x00000400

	)

4790 
	#FSMC_PATT3_ATTWAIT3_3
 ((
u32
)0x00000800

	)

4791 
	#FSMC_PATT3_ATTWAIT3_4
 ((
u32
)0x00001000

	)

4792 
	#FSMC_PATT3_ATTWAIT3_5
 ((
u32
)0x00002000

	)

4793 
	#FSMC_PATT3_ATTWAIT3_6
 ((
u32
)0x00004000

	)

4794 
	#FSMC_PATT3_ATTWAIT3_7
 ((
u32
)0x00008000

	)

4796 
	#FSMC_PATT3_ATTHOLD3
 ((
u32
)0x00FF0000

	)

4797 
	#FSMC_PATT3_ATTHOLD3_0
 ((
u32
)0x00010000

	)

4798 
	#FSMC_PATT3_ATTHOLD3_1
 ((
u32
)0x00020000

	)

4799 
	#FSMC_PATT3_ATTHOLD3_2
 ((
u32
)0x00040000

	)

4800 
	#FSMC_PATT3_ATTHOLD3_3
 ((
u32
)0x00080000

	)

4801 
	#FSMC_PATT3_ATTHOLD3_4
 ((
u32
)0x00100000

	)

4802 
	#FSMC_PATT3_ATTHOLD3_5
 ((
u32
)0x00200000

	)

4803 
	#FSMC_PATT3_ATTHOLD3_6
 ((
u32
)0x00400000

	)

4804 
	#FSMC_PATT3_ATTHOLD3_7
 ((
u32
)0x00800000

	)

4806 
	#FSMC_PATT3_ATTHIZ3
 ((
u32
)0xFF000000

	)

4807 
	#FSMC_PATT3_ATTHIZ3_0
 ((
u32
)0x01000000

	)

4808 
	#FSMC_PATT3_ATTHIZ3_1
 ((
u32
)0x02000000

	)

4809 
	#FSMC_PATT3_ATTHIZ3_2
 ((
u32
)0x04000000

	)

4810 
	#FSMC_PATT3_ATTHIZ3_3
 ((
u32
)0x08000000

	)

4811 
	#FSMC_PATT3_ATTHIZ3_4
 ((
u32
)0x10000000

	)

4812 
	#FSMC_PATT3_ATTHIZ3_5
 ((
u32
)0x20000000

	)

4813 
	#FSMC_PATT3_ATTHIZ3_6
 ((
u32
)0x40000000

	)

4814 
	#FSMC_PATT3_ATTHIZ3_7
 ((
u32
)0x80000000

	)

4818 
	#FSMC_PATT4_ATTSET4
 ((
u32
)0x000000FF

	)

4819 
	#FSMC_PATT4_ATTSET4_0
 ((
u32
)0x00000001

	)

4820 
	#FSMC_PATT4_ATTSET4_1
 ((
u32
)0x00000002

	)

4821 
	#FSMC_PATT4_ATTSET4_2
 ((
u32
)0x00000004

	)

4822 
	#FSMC_PATT4_ATTSET4_3
 ((
u32
)0x00000008

	)

4823 
	#FSMC_PATT4_ATTSET4_4
 ((
u32
)0x00000010

	)

4824 
	#FSMC_PATT4_ATTSET4_5
 ((
u32
)0x00000020

	)

4825 
	#FSMC_PATT4_ATTSET4_6
 ((
u32
)0x00000040

	)

4826 
	#FSMC_PATT4_ATTSET4_7
 ((
u32
)0x00000080

	)

4828 
	#FSMC_PATT4_ATTWAIT4
 ((
u32
)0x0000FF00

	)

4829 
	#FSMC_PATT4_ATTWAIT4_0
 ((
u32
)0x00000100

	)

4830 
	#FSMC_PATT4_ATTWAIT4_1
 ((
u32
)0x00000200

	)

4831 
	#FSMC_PATT4_ATTWAIT4_2
 ((
u32
)0x00000400

	)

4832 
	#FSMC_PATT4_ATTWAIT4_3
 ((
u32
)0x00000800

	)

4833 
	#FSMC_PATT4_ATTWAIT4_4
 ((
u32
)0x00001000

	)

4834 
	#FSMC_PATT4_ATTWAIT4_5
 ((
u32
)0x00002000

	)

4835 
	#FSMC_PATT4_ATTWAIT4_6
 ((
u32
)0x00004000

	)

4836 
	#FSMC_PATT4_ATTWAIT4_7
 ((
u32
)0x00008000

	)

4838 
	#FSMC_PATT4_ATTHOLD4
 ((
u32
)0x00FF0000

	)

4839 
	#FSMC_PATT4_ATTHOLD4_0
 ((
u32
)0x00010000

	)

4840 
	#FSMC_PATT4_ATTHOLD4_1
 ((
u32
)0x00020000

	)

4841 
	#FSMC_PATT4_ATTHOLD4_2
 ((
u32
)0x00040000

	)

4842 
	#FSMC_PATT4_ATTHOLD4_3
 ((
u32
)0x00080000

	)

4843 
	#FSMC_PATT4_ATTHOLD4_4
 ((
u32
)0x00100000

	)

4844 
	#FSMC_PATT4_ATTHOLD4_5
 ((
u32
)0x00200000

	)

4845 
	#FSMC_PATT4_ATTHOLD4_6
 ((
u32
)0x00400000

	)

4846 
	#FSMC_PATT4_ATTHOLD4_7
 ((
u32
)0x00800000

	)

4848 
	#FSMC_PATT4_ATTHIZ4
 ((
u32
)0xFF000000

	)

4849 
	#FSMC_PATT4_ATTHIZ4_0
 ((
u32
)0x01000000

	)

4850 
	#FSMC_PATT4_ATTHIZ4_1
 ((
u32
)0x02000000

	)

4851 
	#FSMC_PATT4_ATTHIZ4_2
 ((
u32
)0x04000000

	)

4852 
	#FSMC_PATT4_ATTHIZ4_3
 ((
u32
)0x08000000

	)

4853 
	#FSMC_PATT4_ATTHIZ4_4
 ((
u32
)0x10000000

	)

4854 
	#FSMC_PATT4_ATTHIZ4_5
 ((
u32
)0x20000000

	)

4855 
	#FSMC_PATT4_ATTHIZ4_6
 ((
u32
)0x40000000

	)

4856 
	#FSMC_PATT4_ATTHIZ4_7
 ((
u32
)0x80000000

	)

4860 
	#FSMC_PIO4_IOSET4
 ((
u32
)0x000000FF

	)

4861 
	#FSMC_PIO4_IOSET4_0
 ((
u32
)0x00000001

	)

4862 
	#FSMC_PIO4_IOSET4_1
 ((
u32
)0x00000002

	)

4863 
	#FSMC_PIO4_IOSET4_2
 ((
u32
)0x00000004

	)

4864 
	#FSMC_PIO4_IOSET4_3
 ((
u32
)0x00000008

	)

4865 
	#FSMC_PIO4_IOSET4_4
 ((
u32
)0x00000010

	)

4866 
	#FSMC_PIO4_IOSET4_5
 ((
u32
)0x00000020

	)

4867 
	#FSMC_PIO4_IOSET4_6
 ((
u32
)0x00000040

	)

4868 
	#FSMC_PIO4_IOSET4_7
 ((
u32
)0x00000080

	)

4870 
	#FSMC_PIO4_IOWAIT4
 ((
u32
)0x0000FF00

	)

4871 
	#FSMC_PIO4_IOWAIT4_0
 ((
u32
)0x00000100

	)

4872 
	#FSMC_PIO4_IOWAIT4_1
 ((
u32
)0x00000200

	)

4873 
	#FSMC_PIO4_IOWAIT4_2
 ((
u32
)0x00000400

	)

4874 
	#FSMC_PIO4_IOWAIT4_3
 ((
u32
)0x00000800

	)

4875 
	#FSMC_PIO4_IOWAIT4_4
 ((
u32
)0x00001000

	)

4876 
	#FSMC_PIO4_IOWAIT4_5
 ((
u32
)0x00002000

	)

4877 
	#FSMC_PIO4_IOWAIT4_6
 ((
u32
)0x00004000

	)

4878 
	#FSMC_PIO4_IOWAIT4_7
 ((
u32
)0x00008000

	)

4880 
	#FSMC_PIO4_IOHOLD4
 ((
u32
)0x00FF0000

	)

4881 
	#FSMC_PIO4_IOHOLD4_0
 ((
u32
)0x00010000

	)

4882 
	#FSMC_PIO4_IOHOLD4_1
 ((
u32
)0x00020000

	)

4883 
	#FSMC_PIO4_IOHOLD4_2
 ((
u32
)0x00040000

	)

4884 
	#FSMC_PIO4_IOHOLD4_3
 ((
u32
)0x00080000

	)

4885 
	#FSMC_PIO4_IOHOLD4_4
 ((
u32
)0x00100000

	)

4886 
	#FSMC_PIO4_IOHOLD4_5
 ((
u32
)0x00200000

	)

4887 
	#FSMC_PIO4_IOHOLD4_6
 ((
u32
)0x00400000

	)

4888 
	#FSMC_PIO4_IOHOLD4_7
 ((
u32
)0x00800000

	)

4890 
	#FSMC_PIO4_IOHIZ4
 ((
u32
)0xFF000000

	)

4891 
	#FSMC_PIO4_IOHIZ4_0
 ((
u32
)0x01000000

	)

4892 
	#FSMC_PIO4_IOHIZ4_1
 ((
u32
)0x02000000

	)

4893 
	#FSMC_PIO4_IOHIZ4_2
 ((
u32
)0x04000000

	)

4894 
	#FSMC_PIO4_IOHIZ4_3
 ((
u32
)0x08000000

	)

4895 
	#FSMC_PIO4_IOHIZ4_4
 ((
u32
)0x10000000

	)

4896 
	#FSMC_PIO4_IOHIZ4_5
 ((
u32
)0x20000000

	)

4897 
	#FSMC_PIO4_IOHIZ4_6
 ((
u32
)0x40000000

	)

4898 
	#FSMC_PIO4_IOHIZ4_7
 ((
u32
)0x80000000

	)

4902 
	#FSMC_ECCR2_ECC2
 ((
u32
)0xFFFFFFFF

	)

4905 
	#FSMC_ECCR3_ECC3
 ((
u32
)0xFFFFFFFF

	)

4916 
	#SDIO_POWER_PWRCTRL
 ((
u8
)0x03

	)

4917 
	#SDIO_POWER_PWRCTRL_0
 ((
u8
)0x01

	)

4918 
	#SDIO_POWER_PWRCTRL_1
 ((
u8
)0x02

	)

4922 
	#SDIO_CLKCR_CLKDIV
 ((
u16
)0x00FF

	)

4923 
	#SDIO_CLKCR_CLKEN
 ((
u16
)0x0100

	)

4924 
	#SDIO_CLKCR_PWRSAV
 ((
u16
)0x0200

	)

4925 
	#SDIO_CLKCR_BYPASS
 ((
u16
)0x0400

	)

4927 
	#SDIO_CLKCR_WIDBUS
 ((
u16
)0x1800

	)

4928 
	#SDIO_CLKCR_WIDBUS_0
 ((
u16
)0x0800

	)

4929 
	#SDIO_CLKCR_WIDBUS_1
 ((
u16
)0x1000

	)

4931 
	#SDIO_CLKCR_NEGEDGE
 ((
u16
)0x2000

	)

4932 
	#SDIO_CLKCR_HWFC_EN
 ((
u16
)0x4000

	)

4936 
	#SDIO_ARG_CMDARG
 ((
u32
)0xFFFFFFFF

	)

4940 
	#SDIO_CMD_CMDINDEX
 ((
u16
)0x003F

	)

4942 
	#SDIO_CMD_WAITRESP
 ((
u16
)0x00C0

	)

4943 
	#SDIO_CMD_WAITRESP_0
 ((
u16
)0x0040

	)

4944 
	#SDIO_CMD_WAITRESP_1
 ((
u16
)0x0080

	)

4946 
	#SDIO_CMD_WAITINT
 ((
u16
)0x0100

	)

4947 
	#SDIO_CMD_WAITPEND
 ((
u16
)0x0200

	)

4948 
	#SDIO_CMD_CPSMEN
 ((
u16
)0x0400

	)

4949 
	#SDIO_CMD_SDIOSUSPEND
 ((
u16
)0x0800

	)

4950 
	#SDIO_CMD_ENCMDCOMPL
 ((
u16
)0x1000

	)

4951 
	#SDIO_CMD_NIEN
 ((
u16
)0x2000

	)

4952 
	#SDIO_CMD_CEATACMD
 ((
u16
)0x4000

	)

4956 
	#SDIO_RESPCMD_RESPCMD
 ((
u8
)0x3F

	)

4960 
	#SDIO_RESP0_CARDSTATUS0
 ((
u32
)0xFFFFFFFF

	)

4964 
	#SDIO_RESP1_CARDSTATUS1
 ((
u32
)0xFFFFFFFF

	)

4968 
	#SDIO_RESP2_CARDSTATUS2
 ((
u32
)0xFFFFFFFF

	)

4972 
	#SDIO_RESP3_CARDSTATUS3
 ((
u32
)0xFFFFFFFF

	)

4976 
	#SDIO_RESP4_CARDSTATUS4
 ((
u32
)0xFFFFFFFF

	)

4980 
	#SDIO_DTIMER_DATATIME
 ((
u32
)0xFFFFFFFF

	)

4984 
	#SDIO_DLEN_DATALENGTH
 ((
u32
)0x01FFFFFF

	)

4988 
	#SDIO_DCTRL_DTEN
 ((
u16
)0x0001

	)

4989 
	#SDIO_DCTRL_DTDIR
 ((
u16
)0x0002

	)

4990 
	#SDIO_DCTRL_DTMODE
 ((
u16
)0x0004

	)

4991 
	#SDIO_DCTRL_DMAEN
 ((
u16
)0x0008

	)

4993 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
u16
)0x00F0

	)

4994 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
u16
)0x0010

	)

4995 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
u16
)0x0020

	)

4996 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
u16
)0x0040

	)

4997 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
u16
)0x0080

	)

4999 
	#SDIO_DCTRL_RWSTART
 ((
u16
)0x0100

	)

5000 
	#SDIO_DCTRL_RWSTOP
 ((
u16
)0x0200

	)

5001 
	#SDIO_DCTRL_RWMOD
 ((
u16
)0x0400

	)

5002 
	#SDIO_DCTRL_SDIOEN
 ((
u16
)0x0800

	)

5006 
	#SDIO_DCOUNT_DATACOUNT
 ((
u32
)0x01FFFFFF

	)

5010 
	#SDIO_STA_CCRCFAIL
 ((
u32
)0x00000001

	)

5011 
	#SDIO_STA_DCRCFAIL
 ((
u32
)0x00000002

	)

5012 
	#SDIO_STA_CTIMEOUT
 ((
u32
)0x00000004

	)

5013 
	#SDIO_STA_DTIMEOUT
 ((
u32
)0x00000008

	)

5014 
	#SDIO_STA_TXUNDERR
 ((
u32
)0x00000010

	)

5015 
	#SDIO_STA_RXOVERR
 ((
u32
)0x00000020

	)

5016 
	#SDIO_STA_CMDREND
 ((
u32
)0x00000040

	)

5017 
	#SDIO_STA_CMDSENT
 ((
u32
)0x00000080

	)

5018 
	#SDIO_STA_DATAEND
 ((
u32
)0x00000100

	)

5019 
	#SDIO_STA_STBITERR
 ((
u32
)0x00000200

	)

5020 
	#SDIO_STA_DBCKEND
 ((
u32
)0x00000400

	)

5021 
	#SDIO_STA_CMDACT
 ((
u32
)0x00000800

	)

5022 
	#SDIO_STA_TXACT
 ((
u32
)0x00001000

	)

5023 
	#SDIO_STA_RXACT
 ((
u32
)0x00002000

	)

5024 
	#SDIO_STA_TXFIFOHE
 ((
u32
)0x00004000

	)

5025 
	#SDIO_STA_RXFIFOHF
 ((
u32
)0x00008000

	)

5026 
	#SDIO_STA_TXFIFOF
 ((
u32
)0x00010000

	)

5027 
	#SDIO_STA_RXFIFOF
 ((
u32
)0x00020000

	)

5028 
	#SDIO_STA_TXFIFOE
 ((
u32
)0x00040000

	)

5029 
	#SDIO_STA_RXFIFOE
 ((
u32
)0x00080000

	)

5030 
	#SDIO_STA_TXDAVL
 ((
u32
)0x00100000

	)

5031 
	#SDIO_STA_RXDAVL
 ((
u32
)0x00200000

	)

5032 
	#SDIO_STA_SDIOIT
 ((
u32
)0x00400000

	)

5033 
	#SDIO_STA_CEATAEND
 ((
u32
)0x00800000

	)

5037 
	#SDIO_ICR_CCRCFAILC
 ((
u32
)0x00000001

	)

5038 
	#SDIO_ICR_DCRCFAILC
 ((
u32
)0x00000002

	)

5039 
	#SDIO_ICR_CTIMEOUTC
 ((
u32
)0x00000004

	)

5040 
	#SDIO_ICR_DTIMEOUTC
 ((
u32
)0x00000008

	)

5041 
	#SDIO_ICR_TXUNDERRC
 ((
u32
)0x00000010

	)

5042 
	#SDIO_ICR_RXOVERRC
 ((
u32
)0x00000020

	)

5043 
	#SDIO_ICR_CMDRENDC
 ((
u32
)0x00000040

	)

5044 
	#SDIO_ICR_CMDSENTC
 ((
u32
)0x00000080

	)

5045 
	#SDIO_ICR_DATAENDC
 ((
u32
)0x00000100

	)

5046 
	#SDIO_ICR_STBITERRC
 ((
u32
)0x00000200

	)

5047 
	#SDIO_ICR_DBCKENDC
 ((
u32
)0x00000400

	)

5048 
	#SDIO_ICR_SDIOITC
 ((
u32
)0x00400000

	)

5049 
	#SDIO_ICR_CEATAENDC
 ((
u32
)0x00800000

	)

5053 
	#SDIO_MASK_CCRCFAILIE
 ((
u32
)0x00000001

	)

5054 
	#SDIO_MASK_DCRCFAILIE
 ((
u32
)0x00000002

	)

5055 
	#SDIO_MASK_CTIMEOUTIE
 ((
u32
)0x00000004

	)

5056 
	#SDIO_MASK_DTIMEOUTIE
 ((
u32
)0x00000008

	)

5057 
	#SDIO_MASK_TXUNDERRIE
 ((
u32
)0x00000010

	)

5058 
	#SDIO_MASK_RXOVERRIE
 ((
u32
)0x00000020

	)

5059 
	#SDIO_MASK_CMDRENDIE
 ((
u32
)0x00000040

	)

5060 
	#SDIO_MASK_CMDSENTIE
 ((
u32
)0x00000080

	)

5061 
	#SDIO_MASK_DATAENDIE
 ((
u32
)0x00000100

	)

5062 
	#SDIO_MASK_STBITERRIE
 ((
u32
)0x00000200

	)

5063 
	#SDIO_MASK_DBCKENDIE
 ((
u32
)0x00000400

	)

5064 
	#SDIO_MASK_CMDACTIE
 ((
u32
)0x00000800

	)

5065 
	#SDIO_MASK_TXACTIE
 ((
u32
)0x00001000

	)

5066 
	#SDIO_MASK_RXACTIE
 ((
u32
)0x00002000

	)

5067 
	#SDIO_MASK_TXFIFOHEIE
 ((
u32
)0x00004000

	)

5068 
	#SDIO_MASK_RXFIFOHFIE
 ((
u32
)0x00008000

	)

5069 
	#SDIO_MASK_TXFIFOFIE
 ((
u32
)0x00010000

	)

5070 
	#SDIO_MASK_RXFIFOFIE
 ((
u32
)0x00020000

	)

5071 
	#SDIO_MASK_TXFIFOEIE
 ((
u32
)0x00040000

	)

5072 
	#SDIO_MASK_RXFIFOEIE
 ((
u32
)0x00080000

	)

5073 
	#SDIO_MASK_TXDAVLIE
 ((
u32
)0x00100000

	)

5074 
	#SDIO_MASK_RXDAVLIE
 ((
u32
)0x00200000

	)

5075 
	#SDIO_MASK_SDIOITIE
 ((
u32
)0x00400000

	)

5076 
	#SDIO_MASK_CEATAENDIE
 ((
u32
)0x00800000

	)

5080 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
u32
)0x00FFFFFF

	)

5084 
	#SDIO_FIFO_FIFODATA
 ((
u32
)0xFFFFFFFF

	)

5096 
	#USB_EP0R_EA
 ((
u16
)0x000F

	)

5098 
	#USB_EP0R_STAT_TX
 ((
u16
)0x0030

	)

5099 
	#USB_EP0R_STAT_TX_0
 ((
u16
)0x0010

	)

5100 
	#USB_EP0R_STAT_TX_1
 ((
u16
)0x0020

	)

5102 
	#USB_EP0R_DTOG_TX
 ((
u16
)0x0040

	)

5103 
	#USB_EP0R_CTR_TX
 ((
u16
)0x0080

	)

5104 
	#USB_EP0R_EP_KIND
 ((
u16
)0x0100

	)

5106 
	#USB_EP0R_EP_TYPE
 ((
u16
)0x0600

	)

5107 
	#USB_EP0R_EP_TYPE_0
 ((
u16
)0x0200

	)

5108 
	#USB_EP0R_EP_TYPE_1
 ((
u16
)0x0400

	)

5110 
	#USB_EP0R_SETUP
 ((
u16
)0x0800

	)

5112 
	#USB_EP0R_STAT_RX
 ((
u16
)0x3000

	)

5113 
	#USB_EP0R_STAT_RX_0
 ((
u16
)0x1000

	)

5114 
	#USB_EP0R_STAT_RX_1
 ((
u16
)0x2000

	)

5116 
	#USB_EP0R_DTOG_RX
 ((
u16
)0x4000

	)

5117 
	#USB_EP0R_CTR_RX
 ((
u16
)0x8000

	)

5121 
	#USB_EP1R_EA
 ((
u16
)0x000F

	)

5123 
	#USB_EP1R_STAT_TX
 ((
u16
)0x0030

	)

5124 
	#USB_EP1R_STAT_TX_0
 ((
u16
)0x0010

	)

5125 
	#USB_EP1R_STAT_TX_1
 ((
u16
)0x0020

	)

5127 
	#USB_EP1R_DTOG_TX
 ((
u16
)0x0040

	)

5128 
	#USB_EP1R_CTR_TX
 ((
u16
)0x0080

	)

5129 
	#USB_EP1R_EP_KIND
 ((
u16
)0x0100

	)

5131 
	#USB_EP1R_EP_TYPE
 ((
u16
)0x0600

	)

5132 
	#USB_EP1R_EP_TYPE_0
 ((
u16
)0x0200

	)

5133 
	#USB_EP1R_EP_TYPE_1
 ((
u16
)0x0400

	)

5135 
	#USB_EP1R_SETUP
 ((
u16
)0x0800

	)

5137 
	#USB_EP1R_STAT_RX
 ((
u16
)0x3000

	)

5138 
	#USB_EP1R_STAT_RX_0
 ((
u16
)0x1000

	)

5139 
	#USB_EP1R_STAT_RX_1
 ((
u16
)0x2000

	)

5141 
	#USB_EP1R_DTOG_RX
 ((
u16
)0x4000

	)

5142 
	#USB_EP1R_CTR_RX
 ((
u16
)0x8000

	)

5146 
	#USB_EP2R_EA
 ((
u16
)0x000F

	)

5148 
	#USB_EP2R_STAT_TX
 ((
u16
)0x0030

	)

5149 
	#USB_EP2R_STAT_TX_0
 ((
u16
)0x0010

	)

5150 
	#USB_EP2R_STAT_TX_1
 ((
u16
)0x0020

	)

5152 
	#USB_EP2R_DTOG_TX
 ((
u16
)0x0040

	)

5153 
	#USB_EP2R_CTR_TX
 ((
u16
)0x0080

	)

5154 
	#USB_EP2R_EP_KIND
 ((
u16
)0x0100

	)

5156 
	#USB_EP2R_EP_TYPE
 ((
u16
)0x0600

	)

5157 
	#USB_EP2R_EP_TYPE_0
 ((
u16
)0x0200

	)

5158 
	#USB_EP2R_EP_TYPE_1
 ((
u16
)0x0400

	)

5160 
	#USB_EP2R_SETUP
 ((
u16
)0x0800

	)

5162 
	#USB_EP2R_STAT_RX
 ((
u16
)0x3000

	)

5163 
	#USB_EP2R_STAT_RX_0
 ((
u16
)0x1000

	)

5164 
	#USB_EP2R_STAT_RX_1
 ((
u16
)0x2000

	)

5166 
	#USB_EP2R_DTOG_RX
 ((
u16
)0x4000

	)

5167 
	#USB_EP2R_CTR_RX
 ((
u16
)0x8000

	)

5171 
	#USB_EP3R_EA
 ((
u16
)0x000F

	)

5173 
	#USB_EP3R_STAT_TX
 ((
u16
)0x0030

	)

5174 
	#USB_EP3R_STAT_TX_0
 ((
u16
)0x0010

	)

5175 
	#USB_EP3R_STAT_TX_1
 ((
u16
)0x0020

	)

5177 
	#USB_EP3R_DTOG_TX
 ((
u16
)0x0040

	)

5178 
	#USB_EP3R_CTR_TX
 ((
u16
)0x0080

	)

5179 
	#USB_EP3R_EP_KIND
 ((
u16
)0x0100

	)

5181 
	#USB_EP3R_EP_TYPE
 ((
u16
)0x0600

	)

5182 
	#USB_EP3R_EP_TYPE_0
 ((
u16
)0x0200

	)

5183 
	#USB_EP3R_EP_TYPE_1
 ((
u16
)0x0400

	)

5185 
	#USB_EP3R_SETUP
 ((
u16
)0x0800

	)

5187 
	#USB_EP3R_STAT_RX
 ((
u16
)0x3000

	)

5188 
	#USB_EP3R_STAT_RX_0
 ((
u16
)0x1000

	)

5189 
	#USB_EP3R_STAT_RX_1
 ((
u16
)0x2000

	)

5191 
	#USB_EP3R_DTOG_RX
 ((
u16
)0x4000

	)

5192 
	#USB_EP3R_CTR_RX
 ((
u16
)0x8000

	)

5196 
	#USB_EP4R_EA
 ((
u16
)0x000F

	)

5198 
	#USB_EP4R_STAT_TX
 ((
u16
)0x0030

	)

5199 
	#USB_EP4R_STAT_TX_0
 ((
u16
)0x0010

	)

5200 
	#USB_EP4R_STAT_TX_1
 ((
u16
)0x0020

	)

5202 
	#USB_EP4R_DTOG_TX
 ((
u16
)0x0040

	)

5203 
	#USB_EP4R_CTR_TX
 ((
u16
)0x0080

	)

5204 
	#USB_EP4R_EP_KIND
 ((
u16
)0x0100

	)

5206 
	#USB_EP4R_EP_TYPE
 ((
u16
)0x0600

	)

5207 
	#USB_EP4R_EP_TYPE_0
 ((
u16
)0x0200

	)

5208 
	#USB_EP4R_EP_TYPE_1
 ((
u16
)0x0400

	)

5210 
	#USB_EP4R_SETUP
 ((
u16
)0x0800

	)

5212 
	#USB_EP4R_STAT_RX
 ((
u16
)0x3000

	)

5213 
	#USB_EP4R_STAT_RX_0
 ((
u16
)0x1000

	)

5214 
	#USB_EP4R_STAT_RX_1
 ((
u16
)0x2000

	)

5216 
	#USB_EP4R_DTOG_RX
 ((
u16
)0x4000

	)

5217 
	#USB_EP4R_CTR_RX
 ((
u16
)0x8000

	)

5221 
	#USB_EP5R_EA
 ((
u16
)0x000F

	)

5223 
	#USB_EP5R_STAT_TX
 ((
u16
)0x0030

	)

5224 
	#USB_EP5R_STAT_TX_0
 ((
u16
)0x0010

	)

5225 
	#USB_EP5R_STAT_TX_1
 ((
u16
)0x0020

	)

5227 
	#USB_EP5R_DTOG_TX
 ((
u16
)0x0040

	)

5228 
	#USB_EP5R_CTR_TX
 ((
u16
)0x0080

	)

5229 
	#USB_EP5R_EP_KIND
 ((
u16
)0x0100

	)

5231 
	#USB_EP5R_EP_TYPE
 ((
u16
)0x0600

	)

5232 
	#USB_EP5R_EP_TYPE_0
 ((
u16
)0x0200

	)

5233 
	#USB_EP5R_EP_TYPE_1
 ((
u16
)0x0400

	)

5235 
	#USB_EP5R_SETUP
 ((
u16
)0x0800

	)

5237 
	#USB_EP5R_STAT_RX
 ((
u16
)0x3000

	)

5238 
	#USB_EP5R_STAT_RX_0
 ((
u16
)0x1000

	)

5239 
	#USB_EP5R_STAT_RX_1
 ((
u16
)0x2000

	)

5241 
	#USB_EP5R_DTOG_RX
 ((
u16
)0x4000

	)

5242 
	#USB_EP5R_CTR_RX
 ((
u16
)0x8000

	)

5246 
	#USB_EP6R_EA
 ((
u16
)0x000F

	)

5248 
	#USB_EP6R_STAT_TX
 ((
u16
)0x0030

	)

5249 
	#USB_EP6R_STAT_TX_0
 ((
u16
)0x0010

	)

5250 
	#USB_EP6R_STAT_TX_1
 ((
u16
)0x0020

	)

5252 
	#USB_EP6R_DTOG_TX
 ((
u16
)0x0040

	)

5253 
	#USB_EP6R_CTR_TX
 ((
u16
)0x0080

	)

5254 
	#USB_EP6R_EP_KIND
 ((
u16
)0x0100

	)

5256 
	#USB_EP6R_EP_TYPE
 ((
u16
)0x0600

	)

5257 
	#USB_EP6R_EP_TYPE_0
 ((
u16
)0x0200

	)

5258 
	#USB_EP6R_EP_TYPE_1
 ((
u16
)0x0400

	)

5260 
	#USB_EP6R_SETUP
 ((
u16
)0x0800

	)

5262 
	#USB_EP6R_STAT_RX
 ((
u16
)0x3000

	)

5263 
	#USB_EP6R_STAT_RX_0
 ((
u16
)0x1000

	)

5264 
	#USB_EP6R_STAT_RX_1
 ((
u16
)0x2000

	)

5266 
	#USB_EP6R_DTOG_RX
 ((
u16
)0x4000

	)

5267 
	#USB_EP6R_CTR_RX
 ((
u16
)0x8000

	)

5271 
	#USB_EP7R_EA
 ((
u16
)0x000F

	)

5273 
	#USB_EP7R_STAT_TX
 ((
u16
)0x0030

	)

5274 
	#USB_EP7R_STAT_TX_0
 ((
u16
)0x0010

	)

5275 
	#USB_EP7R_STAT_TX_1
 ((
u16
)0x0020

	)

5277 
	#USB_EP7R_DTOG_TX
 ((
u16
)0x0040

	)

5278 
	#USB_EP7R_CTR_TX
 ((
u16
)0x0080

	)

5279 
	#USB_EP7R_EP_KIND
 ((
u16
)0x0100

	)

5281 
	#USB_EP7R_EP_TYPE
 ((
u16
)0x0600

	)

5282 
	#USB_EP7R_EP_TYPE_0
 ((
u16
)0x0200

	)

5283 
	#USB_EP7R_EP_TYPE_1
 ((
u16
)0x0400

	)

5285 
	#USB_EP7R_SETUP
 ((
u16
)0x0800

	)

5287 
	#USB_EP7R_STAT_RX
 ((
u16
)0x3000

	)

5288 
	#USB_EP7R_STAT_RX_0
 ((
u16
)0x1000

	)

5289 
	#USB_EP7R_STAT_RX_1
 ((
u16
)0x2000

	)

5291 
	#USB_EP7R_DTOG_RX
 ((
u16
)0x4000

	)

5292 
	#USB_EP7R_CTR_RX
 ((
u16
)0x8000

	)

5297 
	#USB_CNTR_FRES
 ((
u16
)0x0001

	)

5298 
	#USB_CNTR_PDWN
 ((
u16
)0x0002

	)

5299 
	#USB_CNTR_LP_MODE
 ((
u16
)0x0004

	)

5300 
	#USB_CNTR_FSUSP
 ((
u16
)0x0008

	)

5301 
	#USB_CNTR_RESUME
 ((
u16
)0x0010

	)

5302 
	#USB_CNTR_ESOFM
 ((
u16
)0x0100

	)

5303 
	#USB_CNTR_SOFM
 ((
u16
)0x0200

	)

5304 
	#USB_CNTR_RESETM
 ((
u16
)0x0400

	)

5305 
	#USB_CNTR_SUSPM
 ((
u16
)0x0800

	)

5306 
	#USB_CNTR_WKUPM
 ((
u16
)0x1000

	)

5307 
	#USB_CNTR_ERRM
 ((
u16
)0x2000

	)

5308 
	#USB_CNTR_PMAOVRM
 ((
u16
)0x4000

	)

5309 
	#USB_CNTR_CTRM
 ((
u16
)0x8000

	)

5313 
	#USB_ISTR_EP_ID
 ((
u16
)0x000F

	)

5314 
	#USB_ISTR_DIR
 ((
u16
)0x0010

	)

5315 
	#USB_ISTR_ESOF
 ((
u16
)0x0100

	)

5316 
	#USB_ISTR_SOF
 ((
u16
)0x0200

	)

5317 
	#USB_ISTR_RESET
 ((
u16
)0x0400

	)

5318 
	#USB_ISTR_SUSP
 ((
u16
)0x0800

	)

5319 
	#USB_ISTR_WKUP
 ((
u16
)0x1000

	)

5320 
	#USB_ISTR_ERR
 ((
u16
)0x2000

	)

5321 
	#USB_ISTR_PMAOVR
 ((
u16
)0x4000

	)

5322 
	#USB_ISTR_CTR
 ((
u16
)0x8000

	)

5326 
	#USB_FNR_FN
 ((
u16
)0x07FF

	)

5327 
	#USB_FNR_LSOF
 ((
u16
)0x1800

	)

5328 
	#USB_FNR_LCK
 ((
u16
)0x2000

	)

5329 
	#USB_FNR_RXDM
 ((
u16
)0x4000

	)

5330 
	#USB_FNR_RXDP
 ((
u16
)0x8000

	)

5334 
	#USB_DADDR_ADD
 ((
u8
)0x7F

	)

5335 
	#USB_DADDR_ADD0
 ((
u8
)0x01

	)

5336 
	#USB_DADDR_ADD1
 ((
u8
)0x02

	)

5337 
	#USB_DADDR_ADD2
 ((
u8
)0x04

	)

5338 
	#USB_DADDR_ADD3
 ((
u8
)0x08

	)

5339 
	#USB_DADDR_ADD4
 ((
u8
)0x10

	)

5340 
	#USB_DADDR_ADD5
 ((
u8
)0x20

	)

5341 
	#USB_DADDR_ADD6
 ((
u8
)0x40

	)

5343 
	#USB_DADDR_EF
 ((
u8
)0x80

	)

5347 
	#USB_BTABLE_BTABLE
 ((
u16
)0xFFF8

	)

5352 
	#USB_ADDR0_TX_ADDR0_TX
 ((
u16
)0xFFFE

	)

5356 
	#USB_ADDR1_TX_ADDR1_TX
 ((
u16
)0xFFFE

	)

5360 
	#USB_ADDR2_TX_ADDR2_TX
 ((
u16
)0xFFFE

	)

5364 
	#USB_ADDR3_TX_ADDR3_TX
 ((
u16
)0xFFFE

	)

5368 
	#USB_ADDR4_TX_ADDR4_TX
 ((
u16
)0xFFFE

	)

5372 
	#USB_ADDR5_TX_ADDR5_TX
 ((
u16
)0xFFFE

	)

5376 
	#USB_ADDR6_TX_ADDR6_TX
 ((
u16
)0xFFFE

	)

5380 
	#USB_ADDR7_TX_ADDR7_TX
 ((
u16
)0xFFFE

	)

5387 
	#USB_COUNT0_TX_COUNT0_TX
 ((
u16
)0x03FF

	)

5391 
	#USB_COUNT1_TX_COUNT1_TX
 ((
u16
)0x03FF

	)

5395 
	#USB_COUNT2_TX_COUNT2_TX
 ((
u16
)0x03FF

	)

5399 
	#USB_COUNT3_TX_COUNT3_TX
 ((
u16
)0x03FF

	)

5403 
	#USB_COUNT4_TX_COUNT4_TX
 ((
u16
)0x03FF

	)

5406 
	#USB_COUNT5_TX_COUNT5_TX
 ((
u16
)0x03FF

	)

5410 
	#USB_COUNT6_TX_COUNT6_TX
 ((
u16
)0x03FF

	)

5414 
	#USB_COUNT7_TX_COUNT7_TX
 ((
u16
)0x03FF

	)

5421 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
u32
)0x000003FF

	)

5424 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
u32
)0x03FF0000

	)

5429 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
u32
)0x000003FF

	)

5432 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
u32
)0x03FF0000

	)

5437 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
u32
)0x000003FF

	)

5440 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
u32
)0x03FF0000

	)

5445 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
u16
)0x000003FF

	)

5448 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
u16
)0x03FF0000

	)

5453 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
u32
)0x000003FF

	)

5456 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
u32
)0x03FF0000

	)

5461 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
u32
)0x000003FF

	)

5464 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
u32
)0x03FF0000

	)

5469 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
u32
)0x000003FF

	)

5472 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
u32
)0x03FF0000

	)

5477 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
u32
)0x000003FF

	)

5480 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
u32
)0x03FF0000

	)

5487 
	#USB_ADDR0_RX_ADDR0_RX
 ((
u16
)0xFFFE

	)

5491 
	#USB_ADDR1_RX_ADDR1_RX
 ((
u16
)0xFFFE

	)

5495 
	#USB_ADDR2_RX_ADDR2_RX
 ((
u16
)0xFFFE

	)

5499 
	#USB_ADDR3_RX_ADDR3_RX
 ((
u16
)0xFFFE

	)

5503 
	#USB_ADDR4_RX_ADDR4_RX
 ((
u16
)0xFFFE

	)

5507 
	#USB_ADDR5_RX_ADDR5_RX
 ((
u16
)0xFFFE

	)

5511 
	#USB_ADDR6_RX_ADDR6_RX
 ((
u16
)0xFFFE

	)

5515 
	#USB_ADDR7_RX_ADDR7_RX
 ((
u16
)0xFFFE

	)

5522 
	#USB_COUNT0_RX_COUNT0_RX
 ((
u16
)0x03FF

	)

5524 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
u16
)0x7C00

	)

5525 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
u16
)0x0400

	)

5526 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
u16
)0x0800

	)

5527 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
u16
)0x1000

	)

5528 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
u16
)0x2000

	)

5529 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
u16
)0x4000

	)

5531 
	#USB_COUNT0_RX_BLSIZE
 ((
u16
)0x8000

	)

5535 
	#USB_COUNT1_RX_COUNT1_RX
 ((
u16
)0x03FF

	)

5537 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
u16
)0x7C00

	)

5538 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
u16
)0x0400

	)

5539 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
u16
)0x0800

	)

5540 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
u16
)0x1000

	)

5541 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
u16
)0x2000

	)

5542 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
u16
)0x4000

	)

5544 
	#USB_COUNT1_RX_BLSIZE
 ((
u16
)0x8000

	)

5548 
	#USB_COUNT2_RX_COUNT2_RX
 ((
u16
)0x03FF

	)

5550 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
u16
)0x7C00

	)

5551 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
u16
)0x0400

	)

5552 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
u16
)0x0800

	)

5553 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
u16
)0x1000

	)

5554 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
u16
)0x2000

	)

5555 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
u16
)0x4000

	)

5557 
	#USB_COUNT2_RX_BLSIZE
 ((
u16
)0x8000

	)

5561 
	#USB_COUNT3_RX_COUNT3_RX
 ((
u16
)0x03FF

	)

5563 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
u16
)0x7C00

	)

5564 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
u16
)0x0400

	)

5565 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
u16
)0x0800

	)

5566 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
u16
)0x1000

	)

5567 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
u16
)0x2000

	)

5568 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
u16
)0x4000

	)

5570 
	#USB_COUNT3_RX_BLSIZE
 ((
u16
)0x8000

	)

5574 
	#USB_COUNT4_RX_COUNT4_RX
 ((
u16
)0x03FF

	)

5576 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
u16
)0x7C00

	)

5577 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
u16
)0x0400

	)

5578 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
u16
)0x0800

	)

5579 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
u16
)0x1000

	)

5580 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
u16
)0x2000

	)

5581 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
u16
)0x4000

	)

5583 
	#USB_COUNT4_RX_BLSIZE
 ((
u16
)0x8000

	)

5587 
	#USB_COUNT5_RX_COUNT5_RX
 ((
u16
)0x03FF

	)

5589 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
u16
)0x7C00

	)

5590 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
u16
)0x0400

	)

5591 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
u16
)0x0800

	)

5592 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
u16
)0x1000

	)

5593 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
u16
)0x2000

	)

5594 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
u16
)0x4000

	)

5596 
	#USB_COUNT5_RX_BLSIZE
 ((
u16
)0x8000

	)

5599 
	#USB_COUNT6_RX_COUNT6_RX
 ((
u16
)0x03FF

	)

5601 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
u16
)0x7C00

	)

5602 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
u16
)0x0400

	)

5603 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
u16
)0x0800

	)

5604 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
u16
)0x1000

	)

5605 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
u16
)0x2000

	)

5606 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
u16
)0x4000

	)

5608 
	#USB_COUNT6_RX_BLSIZE
 ((
u16
)0x8000

	)

5612 
	#USB_COUNT7_RX_COUNT7_RX
 ((
u16
)0x03FF

	)

5614 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
u16
)0x7C00

	)

5615 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
u16
)0x0400

	)

5616 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
u16
)0x0800

	)

5617 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
u16
)0x1000

	)

5618 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
u16
)0x2000

	)

5619 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
u16
)0x4000

	)

5621 
	#USB_COUNT7_RX_BLSIZE
 ((
u16
)0x8000

	)

5628 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
u32
)0x000003FF

	)

5630 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
u32
)0x00007C00

	)

5631 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
u32
)0x00000400

	)

5632 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
u32
)0x00000800

	)

5633 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
u32
)0x00001000

	)

5634 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
u32
)0x00002000

	)

5635 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
u32
)0x00004000

	)

5637 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
u32
)0x00008000

	)

5640 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
u32
)0x03FF0000

	)

5642 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
u32
)0x7C000000

	)

5643 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
u32
)0x04000000

	)

5644 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
u32
)0x08000000

	)

5645 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
u32
)0x10000000

	)

5646 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
u32
)0x20000000

	)

5647 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
u32
)0x40000000

	)

5649 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
u32
)0x80000000

	)

5654 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
u32
)0x000003FF

	)

5656 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
u32
)0x00007C00

	)

5657 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
u32
)0x00000400

	)

5658 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
u32
)0x00000800

	)

5659 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
u32
)0x00001000

	)

5660 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
u32
)0x00002000

	)

5661 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
u32
)0x00004000

	)

5663 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
u32
)0x00008000

	)

5666 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
u32
)0x03FF0000

	)

5668 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
u32
)0x7C000000

	)

5669 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
u32
)0x04000000

	)

5670 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
u32
)0x08000000

	)

5671 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
u32
)0x10000000

	)

5672 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
u32
)0x20000000

	)

5673 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
u32
)0x40000000

	)

5675 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
u32
)0x80000000

	)

5680 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
u32
)0x000003FF

	)

5682 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
u32
)0x00007C00

	)

5683 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
u32
)0x00000400

	)

5684 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
u32
)0x00000800

	)

5685 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
u32
)0x00001000

	)

5686 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
u32
)0x00002000

	)

5687 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
u32
)0x00004000

	)

5689 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
u32
)0x00008000

	)

5692 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
u32
)0x03FF0000

	)

5694 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
u32
)0x7C000000

	)

5695 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
u32
)0x04000000

	)

5696 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
u32
)0x08000000

	)

5697 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
u32
)0x10000000

	)

5698 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
u32
)0x20000000

	)

5699 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
u32
)0x40000000

	)

5701 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
u32
)0x80000000

	)

5706 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
u32
)0x000003FF

	)

5708 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
u32
)0x00007C00

	)

5709 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
u32
)0x00000400

	)

5710 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
u32
)0x00000800

	)

5711 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
u32
)0x00001000

	)

5712 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
u32
)0x00002000

	)

5713 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
u32
)0x00004000

	)

5715 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
u32
)0x00008000

	)

5718 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
u32
)0x03FF0000

	)

5720 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
u32
)0x7C000000

	)

5721 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
u32
)0x04000000

	)

5722 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
u32
)0x08000000

	)

5723 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
u32
)0x10000000

	)

5724 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
u32
)0x20000000

	)

5725 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
u32
)0x40000000

	)

5727 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
u32
)0x80000000

	)

5732 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
u32
)0x000003FF

	)

5734 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
u32
)0x00007C00

	)

5735 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
u32
)0x00000400

	)

5736 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
u32
)0x00000800

	)

5737 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
u32
)0x00001000

	)

5738 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
u32
)0x00002000

	)

5739 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
u32
)0x00004000

	)

5741 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
u32
)0x00008000

	)

5744 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
u32
)0x03FF0000

	)

5746 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
u32
)0x7C000000

	)

5747 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
u32
)0x04000000

	)

5748 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
u32
)0x08000000

	)

5749 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
u32
)0x10000000

	)

5750 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
u32
)0x20000000

	)

5751 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
u32
)0x40000000

	)

5753 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
u32
)0x80000000

	)

5758 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
u32
)0x000003FF

	)

5760 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
u32
)0x00007C00

	)

5761 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
u32
)0x00000400

	)

5762 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
u32
)0x00000800

	)

5763 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
u32
)0x00001000

	)

5764 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
u32
)0x00002000

	)

5765 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
u32
)0x00004000

	)

5767 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
u32
)0x00008000

	)

5770 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
u32
)0x03FF0000

	)

5772 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
u32
)0x7C000000

	)

5773 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
u32
)0x04000000

	)

5774 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
u32
)0x08000000

	)

5775 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
u32
)0x10000000

	)

5776 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
u32
)0x20000000

	)

5777 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
u32
)0x40000000

	)

5779 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
u32
)0x80000000

	)

5784 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
u32
)0x000003FF

	)

5786 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
u32
)0x00007C00

	)

5787 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
u32
)0x00000400

	)

5788 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
u32
)0x00000800

	)

5789 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
u32
)0x00001000

	)

5790 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
u32
)0x00002000

	)

5791 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
u32
)0x00004000

	)

5793 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
u32
)0x00008000

	)

5796 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
u32
)0x03FF0000

	)

5798 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
u32
)0x7C000000

	)

5799 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
u32
)0x04000000

	)

5800 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
u32
)0x08000000

	)

5801 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
u32
)0x10000000

	)

5802 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
u32
)0x20000000

	)

5803 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
u32
)0x40000000

	)

5805 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
u32
)0x80000000

	)

5810 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
u32
)0x000003FF

	)

5812 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
u32
)0x00007C00

	)

5813 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
u32
)0x00000400

	)

5814 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
u32
)0x00000800

	)

5815 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
u32
)0x00001000

	)

5816 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
u32
)0x00002000

	)

5817 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
u32
)0x00004000

	)

5819 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
u32
)0x00008000

	)

5822 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
u32
)0x03FF0000

	)

5824 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
u32
)0x7C000000

	)

5825 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
u32
)0x04000000

	)

5826 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
u32
)0x08000000

	)

5827 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
u32
)0x10000000

	)

5828 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
u32
)0x20000000

	)

5829 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
u32
)0x40000000

	)

5831 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
u32
)0x80000000

	)

5843 
	#CAN_MCR_INRQ
 ((
u16
)0x0001

	)

5844 
	#CAN_MCR_SLEEP
 ((
u16
)0x0002

	)

5845 
	#CAN_MCR_TXFP
 ((
u16
)0x0004

	)

5846 
	#CAN_MCR_RFLM
 ((
u16
)0x0008

	)

5847 
	#CAN_MCR_NART
 ((
u16
)0x0010

	)

5848 
	#CAN_MCR_AWUM
 ((
u16
)0x0020

	)

5849 
	#CAN_MCR_ABOM
 ((
u16
)0x0040

	)

5850 
	#CAN_MCR_TTCM
 ((
u16
)0x0080

	)

5851 
	#CAN_MCR_RESET
 ((
u16
)0x8000

	)

5855 
	#CAN_MSR_INAK
 ((
u16
)0x0001

	)

5856 
	#CAN_MSR_SLAK
 ((
u16
)0x0002

	)

5857 
	#CAN_MSR_ERRI
 ((
u16
)0x0004

	)

5858 
	#CAN_MSR_WKUI
 ((
u16
)0x0008

	)

5859 
	#CAN_MSR_SLAKI
 ((
u16
)0x0010

	)

5860 
	#CAN_MSR_TXM
 ((
u16
)0x0100

	)

5861 
	#CAN_MSR_RXM
 ((
u16
)0x0200

	)

5862 
	#CAN_MSR_SAMP
 ((
u16
)0x0400

	)

5863 
	#CAN_MSR_RX
 ((
u16
)0x0800

	)

5867 
	#CAN_TSR_RQCP0
 ((
u32
)0x00000001

	)

5868 
	#CAN_TSR_TXOK0
 ((
u32
)0x00000002

	)

5869 
	#CAN_TSR_ALST0
 ((
u32
)0x00000004

	)

5870 
	#CAN_TSR_TERR0
 ((
u32
)0x00000008

	)

5871 
	#CAN_TSR_ABRQ0
 ((
u32
)0x00000080

	)

5872 
	#CAN_TSR_RQCP1
 ((
u32
)0x00000100

	)

5873 
	#CAN_TSR_TXOK1
 ((
u32
)0x00000200

	)

5874 
	#CAN_TSR_ALST1
 ((
u32
)0x00000400

	)

5875 
	#CAN_TSR_TERR1
 ((
u32
)0x00000800

	)

5876 
	#CAN_TSR_ABRQ1
 ((
u32
)0x00008000

	)

5877 
	#CAN_TSR_RQCP2
 ((
u32
)0x00010000

	)

5878 
	#CAN_TSR_TXOK2
 ((
u32
)0x00020000

	)

5879 
	#CAN_TSR_ALST2
 ((
u32
)0x00040000

	)

5880 
	#CAN_TSR_TERR2
 ((
u32
)0x00080000

	)

5881 
	#CAN_TSR_ABRQ2
 ((
u32
)0x00800000

	)

5882 
	#CAN_TSR_CODE
 ((
u32
)0x03000000

	)

5884 
	#CAN_TSR_TME
 ((
u32
)0x1C000000

	)

5885 
	#CAN_TSR_TME0
 ((
u32
)0x04000000

	)

5886 
	#CAN_TSR_TME1
 ((
u32
)0x08000000

	)

5887 
	#CAN_TSR_TME2
 ((
u32
)0x10000000

	)

5889 
	#CAN_TSR_LOW
 ((
u32
)0xE0000000

	)

5890 
	#CAN_TSR_LOW0
 ((
u32
)0x20000000

	)

5891 
	#CAN_TSR_LOW1
 ((
u32
)0x40000000

	)

5892 
	#CAN_TSR_LOW2
 ((
u32
)0x80000000

	)

5896 
	#CAN_RF0R_FMP0
 ((
u8
)0x03

	)

5897 
	#CAN_RF0R_FULL0
 ((
u8
)0x08

	)

5898 
	#CAN_RF0R_FOVR0
 ((
u8
)0x10

	)

5899 
	#CAN_RF0R_RFOM0
 ((
u8
)0x20

	)

5903 
	#CAN_RF1R_FMP1
 ((
u8
)0x03

	)

5904 
	#CAN_RF1R_FULL1
 ((
u8
)0x08

	)

5905 
	#CAN_RF1R_FOVR1
 ((
u8
)0x10

	)

5906 
	#CAN_RF1R_RFOM1
 ((
u8
)0x20

	)

5910 
	#CAN_IER_TMEIE
 ((
u32
)0x00000001

	)

5911 
	#CAN_IER_FMPIE0
 ((
u32
)0x00000002

	)

5912 
	#CAN_IER_FFIE0
 ((
u32
)0x00000004

	)

5913 
	#CAN_IER_FOVIE0
 ((
u32
)0x00000008

	)

5914 
	#CAN_IER_FMPIE1
 ((
u32
)0x00000010

	)

5915 
	#CAN_IER_FFIE1
 ((
u32
)0x00000020

	)

5916 
	#CAN_IER_FOVIE1
 ((
u32
)0x00000040

	)

5917 
	#CAN_IER_EWGIE
 ((
u32
)0x00000100

	)

5918 
	#CAN_IER_EPVIE
 ((
u32
)0x00000200

	)

5919 
	#CAN_IER_BOFIE
 ((
u32
)0x00000400

	)

5920 
	#CAN_IER_LECIE
 ((
u32
)0x00000800

	)

5921 
	#CAN_IER_ERRIE
 ((
u32
)0x00008000

	)

5922 
	#CAN_IER_WKUIE
 ((
u32
)0x00010000

	)

5923 
	#CAN_IER_SLKIE
 ((
u32
)0x00020000

	)

5927 
	#CAN_ESR_EWGF
 ((
u32
)0x00000001

	)

5928 
	#CAN_ESR_EPVF
 ((
u32
)0x00000002

	)

5929 
	#CAN_ESR_BOFF
 ((
u32
)0x00000004

	)

5931 
	#CAN_ESR_LEC
 ((
u32
)0x00000070

	)

5932 
	#CAN_ESR_LEC_0
 ((
u32
)0x00000010

	)

5933 
	#CAN_ESR_LEC_1
 ((
u32
)0x00000020

	)

5934 
	#CAN_ESR_LEC_2
 ((
u32
)0x00000040

	)

5936 
	#CAN_ESR_TEC
 ((
u32
)0x00FF0000

	)

5937 
	#CAN_ESR_REC
 ((
u32
)0xFF000000

	)

5941 
	#CAN_BTR_BRP
 ((
u32
)0x000003FF

	)

5942 
	#CAN_BTR_TS1
 ((
u32
)0x000F0000

	)

5943 
	#CAN_BTR_TS2
 ((
u32
)0x00700000

	)

5944 
	#CAN_BTR_SJW
 ((
u32
)0x03000000

	)

5945 
	#CAN_BTR_LBKM
 ((
u32
)0x40000000

	)

5946 
	#CAN_BTR_SILM
 ((
u32
)0x80000000

	)

5951 
	#CAN_TI0R_TXRQ
 ((
u32
)0x00000001

	)

5952 
	#CAN_TI0R_RTR
 ((
u32
)0x00000002

	)

5953 
	#CAN_TI0R_IDE
 ((
u32
)0x00000004

	)

5954 
	#CAN_TI0R_EXID
 ((
u32
)0x001FFFF8

	)

5955 
	#CAN_TI0R_STID
 ((
u32
)0xFFE00000

	)

5959 
	#CAN_TDT0R_DLC
 ((
u32
)0x0000000F

	)

5960 
	#CAN_TDT0R_TGT
 ((
u32
)0x00000100

	)

5961 
	#CAN_TDT0R_TIME
 ((
u32
)0xFFFF0000

	)

5965 
	#CAN_TDL0R_DATA0
 ((
u32
)0x000000FF

	)

5966 
	#CAN_TDL0R_DATA1
 ((
u32
)0x0000FF00

	)

5967 
	#CAN_TDL0R_DATA2
 ((
u32
)0x00FF0000

	)

5968 
	#CAN_TDL0R_DATA3
 ((
u32
)0xFF000000

	)

5972 
	#CAN_TDH0R_DATA4
 ((
u32
)0x000000FF

	)

5973 
	#CAN_TDH0R_DATA5
 ((
u32
)0x0000FF00

	)

5974 
	#CAN_TDH0R_DATA6
 ((
u32
)0x00FF0000

	)

5975 
	#CAN_TDH0R_DATA7
 ((
u32
)0xFF000000

	)

5979 
	#CAN_TI1R_TXRQ
 ((
u32
)0x00000001

	)

5980 
	#CAN_TI1R_RTR
 ((
u32
)0x00000002

	)

5981 
	#CAN_TI1R_IDE
 ((
u32
)0x00000004

	)

5982 
	#CAN_TI1R_EXID
 ((
u32
)0x001FFFF8

	)

5983 
	#CAN_TI1R_STID
 ((
u32
)0xFFE00000

	)

5987 
	#CAN_TDT1R_DLC
 ((
u32
)0x0000000F

	)

5988 
	#CAN_TDT1R_TGT
 ((
u32
)0x00000100

	)

5989 
	#CAN_TDT1R_TIME
 ((
u32
)0xFFFF0000

	)

5993 
	#CAN_TDL1R_DATA0
 ((
u32
)0x000000FF

	)

5994 
	#CAN_TDL1R_DATA1
 ((
u32
)0x0000FF00

	)

5995 
	#CAN_TDL1R_DATA2
 ((
u32
)0x00FF0000

	)

5996 
	#CAN_TDL1R_DATA3
 ((
u32
)0xFF000000

	)

6000 
	#CAN_TDH1R_DATA4
 ((
u32
)0x000000FF

	)

6001 
	#CAN_TDH1R_DATA5
 ((
u32
)0x0000FF00

	)

6002 
	#CAN_TDH1R_DATA6
 ((
u32
)0x00FF0000

	)

6003 
	#CAN_TDH1R_DATA7
 ((
u32
)0xFF000000

	)

6007 
	#CAN_TI2R_TXRQ
 ((
u32
)0x00000001

	)

6008 
	#CAN_TI2R_RTR
 ((
u32
)0x00000002

	)

6009 
	#CAN_TI2R_IDE
 ((
u32
)0x00000004

	)

6010 
	#CAN_TI2R_EXID
 ((
u32
)0x001FFFF8

	)

6011 
	#CAN_TI2R_STID
 ((
u32
)0xFFE00000

	)

6015 
	#CAN_TDT2R_DLC
 ((
u32
)0x0000000F

	)

6016 
	#CAN_TDT2R_TGT
 ((
u32
)0x00000100

	)

6017 
	#CAN_TDT2R_TIME
 ((
u32
)0xFFFF0000

	)

6021 
	#CAN_TDL2R_DATA0
 ((
u32
)0x000000FF

	)

6022 
	#CAN_TDL2R_DATA1
 ((
u32
)0x0000FF00

	)

6023 
	#CAN_TDL2R_DATA2
 ((
u32
)0x00FF0000

	)

6024 
	#CAN_TDL2R_DATA3
 ((
u32
)0xFF000000

	)

6028 
	#CAN_TDH2R_DATA4
 ((
u32
)0x000000FF

	)

6029 
	#CAN_TDH2R_DATA5
 ((
u32
)0x0000FF00

	)

6030 
	#CAN_TDH2R_DATA6
 ((
u32
)0x00FF0000

	)

6031 
	#CAN_TDH2R_DATA7
 ((
u32
)0xFF000000

	)

6035 
	#CAN_RI0R_RTR
 ((
u32
)0x00000002

	)

6036 
	#CAN_RI0R_IDE
 ((
u32
)0x00000004

	)

6037 
	#CAN_RI0R_EXID
 ((
u32
)0x001FFFF8

	)

6038 
	#CAN_RI0R_STID
 ((
u32
)0xFFE00000

	)

6042 
	#CAN_RDT0R_DLC
 ((
u32
)0x0000000F

	)

6043 
	#CAN_RDT0R_FMI
 ((
u32
)0x0000FF00

	)

6044 
	#CAN_RDT0R_TIME
 ((
u32
)0xFFFF0000

	)

6048 
	#CAN_RDL0R_DATA0
 ((
u32
)0x000000FF

	)

6049 
	#CAN_RDL0R_DATA1
 ((
u32
)0x0000FF00

	)

6050 
	#CAN_RDL0R_DATA2
 ((
u32
)0x00FF0000

	)

6051 
	#CAN_RDL0R_DATA3
 ((
u32
)0xFF000000

	)

6055 
	#CAN_RDH0R_DATA4
 ((
u32
)0x000000FF

	)

6056 
	#CAN_RDH0R_DATA5
 ((
u32
)0x0000FF00

	)

6057 
	#CAN_RDH0R_DATA6
 ((
u32
)0x00FF0000

	)

6058 
	#CAN_RDH0R_DATA7
 ((
u32
)0xFF000000

	)

6062 
	#CAN_RI1R_RTR
 ((
u32
)0x00000002

	)

6063 
	#CAN_RI1R_IDE
 ((
u32
)0x00000004

	)

6064 
	#CAN_RI1R_EXID
 ((
u32
)0x001FFFF8

	)

6065 
	#CAN_RI1R_STID
 ((
u32
)0xFFE00000

	)

6069 
	#CAN_RDT1R_DLC
 ((
u32
)0x0000000F

	)

6070 
	#CAN_RDT1R_FMI
 ((
u32
)0x0000FF00

	)

6071 
	#CAN_RDT1R_TIME
 ((
u32
)0xFFFF0000

	)

6075 
	#CAN_RDL1R_DATA0
 ((
u32
)0x000000FF

	)

6076 
	#CAN_RDL1R_DATA1
 ((
u32
)0x0000FF00

	)

6077 
	#CAN_RDL1R_DATA2
 ((
u32
)0x00FF0000

	)

6078 
	#CAN_RDL1R_DATA3
 ((
u32
)0xFF000000

	)

6082 
	#CAN_RDH1R_DATA4
 ((
u32
)0x000000FF

	)

6083 
	#CAN_RDH1R_DATA5
 ((
u32
)0x0000FF00

	)

6084 
	#CAN_RDH1R_DATA6
 ((
u32
)0x00FF0000

	)

6085 
	#CAN_RDH1R_DATA7
 ((
u32
)0xFF000000

	)

6089 
	#CAN_FMR_FINIT
 ((
u8
)0x01

	)

6093 
	#CAN_FM1R_FBM
 ((
u32
)0x0FFFFFFF

	)

6094 
	#CAN_FM1R_FBM0
 ((
u32
)0x00000001

	)

6095 
	#CAN_FM1R_FBM1
 ((
u32
)0x00000002

	)

6096 
	#CAN_FM1R_FBM2
 ((
u32
)0x00000004

	)

6097 
	#CAN_FM1R_FBM3
 ((
u32
)0x00000008

	)

6098 
	#CAN_FM1R_FBM4
 ((
u32
)0x00000010

	)

6099 
	#CAN_FM1R_FBM5
 ((
u32
)0x00000020

	)

6100 
	#CAN_FM1R_FBM6
 ((
u32
)0x00000040

	)

6101 
	#CAN_FM1R_FBM7
 ((
u32
)0x00000080

	)

6102 
	#CAN_FM1R_FBM8
 ((
u32
)0x00000100

	)

6103 
	#CAN_FM1R_FBM9
 ((
u32
)0x00000200

	)

6104 
	#CAN_FM1R_FBM10
 ((
u32
)0x00000400

	)

6105 
	#CAN_FM1R_FBM11
 ((
u32
)0x00000800

	)

6106 
	#CAN_FM1R_FBM12
 ((
u32
)0x00001000

	)

6107 
	#CAN_FM1R_FBM13
 ((
u32
)0x00002000

	)

6108 
	#CAN_FM1R_FBM14
 ((
u32
)0x00004000

	)

6109 
	#CAN_FM1R_FBM15
 ((
u32
)0x00008000

	)

6110 
	#CAN_FM1R_FBM16
 ((
u32
)0x00010000

	)

6111 
	#CAN_FM1R_FBM17
 ((
u32
)0x00020000

	)

6112 
	#CAN_FM1R_FBM18
 ((
u32
)0x00040000

	)

6113 
	#CAN_FM1R_FBM19
 ((
u32
)0x00080000

	)

6114 
	#CAN_FM1R_FBM20
 ((
u32
)0x00100000

	)

6115 
	#CAN_FM1R_FBM21
 ((
u32
)0x00200000

	)

6116 
	#CAN_FM1R_FBM22
 ((
u32
)0x00400000

	)

6117 
	#CAN_FM1R_FBM23
 ((
u32
)0x00800000

	)

6118 
	#CAN_FM1R_FBM24
 ((
u32
)0x01000000

	)

6119 
	#CAN_FM1R_FBM25
 ((
u32
)0x02000000

	)

6120 
	#CAN_FM1R_FBM26
 ((
u32
)0x04000000

	)

6121 
	#CAN_FM1R_FBM27
 ((
u32
)0x08000000

	)

6124 
	#CAN_FS1R_FSC
 ((
u32
)0x0FFFFFFF

	)

6125 
	#CAN_FS1R_FSC0
 ((
u32
)0x00000001

	)

6126 
	#CAN_FS1R_FSC1
 ((
u32
)0x00000002

	)

6127 
	#CAN_FS1R_FSC2
 ((
u32
)0x00000004

	)

6128 
	#CAN_FS1R_FSC3
 ((
u32
)0x00000008

	)

6129 
	#CAN_FS1R_FSC4
 ((
u32
)0x00000010

	)

6130 
	#CAN_FS1R_FSC5
 ((
u32
)0x00000020

	)

6131 
	#CAN_FS1R_FSC6
 ((
u32
)0x00000040

	)

6132 
	#CAN_FS1R_FSC7
 ((
u32
)0x00000080

	)

6133 
	#CAN_FS1R_FSC8
 ((
u32
)0x00000100

	)

6134 
	#CAN_FS1R_FSC9
 ((
u32
)0x00000200

	)

6135 
	#CAN_FS1R_FSC10
 ((
u32
)0x00000400

	)

6136 
	#CAN_FS1R_FSC11
 ((
u32
)0x00000800

	)

6137 
	#CAN_FS1R_FSC12
 ((
u32
)0x00001000

	)

6138 
	#CAN_FS1R_FSC13
 ((
u32
)0x00002000

	)

6139 
	#CAN_FS1R_FSC14
 ((
u32
)0x00004000

	)

6140 
	#CAN_FS1R_FSC15
 ((
u32
)0x00008000

	)

6141 
	#CAN_FS1R_FSC16
 ((
u32
)0x00010000

	)

6142 
	#CAN_FS1R_FSC17
 ((
u32
)0x00020000

	)

6143 
	#CAN_FS1R_FSC18
 ((
u32
)0x00040000

	)

6144 
	#CAN_FS1R_FSC19
 ((
u32
)0x00080000

	)

6145 
	#CAN_FS1R_FSC20
 ((
u32
)0x00100000

	)

6146 
	#CAN_FS1R_FSC21
 ((
u32
)0x00200000

	)

6147 
	#CAN_FS1R_FSC22
 ((
u32
)0x00400000

	)

6148 
	#CAN_FS1R_FSC23
 ((
u32
)0x00800000

	)

6149 
	#CAN_FS1R_FSC24
 ((
u32
)0x01000000

	)

6150 
	#CAN_FS1R_FSC25
 ((
u32
)0x02000000

	)

6151 
	#CAN_FS1R_FSC26
 ((
u32
)0x04000000

	)

6152 
	#CAN_FS1R_FSC27
 ((
u32
)0x08000000

	)

6155 
	#CAN_FFA1R_FFA
 ((
u32
)0x0FFFFFFF

	)

6156 
	#CAN_FFA1R_FFA0
 ((
u32
)0x00000001

	)

6157 
	#CAN_FFA1R_FFA1
 ((
u32
)0x00000002

	)

6158 
	#CAN_FFA1R_FFA2
 ((
u32
)0x00000004

	)

6159 
	#CAN_FFA1R_FFA3
 ((
u32
)0x00000008

	)

6160 
	#CAN_FFA1R_FFA4
 ((
u32
)0x00000010

	)

6161 
	#CAN_FFA1R_FFA5
 ((
u32
)0x00000020

	)

6162 
	#CAN_FFA1R_FFA6
 ((
u32
)0x00000040

	)

6163 
	#CAN_FFA1R_FFA7
 ((
u32
)0x00000080

	)

6164 
	#CAN_FFA1R_FFA8
 ((
u32
)0x00000100

	)

6165 
	#CAN_FFA1R_FFA9
 ((
u32
)0x00000200

	)

6166 
	#CAN_FFA1R_FFA10
 ((
u32
)0x00000400

	)

6167 
	#CAN_FFA1R_FFA11
 ((
u32
)0x00000800

	)

6168 
	#CAN_FFA1R_FFA12
 ((
u32
)0x00001000

	)

6169 
	#CAN_FFA1R_FFA13
 ((
u32
)0x00002000

	)

6170 
	#CAN_FFA1R_FFA14
 ((
u32
)0x00004000

	)

6171 
	#CAN_FFA1R_FFA15
 ((
u32
)0x00008000

	)

6172 
	#CAN_FFA1R_FFA16
 ((
u32
)0x00010000

	)

6173 
	#CAN_FFA1R_FFA17
 ((
u32
)0x00020000

	)

6174 
	#CAN_FFA1R_FFA18
 ((
u32
)0x00040000

	)

6175 
	#CAN_FFA1R_FFA19
 ((
u32
)0x00080000

	)

6176 
	#CAN_FFA1R_FFA20
 ((
u32
)0x00100000

	)

6177 
	#CAN_FFA1R_FFA21
 ((
u32
)0x00200000

	)

6178 
	#CAN_FFA1R_FFA22
 ((
u32
)0x00400000

	)

6179 
	#CAN_FFA1R_FFA23
 ((
u32
)0x00800000

	)

6180 
	#CAN_FFA1R_FFA24
 ((
u32
)0x01000000

	)

6181 
	#CAN_FFA1R_FFA25
 ((
u32
)0x02000000

	)

6182 
	#CAN_FFA1R_FFA26
 ((
u32
)0x04000000

	)

6183 
	#CAN_FFA1R_FFA27
 ((
u32
)0x08000000

	)

6187 
	#CAN_FA1R_FACT
 ((
u32
)0x0FFFFFFF

	)

6188 
	#CAN_FA1R_FACT0
 ((
u32
)0x00000001

	)

6189 
	#CAN_FA1R_FACT1
 ((
u32
)0x00000002

	)

6190 
	#CAN_FA1R_FACT2
 ((
u32
)0x00000004

	)

6191 
	#CAN_FA1R_FACT3
 ((
u32
)0x00000008

	)

6192 
	#CAN_FA1R_FACT4
 ((
u32
)0x00000010

	)

6193 
	#CAN_FA1R_FACT5
 ((
u32
)0x00000020

	)

6194 
	#CAN_FA1R_FACT6
 ((
u32
)0x00000040

	)

6195 
	#CAN_FA1R_FACT7
 ((
u32
)0x00000080

	)

6196 
	#CAN_FA1R_FACT8
 ((
u32
)0x00000100

	)

6197 
	#CAN_FA1R_FACT9
 ((
u32
)0x00000200

	)

6198 
	#CAN_FA1R_FACT10
 ((
u32
)0x00000400

	)

6199 
	#CAN_FA1R_FACT11
 ((
u32
)0x00000800

	)

6200 
	#CAN_FA1R_FACT12
 ((
u32
)0x00001000

	)

6201 
	#CAN_FA1R_FACT13
 ((
u32
)0x00002000

	)

6202 
	#CAN_FA1R_FACT14
 ((
u32
)0x00004000

	)

6203 
	#CAN_FA1R_FACT15
 ((
u32
)0x00008000

	)

6204 
	#CAN_FA1R_FACT16
 ((
u32
)0x00010000

	)

6205 
	#CAN_FA1R_FACT17
 ((
u32
)0x00020000

	)

6206 
	#CAN_FA1R_FACT18
 ((
u32
)0x00040000

	)

6207 
	#CAN_FA1R_FACT19
 ((
u32
)0x00080000

	)

6208 
	#CAN_FA1R_FACT20
 ((
u32
)0x00100000

	)

6209 
	#CAN_FA1R_FACT21
 ((
u32
)0x00200000

	)

6210 
	#CAN_FA1R_FACT22
 ((
u32
)0x00400000

	)

6211 
	#CAN_FA1R_FACT23
 ((
u32
)0x00800000

	)

6212 
	#CAN_FA1R_FACT24
 ((
u32
)0x01000000

	)

6213 
	#CAN_FA1R_FACT25
 ((
u32
)0x02000000

	)

6214 
	#CAN_FA1R_FACT26
 ((
u32
)0x04000000

	)

6215 
	#CAN_FA1R_FACT27
 ((
u32
)0x08000000

	)

6218 
	#CAN_F0R1_FB0
 ((
u32
)0x00000001

	)

6219 
	#CAN_F0R1_FB1
 ((
u32
)0x00000002

	)

6220 
	#CAN_F0R1_FB2
 ((
u32
)0x00000004

	)

6221 
	#CAN_F0R1_FB3
 ((
u32
)0x00000008

	)

6222 
	#CAN_F0R1_FB4
 ((
u32
)0x00000010

	)

6223 
	#CAN_F0R1_FB5
 ((
u32
)0x00000020

	)

6224 
	#CAN_F0R1_FB6
 ((
u32
)0x00000040

	)

6225 
	#CAN_F0R1_FB7
 ((
u32
)0x00000080

	)

6226 
	#CAN_F0R1_FB8
 ((
u32
)0x00000100

	)

6227 
	#CAN_F0R1_FB9
 ((
u32
)0x00000200

	)

6228 
	#CAN_F0R1_FB10
 ((
u32
)0x00000400

	)

6229 
	#CAN_F0R1_FB11
 ((
u32
)0x00000800

	)

6230 
	#CAN_F0R1_FB12
 ((
u32
)0x00001000

	)

6231 
	#CAN_F0R1_FB13
 ((
u32
)0x00002000

	)

6232 
	#CAN_F0R1_FB14
 ((
u32
)0x00004000

	)

6233 
	#CAN_F0R1_FB15
 ((
u32
)0x00008000

	)

6234 
	#CAN_F0R1_FB16
 ((
u32
)0x00010000

	)

6235 
	#CAN_F0R1_FB17
 ((
u32
)0x00020000

	)

6236 
	#CAN_F0R1_FB18
 ((
u32
)0x00040000

	)

6237 
	#CAN_F0R1_FB19
 ((
u32
)0x00080000

	)

6238 
	#CAN_F0R1_FB20
 ((
u32
)0x00100000

	)

6239 
	#CAN_F0R1_FB21
 ((
u32
)0x00200000

	)

6240 
	#CAN_F0R1_FB22
 ((
u32
)0x00400000

	)

6241 
	#CAN_F0R1_FB23
 ((
u32
)0x00800000

	)

6242 
	#CAN_F0R1_FB24
 ((
u32
)0x01000000

	)

6243 
	#CAN_F0R1_FB25
 ((
u32
)0x02000000

	)

6244 
	#CAN_F0R1_FB26
 ((
u32
)0x04000000

	)

6245 
	#CAN_F0R1_FB27
 ((
u32
)0x08000000

	)

6246 
	#CAN_F0R1_FB28
 ((
u32
)0x10000000

	)

6247 
	#CAN_F0R1_FB29
 ((
u32
)0x20000000

	)

6248 
	#CAN_F0R1_FB30
 ((
u32
)0x40000000

	)

6249 
	#CAN_F0R1_FB31
 ((
u32
)0x80000000

	)

6253 
	#CAN_F1R1_FB0
 ((
u32
)0x00000001

	)

6254 
	#CAN_F1R1_FB1
 ((
u32
)0x00000002

	)

6255 
	#CAN_F1R1_FB2
 ((
u32
)0x00000004

	)

6256 
	#CAN_F1R1_FB3
 ((
u32
)0x00000008

	)

6257 
	#CAN_F1R1_FB4
 ((
u32
)0x00000010

	)

6258 
	#CAN_F1R1_FB5
 ((
u32
)0x00000020

	)

6259 
	#CAN_F1R1_FB6
 ((
u32
)0x00000040

	)

6260 
	#CAN_F1R1_FB7
 ((
u32
)0x00000080

	)

6261 
	#CAN_F1R1_FB8
 ((
u32
)0x00000100

	)

6262 
	#CAN_F1R1_FB9
 ((
u32
)0x00000200

	)

6263 
	#CAN_F1R1_FB10
 ((
u32
)0x00000400

	)

6264 
	#CAN_F1R1_FB11
 ((
u32
)0x00000800

	)

6265 
	#CAN_F1R1_FB12
 ((
u32
)0x00001000

	)

6266 
	#CAN_F1R1_FB13
 ((
u32
)0x00002000

	)

6267 
	#CAN_F1R1_FB14
 ((
u32
)0x00004000

	)

6268 
	#CAN_F1R1_FB15
 ((
u32
)0x00008000

	)

6269 
	#CAN_F1R1_FB16
 ((
u32
)0x00010000

	)

6270 
	#CAN_F1R1_FB17
 ((
u32
)0x00020000

	)

6271 
	#CAN_F1R1_FB18
 ((
u32
)0x00040000

	)

6272 
	#CAN_F1R1_FB19
 ((
u32
)0x00080000

	)

6273 
	#CAN_F1R1_FB20
 ((
u32
)0x00100000

	)

6274 
	#CAN_F1R1_FB21
 ((
u32
)0x00200000

	)

6275 
	#CAN_F1R1_FB22
 ((
u32
)0x00400000

	)

6276 
	#CAN_F1R1_FB23
 ((
u32
)0x00800000

	)

6277 
	#CAN_F1R1_FB24
 ((
u32
)0x01000000

	)

6278 
	#CAN_F1R1_FB25
 ((
u32
)0x02000000

	)

6279 
	#CAN_F1R1_FB26
 ((
u32
)0x04000000

	)

6280 
	#CAN_F1R1_FB27
 ((
u32
)0x08000000

	)

6281 
	#CAN_F1R1_FB28
 ((
u32
)0x10000000

	)

6282 
	#CAN_F1R1_FB29
 ((
u32
)0x20000000

	)

6283 
	#CAN_F1R1_FB30
 ((
u32
)0x40000000

	)

6284 
	#CAN_F1R1_FB31
 ((
u32
)0x80000000

	)

6288 
	#CAN_F2R1_FB0
 ((
u32
)0x00000001

	)

6289 
	#CAN_F2R1_FB1
 ((
u32
)0x00000002

	)

6290 
	#CAN_F2R1_FB2
 ((
u32
)0x00000004

	)

6291 
	#CAN_F2R1_FB3
 ((
u32
)0x00000008

	)

6292 
	#CAN_F2R1_FB4
 ((
u32
)0x00000010

	)

6293 
	#CAN_F2R1_FB5
 ((
u32
)0x00000020

	)

6294 
	#CAN_F2R1_FB6
 ((
u32
)0x00000040

	)

6295 
	#CAN_F2R1_FB7
 ((
u32
)0x00000080

	)

6296 
	#CAN_F2R1_FB8
 ((
u32
)0x00000100

	)

6297 
	#CAN_F2R1_FB9
 ((
u32
)0x00000200

	)

6298 
	#CAN_F2R1_FB10
 ((
u32
)0x00000400

	)

6299 
	#CAN_F2R1_FB11
 ((
u32
)0x00000800

	)

6300 
	#CAN_F2R1_FB12
 ((
u32
)0x00001000

	)

6301 
	#CAN_F2R1_FB13
 ((
u32
)0x00002000

	)

6302 
	#CAN_F2R1_FB14
 ((
u32
)0x00004000

	)

6303 
	#CAN_F2R1_FB15
 ((
u32
)0x00008000

	)

6304 
	#CAN_F2R1_FB16
 ((
u32
)0x00010000

	)

6305 
	#CAN_F2R1_FB17
 ((
u32
)0x00020000

	)

6306 
	#CAN_F2R1_FB18
 ((
u32
)0x00040000

	)

6307 
	#CAN_F2R1_FB19
 ((
u32
)0x00080000

	)

6308 
	#CAN_F2R1_FB20
 ((
u32
)0x00100000

	)

6309 
	#CAN_F2R1_FB21
 ((
u32
)0x00200000

	)

6310 
	#CAN_F2R1_FB22
 ((
u32
)0x00400000

	)

6311 
	#CAN_F2R1_FB23
 ((
u32
)0x00800000

	)

6312 
	#CAN_F2R1_FB24
 ((
u32
)0x01000000

	)

6313 
	#CAN_F2R1_FB25
 ((
u32
)0x02000000

	)

6314 
	#CAN_F2R1_FB26
 ((
u32
)0x04000000

	)

6315 
	#CAN_F2R1_FB27
 ((
u32
)0x08000000

	)

6316 
	#CAN_F2R1_FB28
 ((
u32
)0x10000000

	)

6317 
	#CAN_F2R1_FB29
 ((
u32
)0x20000000

	)

6318 
	#CAN_F2R1_FB30
 ((
u32
)0x40000000

	)

6319 
	#CAN_F2R1_FB31
 ((
u32
)0x80000000

	)

6323 
	#CAN_F3R1_FB0
 ((
u32
)0x00000001

	)

6324 
	#CAN_F3R1_FB1
 ((
u32
)0x00000002

	)

6325 
	#CAN_F3R1_FB2
 ((
u32
)0x00000004

	)

6326 
	#CAN_F3R1_FB3
 ((
u32
)0x00000008

	)

6327 
	#CAN_F3R1_FB4
 ((
u32
)0x00000010

	)

6328 
	#CAN_F3R1_FB5
 ((
u32
)0x00000020

	)

6329 
	#CAN_F3R1_FB6
 ((
u32
)0x00000040

	)

6330 
	#CAN_F3R1_FB7
 ((
u32
)0x00000080

	)

6331 
	#CAN_F3R1_FB8
 ((
u32
)0x00000100

	)

6332 
	#CAN_F3R1_FB9
 ((
u32
)0x00000200

	)

6333 
	#CAN_F3R1_FB10
 ((
u32
)0x00000400

	)

6334 
	#CAN_F3R1_FB11
 ((
u32
)0x00000800

	)

6335 
	#CAN_F3R1_FB12
 ((
u32
)0x00001000

	)

6336 
	#CAN_F3R1_FB13
 ((
u32
)0x00002000

	)

6337 
	#CAN_F3R1_FB14
 ((
u32
)0x00004000

	)

6338 
	#CAN_F3R1_FB15
 ((
u32
)0x00008000

	)

6339 
	#CAN_F3R1_FB16
 ((
u32
)0x00010000

	)

6340 
	#CAN_F3R1_FB17
 ((
u32
)0x00020000

	)

6341 
	#CAN_F3R1_FB18
 ((
u32
)0x00040000

	)

6342 
	#CAN_F3R1_FB19
 ((
u32
)0x00080000

	)

6343 
	#CAN_F3R1_FB20
 ((
u32
)0x00100000

	)

6344 
	#CAN_F3R1_FB21
 ((
u32
)0x00200000

	)

6345 
	#CAN_F3R1_FB22
 ((
u32
)0x00400000

	)

6346 
	#CAN_F3R1_FB23
 ((
u32
)0x00800000

	)

6347 
	#CAN_F3R1_FB24
 ((
u32
)0x01000000

	)

6348 
	#CAN_F3R1_FB25
 ((
u32
)0x02000000

	)

6349 
	#CAN_F3R1_FB26
 ((
u32
)0x04000000

	)

6350 
	#CAN_F3R1_FB27
 ((
u32
)0x08000000

	)

6351 
	#CAN_F3R1_FB28
 ((
u32
)0x10000000

	)

6352 
	#CAN_F3R1_FB29
 ((
u32
)0x20000000

	)

6353 
	#CAN_F3R1_FB30
 ((
u32
)0x40000000

	)

6354 
	#CAN_F3R1_FB31
 ((
u32
)0x80000000

	)

6358 
	#CAN_F4R1_FB0
 ((
u32
)0x00000001

	)

6359 
	#CAN_F4R1_FB1
 ((
u32
)0x00000002

	)

6360 
	#CAN_F4R1_FB2
 ((
u32
)0x00000004

	)

6361 
	#CAN_F4R1_FB3
 ((
u32
)0x00000008

	)

6362 
	#CAN_F4R1_FB4
 ((
u32
)0x00000010

	)

6363 
	#CAN_F4R1_FB5
 ((
u32
)0x00000020

	)

6364 
	#CAN_F4R1_FB6
 ((
u32
)0x00000040

	)

6365 
	#CAN_F4R1_FB7
 ((
u32
)0x00000080

	)

6366 
	#CAN_F4R1_FB8
 ((
u32
)0x00000100

	)

6367 
	#CAN_F4R1_FB9
 ((
u32
)0x00000200

	)

6368 
	#CAN_F4R1_FB10
 ((
u32
)0x00000400

	)

6369 
	#CAN_F4R1_FB11
 ((
u32
)0x00000800

	)

6370 
	#CAN_F4R1_FB12
 ((
u32
)0x00001000

	)

6371 
	#CAN_F4R1_FB13
 ((
u32
)0x00002000

	)

6372 
	#CAN_F4R1_FB14
 ((
u32
)0x00004000

	)

6373 
	#CAN_F4R1_FB15
 ((
u32
)0x00008000

	)

6374 
	#CAN_F4R1_FB16
 ((
u32
)0x00010000

	)

6375 
	#CAN_F4R1_FB17
 ((
u32
)0x00020000

	)

6376 
	#CAN_F4R1_FB18
 ((
u32
)0x00040000

	)

6377 
	#CAN_F4R1_FB19
 ((
u32
)0x00080000

	)

6378 
	#CAN_F4R1_FB20
 ((
u32
)0x00100000

	)

6379 
	#CAN_F4R1_FB21
 ((
u32
)0x00200000

	)

6380 
	#CAN_F4R1_FB22
 ((
u32
)0x00400000

	)

6381 
	#CAN_F4R1_FB23
 ((
u32
)0x00800000

	)

6382 
	#CAN_F4R1_FB24
 ((
u32
)0x01000000

	)

6383 
	#CAN_F4R1_FB25
 ((
u32
)0x02000000

	)

6384 
	#CAN_F4R1_FB26
 ((
u32
)0x04000000

	)

6385 
	#CAN_F4R1_FB27
 ((
u32
)0x08000000

	)

6386 
	#CAN_F4R1_FB28
 ((
u32
)0x10000000

	)

6387 
	#CAN_F4R1_FB29
 ((
u32
)0x20000000

	)

6388 
	#CAN_F4R1_FB30
 ((
u32
)0x40000000

	)

6389 
	#CAN_F4R1_FB31
 ((
u32
)0x80000000

	)

6393 
	#CAN_F5R1_FB0
 ((
u32
)0x00000001

	)

6394 
	#CAN_F5R1_FB1
 ((
u32
)0x00000002

	)

6395 
	#CAN_F5R1_FB2
 ((
u32
)0x00000004

	)

6396 
	#CAN_F5R1_FB3
 ((
u32
)0x00000008

	)

6397 
	#CAN_F5R1_FB4
 ((
u32
)0x00000010

	)

6398 
	#CAN_F5R1_FB5
 ((
u32
)0x00000020

	)

6399 
	#CAN_F5R1_FB6
 ((
u32
)0x00000040

	)

6400 
	#CAN_F5R1_FB7
 ((
u32
)0x00000080

	)

6401 
	#CAN_F5R1_FB8
 ((
u32
)0x00000100

	)

6402 
	#CAN_F5R1_FB9
 ((
u32
)0x00000200

	)

6403 
	#CAN_F5R1_FB10
 ((
u32
)0x00000400

	)

6404 
	#CAN_F5R1_FB11
 ((
u32
)0x00000800

	)

6405 
	#CAN_F5R1_FB12
 ((
u32
)0x00001000

	)

6406 
	#CAN_F5R1_FB13
 ((
u32
)0x00002000

	)

6407 
	#CAN_F5R1_FB14
 ((
u32
)0x00004000

	)

6408 
	#CAN_F5R1_FB15
 ((
u32
)0x00008000

	)

6409 
	#CAN_F5R1_FB16
 ((
u32
)0x00010000

	)

6410 
	#CAN_F5R1_FB17
 ((
u32
)0x00020000

	)

6411 
	#CAN_F5R1_FB18
 ((
u32
)0x00040000

	)

6412 
	#CAN_F5R1_FB19
 ((
u32
)0x00080000

	)

6413 
	#CAN_F5R1_FB20
 ((
u32
)0x00100000

	)

6414 
	#CAN_F5R1_FB21
 ((
u32
)0x00200000

	)

6415 
	#CAN_F5R1_FB22
 ((
u32
)0x00400000

	)

6416 
	#CAN_F5R1_FB23
 ((
u32
)0x00800000

	)

6417 
	#CAN_F5R1_FB24
 ((
u32
)0x01000000

	)

6418 
	#CAN_F5R1_FB25
 ((
u32
)0x02000000

	)

6419 
	#CAN_F5R1_FB26
 ((
u32
)0x04000000

	)

6420 
	#CAN_F5R1_FB27
 ((
u32
)0x08000000

	)

6421 
	#CAN_F5R1_FB28
 ((
u32
)0x10000000

	)

6422 
	#CAN_F5R1_FB29
 ((
u32
)0x20000000

	)

6423 
	#CAN_F5R1_FB30
 ((
u32
)0x40000000

	)

6424 
	#CAN_F5R1_FB31
 ((
u32
)0x80000000

	)

6428 
	#CAN_F6R1_FB0
 ((
u32
)0x00000001

	)

6429 
	#CAN_F6R1_FB1
 ((
u32
)0x00000002

	)

6430 
	#CAN_F6R1_FB2
 ((
u32
)0x00000004

	)

6431 
	#CAN_F6R1_FB3
 ((
u32
)0x00000008

	)

6432 
	#CAN_F6R1_FB4
 ((
u32
)0x00000010

	)

6433 
	#CAN_F6R1_FB5
 ((
u32
)0x00000020

	)

6434 
	#CAN_F6R1_FB6
 ((
u32
)0x00000040

	)

6435 
	#CAN_F6R1_FB7
 ((
u32
)0x00000080

	)

6436 
	#CAN_F6R1_FB8
 ((
u32
)0x00000100

	)

6437 
	#CAN_F6R1_FB9
 ((
u32
)0x00000200

	)

6438 
	#CAN_F6R1_FB10
 ((
u32
)0x00000400

	)

6439 
	#CAN_F6R1_FB11
 ((
u32
)0x00000800

	)

6440 
	#CAN_F6R1_FB12
 ((
u32
)0x00001000

	)

6441 
	#CAN_F6R1_FB13
 ((
u32
)0x00002000

	)

6442 
	#CAN_F6R1_FB14
 ((
u32
)0x00004000

	)

6443 
	#CAN_F6R1_FB15
 ((
u32
)0x00008000

	)

6444 
	#CAN_F6R1_FB16
 ((
u32
)0x00010000

	)

6445 
	#CAN_F6R1_FB17
 ((
u32
)0x00020000

	)

6446 
	#CAN_F6R1_FB18
 ((
u32
)0x00040000

	)

6447 
	#CAN_F6R1_FB19
 ((
u32
)0x00080000

	)

6448 
	#CAN_F6R1_FB20
 ((
u32
)0x00100000

	)

6449 
	#CAN_F6R1_FB21
 ((
u32
)0x00200000

	)

6450 
	#CAN_F6R1_FB22
 ((
u32
)0x00400000

	)

6451 
	#CAN_F6R1_FB23
 ((
u32
)0x00800000

	)

6452 
	#CAN_F6R1_FB24
 ((
u32
)0x01000000

	)

6453 
	#CAN_F6R1_FB25
 ((
u32
)0x02000000

	)

6454 
	#CAN_F6R1_FB26
 ((
u32
)0x04000000

	)

6455 
	#CAN_F6R1_FB27
 ((
u32
)0x08000000

	)

6456 
	#CAN_F6R1_FB28
 ((
u32
)0x10000000

	)

6457 
	#CAN_F6R1_FB29
 ((
u32
)0x20000000

	)

6458 
	#CAN_F6R1_FB30
 ((
u32
)0x40000000

	)

6459 
	#CAN_F6R1_FB31
 ((
u32
)0x80000000

	)

6463 
	#CAN_F7R1_FB0
 ((
u32
)0x00000001

	)

6464 
	#CAN_F7R1_FB1
 ((
u32
)0x00000002

	)

6465 
	#CAN_F7R1_FB2
 ((
u32
)0x00000004

	)

6466 
	#CAN_F7R1_FB3
 ((
u32
)0x00000008

	)

6467 
	#CAN_F7R1_FB4
 ((
u32
)0x00000010

	)

6468 
	#CAN_F7R1_FB5
 ((
u32
)0x00000020

	)

6469 
	#CAN_F7R1_FB6
 ((
u32
)0x00000040

	)

6470 
	#CAN_F7R1_FB7
 ((
u32
)0x00000080

	)

6471 
	#CAN_F7R1_FB8
 ((
u32
)0x00000100

	)

6472 
	#CAN_F7R1_FB9
 ((
u32
)0x00000200

	)

6473 
	#CAN_F7R1_FB10
 ((
u32
)0x00000400

	)

6474 
	#CAN_F7R1_FB11
 ((
u32
)0x00000800

	)

6475 
	#CAN_F7R1_FB12
 ((
u32
)0x00001000

	)

6476 
	#CAN_F7R1_FB13
 ((
u32
)0x00002000

	)

6477 
	#CAN_F7R1_FB14
 ((
u32
)0x00004000

	)

6478 
	#CAN_F7R1_FB15
 ((
u32
)0x00008000

	)

6479 
	#CAN_F7R1_FB16
 ((
u32
)0x00010000

	)

6480 
	#CAN_F7R1_FB17
 ((
u32
)0x00020000

	)

6481 
	#CAN_F7R1_FB18
 ((
u32
)0x00040000

	)

6482 
	#CAN_F7R1_FB19
 ((
u32
)0x00080000

	)

6483 
	#CAN_F7R1_FB20
 ((
u32
)0x00100000

	)

6484 
	#CAN_F7R1_FB21
 ((
u32
)0x00200000

	)

6485 
	#CAN_F7R1_FB22
 ((
u32
)0x00400000

	)

6486 
	#CAN_F7R1_FB23
 ((
u32
)0x00800000

	)

6487 
	#CAN_F7R1_FB24
 ((
u32
)0x01000000

	)

6488 
	#CAN_F7R1_FB25
 ((
u32
)0x02000000

	)

6489 
	#CAN_F7R1_FB26
 ((
u32
)0x04000000

	)

6490 
	#CAN_F7R1_FB27
 ((
u32
)0x08000000

	)

6491 
	#CAN_F7R1_FB28
 ((
u32
)0x10000000

	)

6492 
	#CAN_F7R1_FB29
 ((
u32
)0x20000000

	)

6493 
	#CAN_F7R1_FB30
 ((
u32
)0x40000000

	)

6494 
	#CAN_F7R1_FB31
 ((
u32
)0x80000000

	)

6498 
	#CAN_F8R1_FB0
 ((
u32
)0x00000001

	)

6499 
	#CAN_F8R1_FB1
 ((
u32
)0x00000002

	)

6500 
	#CAN_F8R1_FB2
 ((
u32
)0x00000004

	)

6501 
	#CAN_F8R1_FB3
 ((
u32
)0x00000008

	)

6502 
	#CAN_F8R1_FB4
 ((
u32
)0x00000010

	)

6503 
	#CAN_F8R1_FB5
 ((
u32
)0x00000020

	)

6504 
	#CAN_F8R1_FB6
 ((
u32
)0x00000040

	)

6505 
	#CAN_F8R1_FB7
 ((
u32
)0x00000080

	)

6506 
	#CAN_F8R1_FB8
 ((
u32
)0x00000100

	)

6507 
	#CAN_F8R1_FB9
 ((
u32
)0x00000200

	)

6508 
	#CAN_F8R1_FB10
 ((
u32
)0x00000400

	)

6509 
	#CAN_F8R1_FB11
 ((
u32
)0x00000800

	)

6510 
	#CAN_F8R1_FB12
 ((
u32
)0x00001000

	)

6511 
	#CAN_F8R1_FB13
 ((
u32
)0x00002000

	)

6512 
	#CAN_F8R1_FB14
 ((
u32
)0x00004000

	)

6513 
	#CAN_F8R1_FB15
 ((
u32
)0x00008000

	)

6514 
	#CAN_F8R1_FB16
 ((
u32
)0x00010000

	)

6515 
	#CAN_F8R1_FB17
 ((
u32
)0x00020000

	)

6516 
	#CAN_F8R1_FB18
 ((
u32
)0x00040000

	)

6517 
	#CAN_F8R1_FB19
 ((
u32
)0x00080000

	)

6518 
	#CAN_F8R1_FB20
 ((
u32
)0x00100000

	)

6519 
	#CAN_F8R1_FB21
 ((
u32
)0x00200000

	)

6520 
	#CAN_F8R1_FB22
 ((
u32
)0x00400000

	)

6521 
	#CAN_F8R1_FB23
 ((
u32
)0x00800000

	)

6522 
	#CAN_F8R1_FB24
 ((
u32
)0x01000000

	)

6523 
	#CAN_F8R1_FB25
 ((
u32
)0x02000000

	)

6524 
	#CAN_F8R1_FB26
 ((
u32
)0x04000000

	)

6525 
	#CAN_F8R1_FB27
 ((
u32
)0x08000000

	)

6526 
	#CAN_F8R1_FB28
 ((
u32
)0x10000000

	)

6527 
	#CAN_F8R1_FB29
 ((
u32
)0x20000000

	)

6528 
	#CAN_F8R1_FB30
 ((
u32
)0x40000000

	)

6529 
	#CAN_F8R1_FB31
 ((
u32
)0x80000000

	)

6533 
	#CAN_F9R1_FB0
 ((
u32
)0x00000001

	)

6534 
	#CAN_F9R1_FB1
 ((
u32
)0x00000002

	)

6535 
	#CAN_F9R1_FB2
 ((
u32
)0x00000004

	)

6536 
	#CAN_F9R1_FB3
 ((
u32
)0x00000008

	)

6537 
	#CAN_F9R1_FB4
 ((
u32
)0x00000010

	)

6538 
	#CAN_F9R1_FB5
 ((
u32
)0x00000020

	)

6539 
	#CAN_F9R1_FB6
 ((
u32
)0x00000040

	)

6540 
	#CAN_F9R1_FB7
 ((
u32
)0x00000080

	)

6541 
	#CAN_F9R1_FB8
 ((
u32
)0x00000100

	)

6542 
	#CAN_F9R1_FB9
 ((
u32
)0x00000200

	)

6543 
	#CAN_F9R1_FB10
 ((
u32
)0x00000400

	)

6544 
	#CAN_F9R1_FB11
 ((
u32
)0x00000800

	)

6545 
	#CAN_F9R1_FB12
 ((
u32
)0x00001000

	)

6546 
	#CAN_F9R1_FB13
 ((
u32
)0x00002000

	)

6547 
	#CAN_F9R1_FB14
 ((
u32
)0x00004000

	)

6548 
	#CAN_F9R1_FB15
 ((
u32
)0x00008000

	)

6549 
	#CAN_F9R1_FB16
 ((
u32
)0x00010000

	)

6550 
	#CAN_F9R1_FB17
 ((
u32
)0x00020000

	)

6551 
	#CAN_F9R1_FB18
 ((
u32
)0x00040000

	)

6552 
	#CAN_F9R1_FB19
 ((
u32
)0x00080000

	)

6553 
	#CAN_F9R1_FB20
 ((
u32
)0x00100000

	)

6554 
	#CAN_F9R1_FB21
 ((
u32
)0x00200000

	)

6555 
	#CAN_F9R1_FB22
 ((
u32
)0x00400000

	)

6556 
	#CAN_F9R1_FB23
 ((
u32
)0x00800000

	)

6557 
	#CAN_F9R1_FB24
 ((
u32
)0x01000000

	)

6558 
	#CAN_F9R1_FB25
 ((
u32
)0x02000000

	)

6559 
	#CAN_F9R1_FB26
 ((
u32
)0x04000000

	)

6560 
	#CAN_F9R1_FB27
 ((
u32
)0x08000000

	)

6561 
	#CAN_F9R1_FB28
 ((
u32
)0x10000000

	)

6562 
	#CAN_F9R1_FB29
 ((
u32
)0x20000000

	)

6563 
	#CAN_F9R1_FB30
 ((
u32
)0x40000000

	)

6564 
	#CAN_F9R1_FB31
 ((
u32
)0x80000000

	)

6568 
	#CAN_F10R1_FB0
 ((
u32
)0x00000001

	)

6569 
	#CAN_F10R1_FB1
 ((
u32
)0x00000002

	)

6570 
	#CAN_F10R1_FB2
 ((
u32
)0x00000004

	)

6571 
	#CAN_F10R1_FB3
 ((
u32
)0x00000008

	)

6572 
	#CAN_F10R1_FB4
 ((
u32
)0x00000010

	)

6573 
	#CAN_F10R1_FB5
 ((
u32
)0x00000020

	)

6574 
	#CAN_F10R1_FB6
 ((
u32
)0x00000040

	)

6575 
	#CAN_F10R1_FB7
 ((
u32
)0x00000080

	)

6576 
	#CAN_F10R1_FB8
 ((
u32
)0x00000100

	)

6577 
	#CAN_F10R1_FB9
 ((
u32
)0x00000200

	)

6578 
	#CAN_F10R1_FB10
 ((
u32
)0x00000400

	)

6579 
	#CAN_F10R1_FB11
 ((
u32
)0x00000800

	)

6580 
	#CAN_F10R1_FB12
 ((
u32
)0x00001000

	)

6581 
	#CAN_F10R1_FB13
 ((
u32
)0x00002000

	)

6582 
	#CAN_F10R1_FB14
 ((
u32
)0x00004000

	)

6583 
	#CAN_F10R1_FB15
 ((
u32
)0x00008000

	)

6584 
	#CAN_F10R1_FB16
 ((
u32
)0x00010000

	)

6585 
	#CAN_F10R1_FB17
 ((
u32
)0x00020000

	)

6586 
	#CAN_F10R1_FB18
 ((
u32
)0x00040000

	)

6587 
	#CAN_F10R1_FB19
 ((
u32
)0x00080000

	)

6588 
	#CAN_F10R1_FB20
 ((
u32
)0x00100000

	)

6589 
	#CAN_F10R1_FB21
 ((
u32
)0x00200000

	)

6590 
	#CAN_F10R1_FB22
 ((
u32
)0x00400000

	)

6591 
	#CAN_F10R1_FB23
 ((
u32
)0x00800000

	)

6592 
	#CAN_F10R1_FB24
 ((
u32
)0x01000000

	)

6593 
	#CAN_F10R1_FB25
 ((
u32
)0x02000000

	)

6594 
	#CAN_F10R1_FB26
 ((
u32
)0x04000000

	)

6595 
	#CAN_F10R1_FB27
 ((
u32
)0x08000000

	)

6596 
	#CAN_F10R1_FB28
 ((
u32
)0x10000000

	)

6597 
	#CAN_F10R1_FB29
 ((
u32
)0x20000000

	)

6598 
	#CAN_F10R1_FB30
 ((
u32
)0x40000000

	)

6599 
	#CAN_F10R1_FB31
 ((
u32
)0x80000000

	)

6603 
	#CAN_F11R1_FB0
 ((
u32
)0x00000001

	)

6604 
	#CAN_F11R1_FB1
 ((
u32
)0x00000002

	)

6605 
	#CAN_F11R1_FB2
 ((
u32
)0x00000004

	)

6606 
	#CAN_F11R1_FB3
 ((
u32
)0x00000008

	)

6607 
	#CAN_F11R1_FB4
 ((
u32
)0x00000010

	)

6608 
	#CAN_F11R1_FB5
 ((
u32
)0x00000020

	)

6609 
	#CAN_F11R1_FB6
 ((
u32
)0x00000040

	)

6610 
	#CAN_F11R1_FB7
 ((
u32
)0x00000080

	)

6611 
	#CAN_F11R1_FB8
 ((
u32
)0x00000100

	)

6612 
	#CAN_F11R1_FB9
 ((
u32
)0x00000200

	)

6613 
	#CAN_F11R1_FB10
 ((
u32
)0x00000400

	)

6614 
	#CAN_F11R1_FB11
 ((
u32
)0x00000800

	)

6615 
	#CAN_F11R1_FB12
 ((
u32
)0x00001000

	)

6616 
	#CAN_F11R1_FB13
 ((
u32
)0x00002000

	)

6617 
	#CAN_F11R1_FB14
 ((
u32
)0x00004000

	)

6618 
	#CAN_F11R1_FB15
 ((
u32
)0x00008000

	)

6619 
	#CAN_F11R1_FB16
 ((
u32
)0x00010000

	)

6620 
	#CAN_F11R1_FB17
 ((
u32
)0x00020000

	)

6621 
	#CAN_F11R1_FB18
 ((
u32
)0x00040000

	)

6622 
	#CAN_F11R1_FB19
 ((
u32
)0x00080000

	)

6623 
	#CAN_F11R1_FB20
 ((
u32
)0x00100000

	)

6624 
	#CAN_F11R1_FB21
 ((
u32
)0x00200000

	)

6625 
	#CAN_F11R1_FB22
 ((
u32
)0x00400000

	)

6626 
	#CAN_F11R1_FB23
 ((
u32
)0x00800000

	)

6627 
	#CAN_F11R1_FB24
 ((
u32
)0x01000000

	)

6628 
	#CAN_F11R1_FB25
 ((
u32
)0x02000000

	)

6629 
	#CAN_F11R1_FB26
 ((
u32
)0x04000000

	)

6630 
	#CAN_F11R1_FB27
 ((
u32
)0x08000000

	)

6631 
	#CAN_F11R1_FB28
 ((
u32
)0x10000000

	)

6632 
	#CAN_F11R1_FB29
 ((
u32
)0x20000000

	)

6633 
	#CAN_F11R1_FB30
 ((
u32
)0x40000000

	)

6634 
	#CAN_F11R1_FB31
 ((
u32
)0x80000000

	)

6638 
	#CAN_F12R1_FB0
 ((
u32
)0x00000001

	)

6639 
	#CAN_F12R1_FB1
 ((
u32
)0x00000002

	)

6640 
	#CAN_F12R1_FB2
 ((
u32
)0x00000004

	)

6641 
	#CAN_F12R1_FB3
 ((
u32
)0x00000008

	)

6642 
	#CAN_F12R1_FB4
 ((
u32
)0x00000010

	)

6643 
	#CAN_F12R1_FB5
 ((
u32
)0x00000020

	)

6644 
	#CAN_F12R1_FB6
 ((
u32
)0x00000040

	)

6645 
	#CAN_F12R1_FB7
 ((
u32
)0x00000080

	)

6646 
	#CAN_F12R1_FB8
 ((
u32
)0x00000100

	)

6647 
	#CAN_F12R1_FB9
 ((
u32
)0x00000200

	)

6648 
	#CAN_F12R1_FB10
 ((
u32
)0x00000400

	)

6649 
	#CAN_F12R1_FB11
 ((
u32
)0x00000800

	)

6650 
	#CAN_F12R1_FB12
 ((
u32
)0x00001000

	)

6651 
	#CAN_F12R1_FB13
 ((
u32
)0x00002000

	)

6652 
	#CAN_F12R1_FB14
 ((
u32
)0x00004000

	)

6653 
	#CAN_F12R1_FB15
 ((
u32
)0x00008000

	)

6654 
	#CAN_F12R1_FB16
 ((
u32
)0x00010000

	)

6655 
	#CAN_F12R1_FB17
 ((
u32
)0x00020000

	)

6656 
	#CAN_F12R1_FB18
 ((
u32
)0x00040000

	)

6657 
	#CAN_F12R1_FB19
 ((
u32
)0x00080000

	)

6658 
	#CAN_F12R1_FB20
 ((
u32
)0x00100000

	)

6659 
	#CAN_F12R1_FB21
 ((
u32
)0x00200000

	)

6660 
	#CAN_F12R1_FB22
 ((
u32
)0x00400000

	)

6661 
	#CAN_F12R1_FB23
 ((
u32
)0x00800000

	)

6662 
	#CAN_F12R1_FB24
 ((
u32
)0x01000000

	)

6663 
	#CAN_F12R1_FB25
 ((
u32
)0x02000000

	)

6664 
	#CAN_F12R1_FB26
 ((
u32
)0x04000000

	)

6665 
	#CAN_F12R1_FB27
 ((
u32
)0x08000000

	)

6666 
	#CAN_F12R1_FB28
 ((
u32
)0x10000000

	)

6667 
	#CAN_F12R1_FB29
 ((
u32
)0x20000000

	)

6668 
	#CAN_F12R1_FB30
 ((
u32
)0x40000000

	)

6669 
	#CAN_F12R1_FB31
 ((
u32
)0x80000000

	)

6673 
	#CAN_F13R1_FB0
 ((
u32
)0x00000001

	)

6674 
	#CAN_F13R1_FB1
 ((
u32
)0x00000002

	)

6675 
	#CAN_F13R1_FB2
 ((
u32
)0x00000004

	)

6676 
	#CAN_F13R1_FB3
 ((
u32
)0x00000008

	)

6677 
	#CAN_F13R1_FB4
 ((
u32
)0x00000010

	)

6678 
	#CAN_F13R1_FB5
 ((
u32
)0x00000020

	)

6679 
	#CAN_F13R1_FB6
 ((
u32
)0x00000040

	)

6680 
	#CAN_F13R1_FB7
 ((
u32
)0x00000080

	)

6681 
	#CAN_F13R1_FB8
 ((
u32
)0x00000100

	)

6682 
	#CAN_F13R1_FB9
 ((
u32
)0x00000200

	)

6683 
	#CAN_F13R1_FB10
 ((
u32
)0x00000400

	)

6684 
	#CAN_F13R1_FB11
 ((
u32
)0x00000800

	)

6685 
	#CAN_F13R1_FB12
 ((
u32
)0x00001000

	)

6686 
	#CAN_F13R1_FB13
 ((
u32
)0x00002000

	)

6687 
	#CAN_F13R1_FB14
 ((
u32
)0x00004000

	)

6688 
	#CAN_F13R1_FB15
 ((
u32
)0x00008000

	)

6689 
	#CAN_F13R1_FB16
 ((
u32
)0x00010000

	)

6690 
	#CAN_F13R1_FB17
 ((
u32
)0x00020000

	)

6691 
	#CAN_F13R1_FB18
 ((
u32
)0x00040000

	)

6692 
	#CAN_F13R1_FB19
 ((
u32
)0x00080000

	)

6693 
	#CAN_F13R1_FB20
 ((
u32
)0x00100000

	)

6694 
	#CAN_F13R1_FB21
 ((
u32
)0x00200000

	)

6695 
	#CAN_F13R1_FB22
 ((
u32
)0x00400000

	)

6696 
	#CAN_F13R1_FB23
 ((
u32
)0x00800000

	)

6697 
	#CAN_F13R1_FB24
 ((
u32
)0x01000000

	)

6698 
	#CAN_F13R1_FB25
 ((
u32
)0x02000000

	)

6699 
	#CAN_F13R1_FB26
 ((
u32
)0x04000000

	)

6700 
	#CAN_F13R1_FB27
 ((
u32
)0x08000000

	)

6701 
	#CAN_F13R1_FB28
 ((
u32
)0x10000000

	)

6702 
	#CAN_F13R1_FB29
 ((
u32
)0x20000000

	)

6703 
	#CAN_F13R1_FB30
 ((
u32
)0x40000000

	)

6704 
	#CAN_F13R1_FB31
 ((
u32
)0x80000000

	)

6708 
	#CAN_F14R1_FB0
 ((
u32
)0x00000001

	)

6709 
	#CAN_F14R1_FB1
 ((
u32
)0x00000002

	)

6710 
	#CAN_F14R1_FB2
 ((
u32
)0x00000004

	)

6711 
	#CAN_F14R1_FB3
 ((
u32
)0x00000008

	)

6712 
	#CAN_F14R1_FB4
 ((
u32
)0x00000010

	)

6713 
	#CAN_F14R1_FB5
 ((
u32
)0x00000020

	)

6714 
	#CAN_F14R1_FB6
 ((
u32
)0x00000040

	)

6715 
	#CAN_F14R1_FB7
 ((
u32
)0x00000080

	)

6716 
	#CAN_F14R1_FB8
 ((
u32
)0x00000100

	)

6717 
	#CAN_F14R1_FB9
 ((
u32
)0x00000200

	)

6718 
	#CAN_F14R1_FB10
 ((
u32
)0x00000400

	)

6719 
	#CAN_F14R1_FB11
 ((
u32
)0x00000800

	)

6720 
	#CAN_F14R1_FB12
 ((
u32
)0x00001000

	)

6721 
	#CAN_F14R1_FB13
 ((
u32
)0x00002000

	)

6722 
	#CAN_F14R1_FB14
 ((
u32
)0x00004000

	)

6723 
	#CAN_F14R1_FB15
 ((
u32
)0x00008000

	)

6724 
	#CAN_F14R1_FB16
 ((
u32
)0x00010000

	)

6725 
	#CAN_F14R1_FB17
 ((
u32
)0x00020000

	)

6726 
	#CAN_F14R1_FB18
 ((
u32
)0x00040000

	)

6727 
	#CAN_F14R1_FB19
 ((
u32
)0x00080000

	)

6728 
	#CAN_F14R1_FB20
 ((
u32
)0x00100000

	)

6729 
	#CAN_F14R1_FB21
 ((
u32
)0x00200000

	)

6730 
	#CAN_F14R1_FB22
 ((
u32
)0x00400000

	)

6731 
	#CAN_F14R1_FB23
 ((
u32
)0x00800000

	)

6732 
	#CAN_F14R1_FB24
 ((
u32
)0x01000000

	)

6733 
	#CAN_F14R1_FB25
 ((
u32
)0x02000000

	)

6734 
	#CAN_F14R1_FB26
 ((
u32
)0x04000000

	)

6735 
	#CAN_F14R1_FB27
 ((
u32
)0x08000000

	)

6736 
	#CAN_F14R1_FB28
 ((
u32
)0x10000000

	)

6737 
	#CAN_F14R1_FB29
 ((
u32
)0x20000000

	)

6738 
	#CAN_F14R1_FB30
 ((
u32
)0x40000000

	)

6739 
	#CAN_F14R1_FB31
 ((
u32
)0x80000000

	)

6743 
	#CAN_F15R1_FB0
 ((
u32
)0x00000001

	)

6744 
	#CAN_F15R1_FB1
 ((
u32
)0x00000002

	)

6745 
	#CAN_F15R1_FB2
 ((
u32
)0x00000004

	)

6746 
	#CAN_F15R1_FB3
 ((
u32
)0x00000008

	)

6747 
	#CAN_F15R1_FB4
 ((
u32
)0x00000010

	)

6748 
	#CAN_F15R1_FB5
 ((
u32
)0x00000020

	)

6749 
	#CAN_F15R1_FB6
 ((
u32
)0x00000040

	)

6750 
	#CAN_F15R1_FB7
 ((
u32
)0x00000080

	)

6751 
	#CAN_F15R1_FB8
 ((
u32
)0x00000100

	)

6752 
	#CAN_F15R1_FB9
 ((
u32
)0x00000200

	)

6753 
	#CAN_F15R1_FB10
 ((
u32
)0x00000400

	)

6754 
	#CAN_F15R1_FB11
 ((
u32
)0x00000800

	)

6755 
	#CAN_F15R1_FB12
 ((
u32
)0x00001000

	)

6756 
	#CAN_F15R1_FB13
 ((
u32
)0x00002000

	)

6757 
	#CAN_F15R1_FB14
 ((
u32
)0x00004000

	)

6758 
	#CAN_F15R1_FB15
 ((
u32
)0x00008000

	)

6759 
	#CAN_F15R1_FB16
 ((
u32
)0x00010000

	)

6760 
	#CAN_F15R1_FB17
 ((
u32
)0x00020000

	)

6761 
	#CAN_F15R1_FB18
 ((
u32
)0x00040000

	)

6762 
	#CAN_F15R1_FB19
 ((
u32
)0x00080000

	)

6763 
	#CAN_F15R1_FB20
 ((
u32
)0x00100000

	)

6764 
	#CAN_F15R1_FB21
 ((
u32
)0x00200000

	)

6765 
	#CAN_F15R1_FB22
 ((
u32
)0x00400000

	)

6766 
	#CAN_F15R1_FB23
 ((
u32
)0x00800000

	)

6767 
	#CAN_F15R1_FB24
 ((
u32
)0x01000000

	)

6768 
	#CAN_F15R1_FB25
 ((
u32
)0x02000000

	)

6769 
	#CAN_F15R1_FB26
 ((
u32
)0x04000000

	)

6770 
	#CAN_F15R1_FB27
 ((
u32
)0x08000000

	)

6771 
	#CAN_F15R1_FB28
 ((
u32
)0x10000000

	)

6772 
	#CAN_F15R1_FB29
 ((
u32
)0x20000000

	)

6773 
	#CAN_F15R1_FB30
 ((
u32
)0x40000000

	)

6774 
	#CAN_F15R1_FB31
 ((
u32
)0x80000000

	)

6778 
	#CAN_F16R1_FB0
 ((
u32
)0x00000001

	)

6779 
	#CAN_F16R1_FB1
 ((
u32
)0x00000002

	)

6780 
	#CAN_F16R1_FB2
 ((
u32
)0x00000004

	)

6781 
	#CAN_F16R1_FB3
 ((
u32
)0x00000008

	)

6782 
	#CAN_F16R1_FB4
 ((
u32
)0x00000010

	)

6783 
	#CAN_F16R1_FB5
 ((
u32
)0x00000020

	)

6784 
	#CAN_F16R1_FB6
 ((
u32
)0x00000040

	)

6785 
	#CAN_F16R1_FB7
 ((
u32
)0x00000080

	)

6786 
	#CAN_F16R1_FB8
 ((
u32
)0x00000100

	)

6787 
	#CAN_F16R1_FB9
 ((
u32
)0x00000200

	)

6788 
	#CAN_F16R1_FB10
 ((
u32
)0x00000400

	)

6789 
	#CAN_F16R1_FB11
 ((
u32
)0x00000800

	)

6790 
	#CAN_F16R1_FB12
 ((
u32
)0x00001000

	)

6791 
	#CAN_F16R1_FB13
 ((
u32
)0x00002000

	)

6792 
	#CAN_F16R1_FB14
 ((
u32
)0x00004000

	)

6793 
	#CAN_F16R1_FB15
 ((
u32
)0x00008000

	)

6794 
	#CAN_F16R1_FB16
 ((
u32
)0x00010000

	)

6795 
	#CAN_F16R1_FB17
 ((
u32
)0x00020000

	)

6796 
	#CAN_F16R1_FB18
 ((
u32
)0x00040000

	)

6797 
	#CAN_F16R1_FB19
 ((
u32
)0x00080000

	)

6798 
	#CAN_F16R1_FB20
 ((
u32
)0x00100000

	)

6799 
	#CAN_F16R1_FB21
 ((
u32
)0x00200000

	)

6800 
	#CAN_F16R1_FB22
 ((
u32
)0x00400000

	)

6801 
	#CAN_F16R1_FB23
 ((
u32
)0x00800000

	)

6802 
	#CAN_F16R1_FB24
 ((
u32
)0x01000000

	)

6803 
	#CAN_F16R1_FB25
 ((
u32
)0x02000000

	)

6804 
	#CAN_F16R1_FB26
 ((
u32
)0x04000000

	)

6805 
	#CAN_F16R1_FB27
 ((
u32
)0x08000000

	)

6806 
	#CAN_F16R1_FB28
 ((
u32
)0x10000000

	)

6807 
	#CAN_F16R1_FB29
 ((
u32
)0x20000000

	)

6808 
	#CAN_F16R1_FB30
 ((
u32
)0x40000000

	)

6809 
	#CAN_F16R1_FB31
 ((
u32
)0x80000000

	)

6813 
	#CAN_F17R1_FB0
 ((
u32
)0x00000001

	)

6814 
	#CAN_F17R1_FB1
 ((
u32
)0x00000002

	)

6815 
	#CAN_F17R1_FB2
 ((
u32
)0x00000004

	)

6816 
	#CAN_F17R1_FB3
 ((
u32
)0x00000008

	)

6817 
	#CAN_F17R1_FB4
 ((
u32
)0x00000010

	)

6818 
	#CAN_F17R1_FB5
 ((
u32
)0x00000020

	)

6819 
	#CAN_F17R1_FB6
 ((
u32
)0x00000040

	)

6820 
	#CAN_F17R1_FB7
 ((
u32
)0x00000080

	)

6821 
	#CAN_F17R1_FB8
 ((
u32
)0x00000100

	)

6822 
	#CAN_F17R1_FB9
 ((
u32
)0x00000200

	)

6823 
	#CAN_F17R1_FB10
 ((
u32
)0x00000400

	)

6824 
	#CAN_F17R1_FB11
 ((
u32
)0x00000800

	)

6825 
	#CAN_F17R1_FB12
 ((
u32
)0x00001000

	)

6826 
	#CAN_F17R1_FB13
 ((
u32
)0x00002000

	)

6827 
	#CAN_F17R1_FB14
 ((
u32
)0x00004000

	)

6828 
	#CAN_F17R1_FB15
 ((
u32
)0x00008000

	)

6829 
	#CAN_F17R1_FB16
 ((
u32
)0x00010000

	)

6830 
	#CAN_F17R1_FB17
 ((
u32
)0x00020000

	)

6831 
	#CAN_F17R1_FB18
 ((
u32
)0x00040000

	)

6832 
	#CAN_F17R1_FB19
 ((
u32
)0x00080000

	)

6833 
	#CAN_F17R1_FB20
 ((
u32
)0x00100000

	)

6834 
	#CAN_F17R1_FB21
 ((
u32
)0x00200000

	)

6835 
	#CAN_F17R1_FB22
 ((
u32
)0x00400000

	)

6836 
	#CAN_F17R1_FB23
 ((
u32
)0x00800000

	)

6837 
	#CAN_F17R1_FB24
 ((
u32
)0x01000000

	)

6838 
	#CAN_F17R1_FB25
 ((
u32
)0x02000000

	)

6839 
	#CAN_F17R1_FB26
 ((
u32
)0x04000000

	)

6840 
	#CAN_F17R1_FB27
 ((
u32
)0x08000000

	)

6841 
	#CAN_F17R1_FB28
 ((
u32
)0x10000000

	)

6842 
	#CAN_F17R1_FB29
 ((
u32
)0x20000000

	)

6843 
	#CAN_F17R1_FB30
 ((
u32
)0x40000000

	)

6844 
	#CAN_F17R1_FB31
 ((
u32
)0x80000000

	)

6848 
	#CAN_F18R1_FB0
 ((
u32
)0x00000001

	)

6849 
	#CAN_F18R1_FB1
 ((
u32
)0x00000002

	)

6850 
	#CAN_F18R1_FB2
 ((
u32
)0x00000004

	)

6851 
	#CAN_F18R1_FB3
 ((
u32
)0x00000008

	)

6852 
	#CAN_F18R1_FB4
 ((
u32
)0x00000010

	)

6853 
	#CAN_F18R1_FB5
 ((
u32
)0x00000020

	)

6854 
	#CAN_F18R1_FB6
 ((
u32
)0x00000040

	)

6855 
	#CAN_F18R1_FB7
 ((
u32
)0x00000080

	)

6856 
	#CAN_F18R1_FB8
 ((
u32
)0x00000100

	)

6857 
	#CAN_F18R1_FB9
 ((
u32
)0x00000200

	)

6858 
	#CAN_F18R1_FB10
 ((
u32
)0x00000400

	)

6859 
	#CAN_F18R1_FB11
 ((
u32
)0x00000800

	)

6860 
	#CAN_F18R1_FB12
 ((
u32
)0x00001000

	)

6861 
	#CAN_F18R1_FB13
 ((
u32
)0x00002000

	)

6862 
	#CAN_F18R1_FB14
 ((
u32
)0x00004000

	)

6863 
	#CAN_F18R1_FB15
 ((
u32
)0x00008000

	)

6864 
	#CAN_F18R1_FB16
 ((
u32
)0x00010000

	)

6865 
	#CAN_F18R1_FB17
 ((
u32
)0x00020000

	)

6866 
	#CAN_F18R1_FB18
 ((
u32
)0x00040000

	)

6867 
	#CAN_F18R1_FB19
 ((
u32
)0x00080000

	)

6868 
	#CAN_F18R1_FB20
 ((
u32
)0x00100000

	)

6869 
	#CAN_F18R1_FB21
 ((
u32
)0x00200000

	)

6870 
	#CAN_F18R1_FB22
 ((
u32
)0x00400000

	)

6871 
	#CAN_F18R1_FB23
 ((
u32
)0x00800000

	)

6872 
	#CAN_F18R1_FB24
 ((
u32
)0x01000000

	)

6873 
	#CAN_F18R1_FB25
 ((
u32
)0x02000000

	)

6874 
	#CAN_F18R1_FB26
 ((
u32
)0x04000000

	)

6875 
	#CAN_F18R1_FB27
 ((
u32
)0x08000000

	)

6876 
	#CAN_F18R1_FB28
 ((
u32
)0x10000000

	)

6877 
	#CAN_F18R1_FB29
 ((
u32
)0x20000000

	)

6878 
	#CAN_F18R1_FB30
 ((
u32
)0x40000000

	)

6879 
	#CAN_F18R1_FB31
 ((
u32
)0x80000000

	)

6883 
	#CAN_F19R1_FB0
 ((
u32
)0x00000001

	)

6884 
	#CAN_F19R1_FB1
 ((
u32
)0x00000002

	)

6885 
	#CAN_F19R1_FB2
 ((
u32
)0x00000004

	)

6886 
	#CAN_F19R1_FB3
 ((
u32
)0x00000008

	)

6887 
	#CAN_F19R1_FB4
 ((
u32
)0x00000010

	)

6888 
	#CAN_F19R1_FB5
 ((
u32
)0x00000020

	)

6889 
	#CAN_F19R1_FB6
 ((
u32
)0x00000040

	)

6890 
	#CAN_F19R1_FB7
 ((
u32
)0x00000080

	)

6891 
	#CAN_F19R1_FB8
 ((
u32
)0x00000100

	)

6892 
	#CAN_F19R1_FB9
 ((
u32
)0x00000200

	)

6893 
	#CAN_F19R1_FB10
 ((
u32
)0x00000400

	)

6894 
	#CAN_F19R1_FB11
 ((
u32
)0x00000800

	)

6895 
	#CAN_F19R1_FB12
 ((
u32
)0x00001000

	)

6896 
	#CAN_F19R1_FB13
 ((
u32
)0x00002000

	)

6897 
	#CAN_F19R1_FB14
 ((
u32
)0x00004000

	)

6898 
	#CAN_F19R1_FB15
 ((
u32
)0x00008000

	)

6899 
	#CAN_F19R1_FB16
 ((
u32
)0x00010000

	)

6900 
	#CAN_F19R1_FB17
 ((
u32
)0x00020000

	)

6901 
	#CAN_F19R1_FB18
 ((
u32
)0x00040000

	)

6902 
	#CAN_F19R1_FB19
 ((
u32
)0x00080000

	)

6903 
	#CAN_F19R1_FB20
 ((
u32
)0x00100000

	)

6904 
	#CAN_F19R1_FB21
 ((
u32
)0x00200000

	)

6905 
	#CAN_F19R1_FB22
 ((
u32
)0x00400000

	)

6906 
	#CAN_F19R1_FB23
 ((
u32
)0x00800000

	)

6907 
	#CAN_F19R1_FB24
 ((
u32
)0x01000000

	)

6908 
	#CAN_F19R1_FB25
 ((
u32
)0x02000000

	)

6909 
	#CAN_F19R1_FB26
 ((
u32
)0x04000000

	)

6910 
	#CAN_F19R1_FB27
 ((
u32
)0x08000000

	)

6911 
	#CAN_F19R1_FB28
 ((
u32
)0x10000000

	)

6912 
	#CAN_F19R1_FB29
 ((
u32
)0x20000000

	)

6913 
	#CAN_F19R1_FB30
 ((
u32
)0x40000000

	)

6914 
	#CAN_F19R1_FB31
 ((
u32
)0x80000000

	)

6918 
	#CAN_F20R1_FB0
 ((
u32
)0x00000001

	)

6919 
	#CAN_F20R1_FB1
 ((
u32
)0x00000002

	)

6920 
	#CAN_F20R1_FB2
 ((
u32
)0x00000004

	)

6921 
	#CAN_F20R1_FB3
 ((
u32
)0x00000008

	)

6922 
	#CAN_F20R1_FB4
 ((
u32
)0x00000010

	)

6923 
	#CAN_F20R1_FB5
 ((
u32
)0x00000020

	)

6924 
	#CAN_F20R1_FB6
 ((
u32
)0x00000040

	)

6925 
	#CAN_F20R1_FB7
 ((
u32
)0x00000080

	)

6926 
	#CAN_F20R1_FB8
 ((
u32
)0x00000100

	)

6927 
	#CAN_F20R1_FB9
 ((
u32
)0x00000200

	)

6928 
	#CAN_F20R1_FB10
 ((
u32
)0x00000400

	)

6929 
	#CAN_F20R1_FB11
 ((
u32
)0x00000800

	)

6930 
	#CAN_F20R1_FB12
 ((
u32
)0x00001000

	)

6931 
	#CAN_F20R1_FB13
 ((
u32
)0x00002000

	)

6932 
	#CAN_F20R1_FB14
 ((
u32
)0x00004000

	)

6933 
	#CAN_F20R1_FB15
 ((
u32
)0x00008000

	)

6934 
	#CAN_F20R1_FB16
 ((
u32
)0x00010000

	)

6935 
	#CAN_F20R1_FB17
 ((
u32
)0x00020000

	)

6936 
	#CAN_F20R1_FB18
 ((
u32
)0x00040000

	)

6937 
	#CAN_F20R1_FB19
 ((
u32
)0x00080000

	)

6938 
	#CAN_F20R1_FB20
 ((
u32
)0x00100000

	)

6939 
	#CAN_F20R1_FB21
 ((
u32
)0x00200000

	)

6940 
	#CAN_F20R1_FB22
 ((
u32
)0x00400000

	)

6941 
	#CAN_F20R1_FB23
 ((
u32
)0x00800000

	)

6942 
	#CAN_F20R1_FB24
 ((
u32
)0x01000000

	)

6943 
	#CAN_F20R1_FB25
 ((
u32
)0x02000000

	)

6944 
	#CAN_F20R1_FB26
 ((
u32
)0x04000000

	)

6945 
	#CAN_F20R1_FB27
 ((
u32
)0x08000000

	)

6946 
	#CAN_F20R1_FB28
 ((
u32
)0x10000000

	)

6947 
	#CAN_F20R1_FB29
 ((
u32
)0x20000000

	)

6948 
	#CAN_F20R1_FB30
 ((
u32
)0x40000000

	)

6949 
	#CAN_F20R1_FB31
 ((
u32
)0x80000000

	)

6953 
	#CAN_F21R1_FB0
 ((
u32
)0x00000001

	)

6954 
	#CAN_F21R1_FB1
 ((
u32
)0x00000002

	)

6955 
	#CAN_F21R1_FB2
 ((
u32
)0x00000004

	)

6956 
	#CAN_F21R1_FB3
 ((
u32
)0x00000008

	)

6957 
	#CAN_F21R1_FB4
 ((
u32
)0x00000010

	)

6958 
	#CAN_F21R1_FB5
 ((
u32
)0x00000020

	)

6959 
	#CAN_F21R1_FB6
 ((
u32
)0x00000040

	)

6960 
	#CAN_F21R1_FB7
 ((
u32
)0x00000080

	)

6961 
	#CAN_F21R1_FB8
 ((
u32
)0x00000100

	)

6962 
	#CAN_F21R1_FB9
 ((
u32
)0x00000200

	)

6963 
	#CAN_F21R1_FB10
 ((
u32
)0x00000400

	)

6964 
	#CAN_F21R1_FB11
 ((
u32
)0x00000800

	)

6965 
	#CAN_F21R1_FB12
 ((
u32
)0x00001000

	)

6966 
	#CAN_F21R1_FB13
 ((
u32
)0x00002000

	)

6967 
	#CAN_F21R1_FB14
 ((
u32
)0x00004000

	)

6968 
	#CAN_F21R1_FB15
 ((
u32
)0x00008000

	)

6969 
	#CAN_F21R1_FB16
 ((
u32
)0x00010000

	)

6970 
	#CAN_F21R1_FB17
 ((
u32
)0x00020000

	)

6971 
	#CAN_F21R1_FB18
 ((
u32
)0x00040000

	)

6972 
	#CAN_F21R1_FB19
 ((
u32
)0x00080000

	)

6973 
	#CAN_F21R1_FB20
 ((
u32
)0x00100000

	)

6974 
	#CAN_F21R1_FB21
 ((
u32
)0x00200000

	)

6975 
	#CAN_F21R1_FB22
 ((
u32
)0x00400000

	)

6976 
	#CAN_F21R1_FB23
 ((
u32
)0x00800000

	)

6977 
	#CAN_F21R1_FB24
 ((
u32
)0x01000000

	)

6978 
	#CAN_F21R1_FB25
 ((
u32
)0x02000000

	)

6979 
	#CAN_F21R1_FB26
 ((
u32
)0x04000000

	)

6980 
	#CAN_F21R1_FB27
 ((
u32
)0x08000000

	)

6981 
	#CAN_F21R1_FB28
 ((
u32
)0x10000000

	)

6982 
	#CAN_F21R1_FB29
 ((
u32
)0x20000000

	)

6983 
	#CAN_F21R1_FB30
 ((
u32
)0x40000000

	)

6984 
	#CAN_F21R1_FB31
 ((
u32
)0x80000000

	)

6988 
	#CAN_F22R1_FB0
 ((
u32
)0x00000001

	)

6989 
	#CAN_F22R1_FB1
 ((
u32
)0x00000002

	)

6990 
	#CAN_F22R1_FB2
 ((
u32
)0x00000004

	)

6991 
	#CAN_F22R1_FB3
 ((
u32
)0x00000008

	)

6992 
	#CAN_F22R1_FB4
 ((
u32
)0x00000010

	)

6993 
	#CAN_F22R1_FB5
 ((
u32
)0x00000020

	)

6994 
	#CAN_F22R1_FB6
 ((
u32
)0x00000040

	)

6995 
	#CAN_F22R1_FB7
 ((
u32
)0x00000080

	)

6996 
	#CAN_F22R1_FB8
 ((
u32
)0x00000100

	)

6997 
	#CAN_F22R1_FB9
 ((
u32
)0x00000200

	)

6998 
	#CAN_F22R1_FB10
 ((
u32
)0x00000400

	)

6999 
	#CAN_F22R1_FB11
 ((
u32
)0x00000800

	)

7000 
	#CAN_F22R1_FB12
 ((
u32
)0x00001000

	)

7001 
	#CAN_F22R1_FB13
 ((
u32
)0x00002000

	)

7002 
	#CAN_F22R1_FB14
 ((
u32
)0x00004000

	)

7003 
	#CAN_F22R1_FB15
 ((
u32
)0x00008000

	)

7004 
	#CAN_F22R1_FB16
 ((
u32
)0x00010000

	)

7005 
	#CAN_F22R1_FB17
 ((
u32
)0x00020000

	)

7006 
	#CAN_F22R1_FB18
 ((
u32
)0x00040000

	)

7007 
	#CAN_F22R1_FB19
 ((
u32
)0x00080000

	)

7008 
	#CAN_F22R1_FB20
 ((
u32
)0x00100000

	)

7009 
	#CAN_F22R1_FB21
 ((
u32
)0x00200000

	)

7010 
	#CAN_F22R1_FB22
 ((
u32
)0x00400000

	)

7011 
	#CAN_F22R1_FB23
 ((
u32
)0x00800000

	)

7012 
	#CAN_F22R1_FB24
 ((
u32
)0x01000000

	)

7013 
	#CAN_F22R1_FB25
 ((
u32
)0x02000000

	)

7014 
	#CAN_F22R1_FB26
 ((
u32
)0x04000000

	)

7015 
	#CAN_F22R1_FB27
 ((
u32
)0x08000000

	)

7016 
	#CAN_F22R1_FB28
 ((
u32
)0x10000000

	)

7017 
	#CAN_F22R1_FB29
 ((
u32
)0x20000000

	)

7018 
	#CAN_F22R1_FB30
 ((
u32
)0x40000000

	)

7019 
	#CAN_F22R1_FB31
 ((
u32
)0x80000000

	)

7023 
	#CAN_F23R1_FB0
 ((
u32
)0x00000001

	)

7024 
	#CAN_F23R1_FB1
 ((
u32
)0x00000002

	)

7025 
	#CAN_F23R1_FB2
 ((
u32
)0x00000004

	)

7026 
	#CAN_F23R1_FB3
 ((
u32
)0x00000008

	)

7027 
	#CAN_F23R1_FB4
 ((
u32
)0x00000010

	)

7028 
	#CAN_F23R1_FB5
 ((
u32
)0x00000020

	)

7029 
	#CAN_F23R1_FB6
 ((
u32
)0x00000040

	)

7030 
	#CAN_F23R1_FB7
 ((
u32
)0x00000080

	)

7031 
	#CAN_F23R1_FB8
 ((
u32
)0x00000100

	)

7032 
	#CAN_F23R1_FB9
 ((
u32
)0x00000200

	)

7033 
	#CAN_F23R1_FB10
 ((
u32
)0x00000400

	)

7034 
	#CAN_F23R1_FB11
 ((
u32
)0x00000800

	)

7035 
	#CAN_F23R1_FB12
 ((
u32
)0x00001000

	)

7036 
	#CAN_F23R1_FB13
 ((
u32
)0x00002000

	)

7037 
	#CAN_F23R1_FB14
 ((
u32
)0x00004000

	)

7038 
	#CAN_F23R1_FB15
 ((
u32
)0x00008000

	)

7039 
	#CAN_F23R1_FB16
 ((
u32
)0x00010000

	)

7040 
	#CAN_F23R1_FB17
 ((
u32
)0x00020000

	)

7041 
	#CAN_F23R1_FB18
 ((
u32
)0x00040000

	)

7042 
	#CAN_F23R1_FB19
 ((
u32
)0x00080000

	)

7043 
	#CAN_F23R1_FB20
 ((
u32
)0x00100000

	)

7044 
	#CAN_F23R1_FB21
 ((
u32
)0x00200000

	)

7045 
	#CAN_F23R1_FB22
 ((
u32
)0x00400000

	)

7046 
	#CAN_F23R1_FB23
 ((
u32
)0x00800000

	)

7047 
	#CAN_F23R1_FB24
 ((
u32
)0x01000000

	)

7048 
	#CAN_F23R1_FB25
 ((
u32
)0x02000000

	)

7049 
	#CAN_F23R1_FB26
 ((
u32
)0x04000000

	)

7050 
	#CAN_F23R1_FB27
 ((
u32
)0x08000000

	)

7051 
	#CAN_F23R1_FB28
 ((
u32
)0x10000000

	)

7052 
	#CAN_F23R1_FB29
 ((
u32
)0x20000000

	)

7053 
	#CAN_F23R1_FB30
 ((
u32
)0x40000000

	)

7054 
	#CAN_F23R1_FB31
 ((
u32
)0x80000000

	)

7058 
	#CAN_F24R1_FB0
 ((
u32
)0x00000001

	)

7059 
	#CAN_F24R1_FB1
 ((
u32
)0x00000002

	)

7060 
	#CAN_F24R1_FB2
 ((
u32
)0x00000004

	)

7061 
	#CAN_F24R1_FB3
 ((
u32
)0x00000008

	)

7062 
	#CAN_F24R1_FB4
 ((
u32
)0x00000010

	)

7063 
	#CAN_F24R1_FB5
 ((
u32
)0x00000020

	)

7064 
	#CAN_F24R1_FB6
 ((
u32
)0x00000040

	)

7065 
	#CAN_F24R1_FB7
 ((
u32
)0x00000080

	)

7066 
	#CAN_F24R1_FB8
 ((
u32
)0x00000100

	)

7067 
	#CAN_F24R1_FB9
 ((
u32
)0x00000200

	)

7068 
	#CAN_F24R1_FB10
 ((
u32
)0x00000400

	)

7069 
	#CAN_F24R1_FB11
 ((
u32
)0x00000800

	)

7070 
	#CAN_F24R1_FB12
 ((
u32
)0x00001000

	)

7071 
	#CAN_F24R1_FB13
 ((
u32
)0x00002000

	)

7072 
	#CAN_F24R1_FB14
 ((
u32
)0x00004000

	)

7073 
	#CAN_F24R1_FB15
 ((
u32
)0x00008000

	)

7074 
	#CAN_F24R1_FB16
 ((
u32
)0x00010000

	)

7075 
	#CAN_F24R1_FB17
 ((
u32
)0x00020000

	)

7076 
	#CAN_F24R1_FB18
 ((
u32
)0x00040000

	)

7077 
	#CAN_F24R1_FB19
 ((
u32
)0x00080000

	)

7078 
	#CAN_F24R1_FB20
 ((
u32
)0x00100000

	)

7079 
	#CAN_F24R1_FB21
 ((
u32
)0x00200000

	)

7080 
	#CAN_F24R1_FB22
 ((
u32
)0x00400000

	)

7081 
	#CAN_F24R1_FB23
 ((
u32
)0x00800000

	)

7082 
	#CAN_F24R1_FB24
 ((
u32
)0x01000000

	)

7083 
	#CAN_F24R1_FB25
 ((
u32
)0x02000000

	)

7084 
	#CAN_F24R1_FB26
 ((
u32
)0x04000000

	)

7085 
	#CAN_F24R1_FB27
 ((
u32
)0x08000000

	)

7086 
	#CAN_F24R1_FB28
 ((
u32
)0x10000000

	)

7087 
	#CAN_F24R1_FB29
 ((
u32
)0x20000000

	)

7088 
	#CAN_F24R1_FB30
 ((
u32
)0x40000000

	)

7089 
	#CAN_F24R1_FB31
 ((
u32
)0x80000000

	)

7093 
	#CAN_F25R1_FB0
 ((
u32
)0x00000001

	)

7094 
	#CAN_F25R1_FB1
 ((
u32
)0x00000002

	)

7095 
	#CAN_F25R1_FB2
 ((
u32
)0x00000004

	)

7096 
	#CAN_F25R1_FB3
 ((
u32
)0x00000008

	)

7097 
	#CAN_F25R1_FB4
 ((
u32
)0x00000010

	)

7098 
	#CAN_F25R1_FB5
 ((
u32
)0x00000020

	)

7099 
	#CAN_F25R1_FB6
 ((
u32
)0x00000040

	)

7100 
	#CAN_F25R1_FB7
 ((
u32
)0x00000080

	)

7101 
	#CAN_F25R1_FB8
 ((
u32
)0x00000100

	)

7102 
	#CAN_F25R1_FB9
 ((
u32
)0x00000200

	)

7103 
	#CAN_F25R1_FB10
 ((
u32
)0x00000400

	)

7104 
	#CAN_F25R1_FB11
 ((
u32
)0x00000800

	)

7105 
	#CAN_F25R1_FB12
 ((
u32
)0x00001000

	)

7106 
	#CAN_F25R1_FB13
 ((
u32
)0x00002000

	)

7107 
	#CAN_F25R1_FB14
 ((
u32
)0x00004000

	)

7108 
	#CAN_F25R1_FB15
 ((
u32
)0x00008000

	)

7109 
	#CAN_F25R1_FB16
 ((
u32
)0x00010000

	)

7110 
	#CAN_F25R1_FB17
 ((
u32
)0x00020000

	)

7111 
	#CAN_F25R1_FB18
 ((
u32
)0x00040000

	)

7112 
	#CAN_F25R1_FB19
 ((
u32
)0x00080000

	)

7113 
	#CAN_F25R1_FB20
 ((
u32
)0x00100000

	)

7114 
	#CAN_F25R1_FB21
 ((
u32
)0x00200000

	)

7115 
	#CAN_F25R1_FB22
 ((
u32
)0x00400000

	)

7116 
	#CAN_F25R1_FB23
 ((
u32
)0x00800000

	)

7117 
	#CAN_F25R1_FB24
 ((
u32
)0x01000000

	)

7118 
	#CAN_F25R1_FB25
 ((
u32
)0x02000000

	)

7119 
	#CAN_F25R1_FB26
 ((
u32
)0x04000000

	)

7120 
	#CAN_F25R1_FB27
 ((
u32
)0x08000000

	)

7121 
	#CAN_F25R1_FB28
 ((
u32
)0x10000000

	)

7122 
	#CAN_F25R1_FB29
 ((
u32
)0x20000000

	)

7123 
	#CAN_F25R1_FB30
 ((
u32
)0x40000000

	)

7124 
	#CAN_F25R1_FB31
 ((
u32
)0x80000000

	)

7128 
	#CAN_F26R1_FB0
 ((
u32
)0x00000001

	)

7129 
	#CAN_F26R1_FB1
 ((
u32
)0x00000002

	)

7130 
	#CAN_F26R1_FB2
 ((
u32
)0x00000004

	)

7131 
	#CAN_F26R1_FB3
 ((
u32
)0x00000008

	)

7132 
	#CAN_F26R1_FB4
 ((
u32
)0x00000010

	)

7133 
	#CAN_F26R1_FB5
 ((
u32
)0x00000020

	)

7134 
	#CAN_F26R1_FB6
 ((
u32
)0x00000040

	)

7135 
	#CAN_F26R1_FB7
 ((
u32
)0x00000080

	)

7136 
	#CAN_F26R1_FB8
 ((
u32
)0x00000100

	)

7137 
	#CAN_F26R1_FB9
 ((
u32
)0x00000200

	)

7138 
	#CAN_F26R1_FB10
 ((
u32
)0x00000400

	)

7139 
	#CAN_F26R1_FB11
 ((
u32
)0x00000800

	)

7140 
	#CAN_F26R1_FB12
 ((
u32
)0x00001000

	)

7141 
	#CAN_F26R1_FB13
 ((
u32
)0x00002000

	)

7142 
	#CAN_F26R1_FB14
 ((
u32
)0x00004000

	)

7143 
	#CAN_F26R1_FB15
 ((
u32
)0x00008000

	)

7144 
	#CAN_F26R1_FB16
 ((
u32
)0x00010000

	)

7145 
	#CAN_F26R1_FB17
 ((
u32
)0x00020000

	)

7146 
	#CAN_F26R1_FB18
 ((
u32
)0x00040000

	)

7147 
	#CAN_F26R1_FB19
 ((
u32
)0x00080000

	)

7148 
	#CAN_F26R1_FB20
 ((
u32
)0x00100000

	)

7149 
	#CAN_F26R1_FB21
 ((
u32
)0x00200000

	)

7150 
	#CAN_F26R1_FB22
 ((
u32
)0x00400000

	)

7151 
	#CAN_F26R1_FB23
 ((
u32
)0x00800000

	)

7152 
	#CAN_F26R1_FB24
 ((
u32
)0x01000000

	)

7153 
	#CAN_F26R1_FB25
 ((
u32
)0x02000000

	)

7154 
	#CAN_F26R1_FB26
 ((
u32
)0x04000000

	)

7155 
	#CAN_F26R1_FB27
 ((
u32
)0x08000000

	)

7156 
	#CAN_F26R1_FB28
 ((
u32
)0x10000000

	)

7157 
	#CAN_F26R1_FB29
 ((
u32
)0x20000000

	)

7158 
	#CAN_F26R1_FB30
 ((
u32
)0x40000000

	)

7159 
	#CAN_F26R1_FB31
 ((
u32
)0x80000000

	)

7163 
	#CAN_F27R1_FB0
 ((
u32
)0x00000001

	)

7164 
	#CAN_F27R1_FB1
 ((
u32
)0x00000002

	)

7165 
	#CAN_F27R1_FB2
 ((
u32
)0x00000004

	)

7166 
	#CAN_F27R1_FB3
 ((
u32
)0x00000008

	)

7167 
	#CAN_F27R1_FB4
 ((
u32
)0x00000010

	)

7168 
	#CAN_F27R1_FB5
 ((
u32
)0x00000020

	)

7169 
	#CAN_F27R1_FB6
 ((
u32
)0x00000040

	)

7170 
	#CAN_F27R1_FB7
 ((
u32
)0x00000080

	)

7171 
	#CAN_F27R1_FB8
 ((
u32
)0x00000100

	)

7172 
	#CAN_F27R1_FB9
 ((
u32
)0x00000200

	)

7173 
	#CAN_F27R1_FB10
 ((
u32
)0x00000400

	)

7174 
	#CAN_F27R1_FB11
 ((
u32
)0x00000800

	)

7175 
	#CAN_F27R1_FB12
 ((
u32
)0x00001000

	)

7176 
	#CAN_F27R1_FB13
 ((
u32
)0x00002000

	)

7177 
	#CAN_F27R1_FB14
 ((
u32
)0x00004000

	)

7178 
	#CAN_F27R1_FB15
 ((
u32
)0x00008000

	)

7179 
	#CAN_F27R1_FB16
 ((
u32
)0x00010000

	)

7180 
	#CAN_F27R1_FB17
 ((
u32
)0x00020000

	)

7181 
	#CAN_F27R1_FB18
 ((
u32
)0x00040000

	)

7182 
	#CAN_F27R1_FB19
 ((
u32
)0x00080000

	)

7183 
	#CAN_F27R1_FB20
 ((
u32
)0x00100000

	)

7184 
	#CAN_F27R1_FB21
 ((
u32
)0x00200000

	)

7185 
	#CAN_F27R1_FB22
 ((
u32
)0x00400000

	)

7186 
	#CAN_F27R1_FB23
 ((
u32
)0x00800000

	)

7187 
	#CAN_F27R1_FB24
 ((
u32
)0x01000000

	)

7188 
	#CAN_F27R1_FB25
 ((
u32
)0x02000000

	)

7189 
	#CAN_F27R1_FB26
 ((
u32
)0x04000000

	)

7190 
	#CAN_F27R1_FB27
 ((
u32
)0x08000000

	)

7191 
	#CAN_F27R1_FB28
 ((
u32
)0x10000000

	)

7192 
	#CAN_F27R1_FB29
 ((
u32
)0x20000000

	)

7193 
	#CAN_F27R1_FB30
 ((
u32
)0x40000000

	)

7194 
	#CAN_F27R1_FB31
 ((
u32
)0x80000000

	)

7198 
	#CAN_F0R2_FB0
 ((
u32
)0x00000001

	)

7199 
	#CAN_F0R2_FB1
 ((
u32
)0x00000002

	)

7200 
	#CAN_F0R2_FB2
 ((
u32
)0x00000004

	)

7201 
	#CAN_F0R2_FB3
 ((
u32
)0x00000008

	)

7202 
	#CAN_F0R2_FB4
 ((
u32
)0x00000010

	)

7203 
	#CAN_F0R2_FB5
 ((
u32
)0x00000020

	)

7204 
	#CAN_F0R2_FB6
 ((
u32
)0x00000040

	)

7205 
	#CAN_F0R2_FB7
 ((
u32
)0x00000080

	)

7206 
	#CAN_F0R2_FB8
 ((
u32
)0x00000100

	)

7207 
	#CAN_F0R2_FB9
 ((
u32
)0x00000200

	)

7208 
	#CAN_F0R2_FB10
 ((
u32
)0x00000400

	)

7209 
	#CAN_F0R2_FB11
 ((
u32
)0x00000800

	)

7210 
	#CAN_F0R2_FB12
 ((
u32
)0x00001000

	)

7211 
	#CAN_F0R2_FB13
 ((
u32
)0x00002000

	)

7212 
	#CAN_F0R2_FB14
 ((
u32
)0x00004000

	)

7213 
	#CAN_F0R2_FB15
 ((
u32
)0x00008000

	)

7214 
	#CAN_F0R2_FB16
 ((
u32
)0x00010000

	)

7215 
	#CAN_F0R2_FB17
 ((
u32
)0x00020000

	)

7216 
	#CAN_F0R2_FB18
 ((
u32
)0x00040000

	)

7217 
	#CAN_F0R2_FB19
 ((
u32
)0x00080000

	)

7218 
	#CAN_F0R2_FB20
 ((
u32
)0x00100000

	)

7219 
	#CAN_F0R2_FB21
 ((
u32
)0x00200000

	)

7220 
	#CAN_F0R2_FB22
 ((
u32
)0x00400000

	)

7221 
	#CAN_F0R2_FB23
 ((
u32
)0x00800000

	)

7222 
	#CAN_F0R2_FB24
 ((
u32
)0x01000000

	)

7223 
	#CAN_F0R2_FB25
 ((
u32
)0x02000000

	)

7224 
	#CAN_F0R2_FB26
 ((
u32
)0x04000000

	)

7225 
	#CAN_F0R2_FB27
 ((
u32
)0x08000000

	)

7226 
	#CAN_F0R2_FB28
 ((
u32
)0x10000000

	)

7227 
	#CAN_F0R2_FB29
 ((
u32
)0x20000000

	)

7228 
	#CAN_F0R2_FB30
 ((
u32
)0x40000000

	)

7229 
	#CAN_F0R2_FB31
 ((
u32
)0x80000000

	)

7233 
	#CAN_F1R2_FB0
 ((
u32
)0x00000001

	)

7234 
	#CAN_F1R2_FB1
 ((
u32
)0x00000002

	)

7235 
	#CAN_F1R2_FB2
 ((
u32
)0x00000004

	)

7236 
	#CAN_F1R2_FB3
 ((
u32
)0x00000008

	)

7237 
	#CAN_F1R2_FB4
 ((
u32
)0x00000010

	)

7238 
	#CAN_F1R2_FB5
 ((
u32
)0x00000020

	)

7239 
	#CAN_F1R2_FB6
 ((
u32
)0x00000040

	)

7240 
	#CAN_F1R2_FB7
 ((
u32
)0x00000080

	)

7241 
	#CAN_F1R2_FB8
 ((
u32
)0x00000100

	)

7242 
	#CAN_F1R2_FB9
 ((
u32
)0x00000200

	)

7243 
	#CAN_F1R2_FB10
 ((
u32
)0x00000400

	)

7244 
	#CAN_F1R2_FB11
 ((
u32
)0x00000800

	)

7245 
	#CAN_F1R2_FB12
 ((
u32
)0x00001000

	)

7246 
	#CAN_F1R2_FB13
 ((
u32
)0x00002000

	)

7247 
	#CAN_F1R2_FB14
 ((
u32
)0x00004000

	)

7248 
	#CAN_F1R2_FB15
 ((
u32
)0x00008000

	)

7249 
	#CAN_F1R2_FB16
 ((
u32
)0x00010000

	)

7250 
	#CAN_F1R2_FB17
 ((
u32
)0x00020000

	)

7251 
	#CAN_F1R2_FB18
 ((
u32
)0x00040000

	)

7252 
	#CAN_F1R2_FB19
 ((
u32
)0x00080000

	)

7253 
	#CAN_F1R2_FB20
 ((
u32
)0x00100000

	)

7254 
	#CAN_F1R2_FB21
 ((
u32
)0x00200000

	)

7255 
	#CAN_F1R2_FB22
 ((
u32
)0x00400000

	)

7256 
	#CAN_F1R2_FB23
 ((
u32
)0x00800000

	)

7257 
	#CAN_F1R2_FB24
 ((
u32
)0x01000000

	)

7258 
	#CAN_F1R2_FB25
 ((
u32
)0x02000000

	)

7259 
	#CAN_F1R2_FB26
 ((
u32
)0x04000000

	)

7260 
	#CAN_F1R2_FB27
 ((
u32
)0x08000000

	)

7261 
	#CAN_F1R2_FB28
 ((
u32
)0x10000000

	)

7262 
	#CAN_F1R2_FB29
 ((
u32
)0x20000000

	)

7263 
	#CAN_F1R2_FB30
 ((
u32
)0x40000000

	)

7264 
	#CAN_F1R2_FB31
 ((
u32
)0x80000000

	)

7268 
	#CAN_F2R2_FB0
 ((
u32
)0x00000001

	)

7269 
	#CAN_F2R2_FB1
 ((
u32
)0x00000002

	)

7270 
	#CAN_F2R2_FB2
 ((
u32
)0x00000004

	)

7271 
	#CAN_F2R2_FB3
 ((
u32
)0x00000008

	)

7272 
	#CAN_F2R2_FB4
 ((
u32
)0x00000010

	)

7273 
	#CAN_F2R2_FB5
 ((
u32
)0x00000020

	)

7274 
	#CAN_F2R2_FB6
 ((
u32
)0x00000040

	)

7275 
	#CAN_F2R2_FB7
 ((
u32
)0x00000080

	)

7276 
	#CAN_F2R2_FB8
 ((
u32
)0x00000100

	)

7277 
	#CAN_F2R2_FB9
 ((
u32
)0x00000200

	)

7278 
	#CAN_F2R2_FB10
 ((
u32
)0x00000400

	)

7279 
	#CAN_F2R2_FB11
 ((
u32
)0x00000800

	)

7280 
	#CAN_F2R2_FB12
 ((
u32
)0x00001000

	)

7281 
	#CAN_F2R2_FB13
 ((
u32
)0x00002000

	)

7282 
	#CAN_F2R2_FB14
 ((
u32
)0x00004000

	)

7283 
	#CAN_F2R2_FB15
 ((
u32
)0x00008000

	)

7284 
	#CAN_F2R2_FB16
 ((
u32
)0x00010000

	)

7285 
	#CAN_F2R2_FB17
 ((
u32
)0x00020000

	)

7286 
	#CAN_F2R2_FB18
 ((
u32
)0x00040000

	)

7287 
	#CAN_F2R2_FB19
 ((
u32
)0x00080000

	)

7288 
	#CAN_F2R2_FB20
 ((
u32
)0x00100000

	)

7289 
	#CAN_F2R2_FB21
 ((
u32
)0x00200000

	)

7290 
	#CAN_F2R2_FB22
 ((
u32
)0x00400000

	)

7291 
	#CAN_F2R2_FB23
 ((
u32
)0x00800000

	)

7292 
	#CAN_F2R2_FB24
 ((
u32
)0x01000000

	)

7293 
	#CAN_F2R2_FB25
 ((
u32
)0x02000000

	)

7294 
	#CAN_F2R2_FB26
 ((
u32
)0x04000000

	)

7295 
	#CAN_F2R2_FB27
 ((
u32
)0x08000000

	)

7296 
	#CAN_F2R2_FB28
 ((
u32
)0x10000000

	)

7297 
	#CAN_F2R2_FB29
 ((
u32
)0x20000000

	)

7298 
	#CAN_F2R2_FB30
 ((
u32
)0x40000000

	)

7299 
	#CAN_F2R2_FB31
 ((
u32
)0x80000000

	)

7303 
	#CAN_F3R2_FB0
 ((
u32
)0x00000001

	)

7304 
	#CAN_F3R2_FB1
 ((
u32
)0x00000002

	)

7305 
	#CAN_F3R2_FB2
 ((
u32
)0x00000004

	)

7306 
	#CAN_F3R2_FB3
 ((
u32
)0x00000008

	)

7307 
	#CAN_F3R2_FB4
 ((
u32
)0x00000010

	)

7308 
	#CAN_F3R2_FB5
 ((
u32
)0x00000020

	)

7309 
	#CAN_F3R2_FB6
 ((
u32
)0x00000040

	)

7310 
	#CAN_F3R2_FB7
 ((
u32
)0x00000080

	)

7311 
	#CAN_F3R2_FB8
 ((
u32
)0x00000100

	)

7312 
	#CAN_F3R2_FB9
 ((
u32
)0x00000200

	)

7313 
	#CAN_F3R2_FB10
 ((
u32
)0x00000400

	)

7314 
	#CAN_F3R2_FB11
 ((
u32
)0x00000800

	)

7315 
	#CAN_F3R2_FB12
 ((
u32
)0x00001000

	)

7316 
	#CAN_F3R2_FB13
 ((
u32
)0x00002000

	)

7317 
	#CAN_F3R2_FB14
 ((
u32
)0x00004000

	)

7318 
	#CAN_F3R2_FB15
 ((
u32
)0x00008000

	)

7319 
	#CAN_F3R2_FB16
 ((
u32
)0x00010000

	)

7320 
	#CAN_F3R2_FB17
 ((
u32
)0x00020000

	)

7321 
	#CAN_F3R2_FB18
 ((
u32
)0x00040000

	)

7322 
	#CAN_F3R2_FB19
 ((
u32
)0x00080000

	)

7323 
	#CAN_F3R2_FB20
 ((
u32
)0x00100000

	)

7324 
	#CAN_F3R2_FB21
 ((
u32
)0x00200000

	)

7325 
	#CAN_F3R2_FB22
 ((
u32
)0x00400000

	)

7326 
	#CAN_F3R2_FB23
 ((
u32
)0x00800000

	)

7327 
	#CAN_F3R2_FB24
 ((
u32
)0x01000000

	)

7328 
	#CAN_F3R2_FB25
 ((
u32
)0x02000000

	)

7329 
	#CAN_F3R2_FB26
 ((
u32
)0x04000000

	)

7330 
	#CAN_F3R2_FB27
 ((
u32
)0x08000000

	)

7331 
	#CAN_F3R2_FB28
 ((
u32
)0x10000000

	)

7332 
	#CAN_F3R2_FB29
 ((
u32
)0x20000000

	)

7333 
	#CAN_F3R2_FB30
 ((
u32
)0x40000000

	)

7334 
	#CAN_F3R2_FB31
 ((
u32
)0x80000000

	)

7338 
	#CAN_F4R2_FB0
 ((
u32
)0x00000001

	)

7339 
	#CAN_F4R2_FB1
 ((
u32
)0x00000002

	)

7340 
	#CAN_F4R2_FB2
 ((
u32
)0x00000004

	)

7341 
	#CAN_F4R2_FB3
 ((
u32
)0x00000008

	)

7342 
	#CAN_F4R2_FB4
 ((
u32
)0x00000010

	)

7343 
	#CAN_F4R2_FB5
 ((
u32
)0x00000020

	)

7344 
	#CAN_F4R2_FB6
 ((
u32
)0x00000040

	)

7345 
	#CAN_F4R2_FB7
 ((
u32
)0x00000080

	)

7346 
	#CAN_F4R2_FB8
 ((
u32
)0x00000100

	)

7347 
	#CAN_F4R2_FB9
 ((
u32
)0x00000200

	)

7348 
	#CAN_F4R2_FB10
 ((
u32
)0x00000400

	)

7349 
	#CAN_F4R2_FB11
 ((
u32
)0x00000800

	)

7350 
	#CAN_F4R2_FB12
 ((
u32
)0x00001000

	)

7351 
	#CAN_F4R2_FB13
 ((
u32
)0x00002000

	)

7352 
	#CAN_F4R2_FB14
 ((
u32
)0x00004000

	)

7353 
	#CAN_F4R2_FB15
 ((
u32
)0x00008000

	)

7354 
	#CAN_F4R2_FB16
 ((
u32
)0x00010000

	)

7355 
	#CAN_F4R2_FB17
 ((
u32
)0x00020000

	)

7356 
	#CAN_F4R2_FB18
 ((
u32
)0x00040000

	)

7357 
	#CAN_F4R2_FB19
 ((
u32
)0x00080000

	)

7358 
	#CAN_F4R2_FB20
 ((
u32
)0x00100000

	)

7359 
	#CAN_F4R2_FB21
 ((
u32
)0x00200000

	)

7360 
	#CAN_F4R2_FB22
 ((
u32
)0x00400000

	)

7361 
	#CAN_F4R2_FB23
 ((
u32
)0x00800000

	)

7362 
	#CAN_F4R2_FB24
 ((
u32
)0x01000000

	)

7363 
	#CAN_F4R2_FB25
 ((
u32
)0x02000000

	)

7364 
	#CAN_F4R2_FB26
 ((
u32
)0x04000000

	)

7365 
	#CAN_F4R2_FB27
 ((
u32
)0x08000000

	)

7366 
	#CAN_F4R2_FB28
 ((
u32
)0x10000000

	)

7367 
	#CAN_F4R2_FB29
 ((
u32
)0x20000000

	)

7368 
	#CAN_F4R2_FB30
 ((
u32
)0x40000000

	)

7369 
	#CAN_F4R2_FB31
 ((
u32
)0x80000000

	)

7373 
	#CAN_F5R2_FB0
 ((
u32
)0x00000001

	)

7374 
	#CAN_F5R2_FB1
 ((
u32
)0x00000002

	)

7375 
	#CAN_F5R2_FB2
 ((
u32
)0x00000004

	)

7376 
	#CAN_F5R2_FB3
 ((
u32
)0x00000008

	)

7377 
	#CAN_F5R2_FB4
 ((
u32
)0x00000010

	)

7378 
	#CAN_F5R2_FB5
 ((
u32
)0x00000020

	)

7379 
	#CAN_F5R2_FB6
 ((
u32
)0x00000040

	)

7380 
	#CAN_F5R2_FB7
 ((
u32
)0x00000080

	)

7381 
	#CAN_F5R2_FB8
 ((
u32
)0x00000100

	)

7382 
	#CAN_F5R2_FB9
 ((
u32
)0x00000200

	)

7383 
	#CAN_F5R2_FB10
 ((
u32
)0x00000400

	)

7384 
	#CAN_F5R2_FB11
 ((
u32
)0x00000800

	)

7385 
	#CAN_F5R2_FB12
 ((
u32
)0x00001000

	)

7386 
	#CAN_F5R2_FB13
 ((
u32
)0x00002000

	)

7387 
	#CAN_F5R2_FB14
 ((
u32
)0x00004000

	)

7388 
	#CAN_F5R2_FB15
 ((
u32
)0x00008000

	)

7389 
	#CAN_F5R2_FB16
 ((
u32
)0x00010000

	)

7390 
	#CAN_F5R2_FB17
 ((
u32
)0x00020000

	)

7391 
	#CAN_F5R2_FB18
 ((
u32
)0x00040000

	)

7392 
	#CAN_F5R2_FB19
 ((
u32
)0x00080000

	)

7393 
	#CAN_F5R2_FB20
 ((
u32
)0x00100000

	)

7394 
	#CAN_F5R2_FB21
 ((
u32
)0x00200000

	)

7395 
	#CAN_F5R2_FB22
 ((
u32
)0x00400000

	)

7396 
	#CAN_F5R2_FB23
 ((
u32
)0x00800000

	)

7397 
	#CAN_F5R2_FB24
 ((
u32
)0x01000000

	)

7398 
	#CAN_F5R2_FB25
 ((
u32
)0x02000000

	)

7399 
	#CAN_F5R2_FB26
 ((
u32
)0x04000000

	)

7400 
	#CAN_F5R2_FB27
 ((
u32
)0x08000000

	)

7401 
	#CAN_F5R2_FB28
 ((
u32
)0x10000000

	)

7402 
	#CAN_F5R2_FB29
 ((
u32
)0x20000000

	)

7403 
	#CAN_F5R2_FB30
 ((
u32
)0x40000000

	)

7404 
	#CAN_F5R2_FB31
 ((
u32
)0x80000000

	)

7408 
	#CAN_F6R2_FB0
 ((
u32
)0x00000001

	)

7409 
	#CAN_F6R2_FB1
 ((
u32
)0x00000002

	)

7410 
	#CAN_F6R2_FB2
 ((
u32
)0x00000004

	)

7411 
	#CAN_F6R2_FB3
 ((
u32
)0x00000008

	)

7412 
	#CAN_F6R2_FB4
 ((
u32
)0x00000010

	)

7413 
	#CAN_F6R2_FB5
 ((
u32
)0x00000020

	)

7414 
	#CAN_F6R2_FB6
 ((
u32
)0x00000040

	)

7415 
	#CAN_F6R2_FB7
 ((
u32
)0x00000080

	)

7416 
	#CAN_F6R2_FB8
 ((
u32
)0x00000100

	)

7417 
	#CAN_F6R2_FB9
 ((
u32
)0x00000200

	)

7418 
	#CAN_F6R2_FB10
 ((
u32
)0x00000400

	)

7419 
	#CAN_F6R2_FB11
 ((
u32
)0x00000800

	)

7420 
	#CAN_F6R2_FB12
 ((
u32
)0x00001000

	)

7421 
	#CAN_F6R2_FB13
 ((
u32
)0x00002000

	)

7422 
	#CAN_F6R2_FB14
 ((
u32
)0x00004000

	)

7423 
	#CAN_F6R2_FB15
 ((
u32
)0x00008000

	)

7424 
	#CAN_F6R2_FB16
 ((
u32
)0x00010000

	)

7425 
	#CAN_F6R2_FB17
 ((
u32
)0x00020000

	)

7426 
	#CAN_F6R2_FB18
 ((
u32
)0x00040000

	)

7427 
	#CAN_F6R2_FB19
 ((
u32
)0x00080000

	)

7428 
	#CAN_F6R2_FB20
 ((
u32
)0x00100000

	)

7429 
	#CAN_F6R2_FB21
 ((
u32
)0x00200000

	)

7430 
	#CAN_F6R2_FB22
 ((
u32
)0x00400000

	)

7431 
	#CAN_F6R2_FB23
 ((
u32
)0x00800000

	)

7432 
	#CAN_F6R2_FB24
 ((
u32
)0x01000000

	)

7433 
	#CAN_F6R2_FB25
 ((
u32
)0x02000000

	)

7434 
	#CAN_F6R2_FB26
 ((
u32
)0x04000000

	)

7435 
	#CAN_F6R2_FB27
 ((
u32
)0x08000000

	)

7436 
	#CAN_F6R2_FB28
 ((
u32
)0x10000000

	)

7437 
	#CAN_F6R2_FB29
 ((
u32
)0x20000000

	)

7438 
	#CAN_F6R2_FB30
 ((
u32
)0x40000000

	)

7439 
	#CAN_F6R2_FB31
 ((
u32
)0x80000000

	)

7443 
	#CAN_F7R2_FB0
 ((
u32
)0x00000001

	)

7444 
	#CAN_F7R2_FB1
 ((
u32
)0x00000002

	)

7445 
	#CAN_F7R2_FB2
 ((
u32
)0x00000004

	)

7446 
	#CAN_F7R2_FB3
 ((
u32
)0x00000008

	)

7447 
	#CAN_F7R2_FB4
 ((
u32
)0x00000010

	)

7448 
	#CAN_F7R2_FB5
 ((
u32
)0x00000020

	)

7449 
	#CAN_F7R2_FB6
 ((
u32
)0x00000040

	)

7450 
	#CAN_F7R2_FB7
 ((
u32
)0x00000080

	)

7451 
	#CAN_F7R2_FB8
 ((
u32
)0x00000100

	)

7452 
	#CAN_F7R2_FB9
 ((
u32
)0x00000200

	)

7453 
	#CAN_F7R2_FB10
 ((
u32
)0x00000400

	)

7454 
	#CAN_F7R2_FB11
 ((
u32
)0x00000800

	)

7455 
	#CAN_F7R2_FB12
 ((
u32
)0x00001000

	)

7456 
	#CAN_F7R2_FB13
 ((
u32
)0x00002000

	)

7457 
	#CAN_F7R2_FB14
 ((
u32
)0x00004000

	)

7458 
	#CAN_F7R2_FB15
 ((
u32
)0x00008000

	)

7459 
	#CAN_F7R2_FB16
 ((
u32
)0x00010000

	)

7460 
	#CAN_F7R2_FB17
 ((
u32
)0x00020000

	)

7461 
	#CAN_F7R2_FB18
 ((
u32
)0x00040000

	)

7462 
	#CAN_F7R2_FB19
 ((
u32
)0x00080000

	)

7463 
	#CAN_F7R2_FB20
 ((
u32
)0x00100000

	)

7464 
	#CAN_F7R2_FB21
 ((
u32
)0x00200000

	)

7465 
	#CAN_F7R2_FB22
 ((
u32
)0x00400000

	)

7466 
	#CAN_F7R2_FB23
 ((
u32
)0x00800000

	)

7467 
	#CAN_F7R2_FB24
 ((
u32
)0x01000000

	)

7468 
	#CAN_F7R2_FB25
 ((
u32
)0x02000000

	)

7469 
	#CAN_F7R2_FB26
 ((
u32
)0x04000000

	)

7470 
	#CAN_F7R2_FB27
 ((
u32
)0x08000000

	)

7471 
	#CAN_F7R2_FB28
 ((
u32
)0x10000000

	)

7472 
	#CAN_F7R2_FB29
 ((
u32
)0x20000000

	)

7473 
	#CAN_F7R2_FB30
 ((
u32
)0x40000000

	)

7474 
	#CAN_F7R2_FB31
 ((
u32
)0x80000000

	)

7478 
	#CAN_F8R2_FB0
 ((
u32
)0x00000001

	)

7479 
	#CAN_F8R2_FB1
 ((
u32
)0x00000002

	)

7480 
	#CAN_F8R2_FB2
 ((
u32
)0x00000004

	)

7481 
	#CAN_F8R2_FB3
 ((
u32
)0x00000008

	)

7482 
	#CAN_F8R2_FB4
 ((
u32
)0x00000010

	)

7483 
	#CAN_F8R2_FB5
 ((
u32
)0x00000020

	)

7484 
	#CAN_F8R2_FB6
 ((
u32
)0x00000040

	)

7485 
	#CAN_F8R2_FB7
 ((
u32
)0x00000080

	)

7486 
	#CAN_F8R2_FB8
 ((
u32
)0x00000100

	)

7487 
	#CAN_F8R2_FB9
 ((
u32
)0x00000200

	)

7488 
	#CAN_F8R2_FB10
 ((
u32
)0x00000400

	)

7489 
	#CAN_F8R2_FB11
 ((
u32
)0x00000800

	)

7490 
	#CAN_F8R2_FB12
 ((
u32
)0x00001000

	)

7491 
	#CAN_F8R2_FB13
 ((
u32
)0x00002000

	)

7492 
	#CAN_F8R2_FB14
 ((
u32
)0x00004000

	)

7493 
	#CAN_F8R2_FB15
 ((
u32
)0x00008000

	)

7494 
	#CAN_F8R2_FB16
 ((
u32
)0x00010000

	)

7495 
	#CAN_F8R2_FB17
 ((
u32
)0x00020000

	)

7496 
	#CAN_F8R2_FB18
 ((
u32
)0x00040000

	)

7497 
	#CAN_F8R2_FB19
 ((
u32
)0x00080000

	)

7498 
	#CAN_F8R2_FB20
 ((
u32
)0x00100000

	)

7499 
	#CAN_F8R2_FB21
 ((
u32
)0x00200000

	)

7500 
	#CAN_F8R2_FB22
 ((
u32
)0x00400000

	)

7501 
	#CAN_F8R2_FB23
 ((
u32
)0x00800000

	)

7502 
	#CAN_F8R2_FB24
 ((
u32
)0x01000000

	)

7503 
	#CAN_F8R2_FB25
 ((
u32
)0x02000000

	)

7504 
	#CAN_F8R2_FB26
 ((
u32
)0x04000000

	)

7505 
	#CAN_F8R2_FB27
 ((
u32
)0x08000000

	)

7506 
	#CAN_F8R2_FB28
 ((
u32
)0x10000000

	)

7507 
	#CAN_F8R2_FB29
 ((
u32
)0x20000000

	)

7508 
	#CAN_F8R2_FB30
 ((
u32
)0x40000000

	)

7509 
	#CAN_F8R2_FB31
 ((
u32
)0x80000000

	)

7513 
	#CAN_F9R2_FB0
 ((
u32
)0x00000001

	)

7514 
	#CAN_F9R2_FB1
 ((
u32
)0x00000002

	)

7515 
	#CAN_F9R2_FB2
 ((
u32
)0x00000004

	)

7516 
	#CAN_F9R2_FB3
 ((
u32
)0x00000008

	)

7517 
	#CAN_F9R2_FB4
 ((
u32
)0x00000010

	)

7518 
	#CAN_F9R2_FB5
 ((
u32
)0x00000020

	)

7519 
	#CAN_F9R2_FB6
 ((
u32
)0x00000040

	)

7520 
	#CAN_F9R2_FB7
 ((
u32
)0x00000080

	)

7521 
	#CAN_F9R2_FB8
 ((
u32
)0x00000100

	)

7522 
	#CAN_F9R2_FB9
 ((
u32
)0x00000200

	)

7523 
	#CAN_F9R2_FB10
 ((
u32
)0x00000400

	)

7524 
	#CAN_F9R2_FB11
 ((
u32
)0x00000800

	)

7525 
	#CAN_F9R2_FB12
 ((
u32
)0x00001000

	)

7526 
	#CAN_F9R2_FB13
 ((
u32
)0x00002000

	)

7527 
	#CAN_F9R2_FB14
 ((
u32
)0x00004000

	)

7528 
	#CAN_F9R2_FB15
 ((
u32
)0x00008000

	)

7529 
	#CAN_F9R2_FB16
 ((
u32
)0x00010000

	)

7530 
	#CAN_F9R2_FB17
 ((
u32
)0x00020000

	)

7531 
	#CAN_F9R2_FB18
 ((
u32
)0x00040000

	)

7532 
	#CAN_F9R2_FB19
 ((
u32
)0x00080000

	)

7533 
	#CAN_F9R2_FB20
 ((
u32
)0x00100000

	)

7534 
	#CAN_F9R2_FB21
 ((
u32
)0x00200000

	)

7535 
	#CAN_F9R2_FB22
 ((
u32
)0x00400000

	)

7536 
	#CAN_F9R2_FB23
 ((
u32
)0x00800000

	)

7537 
	#CAN_F9R2_FB24
 ((
u32
)0x01000000

	)

7538 
	#CAN_F9R2_FB25
 ((
u32
)0x02000000

	)

7539 
	#CAN_F9R2_FB26
 ((
u32
)0x04000000

	)

7540 
	#CAN_F9R2_FB27
 ((
u32
)0x08000000

	)

7541 
	#CAN_F9R2_FB28
 ((
u32
)0x10000000

	)

7542 
	#CAN_F9R2_FB29
 ((
u32
)0x20000000

	)

7543 
	#CAN_F9R2_FB30
 ((
u32
)0x40000000

	)

7544 
	#CAN_F9R2_FB31
 ((
u32
)0x80000000

	)

7548 
	#CAN_F10R2_FB0
 ((
u32
)0x00000001

	)

7549 
	#CAN_F10R2_FB1
 ((
u32
)0x00000002

	)

7550 
	#CAN_F10R2_FB2
 ((
u32
)0x00000004

	)

7551 
	#CAN_F10R2_FB3
 ((
u32
)0x00000008

	)

7552 
	#CAN_F10R2_FB4
 ((
u32
)0x00000010

	)

7553 
	#CAN_F10R2_FB5
 ((
u32
)0x00000020

	)

7554 
	#CAN_F10R2_FB6
 ((
u32
)0x00000040

	)

7555 
	#CAN_F10R2_FB7
 ((
u32
)0x00000080

	)

7556 
	#CAN_F10R2_FB8
 ((
u32
)0x00000100

	)

7557 
	#CAN_F10R2_FB9
 ((
u32
)0x00000200

	)

7558 
	#CAN_F10R2_FB10
 ((
u32
)0x00000400

	)

7559 
	#CAN_F10R2_FB11
 ((
u32
)0x00000800

	)

7560 
	#CAN_F10R2_FB12
 ((
u32
)0x00001000

	)

7561 
	#CAN_F10R2_FB13
 ((
u32
)0x00002000

	)

7562 
	#CAN_F10R2_FB14
 ((
u32
)0x00004000

	)

7563 
	#CAN_F10R2_FB15
 ((
u32
)0x00008000

	)

7564 
	#CAN_F10R2_FB16
 ((
u32
)0x00010000

	)

7565 
	#CAN_F10R2_FB17
 ((
u32
)0x00020000

	)

7566 
	#CAN_F10R2_FB18
 ((
u32
)0x00040000

	)

7567 
	#CAN_F10R2_FB19
 ((
u32
)0x00080000

	)

7568 
	#CAN_F10R2_FB20
 ((
u32
)0x00100000

	)

7569 
	#CAN_F10R2_FB21
 ((
u32
)0x00200000

	)

7570 
	#CAN_F10R2_FB22
 ((
u32
)0x00400000

	)

7571 
	#CAN_F10R2_FB23
 ((
u32
)0x00800000

	)

7572 
	#CAN_F10R2_FB24
 ((
u32
)0x01000000

	)

7573 
	#CAN_F10R2_FB25
 ((
u32
)0x02000000

	)

7574 
	#CAN_F10R2_FB26
 ((
u32
)0x04000000

	)

7575 
	#CAN_F10R2_FB27
 ((
u32
)0x08000000

	)

7576 
	#CAN_F10R2_FB28
 ((
u32
)0x10000000

	)

7577 
	#CAN_F10R2_FB29
 ((
u32
)0x20000000

	)

7578 
	#CAN_F10R2_FB30
 ((
u32
)0x40000000

	)

7579 
	#CAN_F10R2_FB31
 ((
u32
)0x80000000

	)

7583 
	#CAN_F11R2_FB0
 ((
u32
)0x00000001

	)

7584 
	#CAN_F11R2_FB1
 ((
u32
)0x00000002

	)

7585 
	#CAN_F11R2_FB2
 ((
u32
)0x00000004

	)

7586 
	#CAN_F11R2_FB3
 ((
u32
)0x00000008

	)

7587 
	#CAN_F11R2_FB4
 ((
u32
)0x00000010

	)

7588 
	#CAN_F11R2_FB5
 ((
u32
)0x00000020

	)

7589 
	#CAN_F11R2_FB6
 ((
u32
)0x00000040

	)

7590 
	#CAN_F11R2_FB7
 ((
u32
)0x00000080

	)

7591 
	#CAN_F11R2_FB8
 ((
u32
)0x00000100

	)

7592 
	#CAN_F11R2_FB9
 ((
u32
)0x00000200

	)

7593 
	#CAN_F11R2_FB10
 ((
u32
)0x00000400

	)

7594 
	#CAN_F11R2_FB11
 ((
u32
)0x00000800

	)

7595 
	#CAN_F11R2_FB12
 ((
u32
)0x00001000

	)

7596 
	#CAN_F11R2_FB13
 ((
u32
)0x00002000

	)

7597 
	#CAN_F11R2_FB14
 ((
u32
)0x00004000

	)

7598 
	#CAN_F11R2_FB15
 ((
u32
)0x00008000

	)

7599 
	#CAN_F11R2_FB16
 ((
u32
)0x00010000

	)

7600 
	#CAN_F11R2_FB17
 ((
u32
)0x00020000

	)

7601 
	#CAN_F11R2_FB18
 ((
u32
)0x00040000

	)

7602 
	#CAN_F11R2_FB19
 ((
u32
)0x00080000

	)

7603 
	#CAN_F11R2_FB20
 ((
u32
)0x00100000

	)

7604 
	#CAN_F11R2_FB21
 ((
u32
)0x00200000

	)

7605 
	#CAN_F11R2_FB22
 ((
u32
)0x00400000

	)

7606 
	#CAN_F11R2_FB23
 ((
u32
)0x00800000

	)

7607 
	#CAN_F11R2_FB24
 ((
u32
)0x01000000

	)

7608 
	#CAN_F11R2_FB25
 ((
u32
)0x02000000

	)

7609 
	#CAN_F11R2_FB26
 ((
u32
)0x04000000

	)

7610 
	#CAN_F11R2_FB27
 ((
u32
)0x08000000

	)

7611 
	#CAN_F11R2_FB28
 ((
u32
)0x10000000

	)

7612 
	#CAN_F11R2_FB29
 ((
u32
)0x20000000

	)

7613 
	#CAN_F11R2_FB30
 ((
u32
)0x40000000

	)

7614 
	#CAN_F11R2_FB31
 ((
u32
)0x80000000

	)

7618 
	#CAN_F12R2_FB0
 ((
u32
)0x00000001

	)

7619 
	#CAN_F12R2_FB1
 ((
u32
)0x00000002

	)

7620 
	#CAN_F12R2_FB2
 ((
u32
)0x00000004

	)

7621 
	#CAN_F12R2_FB3
 ((
u32
)0x00000008

	)

7622 
	#CAN_F12R2_FB4
 ((
u32
)0x00000010

	)

7623 
	#CAN_F12R2_FB5
 ((
u32
)0x00000020

	)

7624 
	#CAN_F12R2_FB6
 ((
u32
)0x00000040

	)

7625 
	#CAN_F12R2_FB7
 ((
u32
)0x00000080

	)

7626 
	#CAN_F12R2_FB8
 ((
u32
)0x00000100

	)

7627 
	#CAN_F12R2_FB9
 ((
u32
)0x00000200

	)

7628 
	#CAN_F12R2_FB10
 ((
u32
)0x00000400

	)

7629 
	#CAN_F12R2_FB11
 ((
u32
)0x00000800

	)

7630 
	#CAN_F12R2_FB12
 ((
u32
)0x00001000

	)

7631 
	#CAN_F12R2_FB13
 ((
u32
)0x00002000

	)

7632 
	#CAN_F12R2_FB14
 ((
u32
)0x00004000

	)

7633 
	#CAN_F12R2_FB15
 ((
u32
)0x00008000

	)

7634 
	#CAN_F12R2_FB16
 ((
u32
)0x00010000

	)

7635 
	#CAN_F12R2_FB17
 ((
u32
)0x00020000

	)

7636 
	#CAN_F12R2_FB18
 ((
u32
)0x00040000

	)

7637 
	#CAN_F12R2_FB19
 ((
u32
)0x00080000

	)

7638 
	#CAN_F12R2_FB20
 ((
u32
)0x00100000

	)

7639 
	#CAN_F12R2_FB21
 ((
u32
)0x00200000

	)

7640 
	#CAN_F12R2_FB22
 ((
u32
)0x00400000

	)

7641 
	#CAN_F12R2_FB23
 ((
u32
)0x00800000

	)

7642 
	#CAN_F12R2_FB24
 ((
u32
)0x01000000

	)

7643 
	#CAN_F12R2_FB25
 ((
u32
)0x02000000

	)

7644 
	#CAN_F12R2_FB26
 ((
u32
)0x04000000

	)

7645 
	#CAN_F12R2_FB27
 ((
u32
)0x08000000

	)

7646 
	#CAN_F12R2_FB28
 ((
u32
)0x10000000

	)

7647 
	#CAN_F12R2_FB29
 ((
u32
)0x20000000

	)

7648 
	#CAN_F12R2_FB30
 ((
u32
)0x40000000

	)

7649 
	#CAN_F12R2_FB31
 ((
u32
)0x80000000

	)

7653 
	#CAN_F13R2_FB0
 ((
u32
)0x00000001

	)

7654 
	#CAN_F13R2_FB1
 ((
u32
)0x00000002

	)

7655 
	#CAN_F13R2_FB2
 ((
u32
)0x00000004

	)

7656 
	#CAN_F13R2_FB3
 ((
u32
)0x00000008

	)

7657 
	#CAN_F13R2_FB4
 ((
u32
)0x00000010

	)

7658 
	#CAN_F13R2_FB5
 ((
u32
)0x00000020

	)

7659 
	#CAN_F13R2_FB6
 ((
u32
)0x00000040

	)

7660 
	#CAN_F13R2_FB7
 ((
u32
)0x00000080

	)

7661 
	#CAN_F13R2_FB8
 ((
u32
)0x00000100

	)

7662 
	#CAN_F13R2_FB9
 ((
u32
)0x00000200

	)

7663 
	#CAN_F13R2_FB10
 ((
u32
)0x00000400

	)

7664 
	#CAN_F13R2_FB11
 ((
u32
)0x00000800

	)

7665 
	#CAN_F13R2_FB12
 ((
u32
)0x00001000

	)

7666 
	#CAN_F13R2_FB13
 ((
u32
)0x00002000

	)

7667 
	#CAN_F13R2_FB14
 ((
u32
)0x00004000

	)

7668 
	#CAN_F13R2_FB15
 ((
u32
)0x00008000

	)

7669 
	#CAN_F13R2_FB16
 ((
u32
)0x00010000

	)

7670 
	#CAN_F13R2_FB17
 ((
u32
)0x00020000

	)

7671 
	#CAN_F13R2_FB18
 ((
u32
)0x00040000

	)

7672 
	#CAN_F13R2_FB19
 ((
u32
)0x00080000

	)

7673 
	#CAN_F13R2_FB20
 ((
u32
)0x00100000

	)

7674 
	#CAN_F13R2_FB21
 ((
u32
)0x00200000

	)

7675 
	#CAN_F13R2_FB22
 ((
u32
)0x00400000

	)

7676 
	#CAN_F13R2_FB23
 ((
u32
)0x00800000

	)

7677 
	#CAN_F13R2_FB24
 ((
u32
)0x01000000

	)

7678 
	#CAN_F13R2_FB25
 ((
u32
)0x02000000

	)

7679 
	#CAN_F13R2_FB26
 ((
u32
)0x04000000

	)

7680 
	#CAN_F13R2_FB27
 ((
u32
)0x08000000

	)

7681 
	#CAN_F13R2_FB28
 ((
u32
)0x10000000

	)

7682 
	#CAN_F13R2_FB29
 ((
u32
)0x20000000

	)

7683 
	#CAN_F13R2_FB30
 ((
u32
)0x40000000

	)

7684 
	#CAN_F13R2_FB31
 ((
u32
)0x80000000

	)

7688 
	#CAN_F14R2_FB0
 ((
u32
)0x00000001

	)

7689 
	#CAN_F14R2_FB1
 ((
u32
)0x00000002

	)

7690 
	#CAN_F14R2_FB2
 ((
u32
)0x00000004

	)

7691 
	#CAN_F14R2_FB3
 ((
u32
)0x00000008

	)

7692 
	#CAN_F14R2_FB4
 ((
u32
)0x00000010

	)

7693 
	#CAN_F14R2_FB5
 ((
u32
)0x00000020

	)

7694 
	#CAN_F14R2_FB6
 ((
u32
)0x00000040

	)

7695 
	#CAN_F14R2_FB7
 ((
u32
)0x00000080

	)

7696 
	#CAN_F14R2_FB8
 ((
u32
)0x00000100

	)

7697 
	#CAN_F14R2_FB9
 ((
u32
)0x00000200

	)

7698 
	#CAN_F14R2_FB10
 ((
u32
)0x00000400

	)

7699 
	#CAN_F14R2_FB11
 ((
u32
)0x00000800

	)

7700 
	#CAN_F14R2_FB12
 ((
u32
)0x00001000

	)

7701 
	#CAN_F14R2_FB13
 ((
u32
)0x00002000

	)

7702 
	#CAN_F14R2_FB14
 ((
u32
)0x00004000

	)

7703 
	#CAN_F14R2_FB15
 ((
u32
)0x00008000

	)

7704 
	#CAN_F14R2_FB16
 ((
u32
)0x00010000

	)

7705 
	#CAN_F14R2_FB17
 ((
u32
)0x00020000

	)

7706 
	#CAN_F14R2_FB18
 ((
u32
)0x00040000

	)

7707 
	#CAN_F14R2_FB19
 ((
u32
)0x00080000

	)

7708 
	#CAN_F14R2_FB20
 ((
u32
)0x00100000

	)

7709 
	#CAN_F14R2_FB21
 ((
u32
)0x00200000

	)

7710 
	#CAN_F14R2_FB22
 ((
u32
)0x00400000

	)

7711 
	#CAN_F14R2_FB23
 ((
u32
)0x00800000

	)

7712 
	#CAN_F14R2_FB24
 ((
u32
)0x01000000

	)

7713 
	#CAN_F14R2_FB25
 ((
u32
)0x02000000

	)

7714 
	#CAN_F14R2_FB26
 ((
u32
)0x04000000

	)

7715 
	#CAN_F14R2_FB27
 ((
u32
)0x08000000

	)

7716 
	#CAN_F14R2_FB28
 ((
u32
)0x10000000

	)

7717 
	#CAN_F14R2_FB29
 ((
u32
)0x20000000

	)

7718 
	#CAN_F14R2_FB30
 ((
u32
)0x40000000

	)

7719 
	#CAN_F14R2_FB31
 ((
u32
)0x80000000

	)

7723 
	#CAN_F15R2_FB0
 ((
u32
)0x00000001

	)

7724 
	#CAN_F15R2_FB1
 ((
u32
)0x00000002

	)

7725 
	#CAN_F15R2_FB2
 ((
u32
)0x00000004

	)

7726 
	#CAN_F15R2_FB3
 ((
u32
)0x00000008

	)

7727 
	#CAN_F15R2_FB4
 ((
u32
)0x00000010

	)

7728 
	#CAN_F15R2_FB5
 ((
u32
)0x00000020

	)

7729 
	#CAN_F15R2_FB6
 ((
u32
)0x00000040

	)

7730 
	#CAN_F15R2_FB7
 ((
u32
)0x00000080

	)

7731 
	#CAN_F15R2_FB8
 ((
u32
)0x00000100

	)

7732 
	#CAN_F15R2_FB9
 ((
u32
)0x00000200

	)

7733 
	#CAN_F15R2_FB10
 ((
u32
)0x00000400

	)

7734 
	#CAN_F15R2_FB11
 ((
u32
)0x00000800

	)

7735 
	#CAN_F15R2_FB12
 ((
u32
)0x00001000

	)

7736 
	#CAN_F15R2_FB13
 ((
u32
)0x00002000

	)

7737 
	#CAN_F15R2_FB14
 ((
u32
)0x00004000

	)

7738 
	#CAN_F15R2_FB15
 ((
u32
)0x00008000

	)

7739 
	#CAN_F15R2_FB16
 ((
u32
)0x00010000

	)

7740 
	#CAN_F15R2_FB17
 ((
u32
)0x00020000

	)

7741 
	#CAN_F15R2_FB18
 ((
u32
)0x00040000

	)

7742 
	#CAN_F15R2_FB19
 ((
u32
)0x00080000

	)

7743 
	#CAN_F15R2_FB20
 ((
u32
)0x00100000

	)

7744 
	#CAN_F15R2_FB21
 ((
u32
)0x00200000

	)

7745 
	#CAN_F15R2_FB22
 ((
u32
)0x00400000

	)

7746 
	#CAN_F15R2_FB23
 ((
u32
)0x00800000

	)

7747 
	#CAN_F15R2_FB24
 ((
u32
)0x01000000

	)

7748 
	#CAN_F15R2_FB25
 ((
u32
)0x02000000

	)

7749 
	#CAN_F15R2_FB26
 ((
u32
)0x04000000

	)

7750 
	#CAN_F15R2_FB27
 ((
u32
)0x08000000

	)

7751 
	#CAN_F15R2_FB28
 ((
u32
)0x10000000

	)

7752 
	#CAN_F15R2_FB29
 ((
u32
)0x20000000

	)

7753 
	#CAN_F15R2_FB30
 ((
u32
)0x40000000

	)

7754 
	#CAN_F15R2_FB31
 ((
u32
)0x80000000

	)

7758 
	#CAN_F16R2_FB0
 ((
u32
)0x00000001

	)

7759 
	#CAN_F16R2_FB1
 ((
u32
)0x00000002

	)

7760 
	#CAN_F16R2_FB2
 ((
u32
)0x00000004

	)

7761 
	#CAN_F16R2_FB3
 ((
u32
)0x00000008

	)

7762 
	#CAN_F16R2_FB4
 ((
u32
)0x00000010

	)

7763 
	#CAN_F16R2_FB5
 ((
u32
)0x00000020

	)

7764 
	#CAN_F16R2_FB6
 ((
u32
)0x00000040

	)

7765 
	#CAN_F16R2_FB7
 ((
u32
)0x00000080

	)

7766 
	#CAN_F16R2_FB8
 ((
u32
)0x00000100

	)

7767 
	#CAN_F16R2_FB9
 ((
u32
)0x00000200

	)

7768 
	#CAN_F16R2_FB10
 ((
u32
)0x00000400

	)

7769 
	#CAN_F16R2_FB11
 ((
u32
)0x00000800

	)

7770 
	#CAN_F16R2_FB12
 ((
u32
)0x00001000

	)

7771 
	#CAN_F16R2_FB13
 ((
u32
)0x00002000

	)

7772 
	#CAN_F16R2_FB14
 ((
u32
)0x00004000

	)

7773 
	#CAN_F16R2_FB15
 ((
u32
)0x00008000

	)

7774 
	#CAN_F16R2_FB16
 ((
u32
)0x00010000

	)

7775 
	#CAN_F16R2_FB17
 ((
u32
)0x00020000

	)

7776 
	#CAN_F16R2_FB18
 ((
u32
)0x00040000

	)

7777 
	#CAN_F16R2_FB19
 ((
u32
)0x00080000

	)

7778 
	#CAN_F16R2_FB20
 ((
u32
)0x00100000

	)

7779 
	#CAN_F16R2_FB21
 ((
u32
)0x00200000

	)

7780 
	#CAN_F16R2_FB22
 ((
u32
)0x00400000

	)

7781 
	#CAN_F16R2_FB23
 ((
u32
)0x00800000

	)

7782 
	#CAN_F16R2_FB24
 ((
u32
)0x01000000

	)

7783 
	#CAN_F16R2_FB25
 ((
u32
)0x02000000

	)

7784 
	#CAN_F16R2_FB26
 ((
u32
)0x04000000

	)

7785 
	#CAN_F16R2_FB27
 ((
u32
)0x08000000

	)

7786 
	#CAN_F16R2_FB28
 ((
u32
)0x10000000

	)

7787 
	#CAN_F16R2_FB29
 ((
u32
)0x20000000

	)

7788 
	#CAN_F16R2_FB30
 ((
u32
)0x40000000

	)

7789 
	#CAN_F16R2_FB31
 ((
u32
)0x80000000

	)

7793 
	#CAN_F17R2_FB0
 ((
u32
)0x00000001

	)

7794 
	#CAN_F17R2_FB1
 ((
u32
)0x00000002

	)

7795 
	#CAN_F17R2_FB2
 ((
u32
)0x00000004

	)

7796 
	#CAN_F17R2_FB3
 ((
u32
)0x00000008

	)

7797 
	#CAN_F17R2_FB4
 ((
u32
)0x00000010

	)

7798 
	#CAN_F17R2_FB5
 ((
u32
)0x00000020

	)

7799 
	#CAN_F17R2_FB6
 ((
u32
)0x00000040

	)

7800 
	#CAN_F17R2_FB7
 ((
u32
)0x00000080

	)

7801 
	#CAN_F17R2_FB8
 ((
u32
)0x00000100

	)

7802 
	#CAN_F17R2_FB9
 ((
u32
)0x00000200

	)

7803 
	#CAN_F17R2_FB10
 ((
u32
)0x00000400

	)

7804 
	#CAN_F17R2_FB11
 ((
u32
)0x00000800

	)

7805 
	#CAN_F17R2_FB12
 ((
u32
)0x00001000

	)

7806 
	#CAN_F17R2_FB13
 ((
u32
)0x00002000

	)

7807 
	#CAN_F17R2_FB14
 ((
u32
)0x00004000

	)

7808 
	#CAN_F17R2_FB15
 ((
u32
)0x00008000

	)

7809 
	#CAN_F17R2_FB16
 ((
u32
)0x00010000

	)

7810 
	#CAN_F17R2_FB17
 ((
u32
)0x00020000

	)

7811 
	#CAN_F17R2_FB18
 ((
u32
)0x00040000

	)

7812 
	#CAN_F17R2_FB19
 ((
u32
)0x00080000

	)

7813 
	#CAN_F17R2_FB20
 ((
u32
)0x00100000

	)

7814 
	#CAN_F17R2_FB21
 ((
u32
)0x00200000

	)

7815 
	#CAN_F17R2_FB22
 ((
u32
)0x00400000

	)

7816 
	#CAN_F17R2_FB23
 ((
u32
)0x00800000

	)

7817 
	#CAN_F17R2_FB24
 ((
u32
)0x01000000

	)

7818 
	#CAN_F17R2_FB25
 ((
u32
)0x02000000

	)

7819 
	#CAN_F17R2_FB26
 ((
u32
)0x04000000

	)

7820 
	#CAN_F17R2_FB27
 ((
u32
)0x08000000

	)

7821 
	#CAN_F17R2_FB28
 ((
u32
)0x10000000

	)

7822 
	#CAN_F17R2_FB29
 ((
u32
)0x20000000

	)

7823 
	#CAN_F17R2_FB30
 ((
u32
)0x40000000

	)

7824 
	#CAN_F17R2_FB31
 ((
u32
)0x80000000

	)

7828 
	#CAN_F18R2_FB0
 ((
u32
)0x00000001

	)

7829 
	#CAN_F18R2_FB1
 ((
u32
)0x00000002

	)

7830 
	#CAN_F18R2_FB2
 ((
u32
)0x00000004

	)

7831 
	#CAN_F18R2_FB3
 ((
u32
)0x00000008

	)

7832 
	#CAN_F18R2_FB4
 ((
u32
)0x00000010

	)

7833 
	#CAN_F18R2_FB5
 ((
u32
)0x00000020

	)

7834 
	#CAN_F18R2_FB6
 ((
u32
)0x00000040

	)

7835 
	#CAN_F18R2_FB7
 ((
u32
)0x00000080

	)

7836 
	#CAN_F18R2_FB8
 ((
u32
)0x00000100

	)

7837 
	#CAN_F18R2_FB9
 ((
u32
)0x00000200

	)

7838 
	#CAN_F18R2_FB10
 ((
u32
)0x00000400

	)

7839 
	#CAN_F18R2_FB11
 ((
u32
)0x00000800

	)

7840 
	#CAN_F18R2_FB12
 ((
u32
)0x00001000

	)

7841 
	#CAN_F18R2_FB13
 ((
u32
)0x00002000

	)

7842 
	#CAN_F18R2_FB14
 ((
u32
)0x00004000

	)

7843 
	#CAN_F18R2_FB15
 ((
u32
)0x00008000

	)

7844 
	#CAN_F18R2_FB16
 ((
u32
)0x00010000

	)

7845 
	#CAN_F18R2_FB17
 ((
u32
)0x00020000

	)

7846 
	#CAN_F18R2_FB18
 ((
u32
)0x00040000

	)

7847 
	#CAN_F18R2_FB19
 ((
u32
)0x00080000

	)

7848 
	#CAN_F18R2_FB20
 ((
u32
)0x00100000

	)

7849 
	#CAN_F18R2_FB21
 ((
u32
)0x00200000

	)

7850 
	#CAN_F18R2_FB22
 ((
u32
)0x00400000

	)

7851 
	#CAN_F18R2_FB23
 ((
u32
)0x00800000

	)

7852 
	#CAN_F18R2_FB24
 ((
u32
)0x01000000

	)

7853 
	#CAN_F18R2_FB25
 ((
u32
)0x02000000

	)

7854 
	#CAN_F18R2_FB26
 ((
u32
)0x04000000

	)

7855 
	#CAN_F18R2_FB27
 ((
u32
)0x08000000

	)

7856 
	#CAN_F18R2_FB28
 ((
u32
)0x10000000

	)

7857 
	#CAN_F18R2_FB29
 ((
u32
)0x20000000

	)

7858 
	#CAN_F18R2_FB30
 ((
u32
)0x40000000

	)

7859 
	#CAN_F18R2_FB31
 ((
u32
)0x80000000

	)

7863 
	#CAN_F19R2_FB0
 ((
u32
)0x00000001

	)

7864 
	#CAN_F19R2_FB1
 ((
u32
)0x00000002

	)

7865 
	#CAN_F19R2_FB2
 ((
u32
)0x00000004

	)

7866 
	#CAN_F19R2_FB3
 ((
u32
)0x00000008

	)

7867 
	#CAN_F19R2_FB4
 ((
u32
)0x00000010

	)

7868 
	#CAN_F19R2_FB5
 ((
u32
)0x00000020

	)

7869 
	#CAN_F19R2_FB6
 ((
u32
)0x00000040

	)

7870 
	#CAN_F19R2_FB7
 ((
u32
)0x00000080

	)

7871 
	#CAN_F19R2_FB8
 ((
u32
)0x00000100

	)

7872 
	#CAN_F19R2_FB9
 ((
u32
)0x00000200

	)

7873 
	#CAN_F19R2_FB10
 ((
u32
)0x00000400

	)

7874 
	#CAN_F19R2_FB11
 ((
u32
)0x00000800

	)

7875 
	#CAN_F19R2_FB12
 ((
u32
)0x00001000

	)

7876 
	#CAN_F19R2_FB13
 ((
u32
)0x00002000

	)

7877 
	#CAN_F19R2_FB14
 ((
u32
)0x00004000

	)

7878 
	#CAN_F19R2_FB15
 ((
u32
)0x00008000

	)

7879 
	#CAN_F19R2_FB16
 ((
u32
)0x00010000

	)

7880 
	#CAN_F19R2_FB17
 ((
u32
)0x00020000

	)

7881 
	#CAN_F19R2_FB18
 ((
u32
)0x00040000

	)

7882 
	#CAN_F19R2_FB19
 ((
u32
)0x00080000

	)

7883 
	#CAN_F19R2_FB20
 ((
u32
)0x00100000

	)

7884 
	#CAN_F19R2_FB21
 ((
u32
)0x00200000

	)

7885 
	#CAN_F19R2_FB22
 ((
u32
)0x00400000

	)

7886 
	#CAN_F19R2_FB23
 ((
u32
)0x00800000

	)

7887 
	#CAN_F19R2_FB24
 ((
u32
)0x01000000

	)

7888 
	#CAN_F19R2_FB25
 ((
u32
)0x02000000

	)

7889 
	#CAN_F19R2_FB26
 ((
u32
)0x04000000

	)

7890 
	#CAN_F19R2_FB27
 ((
u32
)0x08000000

	)

7891 
	#CAN_F19R2_FB28
 ((
u32
)0x10000000

	)

7892 
	#CAN_F19R2_FB29
 ((
u32
)0x20000000

	)

7893 
	#CAN_F19R2_FB30
 ((
u32
)0x40000000

	)

7894 
	#CAN_F19R2_FB31
 ((
u32
)0x80000000

	)

7898 
	#CAN_F20R2_FB0
 ((
u32
)0x00000001

	)

7899 
	#CAN_F20R2_FB1
 ((
u32
)0x00000002

	)

7900 
	#CAN_F20R2_FB2
 ((
u32
)0x00000004

	)

7901 
	#CAN_F20R2_FB3
 ((
u32
)0x00000008

	)

7902 
	#CAN_F20R2_FB4
 ((
u32
)0x00000010

	)

7903 
	#CAN_F20R2_FB5
 ((
u32
)0x00000020

	)

7904 
	#CAN_F20R2_FB6
 ((
u32
)0x00000040

	)

7905 
	#CAN_F20R2_FB7
 ((
u32
)0x00000080

	)

7906 
	#CAN_F20R2_FB8
 ((
u32
)0x00000100

	)

7907 
	#CAN_F20R2_FB9
 ((
u32
)0x00000200

	)

7908 
	#CAN_F20R2_FB10
 ((
u32
)0x00000400

	)

7909 
	#CAN_F20R2_FB11
 ((
u32
)0x00000800

	)

7910 
	#CAN_F20R2_FB12
 ((
u32
)0x00001000

	)

7911 
	#CAN_F20R2_FB13
 ((
u32
)0x00002000

	)

7912 
	#CAN_F20R2_FB14
 ((
u32
)0x00004000

	)

7913 
	#CAN_F20R2_FB15
 ((
u32
)0x00008000

	)

7914 
	#CAN_F20R2_FB16
 ((
u32
)0x00010000

	)

7915 
	#CAN_F20R2_FB17
 ((
u32
)0x00020000

	)

7916 
	#CAN_F20R2_FB18
 ((
u32
)0x00040000

	)

7917 
	#CAN_F20R2_FB19
 ((
u32
)0x00080000

	)

7918 
	#CAN_F20R2_FB20
 ((
u32
)0x00100000

	)

7919 
	#CAN_F20R2_FB21
 ((
u32
)0x00200000

	)

7920 
	#CAN_F20R2_FB22
 ((
u32
)0x00400000

	)

7921 
	#CAN_F20R2_FB23
 ((
u32
)0x00800000

	)

7922 
	#CAN_F20R2_FB24
 ((
u32
)0x01000000

	)

7923 
	#CAN_F20R2_FB25
 ((
u32
)0x02000000

	)

7924 
	#CAN_F20R2_FB26
 ((
u32
)0x04000000

	)

7925 
	#CAN_F20R2_FB27
 ((
u32
)0x08000000

	)

7926 
	#CAN_F20R2_FB28
 ((
u32
)0x10000000

	)

7927 
	#CAN_F20R2_FB29
 ((
u32
)0x20000000

	)

7928 
	#CAN_F20R2_FB30
 ((
u32
)0x40000000

	)

7929 
	#CAN_F20R2_FB31
 ((
u32
)0x80000000

	)

7933 
	#CAN_F21R2_FB0
 ((
u32
)0x00000001

	)

7934 
	#CAN_F21R2_FB1
 ((
u32
)0x00000002

	)

7935 
	#CAN_F21R2_FB2
 ((
u32
)0x00000004

	)

7936 
	#CAN_F21R2_FB3
 ((
u32
)0x00000008

	)

7937 
	#CAN_F21R2_FB4
 ((
u32
)0x00000010

	)

7938 
	#CAN_F21R2_FB5
 ((
u32
)0x00000020

	)

7939 
	#CAN_F21R2_FB6
 ((
u32
)0x00000040

	)

7940 
	#CAN_F21R2_FB7
 ((
u32
)0x00000080

	)

7941 
	#CAN_F21R2_FB8
 ((
u32
)0x00000100

	)

7942 
	#CAN_F21R2_FB9
 ((
u32
)0x00000200

	)

7943 
	#CAN_F21R2_FB10
 ((
u32
)0x00000400

	)

7944 
	#CAN_F21R2_FB11
 ((
u32
)0x00000800

	)

7945 
	#CAN_F21R2_FB12
 ((
u32
)0x00001000

	)

7946 
	#CAN_F21R2_FB13
 ((
u32
)0x00002000

	)

7947 
	#CAN_F21R2_FB14
 ((
u32
)0x00004000

	)

7948 
	#CAN_F21R2_FB15
 ((
u32
)0x00008000

	)

7949 
	#CAN_F21R2_FB16
 ((
u32
)0x00010000

	)

7950 
	#CAN_F21R2_FB17
 ((
u32
)0x00020000

	)

7951 
	#CAN_F21R2_FB18
 ((
u32
)0x00040000

	)

7952 
	#CAN_F21R2_FB19
 ((
u32
)0x00080000

	)

7953 
	#CAN_F21R2_FB20
 ((
u32
)0x00100000

	)

7954 
	#CAN_F21R2_FB21
 ((
u32
)0x00200000

	)

7955 
	#CAN_F21R2_FB22
 ((
u32
)0x00400000

	)

7956 
	#CAN_F21R2_FB23
 ((
u32
)0x00800000

	)

7957 
	#CAN_F21R2_FB24
 ((
u32
)0x01000000

	)

7958 
	#CAN_F21R2_FB25
 ((
u32
)0x02000000

	)

7959 
	#CAN_F21R2_FB26
 ((
u32
)0x04000000

	)

7960 
	#CAN_F21R2_FB27
 ((
u32
)0x08000000

	)

7961 
	#CAN_F21R2_FB28
 ((
u32
)0x10000000

	)

7962 
	#CAN_F21R2_FB29
 ((
u32
)0x20000000

	)

7963 
	#CAN_F21R2_FB30
 ((
u32
)0x40000000

	)

7964 
	#CAN_F21R2_FB31
 ((
u32
)0x80000000

	)

7968 
	#CAN_F22R2_FB0
 ((
u32
)0x00000001

	)

7969 
	#CAN_F22R2_FB1
 ((
u32
)0x00000002

	)

7970 
	#CAN_F22R2_FB2
 ((
u32
)0x00000004

	)

7971 
	#CAN_F22R2_FB3
 ((
u32
)0x00000008

	)

7972 
	#CAN_F22R2_FB4
 ((
u32
)0x00000010

	)

7973 
	#CAN_F22R2_FB5
 ((
u32
)0x00000020

	)

7974 
	#CAN_F22R2_FB6
 ((
u32
)0x00000040

	)

7975 
	#CAN_F22R2_FB7
 ((
u32
)0x00000080

	)

7976 
	#CAN_F22R2_FB8
 ((
u32
)0x00000100

	)

7977 
	#CAN_F22R2_FB9
 ((
u32
)0x00000200

	)

7978 
	#CAN_F22R2_FB10
 ((
u32
)0x00000400

	)

7979 
	#CAN_F22R2_FB11
 ((
u32
)0x00000800

	)

7980 
	#CAN_F22R2_FB12
 ((
u32
)0x00001000

	)

7981 
	#CAN_F22R2_FB13
 ((
u32
)0x00002000

	)

7982 
	#CAN_F22R2_FB14
 ((
u32
)0x00004000

	)

7983 
	#CAN_F22R2_FB15
 ((
u32
)0x00008000

	)

7984 
	#CAN_F22R2_FB16
 ((
u32
)0x00010000

	)

7985 
	#CAN_F22R2_FB17
 ((
u32
)0x00020000

	)

7986 
	#CAN_F22R2_FB18
 ((
u32
)0x00040000

	)

7987 
	#CAN_F22R2_FB19
 ((
u32
)0x00080000

	)

7988 
	#CAN_F22R2_FB20
 ((
u32
)0x00100000

	)

7989 
	#CAN_F22R2_FB21
 ((
u32
)0x00200000

	)

7990 
	#CAN_F22R2_FB22
 ((
u32
)0x00400000

	)

7991 
	#CAN_F22R2_FB23
 ((
u32
)0x00800000

	)

7992 
	#CAN_F22R2_FB24
 ((
u32
)0x01000000

	)

7993 
	#CAN_F22R2_FB25
 ((
u32
)0x02000000

	)

7994 
	#CAN_F22R2_FB26
 ((
u32
)0x04000000

	)

7995 
	#CAN_F22R2_FB27
 ((
u32
)0x08000000

	)

7996 
	#CAN_F22R2_FB28
 ((
u32
)0x10000000

	)

7997 
	#CAN_F22R2_FB29
 ((
u32
)0x20000000

	)

7998 
	#CAN_F22R2_FB30
 ((
u32
)0x40000000

	)

7999 
	#CAN_F22R2_FB31
 ((
u32
)0x80000000

	)

8003 
	#CAN_F23R2_FB0
 ((
u32
)0x00000001

	)

8004 
	#CAN_F23R2_FB1
 ((
u32
)0x00000002

	)

8005 
	#CAN_F23R2_FB2
 ((
u32
)0x00000004

	)

8006 
	#CAN_F23R2_FB3
 ((
u32
)0x00000008

	)

8007 
	#CAN_F23R2_FB4
 ((
u32
)0x00000010

	)

8008 
	#CAN_F23R2_FB5
 ((
u32
)0x00000020

	)

8009 
	#CAN_F23R2_FB6
 ((
u32
)0x00000040

	)

8010 
	#CAN_F23R2_FB7
 ((
u32
)0x00000080

	)

8011 
	#CAN_F23R2_FB8
 ((
u32
)0x00000100

	)

8012 
	#CAN_F23R2_FB9
 ((
u32
)0x00000200

	)

8013 
	#CAN_F23R2_FB10
 ((
u32
)0x00000400

	)

8014 
	#CAN_F23R2_FB11
 ((
u32
)0x00000800

	)

8015 
	#CAN_F23R2_FB12
 ((
u32
)0x00001000

	)

8016 
	#CAN_F23R2_FB13
 ((
u32
)0x00002000

	)

8017 
	#CAN_F23R2_FB14
 ((
u32
)0x00004000

	)

8018 
	#CAN_F23R2_FB15
 ((
u32
)0x00008000

	)

8019 
	#CAN_F23R2_FB16
 ((
u32
)0x00010000

	)

8020 
	#CAN_F23R2_FB17
 ((
u32
)0x00020000

	)

8021 
	#CAN_F23R2_FB18
 ((
u32
)0x00040000

	)

8022 
	#CAN_F23R2_FB19
 ((
u32
)0x00080000

	)

8023 
	#CAN_F23R2_FB20
 ((
u32
)0x00100000

	)

8024 
	#CAN_F23R2_FB21
 ((
u32
)0x00200000

	)

8025 
	#CAN_F23R2_FB22
 ((
u32
)0x00400000

	)

8026 
	#CAN_F23R2_FB23
 ((
u32
)0x00800000

	)

8027 
	#CAN_F23R2_FB24
 ((
u32
)0x01000000

	)

8028 
	#CAN_F23R2_FB25
 ((
u32
)0x02000000

	)

8029 
	#CAN_F23R2_FB26
 ((
u32
)0x04000000

	)

8030 
	#CAN_F23R2_FB27
 ((
u32
)0x08000000

	)

8031 
	#CAN_F23R2_FB28
 ((
u32
)0x10000000

	)

8032 
	#CAN_F23R2_FB29
 ((
u32
)0x20000000

	)

8033 
	#CAN_F23R2_FB30
 ((
u32
)0x40000000

	)

8034 
	#CAN_F23R2_FB31
 ((
u32
)0x80000000

	)

8038 
	#CAN_F24R2_FB0
 ((
u32
)0x00000001

	)

8039 
	#CAN_F24R2_FB1
 ((
u32
)0x00000002

	)

8040 
	#CAN_F24R2_FB2
 ((
u32
)0x00000004

	)

8041 
	#CAN_F24R2_FB3
 ((
u32
)0x00000008

	)

8042 
	#CAN_F24R2_FB4
 ((
u32
)0x00000010

	)

8043 
	#CAN_F24R2_FB5
 ((
u32
)0x00000020

	)

8044 
	#CAN_F24R2_FB6
 ((
u32
)0x00000040

	)

8045 
	#CAN_F24R2_FB7
 ((
u32
)0x00000080

	)

8046 
	#CAN_F24R2_FB8
 ((
u32
)0x00000100

	)

8047 
	#CAN_F24R2_FB9
 ((
u32
)0x00000200

	)

8048 
	#CAN_F24R2_FB10
 ((
u32
)0x00000400

	)

8049 
	#CAN_F24R2_FB11
 ((
u32
)0x00000800

	)

8050 
	#CAN_F24R2_FB12
 ((
u32
)0x00001000

	)

8051 
	#CAN_F24R2_FB13
 ((
u32
)0x00002000

	)

8052 
	#CAN_F24R2_FB14
 ((
u32
)0x00004000

	)

8053 
	#CAN_F24R2_FB15
 ((
u32
)0x00008000

	)

8054 
	#CAN_F24R2_FB16
 ((
u32
)0x00010000

	)

8055 
	#CAN_F24R2_FB17
 ((
u32
)0x00020000

	)

8056 
	#CAN_F24R2_FB18
 ((
u32
)0x00040000

	)

8057 
	#CAN_F24R2_FB19
 ((
u32
)0x00080000

	)

8058 
	#CAN_F24R2_FB20
 ((
u32
)0x00100000

	)

8059 
	#CAN_F24R2_FB21
 ((
u32
)0x00200000

	)

8060 
	#CAN_F24R2_FB22
 ((
u32
)0x00400000

	)

8061 
	#CAN_F24R2_FB23
 ((
u32
)0x00800000

	)

8062 
	#CAN_F24R2_FB24
 ((
u32
)0x01000000

	)

8063 
	#CAN_F24R2_FB25
 ((
u32
)0x02000000

	)

8064 
	#CAN_F24R2_FB26
 ((
u32
)0x04000000

	)

8065 
	#CAN_F24R2_FB27
 ((
u32
)0x08000000

	)

8066 
	#CAN_F24R2_FB28
 ((
u32
)0x10000000

	)

8067 
	#CAN_F24R2_FB29
 ((
u32
)0x20000000

	)

8068 
	#CAN_F24R2_FB30
 ((
u32
)0x40000000

	)

8069 
	#CAN_F24R2_FB31
 ((
u32
)0x80000000

	)

8073 
	#CAN_F25R2_FB0
 ((
u32
)0x00000001

	)

8074 
	#CAN_F25R2_FB1
 ((
u32
)0x00000002

	)

8075 
	#CAN_F25R2_FB2
 ((
u32
)0x00000004

	)

8076 
	#CAN_F25R2_FB3
 ((
u32
)0x00000008

	)

8077 
	#CAN_F25R2_FB4
 ((
u32
)0x00000010

	)

8078 
	#CAN_F25R2_FB5
 ((
u32
)0x00000020

	)

8079 
	#CAN_F25R2_FB6
 ((
u32
)0x00000040

	)

8080 
	#CAN_F25R2_FB7
 ((
u32
)0x00000080

	)

8081 
	#CAN_F25R2_FB8
 ((
u32
)0x00000100

	)

8082 
	#CAN_F25R2_FB9
 ((
u32
)0x00000200

	)

8083 
	#CAN_F25R2_FB10
 ((
u32
)0x00000400

	)

8084 
	#CAN_F25R2_FB11
 ((
u32
)0x00000800

	)

8085 
	#CAN_F25R2_FB12
 ((
u32
)0x00001000

	)

8086 
	#CAN_F25R2_FB13
 ((
u32
)0x00002000

	)

8087 
	#CAN_F25R2_FB14
 ((
u32
)0x00004000

	)

8088 
	#CAN_F25R2_FB15
 ((
u32
)0x00008000

	)

8089 
	#CAN_F25R2_FB16
 ((
u32
)0x00010000

	)

8090 
	#CAN_F25R2_FB17
 ((
u32
)0x00020000

	)

8091 
	#CAN_F25R2_FB18
 ((
u32
)0x00040000

	)

8092 
	#CAN_F25R2_FB19
 ((
u32
)0x00080000

	)

8093 
	#CAN_F25R2_FB20
 ((
u32
)0x00100000

	)

8094 
	#CAN_F25R2_FB21
 ((
u32
)0x00200000

	)

8095 
	#CAN_F25R2_FB22
 ((
u32
)0x00400000

	)

8096 
	#CAN_F25R2_FB23
 ((
u32
)0x00800000

	)

8097 
	#CAN_F25R2_FB24
 ((
u32
)0x01000000

	)

8098 
	#CAN_F25R2_FB25
 ((
u32
)0x02000000

	)

8099 
	#CAN_F25R2_FB26
 ((
u32
)0x04000000

	)

8100 
	#CAN_F25R2_FB27
 ((
u32
)0x08000000

	)

8101 
	#CAN_F25R2_FB28
 ((
u32
)0x10000000

	)

8102 
	#CAN_F25R2_FB29
 ((
u32
)0x20000000

	)

8103 
	#CAN_F25R2_FB30
 ((
u32
)0x40000000

	)

8104 
	#CAN_F25R2_FB31
 ((
u32
)0x80000000

	)

8108 
	#CAN_F26R2_FB0
 ((
u32
)0x00000001

	)

8109 
	#CAN_F26R2_FB1
 ((
u32
)0x00000002

	)

8110 
	#CAN_F26R2_FB2
 ((
u32
)0x00000004

	)

8111 
	#CAN_F26R2_FB3
 ((
u32
)0x00000008

	)

8112 
	#CAN_F26R2_FB4
 ((
u32
)0x00000010

	)

8113 
	#CAN_F26R2_FB5
 ((
u32
)0x00000020

	)

8114 
	#CAN_F26R2_FB6
 ((
u32
)0x00000040

	)

8115 
	#CAN_F26R2_FB7
 ((
u32
)0x00000080

	)

8116 
	#CAN_F26R2_FB8
 ((
u32
)0x00000100

	)

8117 
	#CAN_F26R2_FB9
 ((
u32
)0x00000200

	)

8118 
	#CAN_F26R2_FB10
 ((
u32
)0x00000400

	)

8119 
	#CAN_F26R2_FB11
 ((
u32
)0x00000800

	)

8120 
	#CAN_F26R2_FB12
 ((
u32
)0x00001000

	)

8121 
	#CAN_F26R2_FB13
 ((
u32
)0x00002000

	)

8122 
	#CAN_F26R2_FB14
 ((
u32
)0x00004000

	)

8123 
	#CAN_F26R2_FB15
 ((
u32
)0x00008000

	)

8124 
	#CAN_F26R2_FB16
 ((
u32
)0x00010000

	)

8125 
	#CAN_F26R2_FB17
 ((
u32
)0x00020000

	)

8126 
	#CAN_F26R2_FB18
 ((
u32
)0x00040000

	)

8127 
	#CAN_F26R2_FB19
 ((
u32
)0x00080000

	)

8128 
	#CAN_F26R2_FB20
 ((
u32
)0x00100000

	)

8129 
	#CAN_F26R2_FB21
 ((
u32
)0x00200000

	)

8130 
	#CAN_F26R2_FB22
 ((
u32
)0x00400000

	)

8131 
	#CAN_F26R2_FB23
 ((
u32
)0x00800000

	)

8132 
	#CAN_F26R2_FB24
 ((
u32
)0x01000000

	)

8133 
	#CAN_F26R2_FB25
 ((
u32
)0x02000000

	)

8134 
	#CAN_F26R2_FB26
 ((
u32
)0x04000000

	)

8135 
	#CAN_F26R2_FB27
 ((
u32
)0x08000000

	)

8136 
	#CAN_F26R2_FB28
 ((
u32
)0x10000000

	)

8137 
	#CAN_F26R2_FB29
 ((
u32
)0x20000000

	)

8138 
	#CAN_F26R2_FB30
 ((
u32
)0x40000000

	)

8139 
	#CAN_F26R2_FB31
 ((
u32
)0x80000000

	)

8143 
	#CAN_F27R2_FB0
 ((
u32
)0x00000001

	)

8144 
	#CAN_F27R2_FB1
 ((
u32
)0x00000002

	)

8145 
	#CAN_F27R2_FB2
 ((
u32
)0x00000004

	)

8146 
	#CAN_F27R2_FB3
 ((
u32
)0x00000008

	)

8147 
	#CAN_F27R2_FB4
 ((
u32
)0x00000010

	)

8148 
	#CAN_F27R2_FB5
 ((
u32
)0x00000020

	)

8149 
	#CAN_F27R2_FB6
 ((
u32
)0x00000040

	)

8150 
	#CAN_F27R2_FB7
 ((
u32
)0x00000080

	)

8151 
	#CAN_F27R2_FB8
 ((
u32
)0x00000100

	)

8152 
	#CAN_F27R2_FB9
 ((
u32
)0x00000200

	)

8153 
	#CAN_F27R2_FB10
 ((
u32
)0x00000400

	)

8154 
	#CAN_F27R2_FB11
 ((
u32
)0x00000800

	)

8155 
	#CAN_F27R2_FB12
 ((
u32
)0x00001000

	)

8156 
	#CAN_F27R2_FB13
 ((
u32
)0x00002000

	)

8157 
	#CAN_F27R2_FB14
 ((
u32
)0x00004000

	)

8158 
	#CAN_F27R2_FB15
 ((
u32
)0x00008000

	)

8159 
	#CAN_F27R2_FB16
 ((
u32
)0x00010000

	)

8160 
	#CAN_F27R2_FB17
 ((
u32
)0x00020000

	)

8161 
	#CAN_F27R2_FB18
 ((
u32
)0x00040000

	)

8162 
	#CAN_F27R2_FB19
 ((
u32
)0x00080000

	)

8163 
	#CAN_F27R2_FB20
 ((
u32
)0x00100000

	)

8164 
	#CAN_F27R2_FB21
 ((
u32
)0x00200000

	)

8165 
	#CAN_F27R2_FB22
 ((
u32
)0x00400000

	)

8166 
	#CAN_F27R2_FB23
 ((
u32
)0x00800000

	)

8167 
	#CAN_F27R2_FB24
 ((
u32
)0x01000000

	)

8168 
	#CAN_F27R2_FB25
 ((
u32
)0x02000000

	)

8169 
	#CAN_F27R2_FB26
 ((
u32
)0x04000000

	)

8170 
	#CAN_F27R2_FB27
 ((
u32
)0x08000000

	)

8171 
	#CAN_F27R2_FB28
 ((
u32
)0x10000000

	)

8172 
	#CAN_F27R2_FB29
 ((
u32
)0x20000000

	)

8173 
	#CAN_F27R2_FB30
 ((
u32
)0x40000000

	)

8174 
	#CAN_F27R2_FB31
 ((
u32
)0x80000000

	)

8185 
	#SPI_CR1_CPHA
 ((
u16
)0x0001

	)

8186 
	#SPI_CR1_CPOL
 ((
u16
)0x0002

	)

8187 
	#SPI_CR1_MSTR
 ((
u16
)0x0004

	)

8189 
	#SPI_CR1_BR
 ((
u16
)0x0038

	)

8190 
	#SPI_CR1_BR_0
 ((
u16
)0x0008

	)

8191 
	#SPI_CR1_BR_1
 ((
u16
)0x0010

	)

8192 
	#SPI_CR1_BR_2
 ((
u16
)0x0020

	)

8194 
	#SPI_CR1_SPE
 ((
u16
)0x0040

	)

8195 
	#SPI_CR1_LSBFIRST
 ((
u16
)0x0080

	)

8196 
	#SPI_CR1_SSI
 ((
u16
)0x0100

	)

8197 
	#SPI_CR1_SSM
 ((
u16
)0x0200

	)

8198 
	#SPI_CR1_RXONLY
 ((
u16
)0x0400

	)

8199 
	#SPI_CR1_DFF
 ((
u16
)0x0800

	)

8200 
	#SPI_CR1_CRCNEXT
 ((
u16
)0x1000

	)

8201 
	#SPI_CR1_CRCEN
 ((
u16
)0x2000

	)

8202 
	#SPI_CR1_BIDIOE
 ((
u16
)0x4000

	)

8203 
	#SPI_CR1_BIDIMODE
 ((
u16
)0x8000

	)

8207 
	#SPI_CR2_RXDMAEN
 ((
u8
)0x01

	)

8208 
	#SPI_CR2_TXDMAEN
 ((
u8
)0x02

	)

8209 
	#SPI_CR2_SSOE
 ((
u8
)0x04

	)

8210 
	#SPI_CR2_ERRIE
 ((
u8
)0x20

	)

8211 
	#SPI_CR2_RXNEIE
 ((
u8
)0x40

	)

8212 
	#SPI_CR2_TXEIE
 ((
u8
)0x80

	)

8216 
	#SPI_SR_RXNE
 ((
u8
)0x01

	)

8217 
	#SPI_SR_TXE
 ((
u8
)0x02

	)

8218 
	#SPI_SR_CHSIDE
 ((
u8
)0x04

	)

8219 
	#SPI_SR_UDR
 ((
u8
)0x08

	)

8220 
	#SPI_SR_CRCERR
 ((
u8
)0x10

	)

8221 
	#SPI_SR_MODF
 ((
u8
)0x20

	)

8222 
	#SPI_SR_OVR
 ((
u8
)0x40

	)

8223 
	#SPI_SR_BSY
 ((
u8
)0x80

	)

8227 
	#SPI_DR_DR
 ((
u16
)0xFFFF

	)

8231 
	#SPI_CRCPR_CRCPOLY
 ((
u16
)0xFFFF

	)

8235 
	#SPI_RXCRCR_RXCRC
 ((
u16
)0xFFFF

	)

8239 
	#SPI_TXCRCR_TXCRC
 ((
u16
)0xFFFF

	)

8243 
	#SPI_I2SCFGR_CHLEN
 ((
u16
)0x0001

	)

8245 
	#SPI_I2SCFGR_DATLEN
 ((
u16
)0x0006

	)

8246 
	#SPI_I2SCFGR_DATLEN_0
 ((
u16
)0x0002

	)

8247 
	#SPI_I2SCFGR_DATLEN_1
 ((
u16
)0x0004

	)

8249 
	#SPI_I2SCFGR_CKPOL
 ((
u16
)0x0008

	)

8251 
	#SPI_I2SCFGR_I2SSTD
 ((
u16
)0x0030

	)

8252 
	#SPI_I2SCFGR_I2SSTD_0
 ((
u16
)0x0010

	)

8253 
	#SPI_I2SCFGR_I2SSTD_1
 ((
u16
)0x0020

	)

8255 
	#SPI_I2SCFGR_PCMSYNC
 ((
u16
)0x0080

	)

8257 
	#SPI_I2SCFGR_I2SCFG
 ((
u16
)0x0300

	)

8258 
	#SPI_I2SCFGR_I2SCFG_0
 ((
u16
)0x0100

	)

8259 
	#SPI_I2SCFGR_I2SCFG_1
 ((
u16
)0x0200

	)

8261 
	#SPI_I2SCFGR_I2SE
 ((
u16
)0x0400

	)

8262 
	#SPI_I2SCFGR_I2SMOD
 ((
u16
)0x0800

	)

8266 
	#SPI_I2SPR_I2SDIV
 ((
u16
)0x00FF

	)

8267 
	#SPI_I2SPR_ODD
 ((
u16
)0x0100

	)

8268 
	#SPI_I2SPR_MCKOE
 ((
u16
)0x0200

	)

8279 
	#I2C_CR1_PE
 ((
u16
)0x0001

	)

8280 
	#I2C_CR1_SMBUS
 ((
u16
)0x0002

	)

8281 
	#I2C_CR1_SMBTYPE
 ((
u16
)0x0008

	)

8282 
	#I2C_CR1_ENARP
 ((
u16
)0x0010

	)

8283 
	#I2C_CR1_ENPEC
 ((
u16
)0x0020

	)

8284 
	#I2C_CR1_ENGC
 ((
u16
)0x0040

	)

8285 
	#I2C_CR1_NOSTRETCH
 ((
u16
)0x0080

	)

8286 
	#I2C_CR1_START
 ((
u16
)0x0100

	)

8287 
	#I2C_CR1_STOP
 ((
u16
)0x0200

	)

8288 
	#I2C_CR1_ACK
 ((
u16
)0x0400

	)

8289 
	#I2C_CR1_POS
 ((
u16
)0x0800

	)

8290 
	#I2C_CR1_PEC
 ((
u16
)0x1000

	)

8291 
	#I2C_CR1_ALERT
 ((
u16
)0x2000

	)

8292 
	#I2C_CR1_SWRST
 ((
u16
)0x8000

	)

8296 
	#I2C_CR2_FREQ
 ((
u16
)0x003F

	)

8297 
	#I2C_CR2_FREQ_0
 ((
u16
)0x0001

	)

8298 
	#I2C_CR2_FREQ_1
 ((
u16
)0x0002

	)

8299 
	#I2C_CR2_FREQ_2
 ((
u16
)0x0004

	)

8300 
	#I2C_CR2_FREQ_3
 ((
u16
)0x0008

	)

8301 
	#I2C_CR2_FREQ_4
 ((
u16
)0x0010

	)

8302 
	#I2C_CR2_FREQ_5
 ((
u16
)0x0020

	)

8304 
	#I2C_CR2_ITERREN
 ((
u16
)0x0100

	)

8305 
	#I2C_CR2_ITEVTEN
 ((
u16
)0x0200

	)

8306 
	#I2C_CR2_ITBUFEN
 ((
u16
)0x0400

	)

8307 
	#I2C_CR2_DMAEN
 ((
u16
)0x0800

	)

8308 
	#I2C_CR2_LAST
 ((
u16
)0x1000

	)

8312 
	#I2C_OAR1_ADD1_7
 ((
u16
)0x00FE

	)

8313 
	#I2C_OAR1_ADD8_9
 ((
u16
)0x0300

	)

8315 
	#I2C_OAR1_ADD0
 ((
u16
)0x0001

	)

8316 
	#I2C_OAR1_ADD1
 ((
u16
)0x0002

	)

8317 
	#I2C_OAR1_ADD2
 ((
u16
)0x0004

	)

8318 
	#I2C_OAR1_ADD3
 ((
u16
)0x0008

	)

8319 
	#I2C_OAR1_ADD4
 ((
u16
)0x0010

	)

8320 
	#I2C_OAR1_ADD5
 ((
u16
)0x0020

	)

8321 
	#I2C_OAR1_ADD6
 ((
u16
)0x0040

	)

8322 
	#I2C_OAR1_ADD7
 ((
u16
)0x0080

	)

8323 
	#I2C_OAR1_ADD8
 ((
u16
)0x0100

	)

8324 
	#I2C_OAR1_ADD9
 ((
u16
)0x0200

	)

8326 
	#I2C_OAR1_ADDMODE
 ((
u16
)0x8000

	)

8330 
	#I2C_OAR2_ENDUAL
 ((
u8
)0x01

	)

8331 
	#I2C_OAR2_ADD2
 ((
u8
)0xFE

	)

8335 
	#I2C_DR_DR
 ((
u8
)0xFF

	)

8339 
	#I2C_SR1_SB
 ((
u16
)0x0001

	)

8340 
	#I2C_SR1_ADDR
 ((
u16
)0x0002

	)

8341 
	#I2C_SR1_BTF
 ((
u16
)0x0004

	)

8342 
	#I2C_SR1_ADD10
 ((
u16
)0x0008

	)

8343 
	#I2C_SR1_STOPF
 ((
u16
)0x0010

	)

8344 
	#I2C_SR1_RXNE
 ((
u16
)0x0040

	)

8345 
	#I2C_SR1_TXE
 ((
u16
)0x0080

	)

8346 
	#I2C_SR1_BERR
 ((
u16
)0x0100

	)

8347 
	#I2C_SR1_ARLO
 ((
u16
)0x0200

	)

8348 
	#I2C_SR1_AF
 ((
u16
)0x0400

	)

8349 
	#I2C_SR1_OVR
 ((
u16
)0x0800

	)

8350 
	#I2C_SR1_PECERR
 ((
u16
)0x1000

	)

8351 
	#I2C_SR1_TIMEOUT
 ((
u16
)0x4000

	)

8352 
	#I2C_SR1_SMBALERT
 ((
u16
)0x8000

	)

8356 
	#I2C_SR2_MSL
 ((
u16
)0x0001

	)

8357 
	#I2C_SR2_BUSY
 ((
u16
)0x0002

	)

8358 
	#I2C_SR2_TRA
 ((
u16
)0x0004

	)

8359 
	#I2C_SR2_GENCALL
 ((
u16
)0x0010

	)

8360 
	#I2C_SR2_SMBDEFAULT
 ((
u16
)0x0020

	)

8361 
	#I2C_SR2_SMBHOST
 ((
u16
)0x0040

	)

8362 
	#I2C_SR2_DUALF
 ((
u16
)0x0080

	)

8363 
	#I2C_SR2_PEC
 ((
u16
)0xFF00

	)

8367 
	#I2C_CCR_CCR
 ((
u16
)0x0FFF

	)

8368 
	#I2C_CCR_DUTY
 ((
u16
)0x4000

	)

8369 
	#I2C_CCR_FS
 ((
u16
)0x8000

	)

8373 
	#I2C_TRISE_TRISE
 ((
u8
)0x3F

	)

8384 
	#USART_SR_PE
 ((
u16
)0x0001

	)

8385 
	#USART_SR_FE
 ((
u16
)0x0002

	)

8386 
	#USART_SR_NE
 ((
u16
)0x0004

	)

8387 
	#USART_SR_ORE
 ((
u16
)0x0008

	)

8388 
	#USART_SR_IDLE
 ((
u16
)0x0010

	)

8389 
	#USART_SR_RXNE
 ((
u16
)0x0020

	)

8390 
	#USART_SR_TC
 ((
u16
)0x0040

	)

8391 
	#USART_SR_TXE
 ((
u16
)0x0080

	)

8392 
	#USART_SR_LBD
 ((
u16
)0x0100

	)

8393 
	#USART_SR_CTS
 ((
u16
)0x0200

	)

8397 
	#USART_DR_DR
 ((
u16
)0x01FF

	)

8401 
	#USART_BRR_DIV_Fi
 ((
u16
)0x000F

	)

8402 
	#USART_BRR_DIV_Mtis
 ((
u16
)0xFFF0

	)

8406 
	#USART_CR1_SBK
 ((
u16
)0x0001

	)

8407 
	#USART_CR1_RWU
 ((
u16
)0x0002

	)

8408 
	#USART_CR1_RE
 ((
u16
)0x0004

	)

8409 
	#USART_CR1_TE
 ((
u16
)0x0008

	)

8410 
	#USART_CR1_IDLEIE
 ((
u16
)0x0010

	)

8411 
	#USART_CR1_RXNEIE
 ((
u16
)0x0020

	)

8412 
	#USART_CR1_TCIE
 ((
u16
)0x0040

	)

8413 
	#USART_CR1_TXEIE
 ((
u16
)0x0080

	)

8414 
	#USART_CR1_PEIE
 ((
u16
)0x0100

	)

8415 
	#USART_CR1_PS
 ((
u16
)0x0200

	)

8416 
	#USART_CR1_PCE
 ((
u16
)0x0400

	)

8417 
	#USART_CR1_WAKE
 ((
u16
)0x0800

	)

8418 
	#USART_CR1_M
 ((
u16
)0x1000

	)

8419 
	#USART_CR1_UE
 ((
u16
)0x2000

	)

8423 
	#USART_CR2_ADD
 ((
u16
)0x000F

	)

8424 
	#USART_CR2_LBDL
 ((
u16
)0x0020

	)

8425 
	#USART_CR2_LBDIE
 ((
u16
)0x0040

	)

8426 
	#USART_CR2_LBCL
 ((
u16
)0x0100

	)

8427 
	#USART_CR2_CPHA
 ((
u16
)0x0200

	)

8428 
	#USART_CR2_CPOL
 ((
u16
)0x0400

	)

8429 
	#USART_CR2_CLKEN
 ((
u16
)0x0800

	)

8431 
	#USART_CR2_STOP
 ((
u16
)0x3000

	)

8432 
	#USART_CR2_STOP_0
 ((
u16
)0x1000

	)

8433 
	#USART_CR2_STOP_1
 ((
u16
)0x2000

	)

8435 
	#USART_CR2_LINEN
 ((
u16
)0x4000

	)

8439 
	#USART_CR3_EIE
 ((
u16
)0x0001

	)

8440 
	#USART_CR3_IREN
 ((
u16
)0x0002

	)

8441 
	#USART_CR3_IRLP
 ((
u16
)0x0004

	)

8442 
	#USART_CR3_HDSEL
 ((
u16
)0x0008

	)

8443 
	#USART_CR3_NACK
 ((
u16
)0x0010

	)

8444 
	#USART_CR3_SCEN
 ((
u16
)0x0020

	)

8445 
	#USART_CR3_DMAR
 ((
u16
)0x0040

	)

8446 
	#USART_CR3_DMAT
 ((
u16
)0x0080

	)

8447 
	#USART_CR3_RTSE
 ((
u16
)0x0100

	)

8448 
	#USART_CR3_CTSE
 ((
u16
)0x0200

	)

8449 
	#USART_CR3_CTSIE
 ((
u16
)0x0400

	)

8453 
	#USART_GTPR_PSC
 ((
u16
)0x00FF

	)

8454 
	#USART_GTPR_PSC_0
 ((
u16
)0x0001

	)

8455 
	#USART_GTPR_PSC_1
 ((
u16
)0x0002

	)

8456 
	#USART_GTPR_PSC_2
 ((
u16
)0x0004

	)

8457 
	#USART_GTPR_PSC_3
 ((
u16
)0x0008

	)

8458 
	#USART_GTPR_PSC_4
 ((
u16
)0x0010

	)

8459 
	#USART_GTPR_PSC_5
 ((
u16
)0x0020

	)

8460 
	#USART_GTPR_PSC_6
 ((
u16
)0x0040

	)

8461 
	#USART_GTPR_PSC_7
 ((
u16
)0x0080

	)

8463 
	#USART_GTPR_GT
 ((
u16
)0xFF00

	)

8474 
	#DBGMCU_IDCODE_DEV_ID
 ((
u32
)0x00000FFF

	)

8476 
	#DBGMCU_IDCODE_REV_ID
 ((
u32
)0xFFFF0000

	)

8477 
	#DBGMCU_IDCODE_REV_ID_0
 ((
u32
)0x00010000

	)

8478 
	#DBGMCU_IDCODE_REV_ID_1
 ((
u32
)0x00020000

	)

8479 
	#DBGMCU_IDCODE_REV_ID_2
 ((
u32
)0x00040000

	)

8480 
	#DBGMCU_IDCODE_REV_ID_3
 ((
u32
)0x00080000

	)

8481 
	#DBGMCU_IDCODE_REV_ID_4
 ((
u32
)0x00100000

	)

8482 
	#DBGMCU_IDCODE_REV_ID_5
 ((
u32
)0x00200000

	)

8483 
	#DBGMCU_IDCODE_REV_ID_6
 ((
u32
)0x00400000

	)

8484 
	#DBGMCU_IDCODE_REV_ID_7
 ((
u32
)0x00800000

	)

8485 
	#DBGMCU_IDCODE_REV_ID_8
 ((
u32
)0x01000000

	)

8486 
	#DBGMCU_IDCODE_REV_ID_9
 ((
u32
)0x02000000

	)

8487 
	#DBGMCU_IDCODE_REV_ID_10
 ((
u32
)0x04000000

	)

8488 
	#DBGMCU_IDCODE_REV_ID_11
 ((
u32
)0x08000000

	)

8489 
	#DBGMCU_IDCODE_REV_ID_12
 ((
u32
)0x10000000

	)

8490 
	#DBGMCU_IDCODE_REV_ID_13
 ((
u32
)0x20000000

	)

8491 
	#DBGMCU_IDCODE_REV_ID_14
 ((
u32
)0x40000000

	)

8492 
	#DBGMCU_IDCODE_REV_ID_15
 ((
u32
)0x80000000

	)

8496 
	#DBGMCU_CR_DBG_SLEEP
 ((
u32
)0x00000001

	)

8497 
	#DBGMCU_CR_DBG_STOP
 ((
u32
)0x00000002

	)

8498 
	#DBGMCU_CR_DBG_STANDBY
 ((
u32
)0x00000004

	)

8499 
	#DBGMCU_CR_TRACE_IOEN
 ((
u32
)0x00000020

	)

8501 
	#DBGMCU_CR_TRACE_MODE
 ((
u32
)0x000000C0

	)

8502 
	#DBGMCU_CR_TRACE_MODE_0
 ((
u32
)0x00000040

	)

8503 
	#DBGMCU_CR_TRACE_MODE_1
 ((
u32
)0x00000080

	)

8505 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
u32
)0x00000100

	)

8506 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
u32
)0x00000200

	)

8507 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
u32
)0x00000400

	)

8508 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
u32
)0x00000800

	)

8509 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
u32
)0x00001000

	)

8510 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
u32
)0x00002000

	)

8511 
	#DBGMCU_CR_DBG_CAN_STOP
 ((
u32
)0x00004000

	)

8512 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
u32
)0x00008000

	)

8513 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
u32
)0x00010000

	)

8514 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
u32
)0x00020000

	)

8515 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
u32
)0x00040000

	)

8516 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
u32
)0x00080000

	)

8517 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
u32
)0x00100000

	)

8528 
	#FLASH_ACR_LATENCY
 ((
u8
)0x07

	)

8529 
	#FLASH_ACR_LATENCY_0
 ((
u8
)0x01

	)

8530 
	#FLASH_ACR_LATENCY_1
 ((
u8
)0x02

	)

8531 
	#FLASH_ACR_LATENCY_2
 ((
u8
)0x04

	)

8533 
	#FLASH_ACR_HLFCYA
 ((
u8
)0x08

	)

8534 
	#FLASH_ACR_PRFTBE
 ((
u8
)0x10

	)

8535 
	#FLASH_ACR_PRFTBS
 ((
u8
)0x20

	)

8539 
	#FLASH_KEYR_FKEYR
 ((
u32
)0xFFFFFFFF

	)

8543 
	#FLASH_OPTKEYR_OPTKEYR
 ((
u32
)0xFFFFFFFF

	)

8547 
	#FLASH_SR_BSY
 ((
u8
)0x01

	)

8548 
	#FLASH_SR_PGERR
 ((
u8
)0x04

	)

8549 
	#FLASH_SR_WRPRTERR
 ((
u8
)0x10

	)

8550 
	#FLASH_SR_EOP
 ((
u8
)0x20

	)

8554 
	#FLASH_CR_PG
 ((
u16
)0x0001

	)

8555 
	#FLASH_CR_PER
 ((
u16
)0x0002

	)

8556 
	#FLASH_CR_MER
 ((
u16
)0x0004

	)

8557 
	#FLASH_CR_OPTPG
 ((
u16
)0x0010

	)

8558 
	#FLASH_CR_OPTER
 ((
u16
)0x0020

	)

8559 
	#FLASH_CR_STRT
 ((
u16
)0x0040

	)

8560 
	#FLASH_CR_LOCK
 ((
u16
)0x0080

	)

8561 
	#FLASH_CR_OPTWRE
 ((
u16
)0x0200

	)

8562 
	#FLASH_CR_ERRIE
 ((
u16
)0x0400

	)

8563 
	#FLASH_CR_EOPIE
 ((
u16
)0x1000

	)

8567 
	#FLASH_AR_FAR
 ((
u32
)0xFFFFFFFF

	)

8571 
	#FLASH_OBR_OPTERR
 ((
u16
)0x0001

	)

8572 
	#FLASH_OBR_RDPRT
 ((
u16
)0x0002

	)

8574 
	#FLASH_OBR_USER
 ((
u16
)0x03FC

	)

8575 
	#FLASH_OBR_WDG_SW
 ((
u16
)0x0004

	)

8576 
	#FLASH_OBR_nRST_STOP
 ((
u16
)0x0008

	)

8577 
	#FLASH_OBR_nRST_STDBY
 ((
u16
)0x0010

	)

8578 
	#FLASH_OBR_Nud
 ((
u16
)0x03E0

	)

8582 
	#FLASH_WRPR_WRP
 ((
u32
)0xFFFFFFFF

	)

8589 
	#FLASH_RDP_RDP
 ((
u32
)0x000000FF

	)

8590 
	#FLASH_RDP_nRDP
 ((
u32
)0x0000FF00

	)

8594 
	#FLASH_USER_USER
 ((
u32
)0x00FF0000

	)

8595 
	#FLASH_USER_nUSER
 ((
u32
)0xFF000000

	)

8599 
	#FLASH_Da0_Da0
 ((
u32
)0x000000FF

	)

8600 
	#FLASH_Da0_nDa0
 ((
u32
)0x0000FF00

	)

8604 
	#FLASH_Da1_Da1
 ((
u32
)0x00FF0000

	)

8605 
	#FLASH_Da1_nDa1
 ((
u32
)0xFF000000

	)

8609 
	#FLASH_WRP0_WRP0
 ((
u32
)0x000000FF

	)

8610 
	#FLASH_WRP0_nWRP0
 ((
u32
)0x0000FF00

	)

8614 
	#FLASH_WRP1_WRP1
 ((
u32
)0x00FF0000

	)

8615 
	#FLASH_WRP1_nWRP1
 ((
u32
)0xFF000000

	)

8619 
	#FLASH_WRP2_WRP2
 ((
u32
)0x000000FF

	)

8620 
	#FLASH_WRP2_nWRP2
 ((
u32
)0x0000FF00

	)

8624 
	#FLASH_WRP3_WRP3
 ((
u32
)0x00FF0000

	)

8625 
	#FLASH_WRP3_nWRP3
 ((
u32
)0xFF000000

	)

8629 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

8631 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

8633 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

8635 
	#CLEAR_REG
(
REG
((REG0x0)

	)

8637 
	#WRITE_REG
(
REG
, 
VAL
((REGVAL)

	)

8639 
	#READ_REG
(
REG
((REG))

	)

8641 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~CLEARMASK)| (SETMASK)))

	)

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_nvic.h

18 #ide
__STM32F10x_NVIC_H


19 
	#__STM32F10x_NVIC_H


	)

22 
	~"m32f10x_m.h
"

28 
u8
 
	mNVIC_IRQChl
;

29 
u8
 
	mNVIC_IRQChlPemiPriܙy
;

30 
u8
 
	mNVIC_IRQChlSubPriܙy
;

31 
FuniڮS
 
	mNVIC_IRQChlCmd
;

32 } 
	tNVIC_InTyDef
;

36 
	#WWDG_IRQChl
 ((
u8
)0x00

	)

37 
	#PVD_IRQChl
 ((
u8
)0x01

	)

38 
	#TAMPER_IRQChl
 ((
u8
)0x02

	)

39 
	#RTC_IRQChl
 ((
u8
)0x03

	)

40 
	#FLASH_IRQChl
 ((
u8
)0x04

	)

41 
	#RCC_IRQChl
 ((
u8
)0x05

	)

42 
	#EXTI0_IRQChl
 ((
u8
)0x06

	)

43 
	#EXTI1_IRQChl
 ((
u8
)0x07

	)

44 
	#EXTI2_IRQChl
 ((
u8
)0x08

	)

45 
	#EXTI3_IRQChl
 ((
u8
)0x09

	)

46 
	#EXTI4_IRQChl
 ((
u8
)0x0A

	)

47 
	#DMA1_Chl1_IRQChl
 ((
u8
)0x0B

	)

48 
	#DMA1_Chl2_IRQChl
 ((
u8
)0x0C

	)

49 
	#DMA1_Chl3_IRQChl
 ((
u8
)0x0D

	)

50 
	#DMA1_Chl4_IRQChl
 ((
u8
)0x0E

	)

51 
	#DMA1_Chl5_IRQChl
 ((
u8
)0x0F

	)

52 
	#DMA1_Chl6_IRQChl
 ((
u8
)0x10

	)

53 
	#DMA1_Chl7_IRQChl
 ((
u8
)0x11

	)

54 
	#ADC1_2_IRQChl
 ((
u8
)0x12

	)

55 
	#USB_HP_CAN_TX_IRQChl
 ((
u8
)0x13

	)

56 
	#USB_LP_CAN_RX0_IRQChl
 ((
u8
)0x14

	)

57 
	#CAN_RX1_IRQChl
 ((
u8
)0x15

	)

58 
	#CAN_SCE_IRQChl
 ((
u8
)0x16

	)

59 
	#EXTI9_5_IRQChl
 ((
u8
)0x17

	)

60 
	#TIM1_BRK_IRQChl
 ((
u8
)0x18

	)

61 
	#TIM1_UP_IRQChl
 ((
u8
)0x19

	)

62 
	#TIM1_TRG_COM_IRQChl
 ((
u8
)0x1A

	)

63 
	#TIM1_CC_IRQChl
 ((
u8
)0x1B

	)

64 
	#TIM2_IRQChl
 ((
u8
)0x1C

	)

65 
	#TIM3_IRQChl
 ((
u8
)0x1D

	)

66 
	#TIM4_IRQChl
 ((
u8
)0x1E

	)

67 
	#I2C1_EV_IRQChl
 ((
u8
)0x1F

	)

68 
	#I2C1_ER_IRQChl
 ((
u8
)0x20

	)

69 
	#I2C2_EV_IRQChl
 ((
u8
)0x21

	)

70 
	#I2C2_ER_IRQChl
 ((
u8
)0x22

	)

71 
	#SPI1_IRQChl
 ((
u8
)0x23

	)

72 
	#SPI2_IRQChl
 ((
u8
)0x24

	)

73 
	#USART1_IRQChl
 ((
u8
)0x25

	)

74 
	#USART2_IRQChl
 ((
u8
)0x26

	)

75 
	#USART3_IRQChl
 ((
u8
)0x27

	)

76 
	#EXTI15_10_IRQChl
 ((
u8
)0x28

	)

77 
	#RTCArm_IRQChl
 ((
u8
)0x29

	)

78 
	#USBWakeUp_IRQChl
 ((
u8
)0x2A

	)

79 
	#TIM8_BRK_IRQChl
 ((
u8
)0x2B

	)

80 
	#TIM8_UP_IRQChl
 ((
u8
)0x2C

	)

81 
	#TIM8_TRG_COM_IRQChl
 ((
u8
)0x2D

	)

82 
	#TIM8_CC_IRQChl
 ((
u8
)0x2E

	)

83 
	#ADC3_IRQChl
 ((
u8
)0x2F

	)

84 
	#FSMC_IRQChl
 ((
u8
)0x30

	)

85 
	#SDIO_IRQChl
 ((
u8
)0x31

	)

86 
	#TIM5_IRQChl
 ((
u8
)0x32

	)

87 
	#SPI3_IRQChl
 ((
u8
)0x33

	)

88 
	#UART4_IRQChl
 ((
u8
)0x34

	)

89 
	#UART5_IRQChl
 ((
u8
)0x35

	)

90 
	#TIM6_IRQChl
 ((
u8
)0x36

	)

91 
	#TIM7_IRQChl
 ((
u8
)0x37

	)

92 
	#DMA2_Chl1_IRQChl
 ((
u8
)0x38

	)

93 
	#DMA2_Chl2_IRQChl
 ((
u8
)0x39

	)

94 
	#DMA2_Chl3_IRQChl
 ((
u8
)0x3A

	)

95 
	#DMA2_Chl4_5_IRQChl
 ((
u8
)0x3B

	)

96 
	#DMA2_Chl5_IRQChl
 ((
u8
)0x3C

	)

97 
	#ETH_IRQChl
 ((
u8
)0x3D

	)

98 
	#ETH_WKUP_IRQChl
 ((
u8
)0x3E

	)

99 
	#CAN2_TX_IRQChl
 ((
u8
)0x3F

	)

100 
	#CAN2_RX0_IRQChl
 ((
u8
)0x40

	)

101 
	#CAN2_RX1_IRQChl
 ((
u8
)0x41

	)

102 
	#CAN2_SCE_IRQChl
 ((
u8
)0x42

	)

103 
	#OTG_FS_IRQChl
 ((
u8
)0x43

	)

105 
	#IS_NVIC_IRQ_CHANNEL
(
CHANNEL
(((CHANNEL=
WWDG_IRQChl
|| \

	)

106 ((
	gCHANNEL
=
PVD_IRQChl
) || \

107 ((
CHANNEL
=
TAMPER_IRQChl
) || \

108 ((
CHANNEL
=
RTC_IRQChl
) || \

109 ((
CHANNEL
=
FLASH_IRQChl
) || \

110 ((
CHANNEL
=
RCC_IRQChl
) || \

111 ((
CHANNEL
=
EXTI0_IRQChl
) || \

112 ((
CHANNEL
=
EXTI1_IRQChl
) || \

113 ((
CHANNEL
=
EXTI2_IRQChl
) || \

114 ((
CHANNEL
=
EXTI3_IRQChl
) || \

115 ((
CHANNEL
=
EXTI4_IRQChl
) || \

116 ((
CHANNEL
=
DMA1_Chl1_IRQChl
) || \

117 ((
CHANNEL
=
DMA1_Chl2_IRQChl
) || \

118 ((
CHANNEL
=
DMA1_Chl3_IRQChl
) || \

119 ((
CHANNEL
=
DMA1_Chl4_IRQChl
) || \

120 ((
CHANNEL
=
DMA1_Chl5_IRQChl
) || \

121 ((
CHANNEL
=
DMA1_Chl6_IRQChl
) || \

122 ((
CHANNEL
=
DMA1_Chl7_IRQChl
) || \

123 ((
CHANNEL
=
ADC1_2_IRQChl
) || \

124 ((
CHANNEL
=
USB_HP_CAN_TX_IRQChl
) || \

125 ((
CHANNEL
=
USB_LP_CAN_RX0_IRQChl
) || \

126 ((
CHANNEL
=
CAN_RX1_IRQChl
) || \

127 ((
CHANNEL
=
CAN_SCE_IRQChl
) || \

128 ((
CHANNEL
=
EXTI9_5_IRQChl
) || \

129 ((
CHANNEL
=
TIM1_BRK_IRQChl
) || \

130 ((
CHANNEL
=
TIM1_UP_IRQChl
) || \

131 ((
CHANNEL
=
TIM1_TRG_COM_IRQChl
) || \

132 ((
CHANNEL
=
TIM1_CC_IRQChl
) || \

133 ((
CHANNEL
=
TIM2_IRQChl
) || \

134 ((
CHANNEL
=
TIM3_IRQChl
) || \

135 ((
CHANNEL
=
TIM4_IRQChl
) || \

136 ((
CHANNEL
=
I2C1_EV_IRQChl
) || \

137 ((
CHANNEL
=
I2C1_ER_IRQChl
) || \

138 ((
CHANNEL
=
I2C2_EV_IRQChl
) || \

139 ((
CHANNEL
=
I2C2_ER_IRQChl
) || \

140 ((
CHANNEL
=
SPI1_IRQChl
) || \

141 ((
CHANNEL
=
SPI2_IRQChl
) || \

142 ((
CHANNEL
=
USART1_IRQChl
) || \

143 ((
CHANNEL
=
USART2_IRQChl
) || \

144 ((
CHANNEL
=
USART3_IRQChl
) || \

145 ((
CHANNEL
=
EXTI15_10_IRQChl
) || \

146 ((
CHANNEL
=
RTCArm_IRQChl
) || \

147 ((
CHANNEL
=
USBWakeUp_IRQChl
) || \

148 ((
CHANNEL
=
TIM8_BRK_IRQChl
) || \

149 ((
CHANNEL
=
TIM8_UP_IRQChl
) || \

150 ((
CHANNEL
=
TIM8_TRG_COM_IRQChl
) || \

151 ((
CHANNEL
=
TIM8_CC_IRQChl
) || \

152 ((
CHANNEL
=
ADC3_IRQChl
) || \

153 ((
CHANNEL
=
FSMC_IRQChl
) || \

154 ((
CHANNEL
=
SDIO_IRQChl
) || \

155 ((
CHANNEL
=
TIM5_IRQChl
) || \

156 ((
CHANNEL
=
SPI3_IRQChl
) || \

157 ((
CHANNEL
=
UART4_IRQChl
) || \

158 ((
CHANNEL
=
UART5_IRQChl
) || \

159 ((
CHANNEL
=
TIM6_IRQChl
) || \

160 ((
CHANNEL
=
TIM7_IRQChl
) || \

161 ((
CHANNEL
=
DMA2_Chl1_IRQChl
) || \

162 ((
CHANNEL
=
DMA2_Chl2_IRQChl
) || \

163 ((
CHANNEL
=
DMA2_Chl3_IRQChl
) || \

164 ((
CHANNEL
=
DMA2_Chl4_5_IRQChl
) || \

165 ((
CHANNEL
=
DMA2_Chl5_IRQChl
) || \

166 ((
CHANNEL
=
ETH_IRQChl
) || \

167 ((
CHANNEL
=
ETH_WKUP_IRQChl
) || \

168 ((
CHANNEL
=
CAN2_TX_IRQChl
) || \

169 ((
CHANNEL
=
CAN2_RX0_IRQChl
) || \

170 ((
CHANNEL
=
CAN2_RX1_IRQChl
) || \

171 ((
CHANNEL
=
CAN2_SCE_IRQChl
) || \

172 ((
CHANNEL
=
OTG_FS_IRQChl
))

176 
	#SyemHdr_NMI
 ((
u32
)0x00001F

	)

177 
	#SyemHdr_HdFau
 ((
u32
)0x000000

	)

178 
	#SyemHdr_MemyMage
 ((
u32
)0x043430

	)

179 
	#SyemHdr_BusFau
 ((
u32
)0x547931

	)

180 
	#SyemHdr_UgeFau
 ((
u32
)0x24C232

	)

181 
	#SyemHdr_SVCl
 ((
u32
)0x01FF40

	)

182 
	#SyemHdr_DebugMڙ
 ((
u32
)0x0A0080

	)

183 
	#SyemHdr_PSV
 ((
u32
)0x02829C

	)

184 
	#SyemHdr_SysTick
 ((
u32
)0x02C39A

	)

186 
	#IS_CONFIG_SYSTEM_HANDLER
(
HANDLER
(((HANDLER=
SyemHdr_MemyMage
|| \

	)

187 ((
HANDLER
=
SyemHdr_BusFau
) || \

188 ((
HANDLER
=
SyemHdr_UgeFau
))

190 
	#IS_PRIORITY_SYSTEM_HANDLER
(
HANDLER
(((HANDLER=
SyemHdr_MemyMage
|| \

	)

191 ((
HANDLER
=
SyemHdr_BusFau
) || \

192 ((
HANDLER
=
SyemHdr_UgeFau
) || \

193 ((
HANDLER
=
SyemHdr_SVCl
) || \

194 ((
HANDLER
=
SyemHdr_DebugMڙ
) || \

195 ((
HANDLER
=
SyemHdr_PSV
) || \

196 ((
HANDLER
=
SyemHdr_SysTick
))

198 
	#IS_GET_PENDING_SYSTEM_HANDLER
(
HANDLER
(((HANDLER=
SyemHdr_MemyMage
|| \

	)

199 ((
HANDLER
=
SyemHdr_BusFau
) || \

200 ((
HANDLER
=
SyemHdr_SVCl
))

202 
	#IS_SET_PENDING_SYSTEM_HANDLER
(
HANDLER
(((HANDLER=
SyemHdr_NMI
|| \

	)

203 ((
HANDLER
=
SyemHdr_PSV
) || \

204 ((
HANDLER
=
SyemHdr_SysTick
))

206 
	#IS_CLEAR_SYSTEM_HANDLER
(
HANDLER
(((HANDLER=
SyemHdr_PSV
|| \

	)

207 ((
HANDLER
=
SyemHdr_SysTick
))

209 
	#IS_GET_ACTIVE_SYSTEM_HANDLER
(
HANDLER
(((HANDLER=
SyemHdr_MemyMage
|| \

	)

210 ((
HANDLER
=
SyemHdr_BusFau
) || \

211 ((
HANDLER
=
SyemHdr_UgeFau
) || \

212 ((
HANDLER
=
SyemHdr_SVCl
) || \

213 ((
HANDLER
=
SyemHdr_DebugMڙ
) || \

214 ((
HANDLER
=
SyemHdr_PSV
) || \

215 ((
HANDLER
=
SyemHdr_SysTick
))

217 
	#IS_FAULT_SOURCE_SYSTEM_HANDLER
(
HANDLER
(((HANDLER=
SyemHdr_HdFau
|| \

	)

218 ((
HANDLER
=
SyemHdr_MemyMage
) || \

219 ((
HANDLER
=
SyemHdr_BusFau
) || \

220 ((
HANDLER
=
SyemHdr_UgeFau
) || \

221 ((
HANDLER
=
SyemHdr_DebugMڙ
))

223 
	#IS_FAULT_ADDRESS_SYSTEM_HANDLER
(
HANDLER
(((HANDLER=
SyemHdr_MemyMage
|| \

	)

224 ((
HANDLER
=
SyemHdr_BusFau
))

228 
	#NVIC_VeTab_RAM
 ((
u32
)0x20000000)

	)

229 
	#NVIC_VeTab_FLASH
 ((
u32
)0x08000000)

	)

231 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
|| \

	)

232 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

235 
	#NVIC_LP_SEVONPEND
 ((
u8
)0x10)

	)

236 
	#NVIC_LP_SLEEPDEEP
 ((
u8
)0x04)

	)

237 
	#NVIC_LP_SLEEPONEXIT
 ((
u8
)0x02)

	)

239 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
|| \

	)

240 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

241 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

244 
	#NVIC_PriܙyGroup_0
 ((
u32
)0x700

	)

246 
	#NVIC_PriܙyGroup_1
 ((
u32
)0x600

	)

248 
	#NVIC_PriܙyGroup_2
 ((
u32
)0x500

	)

250 
	#NVIC_PriܙyGroup_3
 ((
u32
)0x400

	)

252 
	#NVIC_PriܙyGroup_4
 ((
u32
)0x300

	)

255 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
|| \

	)

256 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

257 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

258 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

259 ((
GROUP
=
NVIC_PriܙyGroup_4
))

261 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

262 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

263 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x0007FFFF)

	)

264 
	#IS_NVIC_BASE_PRI
(
PRI
((PRI< 0x10)

	)

268 
NVIC_DeIn
();

269 
NVIC_SCBDeIn
();

270 
NVIC_PriܙyGroupCfig
(
u32
 
NVIC_PriܙyGroup
);

271 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

272 
NVIC_SuIn
(
NVIC_InTyDef
* 
NVIC_InSu
);

273 
NVIC_SETPRIMASK
();

274 
NVIC_RESETPRIMASK
();

275 
NVIC_SETFAULTMASK
();

276 
NVIC_RESETFAULTMASK
();

277 
NVIC_BASEPRICONFIG
(
u32
 
NewPriܙy
);

278 
u32
 
NVIC_GBASEPRI
();

279 
u16
 
NVIC_GCutPdgIRQChl
();

280 
ITStus
 
NVIC_GIRQChlPdgBStus
(
u8
 
NVIC_IRQChl
);

281 
NVIC_SIRQChlPdgB
(
u8
 
NVIC_IRQChl
);

282 
NVIC_CˬIRQChlPdgB
(
u8
 
NVIC_IRQChl
);

283 
u16
 
NVIC_GCutAiveHdr
();

284 
ITStus
 
NVIC_GIRQChlAiveBStus
(
u8
 
NVIC_IRQChl
);

285 
u32
 
NVIC_GCPUID
();

286 
NVIC_SVeTab
(
u32
 
NVIC_VeTab
, u32 
Offt
);

287 
NVIC_GeSyemRet
();

288 
NVIC_GeCeRet
();

289 
NVIC_SyemLPCfig
(
u8
 
LowPowMode
, 
FuniڮS
 
NewS
);

290 
NVIC_SyemHdrCfig
(
u32
 
SyemHdr
, 
FuniڮS
 
NewS
);

291 
NVIC_SyemHdrPriܙyCfig
(
u32
 
SyemHdr
, 
u8
 
SyemHdrPemiPriܙy
,

292 
u8
 
SyemHdrSubPriܙy
);

293 
ITStus
 
NVIC_GSyemHdrPdgBStus
(
u32
 
SyemHdr
);

294 
NVIC_SSyemHdrPdgB
(
u32
 
SyemHdr
);

295 
NVIC_CˬSyemHdrPdgB
(
u32
 
SyemHdr
);

296 
ITStus
 
NVIC_GSyemHdrAiveBStus
(
u32
 
SyemHdr
);

297 
u32
 
NVIC_GFauHdrSours
(u32 
SyemHdr
);

298 
u32
 
NVIC_GFauAddss
(u32 
SyemHdr
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_pwr.h

18 #ide
__STM32F10x_PWR_H


19 
	#__STM32F10x_PWR_H


	)

22 
	~"m32f10x_m.h
"

27 
	#PWR_PVDLev_2V2
 ((
u32
)0x00000000)

	)

28 
	#PWR_PVDLev_2V3
 ((
u32
)0x00000020)

	)

29 
	#PWR_PVDLev_2V4
 ((
u32
)0x00000040)

	)

30 
	#PWR_PVDLev_2V5
 ((
u32
)0x00000060)

	)

31 
	#PWR_PVDLev_2V6
 ((
u32
)0x00000080)

	)

32 
	#PWR_PVDLev_2V7
 ((
u32
)0x000000A0)

	)

33 
	#PWR_PVDLev_2V8
 ((
u32
)0x000000C0)

	)

34 
	#PWR_PVDLev_2V9
 ((
u32
)0x000000E0)

	)

36 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_2V2
|| ((LEVEL=
PWR_PVDLev_2V3
)|| \

	)

37 ((
	gLEVEL
=
PWR_PVDLev_2V4
|| ((
LEVEL
=
PWR_PVDLev_2V5
)|| \

38 ((
LEVEL
=
PWR_PVDLev_2V6
|| ((LEVEL=
PWR_PVDLev_2V7
)|| \

39 ((
LEVEL
=
PWR_PVDLev_2V8
|| ((LEVEL=
PWR_PVDLev_2V9
))

42 
	#PWR_Regut_ON
 ((
u32
)0x00000000)

	)

43 
	#PWR_Regut_LowPow
 ((
u32
)0x00000001)

	)

45 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
|| \

	)

46 ((
REGULATOR
=
PWR_Regut_LowPow
))

49 
	#PWR_STOPEry_WFI
 ((
u8
)0x01)

	)

50 
	#PWR_STOPEry_WFE
 ((
u8
)0x02)

	)

52 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

55 
	#PWR_FLAG_WU
 ((
u32
)0x00000001)

	)

56 
	#PWR_FLAG_SB
 ((
u32
)0x00000002)

	)

57 
	#PWR_FLAG_PVDO
 ((
u32
)0x00000004)

	)

59 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

60 ((
FLAG
=
PWR_FLAG_PVDO
))

61 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

65 
PWR_DeIn
();

66 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

67 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

68 
PWR_PVDLevCfig
(
u32
 
PWR_PVDLev
);

69 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

70 
PWR_ESTOPMode
(
u32
 
PWR_Regut
, 
u8
 
PWR_STOPEry
);

71 
PWR_ESTANDBYMode
();

72 
FgStus
 
PWR_GFgStus
(
u32
 
PWR_FLAG
);

73 
PWR_CˬFg
(
u32
 
PWR_FLAG
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_rcc.h

18 #ide
__STM32F10x_RCC_H


19 
	#__STM32F10x_RCC_H


	)

22 
	~"m32f10x_m.h
"

27 
u32
 
	mSYSCLK_Fqucy
;

28 
u32
 
	mHCLK_Fqucy
;

29 
u32
 
	mPCLK1_Fqucy
;

30 
u32
 
	mPCLK2_Fqucy
;

31 
u32
 
	mADCCLK_Fqucy
;

32 }
	tRCC_ClocksTyDef
;

36 
	#RCC_HSE_OFF
 ((
u32
)0x00000000)

	)

37 
	#RCC_HSE_ON
 ((
u32
)0x00010000)

	)

38 
	#RCC_HSE_Byss
 ((
u32
)0x00040000)

	)

40 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
|| \

	)

41 ((
	gHSE
=
RCC_HSE_Byss
))

44 
	#RCC_PLLSour_HSI_Div2
 ((
u32
)0x00000000)

	)

45 
	#RCC_PLLSour_HSE_Div1
 ((
u32
)0x00010000)

	)

46 
	#RCC_PLLSour_HSE_Div2
 ((
u32
)0x00030000)

	)

48 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI_Div2
|| \

	)

49 ((
SOURCE
=
RCC_PLLSour_HSE_Div1
) || \

50 ((
SOURCE
=
RCC_PLLSour_HSE_Div2
))

53 
	#RCC_PLL1Sour_HSI_Div2
 ((
u32
)0x00000000)

	)

54 
	#RCC_PLL1Sour_PREDIV1
 ((
u32
)0x00010000)

	)

56 
	#IS_RCC_PLL1_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLL1Sour_HSI_Div2
|| \

	)

57 ((
SOURCE
=
RCC_PLL1Sour_PREDIV1
))

60 
	#RCC_PLLMul_2
 ((
u32
)0x00000000)

	)

61 
	#RCC_PLLMul_3
 ((
u32
)0x00040000)

	)

62 
	#RCC_PLLMul_4
 ((
u32
)0x00080000)

	)

63 
	#RCC_PLLMul_5
 ((
u32
)0x000C0000)

	)

64 
	#RCC_PLLMul_6
 ((
u32
)0x00100000)

	)

65 
	#RCC_PLLMul_7
 ((
u32
)0x00140000)

	)

66 
	#RCC_PLLMul_8
 ((
u32
)0x00180000)

	)

67 
	#RCC_PLLMul_9
 ((
u32
)0x001C0000)

	)

68 
	#RCC_PLLMul_10
 ((
u32
)0x00200000)

	)

69 
	#RCC_PLLMul_11
 ((
u32
)0x00240000)

	)

70 
	#RCC_PLLMul_12
 ((
u32
)0x00280000)

	)

71 
	#RCC_PLLMul_13
 ((
u32
)0x002C0000)

	)

72 
	#RCC_PLLMul_14
 ((
u32
)0x00300000)

	)

73 
	#RCC_PLLMul_15
 ((
u32
)0x00340000)

	)

74 
	#RCC_PLLMul_16
 ((
u32
)0x00380000)

	)

76 
	#IS_RCC_PLL_MUL
(
MUL
(((MUL=
RCC_PLLMul_2
|| ((MUL=
RCC_PLLMul_3
|| \

	)

77 ((
MUL
=
RCC_PLLMul_4
|| ((MUL=
RCC_PLLMul_5
) || \

78 ((
MUL
=
RCC_PLLMul_6
|| ((MUL=
RCC_PLLMul_7
) || \

79 ((
MUL
=
RCC_PLLMul_8
|| ((MUL=
RCC_PLLMul_9
) || \

80 ((
MUL
=
RCC_PLLMul_10
|| ((MUL=
RCC_PLLMul_11
) || \

81 ((
MUL
=
RCC_PLLMul_12
|| ((MUL=
RCC_PLLMul_13
) || \

82 ((
MUL
=
RCC_PLLMul_14
|| ((MUL=
RCC_PLLMul_15
) || \

83 ((
MUL
=
RCC_PLLMul_16
))

86 
	#RCC_PLL1Mul_4
 ((
u32
)0x00080000)

	)

87 
	#RCC_PLL1Mul_5
 ((
u32
)0x000C0000)

	)

88 
	#RCC_PLL1Mul_6
 ((
u32
)0x00100000)

	)

89 
	#RCC_PLL1Mul_7
 ((
u32
)0x00140000)

	)

90 
	#RCC_PLL1Mul_8
 ((
u32
)0x00180000)

	)

91 
	#RCC_PLL1Mul_9
 ((
u32
)0x001C0000)

	)

92 
	#RCC_PLL1Mul_6_5
 ((
u32
)0x00340000)

	)

94 
	#IS_RCC_PLL1_MUL
(
MUL
(((MUL=
RCC_PLL1Mul_4
|| ((MUL=
RCC_PLL1Mul_5
|| \

	)

95 ((
MUL
=
RCC_PLL1Mul_6
|| ((MUL=
RCC_PLL1Mul_7
) || \

96 ((
MUL
=
RCC_PLL1Mul_8
|| ((MUL=
RCC_PLL1Mul_9
) || \

97 ((
MUL
=
RCC_PLL1Mul_6_5
))

100 
	#RCC_PREDIV1_Div1
 ((
u32
)0x00000000)

	)

101 
	#RCC_PREDIV1_Div2
 ((
u32
)0x00000001)

	)

102 
	#RCC_PREDIV1_Div3
 ((
u32
)0x00000002)

	)

103 
	#RCC_PREDIV1_Div4
 ((
u32
)0x00000003)

	)

104 
	#RCC_PREDIV1_Div5
 ((
u32
)0x00000004)

	)

105 
	#RCC_PREDIV1_Div6
 ((
u32
)0x00000005)

	)

106 
	#RCC_PREDIV1_Div7
 ((
u32
)0x00000006)

	)

107 
	#RCC_PREDIV1_Div8
 ((
u32
)0x00000007)

	)

108 
	#RCC_PREDIV1_Div9
 ((
u32
)0x00000008)

	)

109 
	#RCC_PREDIV1_Div10
 ((
u32
)0x00000009)

	)

110 
	#RCC_PREDIV1_Div11
 ((
u32
)0x0000000A)

	)

111 
	#RCC_PREDIV1_Div12
 ((
u32
)0x0000000B)

	)

112 
	#RCC_PREDIV1_Div13
 ((
u32
)0x0000000C)

	)

113 
	#RCC_PREDIV1_Div14
 ((
u32
)0x0000000D)

	)

114 
	#RCC_PREDIV1_Div15
 ((
u32
)0x0000000E)

	)

115 
	#RCC_PREDIV1_Div16
 ((
u32
)0x0000000F)

	)

117 
	#IS_RCC_PREDIV1
(
PREDIV1
(((PREDIV1=
RCC_PREDIV1_Div1
|| ((PREDIV1=
RCC_PREDIV1_Div2
|| \

	)

118 ((
PREDIV1
=
RCC_PREDIV1_Div3
|| ((PREDIV1=
RCC_PREDIV1_Div4
) || \

119 ((
PREDIV1
=
RCC_PREDIV1_Div5
|| ((PREDIV1=
RCC_PREDIV1_Div6
) || \

120 ((
PREDIV1
=
RCC_PREDIV1_Div7
|| ((PREDIV1=
RCC_PREDIV1_Div8
) || \

121 ((
PREDIV1
=
RCC_PREDIV1_Div9
|| ((PREDIV1=
RCC_PREDIV1_Div10
) || \

122 ((
PREDIV1
=
RCC_PREDIV1_Div11
|| ((PREDIV1=
RCC_PREDIV1_Div12
) || \

123 ((
PREDIV1
=
RCC_PREDIV1_Div13
|| ((PREDIV1=
RCC_PREDIV1_Div14
) || \

124 ((
PREDIV1
=
RCC_PREDIV1_Div15
|| ((PREDIV1=
RCC_PREDIV1_Div16
))

127 
	#RCC_PREDIV1_Sour_HSE
 ((
u32
)0x00000000)

	)

128 
	#RCC_PREDIV1_Sour_PLL2
 ((
u32
)0x00010000)

	)

130 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
(((SOURCE=
RCC_PREDIV1_Sour_HSE
|| \

	)

131 ((
SOURCE
=
RCC_PREDIV1_Sour_PLL2
))

134 
	#RCC_PREDIV2_Div1
 ((
u32
)0x00000000)

	)

135 
	#RCC_PREDIV2_Div2
 ((
u32
)0x00000010)

	)

136 
	#RCC_PREDIV2_Div3
 ((
u32
)0x00000020)

	)

137 
	#RCC_PREDIV2_Div4
 ((
u32
)0x00000030)

	)

138 
	#RCC_PREDIV2_Div5
 ((
u32
)0x00000040)

	)

139 
	#RCC_PREDIV2_Div6
 ((
u32
)0x00000050)

	)

140 
	#RCC_PREDIV2_Div7
 ((
u32
)0x00000060)

	)

141 
	#RCC_PREDIV2_Div8
 ((
u32
)0x00000070)

	)

142 
	#RCC_PREDIV2_Div9
 ((
u32
)0x00000080)

	)

143 
	#RCC_PREDIV2_Div10
 ((
u32
)0x00000090)

	)

144 
	#RCC_PREDIV2_Div11
 ((
u32
)0x000000A0)

	)

145 
	#RCC_PREDIV2_Div12
 ((
u32
)0x000000B0)

	)

146 
	#RCC_PREDIV2_Div13
 ((
u32
)0x000000C0)

	)

147 
	#RCC_PREDIV2_Div14
 ((
u32
)0x000000D0)

	)

148 
	#RCC_PREDIV2_Div15
 ((
u32
)0x000000E0)

	)

149 
	#RCC_PREDIV2_Div16
 ((
u32
)0x000000F0)

	)

151 
	#IS_RCC_PREDIV2
(
PREDIV2
(((PREDIV2=
RCC_PREDIV2_Div1
|| ((PREDIV2=
RCC_PREDIV2_Div2
|| \

	)

152 ((
PREDIV2
=
RCC_PREDIV2_Div3
|| ((PREDIV2=
RCC_PREDIV2_Div4
) || \

153 ((
PREDIV2
=
RCC_PREDIV2_Div5
|| ((PREDIV2=
RCC_PREDIV2_Div6
) || \

154 ((
PREDIV2
=
RCC_PREDIV2_Div7
|| ((PREDIV2=
RCC_PREDIV2_Div8
) || \

155 ((
PREDIV2
=
RCC_PREDIV2_Div9
|| ((PREDIV2=
RCC_PREDIV2_Div10
) || \

156 ((
PREDIV2
=
RCC_PREDIV2_Div11
|| ((PREDIV2=
RCC_PREDIV2_Div12
) || \

157 ((
PREDIV2
=
RCC_PREDIV2_Div13
|| ((PREDIV2=
RCC_PREDIV2_Div14
) || \

158 ((
PREDIV2
=
RCC_PREDIV2_Div15
|| ((PREDIV2=
RCC_PREDIV2_Div16
))

161 
	#RCC_PLL2Mul_8
 ((
u32
)0x00000600)

	)

162 
	#RCC_PLL2Mul_9
 ((
u32
)0x00000700)

	)

163 
	#RCC_PLL2Mul_10
 ((
u32
)0x00000800)

	)

164 
	#RCC_PLL2Mul_11
 ((
u32
)0x00000900)

	)

165 
	#RCC_PLL2Mul_12
 ((
u32
)0x00000A00)

	)

166 
	#RCC_PLL2Mul_13
 ((
u32
)0x00000B00)

	)

167 
	#RCC_PLL2Mul_14
 ((
u32
)0x00000C00)

	)

168 
	#RCC_PLL2Mul_16
 ((
u32
)0x00000E00)

	)

169 
	#RCC_PLL2Mul_20
 ((
u32
)0x00000F00)

	)

171 
	#IS_RCC_PLL2_MUL
(
MUL
(((MUL=
RCC_PLL2Mul_8
|| ((MUL=
RCC_PLL2Mul_9
|| \

	)

172 ((
MUL
=
RCC_PLL2Mul_10
|| ((MUL=
RCC_PLL2Mul_11
) || \

173 ((
MUL
=
RCC_PLL2Mul_12
|| ((MUL=
RCC_PLL2Mul_13
) || \

174 ((
MUL
=
RCC_PLL2Mul_14
|| ((MUL=
RCC_PLL2Mul_16
) || \

175 ((
MUL
=
RCC_PLL2Mul_20
))

178 
	#RCC_PLL3Mul_8
 ((
u32
)0x00006000)

	)

179 
	#RCC_PLL3Mul_9
 ((
u32
)0x00007000)

	)

180 
	#RCC_PLL3Mul_10
 ((
u32
)0x00008000)

	)

181 
	#RCC_PLL3Mul_11
 ((
u32
)0x00009000)

	)

182 
	#RCC_PLL3Mul_12
 ((
u32
)0x0000A000)

	)

183 
	#RCC_PLL3Mul_13
 ((
u32
)0x0000B000)

	)

184 
	#RCC_PLL3Mul_14
 ((
u32
)0x0000C000)

	)

185 
	#RCC_PLL3Mul_16
 ((
u32
)0x0000E000)

	)

186 
	#RCC_PLL3Mul_20
 ((
u32
)0x0000F000)

	)

188 
	#IS_RCC_PLL3_MUL
(
MUL
(((MUL=
RCC_PLL3Mul_8
|| ((MUL=
RCC_PLL3Mul_9
|| \

	)

189 ((
MUL
=
RCC_PLL3Mul_10
|| ((MUL=
RCC_PLL3Mul_11
) || \

190 ((
MUL
=
RCC_PLL3Mul_12
|| ((MUL=
RCC_PLL3Mul_13
) || \

191 ((
MUL
=
RCC_PLL3Mul_14
|| ((MUL=
RCC_PLL3Mul_16
) || \

192 ((
MUL
=
RCC_PLL3Mul_20
))

195 
	#RCC_SYSCLKSour_HSI
 ((
u32
)0x00000000)

	)

196 
	#RCC_SYSCLKSour_HSE
 ((
u32
)0x00000001)

	)

197 
	#RCC_SYSCLKSour_PLLCLK
 ((
u32
)0x00000002)

	)

198 
	#RCC_SYSCLKSour_PLL1CLK
 ((
u32
)0x00000002

	)

200 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
|| \

	)

201 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

202 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

205 
	#RCC_SYSCLK_Div1
 ((
u32
)0x00000000)

	)

206 
	#RCC_SYSCLK_Div2
 ((
u32
)0x00000080)

	)

207 
	#RCC_SYSCLK_Div4
 ((
u32
)0x00000090)

	)

208 
	#RCC_SYSCLK_Div8
 ((
u32
)0x000000A0)

	)

209 
	#RCC_SYSCLK_Div16
 ((
u32
)0x000000B0)

	)

210 
	#RCC_SYSCLK_Div64
 ((
u32
)0x000000C0)

	)

211 
	#RCC_SYSCLK_Div128
 ((
u32
)0x000000D0)

	)

212 
	#RCC_SYSCLK_Div256
 ((
u32
)0x000000E0)

	)

213 
	#RCC_SYSCLK_Div512
 ((
u32
)0x000000F0)

	)

215 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
|| \

	)

216 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

217 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

218 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

219 ((
HCLK
=
RCC_SYSCLK_Div512
))

222 
	#RCC_HCLK_Div1
 ((
u32
)0x00000000)

	)

223 
	#RCC_HCLK_Div2
 ((
u32
)0x00000400)

	)

224 
	#RCC_HCLK_Div4
 ((
u32
)0x00000500)

	)

225 
	#RCC_HCLK_Div8
 ((
u32
)0x00000600)

	)

226 
	#RCC_HCLK_Div16
 ((
u32
)0x00000700)

	)

228 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
|| \

	)

229 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

230 ((
PCLK
=
RCC_HCLK_Div16
))

233 
	#RCC_IT_LSIRDY
 ((
u8
)0x01)

	)

234 
	#RCC_IT_LSERDY
 ((
u8
)0x02)

	)

235 
	#RCC_IT_HSIRDY
 ((
u8
)0x04)

	)

236 
	#RCC_IT_HSERDY
 ((
u8
)0x08)

	)

237 
	#RCC_IT_PLLRDY
 ((
u8
)0x10)

	)

238 
	#RCC_IT_PLL1RDY
 ((
u8
)0x10

	)

239 
	#RCC_IT_PLL2RDY
 ((
u8
)0x20

	)

240 
	#RCC_IT_PLL3RDY
 ((
u8
)0x40

	)

241 
	#RCC_IT_CSS
 ((
u8
)0x80)

	)

243 
	#IS_RCC_IT
(
IT
((((IT& (
u8
)0x80=0x00&& ((IT!0x00))

	)

244 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
|| \

	)

245 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

246 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

247 ((
IT
=
RCC_IT_PLL2RDY
|| ((IT=
RCC_IT_PLL3RDY
))

248 
	#IS_RCC_CLEAR_IT
(
IT
((((IT& (
u8
)0x00=0x00&& ((IT!0x00))

	)

251 
	#RCC_USBCLKSour_PLLCLK_1Div5
 ((
u8
)0x00)

	)

252 
	#RCC_USBCLKSour_PLLCLK_Div1
 ((
u8
)0x01)

	)

254 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_USBCLKSour_PLLCLK_1Div5
|| \

	)

255 ((
SOURCE
=
RCC_USBCLKSour_PLLCLK_Div1
))

258 
	#RCC_OTGFSCLKSour_PLL1VCO_Div3
 ((
u8
)0x00)

	)

259 
	#RCC_OTGFSCLKSour_PLL1VCO_Div2
 ((
u8
)0x01)

	)

261 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_OTGFSCLKSour_PLL1VCO_Div3
|| \

	)

262 ((
SOURCE
=
RCC_OTGFSCLKSour_PLL1VCO_Div2
))

265 
	#RCC_PCLK2_Div2
 ((
u32
)0x00000000)

	)

266 
	#RCC_PCLK2_Div4
 ((
u32
)0x00004000)

	)

267 
	#RCC_PCLK2_Div6
 ((
u32
)0x00008000)

	)

268 
	#RCC_PCLK2_Div8
 ((
u32
)0x0000C000)

	)

270 
	#IS_RCC_ADCCLK
(
ADCCLK
(((ADCCLK=
RCC_PCLK2_Div2
|| ((ADCCLK=
RCC_PCLK2_Div4
|| \

	)

271 ((
ADCCLK
=
RCC_PCLK2_Div6
|| ((ADCCLK=
RCC_PCLK2_Div8
))

274 
	#RCC_I2S2CLKSour_SYSCLK
 ((
u8
)0x00)

	)

275 
	#RCC_I2S2CLKSour_PLL3_VCO
 ((
u8
)0x01)

	)

277 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_SYSCLK
|| \

	)

278 ((
SOURCE
=
RCC_I2S2CLKSour_PLL3_VCO
))

281 
	#RCC_I2S3CLKSour_SYSCLK
 ((
u8
)0x00)

	)

282 
	#RCC_I2S3CLKSour_PLL3_VCO
 ((
u8
)0x01)

	)

284 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S3CLKSour_SYSCLK
|| \

	)

285 ((
SOURCE
=
RCC_I2S3CLKSour_PLL3_VCO
))

288 
	#RCC_LSE_OFF
 ((
u8
)0x00)

	)

289 
	#RCC_LSE_ON
 ((
u8
)0x01)

	)

290 
	#RCC_LSE_Byss
 ((
u8
)0x04)

	)

292 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
|| \

	)

293 ((
LSE
=
RCC_LSE_Byss
))

296 
	#RCC_RTCCLKSour_LSE
 ((
u32
)0x00000100)

	)

297 
	#RCC_RTCCLKSour_LSI
 ((
u32
)0x00000200)

	)

298 
	#RCC_RTCCLKSour_HSE_Div128
 ((
u32
)0x00000300)

	)

300 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
|| \

	)

301 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

302 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div128
))

305 
	#RCC_AHBPh_DMA1
 ((
u32
)0x00000001)

	)

306 
	#RCC_AHBPh_DMA2
 ((
u32
)0x00000002)

	)

307 
	#RCC_AHBPh_SRAM
 ((
u32
)0x00000004)

	)

308 
	#RCC_AHBPh_FLITF
 ((
u32
)0x00000010)

	)

309 
	#RCC_AHBPh_CRC
 ((
u32
)0x00000040)

	)

310 
	#RCC_AHBPh_FSMC
 ((
u32
)0x00000100)

	)

311 
	#RCC_AHBPh_SDIO
 ((
u32
)0x00000400)

	)

312 
	#RCC_AHBPh_OTG_FS
 ((
u32
)0x00001000

	)

313 
	#RCC_AHBPh_ETH_MAC
 ((
u32
)0x00004000

	)

314 
	#RCC_AHBPh_ETH_MAC_Tx
 ((
u32
)0x00008000

	)

315 
	#RCC_AHBPh_ETH_MAC_Rx
 ((
u32
)0x00010000

	)

317 
	#IS_RCC_AHB_PERIPH
(
PERIPH
((((PERIPH& 0xFFFE2AA8=0x00&& ((PERIPH!0x00))

	)

318 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
((((PERIPH& 0xFFFFAFFF=0x00&& ((PERIPH!0x00))

	)

321 
	#RCC_APB2Ph_AFIO
 ((
u32
)0x00000001)

	)

322 
	#RCC_APB2Ph_GPIOA
 ((
u32
)0x00000004)

	)

323 
	#RCC_APB2Ph_GPIOB
 ((
u32
)0x00000008)

	)

324 
	#RCC_APB2Ph_GPIOC
 ((
u32
)0x00000010)

	)

325 
	#RCC_APB2Ph_GPIOD
 ((
u32
)0x00000020)

	)

326 
	#RCC_APB2Ph_GPIOE
 ((
u32
)0x00000040)

	)

327 
	#RCC_APB2Ph_GPIOF
 ((
u32
)0x00000080)

	)

328 
	#RCC_APB2Ph_GPIOG
 ((
u32
)0x00000100)

	)

329 
	#RCC_APB2Ph_ADC1
 ((
u32
)0x00000200)

	)

330 
	#RCC_APB2Ph_ADC2
 ((
u32
)0x00000400)

	)

331 
	#RCC_APB2Ph_TIM1
 ((
u32
)0x00000800)

	)

332 
	#RCC_APB2Ph_SPI1
 ((
u32
)0x00001000)

	)

333 
	#RCC_APB2Ph_TIM8
 ((
u32
)0x00002000)

	)

334 
	#RCC_APB2Ph_USART1
 ((
u32
)0x00004000)

	)

335 
	#RCC_APB2Ph_ADC3
 ((
u32
)0x00008000)

	)

337 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFF0002=0x00&& ((PERIPH!0x00))

	)

340 
	#RCC_APB1Ph_TIM2
 ((
u32
)0x00000001)

	)

341 
	#RCC_APB1Ph_TIM3
 ((
u32
)0x00000002)

	)

342 
	#RCC_APB1Ph_TIM4
 ((
u32
)0x00000004)

	)

343 
	#RCC_APB1Ph_TIM5
 ((
u32
)0x00000008)

	)

344 
	#RCC_APB1Ph_TIM6
 ((
u32
)0x00000010)

	)

345 
	#RCC_APB1Ph_TIM7
 ((
u32
)0x00000020)

	)

346 
	#RCC_APB1Ph_WWDG
 ((
u32
)0x00000800)

	)

347 
	#RCC_APB1Ph_SPI2
 ((
u32
)0x00004000)

	)

348 
	#RCC_APB1Ph_SPI3
 ((
u32
)0x00008000)

	)

349 
	#RCC_APB1Ph_USART2
 ((
u32
)0x00020000)

	)

350 
	#RCC_APB1Ph_USART3
 ((
u32
)0x00040000)

	)

351 
	#RCC_APB1Ph_UART4
 ((
u32
)0x00080000)

	)

352 
	#RCC_APB1Ph_UART5
 ((
u32
)0x00100000)

	)

353 
	#RCC_APB1Ph_I2C1
 ((
u32
)0x00200000)

	)

354 
	#RCC_APB1Ph_I2C2
 ((
u32
)0x00400000)

	)

355 
	#RCC_APB1Ph_USB
 ((
u32
)0x00800000)

	)

356 
	#RCC_APB1Ph_CAN1
 ((
u32
)0x02000000)

	)

357 
	#RCC_APB1Ph_CAN2
 ((
u32
)0x04000000

	)

358 
	#RCC_APB1Ph_BKP
 ((
u32
)0x08000000)

	)

359 
	#RCC_APB1Ph_PWR
 ((
u32
)0x10000000)

	)

360 
	#RCC_APB1Ph_DAC
 ((
u32
)0x20000000)

	)

362 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0xC10137C0=0x00&& ((PERIPH!0x00))

	)

365 
	#RCC_MCO_NoClock
 ((
u8
)0x00)

	)

366 
	#RCC_MCO_SYSCLK
 ((
u8
)0x04)

	)

367 
	#RCC_MCO_HSI
 ((
u8
)0x05)

	)

368 
	#RCC_MCO_HSE
 ((
u8
)0x06)

	)

369 
	#RCC_MCO_PLLCLK_Div2
 ((
u8
)0x07)

	)

370 
	#RCC_MCO_PLL1CLK_Div2
 ((
u8
)0x07

	)

371 
	#RCC_MCO_PLL2CLK
 ((
u8
)0x08

	)

372 
	#RCC_MCO_PLL3CLK_Div2
 ((
u8
)0x09

	)

373 
	#RCC_MCO_XT1
 ((
u8
)0x0A

	)

374 
	#RCC_MCO_PLL3CLK
 ((
u8
)0x0B

	)

376 
	#IS_RCC_MCO
(
MCO
(((MCO=
RCC_MCO_NoClock
|| ((MCO=
RCC_MCO_HSI
|| \

	)

377 ((
MCO
=
RCC_MCO_SYSCLK
|| ((MCO=
RCC_MCO_HSE
) || \

378 ((
MCO
=
RCC_MCO_PLLCLK_Div2
|| ((MCO=
RCC_MCO_PLL2CLK
) || \

379 ((
MCO
=
RCC_MCO_PLL3CLK_Div2
|| ((MCO=
RCC_MCO_XT1
) || \

380 ((
MCO
=
RCC_MCO_PLL3CLK
))

383 
	#RCC_FLAG_HSIRDY
 ((
u8
)0x21)

	)

384 
	#RCC_FLAG_HSERDY
 ((
u8
)0x31)

	)

385 
	#RCC_FLAG_PLLRDY
 ((
u8
)0x39)

	)

386 
	#RCC_FLAG_PLL1RDY
 ((
u8
)0x39

	)

387 
	#RCC_FLAG_PLL2RDY
 ((
u8
)0x3B

	)

388 
	#RCC_FLAG_PLL3RDY
 ((
u8
)0x3D

	)

389 
	#RCC_FLAG_LSERDY
 ((
u8
)0x41)

	)

390 
	#RCC_FLAG_LSIRDY
 ((
u8
)0x61)

	)

391 
	#RCC_FLAG_PINRST
 ((
u8
)0x7A)

	)

392 
	#RCC_FLAG_PORRST
 ((
u8
)0x7B)

	)

393 
	#RCC_FLAG_SFTRST
 ((
u8
)0x7C)

	)

394 
	#RCC_FLAG_IWDGRST
 ((
u8
)0x7D)

	)

395 
	#RCC_FLAG_WWDGRST
 ((
u8
)0x7E)

	)

396 
	#RCC_FLAG_LPWRRST
 ((
u8
)0x7F)

	)

398 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
|| \

	)

399 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

400 ((
FLAG
=
RCC_FLAG_PLL2RDY
|| ((FLAG=
RCC_FLAG_PLL3RDY
) || \

401 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_PINRST
) || \

402 ((
FLAG
=
RCC_FLAG_PORRST
|| ((FLAG=
RCC_FLAG_SFTRST
) || \

403 ((
FLAG
=
RCC_FLAG_IWDGRST
)|| ((FLAG=
RCC_FLAG_WWDGRST
)|| \

404 ((
FLAG
=
RCC_FLAG_LPWRRST
))

406 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

410 
RCC_DeIn
();

411 
RCC_HSECfig
(
u32
 
RCC_HSE
);

412 
EStus
 
RCC_WaFHSESUp
();

413 
RCC_AdjuHSICibtiVue
(
u8
 
HSICibtiVue
);

414 
RCC_HSICmd
(
FuniڮS
 
NewS
);

415 
RCC_PLLCfig
(
u32
 
RCC_PLLSour
, u32 
RCC_PLLMul
);

416 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

417 
RCC_PREDIV1Cfig
(
u32
 
RCC_PREDIV1_Sour
, u32 
RCC_PREDIV1_Div
);

418 
RCC_PREDIV2Cfig
(
u32
 
RCC_PREDIV2_Div
);

419 
RCC_PLL1Cfig
(
u32
 
RCC_PLL1Sour
, u32 
RCC_PLL1Mul
);

420 
RCC_PLL1Cmd
(
FuniڮS
 
NewS
);

421 
RCC_PLL2Cfig
(
u32
 
RCC_PLL2Mul
);

422 
RCC_PLL2Cmd
(
FuniڮS
 
NewS
);

423 
RCC_PLL3Cfig
(
u32
 
RCC_PLL3Mul
);

424 
RCC_PLL3Cmd
(
FuniڮS
 
NewS
);

425 
RCC_SYSCLKCfig
(
u32
 
RCC_SYSCLKSour
);

426 
u8
 
RCC_GSYSCLKSour
();

427 
RCC_HCLKCfig
(
u32
 
RCC_SYSCLK
);

428 
RCC_PCLK1Cfig
(
u32
 
RCC_HCLK
);

429 
RCC_PCLK2Cfig
(
u32
 
RCC_HCLK
);

430 
RCC_ITCfig
(
u8
 
RCC_IT
, 
FuniڮS
 
NewS
);

431 
RCC_USBCLKCfig
(
u32
 
RCC_USBCLKSour
);

432 
RCC_ADCCLKCfig
(
u32
 
RCC_PCLK2
);

433 
RCC_OTGFSCLKCfig
(
u32
 
RCC_OTGFSCLKSour
);

434 
RCC_I2S2CLKCfig
(
u32
 
RCC_I2S2CLKSour
);

435 
RCC_I2S3CLKCfig
(
u32
 
RCC_I2S3CLKSour
);

436 
RCC_LSECfig
(
u8
 
RCC_LSE
);

437 
RCC_LSICmd
(
FuniڮS
 
NewS
);

438 
RCC_RTCCLKCfig
(
u32
 
RCC_RTCCLKSour
);

439 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

440 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

441 
RCC_AHBPhClockCmd
(
u32
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

442 
RCC_APB2PhClockCmd
(
u32
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

443 
RCC_APB1PhClockCmd
(
u32
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

444 
RCC_AHBPhRetCmd
(
u32
 
RCC_AHBPh
, 
FuniڮS
 
NewS
);

445 
RCC_APB2PhRetCmd
(
u32
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

446 
RCC_APB1PhRetCmd
(
u32
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

447 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

448 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

449 
RCC_MCOCfig
(
u8
 
RCC_MCO
);

450 
FgStus
 
RCC_GFgStus
(
u8
 
RCC_FLAG
);

451 
RCC_CˬFg
();

452 
ITStus
 
RCC_GITStus
(
u8
 
RCC_IT
);

453 
RCC_CˬITPdgB
(
u8
 
RCC_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_rtc.h

18 #ide
__STM32F10x_RTC_H


19 
	#__STM32F10x_RTC_H


	)

22 
	~"m32f10x_m.h
"

27 
	#RTC_IT_OW
 ((
u16
)0x0004

	)

28 
	#RTC_IT_ALR
 ((
u16
)0x0002

	)

29 
	#RTC_IT_SEC
 ((
u16
)0x0001

	)

31 
	#IS_RTC_IT
(
IT
((((IT& (
u16
)0xFFF8=0x00&& ((IT!0x00))

	)

33 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_OW
|| ((IT=
RTC_IT_ALR
|| \

	)

34 ((
	gIT
=
RTC_IT_SEC
))

37 
	#RTC_FLAG_RTOFF
 ((
u16
)0x0020

	)

38 
	#RTC_FLAG_RSF
 ((
u16
)0x0008

	)

39 
	#RTC_FLAG_OW
 ((
u16
)0x0004

	)

40 
	#RTC_FLAG_ALR
 ((
u16
)0x0002

	)

41 
	#RTC_FLAG_SEC
 ((
u16
)0x0001

	)

43 
	#IS_RTC_CLEAR_FLAG
(
FLAG
((((FLAG& (
u16
)0xFFF0=0x00&& ((FLAG!0x00))

	)

45 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_RTOFF
|| ((FLAG=
RTC_FLAG_RSF
|| \

	)

46 ((
FLAG
=
RTC_FLAG_OW
|| ((FLAG=
RTC_FLAG_ALR
) || \

47 ((
FLAG
=
RTC_FLAG_SEC
))

49 
	#IS_RTC_PRESCALER
(
PRESCALER
((PRESCALER<0xFFFFF)

	)

53 
RTC_ITCfig
(
u16
 
RTC_IT
, 
FuniڮS
 
NewS
);

54 
RTC_ECfigMode
();

55 
RTC_ExCfigMode
();

56 
u32
 
RTC_GCou
();

57 
RTC_SCou
(
u32
 
CouVue
);

58 
RTC_SPsr
(
u32
 
PsrVue
);

59 
RTC_SArm
(
u32
 
ArmVue
);

60 
u32
 
RTC_GDivid
();

61 
RTC_WaFLaTask
();

62 
RTC_WaFSynchro
();

63 
FgStus
 
RTC_GFgStus
(
u16
 
RTC_FLAG
);

64 
RTC_CˬFg
(
u16
 
RTC_FLAG
);

65 
ITStus
 
RTC_GITStus
(
u16
 
RTC_IT
);

66 
RTC_CˬITPdgB
(
u16
 
RTC_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_sdio.h

18 #ide
__STM32F10x_SDIO_H


19 
	#__STM32F10x_SDIO_H


	)

22 
	~"m32f10x_m.h
"

27 
u8
 
	mSDIO_ClockDiv
;

28 
u32
 
	mSDIO_ClockEdge
;

29 
u32
 
	mSDIO_ClockByss
;

30 
u32
 
	mSDIO_ClockPowSave
;

31 
u32
 
	mSDIO_BusWide
;

32 
u32
 
	mSDIO_HdweFlowCڌ
;

33 } 
	tSDIO_InTyDef
;

37 
u32
 
	mSDIO_Argumt
;

38 
u32
 
	mSDIO_CmdIndex
;

39 
u32
 
	mSDIO_Reڣ
;

40 
u32
 
	mSDIO_Wa
;

41 
u32
 
	mSDIO_CPSM
;

42 } 
	tSDIO_CmdInTyDef
;

46 
u32
 
	mSDIO_DaTimeOut
;

47 
u32
 
	mSDIO_DaLgth
;

48 
u32
 
	mSDIO_DaBlockSize
;

49 
u32
 
	mSDIO_TnsrD
;

50 
u32
 
	mSDIO_TnsrMode
;

51 
u32
 
	mSDIO_DPSM
;

52 } 
	tSDIO_DaInTyDef
;

56 
	#SDIO_ClockEdge_Risg
 ((
u32
)0x00000000)

	)

57 
	#SDIO_ClockEdge_Flg
 ((
u32
)0x00002000)

	)

59 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
|| \

	)

60 ((
	gEDGE
=
SDIO_ClockEdge_Flg
))

62 
	#SDIO_ClockByss_Dib
 ((
u32
)0x00000000)

	)

63 
	#SDIO_ClockByss_Eb
 ((
u32
)0x00000400)

	)

65 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
|| \

	)

66 ((
BYPASS
=
SDIO_ClockByss_Eb
))

69 
	#SDIO_ClockPowSave_Dib
 ((
u32
)0x00000000)

	)

70 
	#SDIO_ClockPowSave_Eb
 ((
u32
)0x00000200)

	)

72 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
|| \

	)

73 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

76 
	#SDIO_BusWide_1b
 ((
u32
)0x00000000)

	)

77 
	#SDIO_BusWide_4b
 ((
u32
)0x00000800)

	)

78 
	#SDIO_BusWide_8b
 ((
u32
)0x00001000)

	)

80 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
|| \

	)

81 ((
WIDE
=
SDIO_BusWide_8b
))

84 
	#SDIO_HdweFlowCڌ_Dib
 ((
u32
)0x00000000)

	)

85 
	#SDIO_HdweFlowCڌ_Eb
 ((
u32
)0x00004000)

	)

87 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
|| \

	)

88 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

91 
	#SDIO_PowS_OFF
 ((
u32
)0x00000000)

	)

92 
	#SDIO_PowS_ON
 ((
u32
)0x00000003)

	)

94 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

97 
	#SDIO_IT_CCRCFAIL
 ((
u32
)0x00000001)

	)

98 
	#SDIO_IT_DCRCFAIL
 ((
u32
)0x00000002)

	)

99 
	#SDIO_IT_CTIMEOUT
 ((
u32
)0x00000004)

	)

100 
	#SDIO_IT_DTIMEOUT
 ((
u32
)0x00000008)

	)

101 
	#SDIO_IT_TXUNDERR
 ((
u32
)0x00000010)

	)

102 
	#SDIO_IT_RXOVERR
 ((
u32
)0x00000020)

	)

103 
	#SDIO_IT_CMDREND
 ((
u32
)0x00000040)

	)

104 
	#SDIO_IT_CMDSENT
 ((
u32
)0x00000080)

	)

105 
	#SDIO_IT_DATAEND
 ((
u32
)0x00000100)

	)

106 
	#SDIO_IT_STBITERR
 ((
u32
)0x00000200)

	)

107 
	#SDIO_IT_DBCKEND
 ((
u32
)0x00000400)

	)

108 
	#SDIO_IT_CMDACT
 ((
u32
)0x00000800)

	)

109 
	#SDIO_IT_TXACT
 ((
u32
)0x00001000)

	)

110 
	#SDIO_IT_RXACT
 ((
u32
)0x00002000)

	)

111 
	#SDIO_IT_TXFIFOHE
 ((
u32
)0x00004000)

	)

112 
	#SDIO_IT_RXFIFOHF
 ((
u32
)0x00008000)

	)

113 
	#SDIO_IT_TXFIFOF
 ((
u32
)0x00010000)

	)

114 
	#SDIO_IT_RXFIFOF
 ((
u32
)0x00020000)

	)

115 
	#SDIO_IT_TXFIFOE
 ((
u32
)0x00040000)

	)

116 
	#SDIO_IT_RXFIFOE
 ((
u32
)0x00080000)

	)

117 
	#SDIO_IT_TXDAVL
 ((
u32
)0x00100000)

	)

118 
	#SDIO_IT_RXDAVL
 ((
u32
)0x00200000)

	)

119 
	#SDIO_IT_SDIOIT
 ((
u32
)0x00400000)

	)

120 
	#SDIO_IT_CEATAEND
 ((
u32
)0x00800000)

	)

122 
	#IS_SDIO_IT
(
IT
((((IT& (
u32
)0xFF000000=0x00&& ((IT!(u32)0x00))

	)

125 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

128 
	#SDIO_Reڣ_No
 ((
u32
)0x00000000)

	)

129 
	#SDIO_Reڣ_Sht
 ((
u32
)0x00000040)

	)

130 
	#SDIO_Reڣ_Lg
 ((
u32
)0x000000C0)

	)

132 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
|| \

	)

133 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

134 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

137 
	#SDIO_Wa_No
 ((
u32
)0x00000000

	)

138 
	#SDIO_Wa_IT
 ((
u32
)0x00000100

	)

139 
	#SDIO_Wa_Pd
 ((
u32
)0x00000200

	)

141 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
|| \

	)

142 ((
WAIT
=
SDIO_Wa_Pd
))

145 
	#SDIO_CPSM_Dib
 ((
u32
)0x00000000)

	)

146 
	#SDIO_CPSM_Eb
 ((
u32
)0x00000400)

	)

148 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

151 
	#SDIO_RESP1
 ((
u32
)0x00000000)

	)

152 
	#SDIO_RESP2
 ((
u32
)0x00000004)

	)

153 
	#SDIO_RESP3
 ((
u32
)0x00000008)

	)

154 
	#SDIO_RESP4
 ((
u32
)0x0000000C)

	)

156 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
|| \

	)

157 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

160 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

163 
	#SDIO_DaBlockSize_1b
 ((
u32
)0x00000000)

	)

164 
	#SDIO_DaBlockSize_2b
 ((
u32
)0x00000010)

	)

165 
	#SDIO_DaBlockSize_4b
 ((
u32
)0x00000020)

	)

166 
	#SDIO_DaBlockSize_8b
 ((
u32
)0x00000030)

	)

167 
	#SDIO_DaBlockSize_16b
 ((
u32
)0x00000040)

	)

168 
	#SDIO_DaBlockSize_32b
 ((
u32
)0x00000050)

	)

169 
	#SDIO_DaBlockSize_64b
 ((
u32
)0x00000060)

	)

170 
	#SDIO_DaBlockSize_128b
 ((
u32
)0x00000070)

	)

171 
	#SDIO_DaBlockSize_256b
 ((
u32
)0x00000080)

	)

172 
	#SDIO_DaBlockSize_512b
 ((
u32
)0x00000090)

	)

173 
	#SDIO_DaBlockSize_1024b
 ((
u32
)0x000000A0)

	)

174 
	#SDIO_DaBlockSize_2048b
 ((
u32
)0x000000B0)

	)

175 
	#SDIO_DaBlockSize_4096b
 ((
u32
)0x000000C0)

	)

176 
	#SDIO_DaBlockSize_8192b
 ((
u32
)0x000000D0)

	)

177 
	#SDIO_DaBlockSize_16384b
 ((
u32
)0x000000E0)

	)

179 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
|| \

	)

180 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

181 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

182 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

183 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

184 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

185 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

186 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

187 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

188 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

189 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

190 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

191 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

192 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

193 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

196 
	#SDIO_TnsrD_ToCd
 ((
u32
)0x00000000)

	)

197 
	#SDIO_TnsrD_ToSDIO
 ((
u32
)0x00000002)

	)

199 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
|| \

	)

200 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

203 
	#SDIO_TnsrMode_Block
 ((
u32
)0x00000000)

	)

204 
	#SDIO_TnsrMode_Sm
 ((
u32
)0x00000004)

	)

206 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
|| \

	)

207 ((
MODE
=
SDIO_TnsrMode_Block
))

210 
	#SDIO_DPSM_Dib
 ((
u32
)0x00000000)

	)

211 
	#SDIO_DPSM_Eb
 ((
u32
)0x00000001)

	)

213 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

216 
	#SDIO_FLAG_CCRCFAIL
 ((
u32
)0x00000001)

	)

217 
	#SDIO_FLAG_DCRCFAIL
 ((
u32
)0x00000002)

	)

218 
	#SDIO_FLAG_CTIMEOUT
 ((
u32
)0x00000004)

	)

219 
	#SDIO_FLAG_DTIMEOUT
 ((
u32
)0x00000008)

	)

220 
	#SDIO_FLAG_TXUNDERR
 ((
u32
)0x00000010)

	)

221 
	#SDIO_FLAG_RXOVERR
 ((
u32
)0x00000020)

	)

222 
	#SDIO_FLAG_CMDREND
 ((
u32
)0x00000040)

	)

223 
	#SDIO_FLAG_CMDSENT
 ((
u32
)0x00000080)

	)

224 
	#SDIO_FLAG_DATAEND
 ((
u32
)0x00000100)

	)

225 
	#SDIO_FLAG_STBITERR
 ((
u32
)0x00000200)

	)

226 
	#SDIO_FLAG_DBCKEND
 ((
u32
)0x00000400)

	)

227 
	#SDIO_FLAG_CMDACT
 ((
u32
)0x00000800)

	)

228 
	#SDIO_FLAG_TXACT
 ((
u32
)0x00001000)

	)

229 
	#SDIO_FLAG_RXACT
 ((
u32
)0x00002000)

	)

230 
	#SDIO_FLAG_TXFIFOHE
 ((
u32
)0x00004000)

	)

231 
	#SDIO_FLAG_RXFIFOHF
 ((
u32
)0x00008000)

	)

232 
	#SDIO_FLAG_TXFIFOF
 ((
u32
)0x00010000)

	)

233 
	#SDIO_FLAG_RXFIFOF
 ((
u32
)0x00020000)

	)

234 
	#SDIO_FLAG_TXFIFOE
 ((
u32
)0x00040000)

	)

235 
	#SDIO_FLAG_RXFIFOE
 ((
u32
)0x00080000)

	)

236 
	#SDIO_FLAG_TXDAVL
 ((
u32
)0x00100000)

	)

237 
	#SDIO_FLAG_RXDAVL
 ((
u32
)0x00200000)

	)

238 
	#SDIO_FLAG_SDIOIT
 ((
u32
)0x00400000)

	)

239 
	#SDIO_FLAG_CEATAEND
 ((
u32
)0x00800000)

	)

241 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
|| \

	)

242 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

243 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

244 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

245 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

246 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

247 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

248 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

249 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

250 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

251 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

252 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

253 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

254 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

255 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

256 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

257 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

258 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

259 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

260 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

261 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

262 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

263 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

264 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

266 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
u32
)0xFF3FF800=0x00&& ((FLAG!(u32)0x00))

	)

268 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
|| \

	)

269 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

270 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

271 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

272 ((
IT
=
SDIO_IT_TXUNDERR
) || \

273 ((
IT
=
SDIO_IT_RXOVERR
) || \

274 ((
IT
=
SDIO_IT_CMDREND
) || \

275 ((
IT
=
SDIO_IT_CMDSENT
) || \

276 ((
IT
=
SDIO_IT_DATAEND
) || \

277 ((
IT
=
SDIO_IT_STBITERR
) || \

278 ((
IT
=
SDIO_IT_DBCKEND
) || \

279 ((
IT
=
SDIO_IT_CMDACT
) || \

280 ((
IT
=
SDIO_IT_TXACT
) || \

281 ((
IT
=
SDIO_IT_RXACT
) || \

282 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

283 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

284 ((
IT
=
SDIO_IT_TXFIFOF
) || \

285 ((
IT
=
SDIO_IT_RXFIFOF
) || \

286 ((
IT
=
SDIO_IT_TXFIFOE
) || \

287 ((
IT
=
SDIO_IT_RXFIFOE
) || \

288 ((
IT
=
SDIO_IT_TXDAVL
) || \

289 ((
IT
=
SDIO_IT_RXDAVL
) || \

290 ((
IT
=
SDIO_IT_SDIOIT
) || \

291 ((
IT
=
SDIO_IT_CEATAEND
))

293 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
u32
)0xFF3FF800=0x00&& ((IT!(u32)0x00))

	)

296 
	#SDIO_RdWaMode_CLK
 ((
u32
)0x00000000)

	)

297 
	#SDIO_RdWaMode_DATA2
 ((
u32
)0x00000001)

	)

299 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
|| \

	)

300 ((
MODE
=
SDIO_RdWaMode_DATA2
))

304 
SDIO_DeIn
();

305 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

306 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

307 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

308 
SDIO_SPowS
(
u32
 
SDIO_PowS
);

309 
u32
 
SDIO_GPowS
();

310 
SDIO_ITCfig
(
u32
 
SDIO_IT
, 
FuniڮS
 
NewS
);

311 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

312 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

313 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

314 
u8
 
SDIO_GCommdReڣ
();

315 
u32
 
SDIO_GReڣ
(u32 
SDIO_RESP
);

316 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

317 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

318 
u32
 
SDIO_GDaCou
();

319 
u32
 
SDIO_RdDa
();

320 
SDIO_WreDa
(
u32
 
Da
);

321 
u32
 
SDIO_GFIFOCou
();

322 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

323 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

324 
SDIO_SSDIORdWaMode
(
u32
 
SDIO_RdWaMode
);

325 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

326 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

327 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

328 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

329 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

330 
FgStus
 
SDIO_GFgStus
(
u32
 
SDIO_FLAG
);

331 
SDIO_CˬFg
(
u32
 
SDIO_FLAG
);

332 
ITStus
 
SDIO_GITStus
(
u32
 
SDIO_IT
);

333 
SDIO_CˬITPdgB
(
u32
 
SDIO_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_spi.h

18 #ide
__STM32F10x_SPI_H


19 
	#__STM32F10x_SPI_H


	)

22 
	~"m32f10x_m.h
"

28 
u16
 
	mSPI_Dei
;

29 
u16
 
	mSPI_Mode
;

30 
u16
 
	mSPI_DaSize
;

31 
u16
 
	mSPI_CPOL
;

32 
u16
 
	mSPI_CPHA
;

33 
u16
 
	mSPI_NSS
;

34 
u16
 
	mSPI_BaudRePsr
;

35 
u16
 
	mSPI_FB
;

36 
u16
 
	mSPI_CRCPynoml
;

37 }
	tSPI_InTyDef
;

42 
u16
 
	mI2S_Mode
;

43 
u16
 
	mI2S_Sndd
;

44 
u16
 
	mI2S_DaFm
;

45 
u16
 
	mI2S_MCLKOuut
;

46 
u32
 
	mI2S_AudioFq
;

47 
u16
 
	mI2S_CPOL
;

48 }
	tI2S_InTyDef
;

52 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
SPI1_BASE
|| \

	)

53 ((*(
	gu32
*)&(
	gPERIPH
)=
SPI2_BASE
) || \

54 ((*(
u32
*)&(
PERIPH
)=
SPI3_BASE
))

56 
	#IS_SPI_23_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
SPI2_BASE
|| \

	)

57 ((*(
u32
*)&(
PERIPH
)=
SPI3_BASE
))

60 
	#SPI_Dei_2Les_FuDuex
 ((
u16
)0x0000)

	)

61 
	#SPI_Dei_2Les_RxOy
 ((
u16
)0x0400)

	)

62 
	#SPI_Dei_1Le_Rx
 ((
u16
)0x8000)

	)

63 
	#SPI_Dei_1Le_Tx
 ((
u16
)0xC000)

	)

65 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
|| \

	)

66 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

67 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

68 ((
MODE
=
SPI_Dei_1Le_Tx
))

71 
	#SPI_Mode_Ma
 ((
u16
)0x0104)

	)

72 
	#SPI_Mode_Sve
 ((
u16
)0x0000)

	)

74 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
|| \

	)

75 ((
MODE
=
SPI_Mode_Sve
))

78 
	#SPI_DaSize_16b
 ((
u16
)0x0800)

	)

79 
	#SPI_DaSize_8b
 ((
u16
)0x0000)

	)

81 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
|| \

	)

82 ((
DATASIZE
=
SPI_DaSize_8b
))

85 
	#SPI_CPOL_Low
 ((
u16
)0x0000)

	)

86 
	#SPI_CPOL_High
 ((
u16
)0x0002)

	)

88 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
|| \

	)

89 ((
CPOL
=
SPI_CPOL_High
))

92 
	#SPI_CPHA_1Edge
 ((
u16
)0x0000)

	)

93 
	#SPI_CPHA_2Edge
 ((
u16
)0x0001)

	)

95 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
|| \

	)

96 ((
CPHA
=
SPI_CPHA_2Edge
))

99 
	#SPI_NSS_So
 ((
u16
)0x0200)

	)

100 
	#SPI_NSS_Hd
 ((
u16
)0x0000)

	)

102 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
|| \

	)

103 ((
NSS
=
SPI_NSS_Hd
))

106 
	#SPI_BaudRePsr_2
 ((
u16
)0x0000)

	)

107 
	#SPI_BaudRePsr_4
 ((
u16
)0x0008)

	)

108 
	#SPI_BaudRePsr_8
 ((
u16
)0x0010)

	)

109 
	#SPI_BaudRePsr_16
 ((
u16
)0x0018)

	)

110 
	#SPI_BaudRePsr_32
 ((
u16
)0x0020)

	)

111 
	#SPI_BaudRePsr_64
 ((
u16
)0x0028)

	)

112 
	#SPI_BaudRePsr_128
 ((
u16
)0x0030)

	)

113 
	#SPI_BaudRePsr_256
 ((
u16
)0x0038)

	)

115 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
|| \

	)

116 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

117 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

118 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

119 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

120 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

121 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

122 ((
PRESCALER
=
SPI_BaudRePsr_256
))

125 
	#SPI_FB_MSB
 ((
u16
)0x0000)

	)

126 
	#SPI_FB_LSB
 ((
u16
)0x0080)

	)

128 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
|| \

	)

129 ((
BIT
=
SPI_FB_LSB
))

132 
	#I2S_Mode_SveTx
 ((
u16
)0x0000)

	)

133 
	#I2S_Mode_SveRx
 ((
u16
)0x0100)

	)

134 
	#I2S_Mode_MaTx
 ((
u16
)0x0200)

	)

135 
	#I2S_Mode_MaRx
 ((
u16
)0x0300)

	)

137 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
|| \

	)

138 ((
MODE
=
I2S_Mode_SveRx
) || \

139 ((
MODE
=
I2S_Mode_MaTx
) || \

140 ((
MODE
=
I2S_Mode_MaRx
) )

143 
	#I2S_Sndd_Phls
 ((
u16
)0x0000)

	)

144 
	#I2S_Sndd_MSB
 ((
u16
)0x0010)

	)

145 
	#I2S_Sndd_LSB
 ((
u16
)0x0020)

	)

146 
	#I2S_Sndd_PCMSht
 ((
u16
)0x0030)

	)

147 
	#I2S_Sndd_PCMLg
 ((
u16
)0x00B0)

	)

149 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
|| \

	)

150 ((
STANDARD
=
I2S_Sndd_MSB
) || \

151 ((
STANDARD
=
I2S_Sndd_LSB
) || \

152 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

153 ((
STANDARD
=
I2S_Sndd_PCMLg
))

156 
	#I2S_DaFm_16b
 ((
u16
)0x0000)

	)

157 
	#I2S_DaFm_16bexnded
 ((
u16
)0x0001)

	)

158 
	#I2S_DaFm_24b
 ((
u16
)0x0003)

	)

159 
	#I2S_DaFm_32b
 ((
u16
)0x0005)

	)

161 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
|| \

	)

162 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

163 ((
FORMAT
=
I2S_DaFm_24b
) || \

164 ((
FORMAT
=
I2S_DaFm_32b
))

167 
	#I2S_MCLKOuut_Eb
 ((
u16
)0x0200)

	)

168 
	#I2S_MCLKOuut_Dib
 ((
u16
)0x0000)

	)

170 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
|| \

	)

171 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

174 
	#I2S_AudioFq_96k
 ((
u32
)96000)

	)

175 
	#I2S_AudioFq_48k
 ((
u32
)48000)

	)

176 
	#I2S_AudioFq_44k
 ((
u32
)44100)

	)

177 
	#I2S_AudioFq_22k
 ((
u32
)22050)

	)

178 
	#I2S_AudioFq_16k
 ((
u32
)16000)

	)

179 
	#I2S_AudioFq_11k
 ((
u32
)11025)

	)

180 
	#I2S_AudioFq_8k
 ((
u32
)8000)

	)

181 
	#I2S_AudioFq_Deu
 ((
u32
)2)

	)

183 
	#IS_I2S_AUDIO_FREQ
(
FREQ
(((FREQ=
I2S_AudioFq_96k
|| \

	)

184 ((
FREQ
=
I2S_AudioFq_48k
) || \

185 ((
FREQ
=
I2S_AudioFq_44k
) || \

186 ((
FREQ
=
I2S_AudioFq_22k
) || \

187 ((
FREQ
=
I2S_AudioFq_16k
) || \

188 ((
FREQ
=
I2S_AudioFq_11k
) || \

189 ((
FREQ
=
I2S_AudioFq_8k
) || \

190 ((
FREQ
=
I2S_AudioFq_Deu
))

193 
	#I2S_CPOL_Low
 ((
u16
)0x0000)

	)

194 
	#I2S_CPOL_High
 ((
u16
)0x0008)

	)

196 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
|| \

	)

197 ((
CPOL
=
I2S_CPOL_High
))

200 
	#SPI_I2S_DMAReq_Tx
 ((
u16
)0x0002)

	)

201 
	#SPI_I2S_DMAReq_Rx
 ((
u16
)0x0001)

	)

203 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
u16
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

206 
	#SPI_NSSIlSo_S
 ((
u16
)0x0100)

	)

207 
	#SPI_NSSIlSo_Ret
 ((
u16
)0xFEFF)

	)

209 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
|| \

	)

210 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

213 
	#SPI_CRC_Tx
 ((
u8
)0x00)

	)

214 
	#SPI_CRC_Rx
 ((
u8
)0x01)

	)

216 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

219 
	#SPI_Dei_Rx
 ((
u16
)0xBFFF)

	)

220 
	#SPI_Dei_Tx
 ((
u16
)0x4000)

	)

222 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
|| \

	)

223 ((
DIRECTION
=
SPI_Dei_Tx
))

226 
	#SPI_I2S_IT_TXE
 ((
u8
)0x71)

	)

227 
	#SPI_I2S_IT_RXNE
 ((
u8
)0x60)

	)

228 
	#SPI_I2S_IT_ERR
 ((
u8
)0x50)

	)

230 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
|| \

	)

231 ((
IT
=
SPI_I2S_IT_RXNE
) || \

232 ((
IT
=
SPI_I2S_IT_ERR
))

234 
	#SPI_I2S_IT_OVR
 ((
u8
)0x56)

	)

235 
	#SPI_IT_MODF
 ((
u8
)0x55)

	)

236 
	#SPI_IT_CRCERR
 ((
u8
)0x54)

	)

237 
	#I2S_IT_UDR
 ((
u8
)0x53)

	)

239 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

241 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
|| ((IT=
SPI_I2S_IT_TXE
|| \

	)

242 ((
IT
=
I2S_IT_UDR
|| ((IT=
SPI_IT_CRCERR
) || \

243 ((
IT
=
SPI_IT_MODF
|| ((IT=
SPI_I2S_IT_OVR
))

246 
	#SPI_I2S_FLAG_RXNE
 ((
u16
)0x0001)

	)

247 
	#SPI_I2S_FLAG_TXE
 ((
u16
)0x0002)

	)

248 
	#I2S_FLAG_CHSIDE
 ((
u16
)0x0004)

	)

249 
	#I2S_FLAG_UDR
 ((
u16
)0x0008)

	)

250 
	#SPI_FLAG_CRCERR
 ((
u16
)0x0010)

	)

251 
	#SPI_FLAG_MODF
 ((
u16
)0x0020)

	)

252 
	#SPI_I2S_FLAG_OVR
 ((
u16
)0x0040)

	)

253 
	#SPI_I2S_FLAG_BSY
 ((
u16
)0x0080)

	)

255 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

257 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
|| \

	)

258 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

259 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

260 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
))

263 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

267 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

268 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

269 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

270 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

271 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

272 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

273 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

274 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
u8
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

275 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

276 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
u16
 
Da
);

277 
u16
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

278 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_NSSIlSo
);

279 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

280 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_DaSize
);

281 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

282 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

283 
u16
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
u8
 
SPI_CRC
);

284 
u16
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

285 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_Dei
);

286 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_I2S_FLAG
);

287 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_I2S_FLAG
);

288 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
u8
 
SPI_I2S_IT
);

289 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
u8
 
SPI_I2S_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_systick.h

18 #ide
__STM32F10x_SYSTICK_H


19 
	#__STM32F10x_SYSTICK_H


	)

22 
	~"m32f10x_m.h
"

27 
	#SysTick_CLKSour_HCLK_Div8
 ((
u32
)0xFFFFFFFB)

	)

28 
	#SysTick_CLKSour_HCLK
 ((
u32
)0x00000004)

	)

30 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
|| \

	)

31 ((
	gSOURCE
=
SysTick_CLKSour_HCLK_Div8
))

34 
	#SysTick_Cou_Dib
 ((
u32
)0xFFFFFFFE)

	)

35 
	#SysTick_Cou_Eb
 ((
u32
)0x00000001)

	)

36 
	#SysTick_Cou_Cˬ
 ((
u32
)0x00000000)

	)

38 
	#IS_SYSTICK_COUNTER
(
COUNTER
(((COUNTER=
SysTick_Cou_Dib
|| \

	)

39 ((
COUNTER
=
SysTick_Cou_Eb
) || \

40 ((
COUNTER
=
SysTick_Cou_Cˬ
))

43 
	#SysTick_FLAG_COUNT
 ((
u32
)0x00000010)

	)

44 
	#SysTick_FLAG_SKEW
 ((
u32
)0x0000001E)

	)

45 
	#SysTick_FLAG_NOREF
 ((
u32
)0x0000001F)

	)

47 
	#IS_SYSTICK_FLAG
(
FLAG
(((FLAG=
SysTick_FLAG_COUNT
|| \

	)

48 ((
FLAG
=
SysTick_FLAG_SKEW
) || \

49 ((
FLAG
=
SysTick_FLAG_NOREF
))

51 
	#IS_SYSTICK_RELOAD
(
RELOAD
(((RELOAD> 0&& ((RELOAD<0xFFFFFF))

	)

55 
SysTick_CLKSourCfig
(
u32
 
SysTick_CLKSour
);

56 
SysTick_SRd
(
u32
 
Rd
);

57 
SysTick_CouCmd
(
u32
 
SysTick_Cou
);

58 
SysTick_ITCfig
(
FuniڮS
 
NewS
);

59 
u32
 
SysTick_GCou
();

60 
FgStus
 
SysTick_GFgStus
(
u8
 
SysTick_FLAG
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_tim.h

18 #ide
__STM32F10x_TIM_H


19 
	#__STM32F10x_TIM_H


	)

22 
	~"m32f10x_m.h
"

29 
u16
 
	mTIM_Psr
;

30 
u16
 
	mTIM_CouMode
;

31 
u16
 
	mTIM_Piod
;

32 
u16
 
	mTIM_ClockDivisi
;

33 
u8
 
	mTIM_RiCou
;

34 } 
	tTIM_TimeBaInTyDef
;

39 
u16
 
	mTIM_OCMode
;

40 
u16
 
	mTIM_OuutS
;

41 
u16
 
	mTIM_OuutNS
;

42 
u16
 
	mTIM_Pul
;

43 
u16
 
	mTIM_OCPެy
;

44 
u16
 
	mTIM_OCNPެy
;

45 
u16
 
	mTIM_OCIdS
;

46 
u16
 
	mTIM_OCNIdS
;

47 } 
	tTIM_OCInTyDef
;

52 
u16
 
	mTIM_Chl
;

53 
u16
 
	mTIM_ICPެy
;

54 
u16
 
	mTIM_ICSei
;

55 
u16
 
	mTIM_ICPsr
;

56 
u16
 
	mTIM_ICFr
;

57 } 
	tTIM_ICInTyDef
;

62 
u16
 
	mTIM_OSSRS
;

63 
u16
 
	mTIM_OSSIS
;

64 
u16
 
	mTIM_LOCKLev
;

65 
u16
 
	mTIM_DdTime
;

66 
u16
 
	mTIM_Bak
;

67 
u16
 
	mTIM_BakPެy
;

68 
u16
 
	mTIM_AutomicOuut
;

69 } 
	tTIM_BDTRInTyDef
;

73 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
TIM1_BASE
|| \

	)

74 ((*(
	gu32
*)&(
	gPERIPH
)=
TIM2_BASE
) || \

75 ((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
) || \

76 ((*(
u32
*)&(
PERIPH
)=
TIM4_BASE
) || \

77 ((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
) || \

78 ((*(
u32
*)&(
PERIPH
)=
TIM6_BASE
) || \

79 ((*(
u32
*)&(
PERIPH
)=
TIM7_BASE
) || \

80 ((*(
u32
*)&(
PERIPH
)=
TIM8_BASE
))

82 
	#IS_TIM_18_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
TIM1_BASE
|| \

	)

83 ((*(
u32
*)&(
PERIPH
)=
TIM8_BASE
))

85 
	#IS_TIM_123458_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
TIM1_BASE
|| \

	)

86 ((*(
u32
*)&(
PERIPH
)=
TIM2_BASE
) || \

87 ((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
) || \

88 ((*(
u32
*)&(
PERIPH
)=
TIM4_BASE
) || \

89 ((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
) || \

90 ((*(
u32
*)&(
PERIPH
)=
TIM8_BASE
))

93 
	#TIM_OCMode_Timg
 ((
u16
)0x0000)

	)

94 
	#TIM_OCMode_Aive
 ((
u16
)0x0010)

	)

95 
	#TIM_OCMode_Iive
 ((
u16
)0x0020)

	)

96 
	#TIM_OCMode_Togg
 ((
u16
)0x0030)

	)

97 
	#TIM_OCMode_PWM1
 ((
u16
)0x0060)

	)

98 
	#TIM_OCMode_PWM2
 ((
u16
)0x0070)

	)

100 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

101 ((
MODE
=
TIM_OCMode_Aive
) || \

102 ((
MODE
=
TIM_OCMode_Iive
) || \

103 ((
MODE
=
TIM_OCMode_Togg
)|| \

104 ((
MODE
=
TIM_OCMode_PWM1
) || \

105 ((
MODE
=
TIM_OCMode_PWM2
))

107 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

108 ((
MODE
=
TIM_OCMode_Aive
) || \

109 ((
MODE
=
TIM_OCMode_Iive
) || \

110 ((
MODE
=
TIM_OCMode_Togg
)|| \

111 ((
MODE
=
TIM_OCMode_PWM1
) || \

112 ((
MODE
=
TIM_OCMode_PWM2
) || \

113 ((
MODE
=
TIM_FdAi_Aive
) || \

114 ((
MODE
=
TIM_FdAi_InAive
))

116 
	#TIM_OPMode_Sg
 ((
u16
)0x0008)

	)

117 
	#TIM_OPMode_Rive
 ((
u16
)0x0000)

	)

119 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
|| \

	)

120 ((
MODE
=
TIM_OPMode_Rive
))

123 
	#TIM_Chl_1
 ((
u16
)0x0000)

	)

124 
	#TIM_Chl_2
 ((
u16
)0x0004)

	)

125 
	#TIM_Chl_3
 ((
u16
)0x0008)

	)

126 
	#TIM_Chl_4
 ((
u16
)0x000C)

	)

128 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

129 ((
CHANNEL
=
TIM_Chl_2
) || \

130 ((
CHANNEL
=
TIM_Chl_3
) || \

131 ((
CHANNEL
=
TIM_Chl_4
))

133 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

134 ((
CHANNEL
=
TIM_Chl_2
))

136 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

137 ((
CHANNEL
=
TIM_Chl_2
) || \

138 ((
CHANNEL
=
TIM_Chl_3
))

140 
	#TIM_CKD_DIV1
 ((
u16
)0x0000)

	)

141 
	#TIM_CKD_DIV2
 ((
u16
)0x0100)

	)

142 
	#TIM_CKD_DIV4
 ((
u16
)0x0200)

	)

144 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
|| \

	)

145 ((
DIV
=
TIM_CKD_DIV2
) || \

146 ((
DIV
=
TIM_CKD_DIV4
))

149 
	#TIM_CouMode_Up
 ((
u16
)0x0000)

	)

150 
	#TIM_CouMode_Down
 ((
u16
)0x0010)

	)

151 
	#TIM_CouMode_CrAligd1
 ((
u16
)0x0020)

	)

152 
	#TIM_CouMode_CrAligd2
 ((
u16
)0x0040)

	)

153 
	#TIM_CouMode_CrAligd3
 ((
u16
)0x0060)

	)

155 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
|| \

	)

156 ((
MODE
=
TIM_CouMode_Down
) || \

157 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

158 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

159 ((
MODE
=
TIM_CouMode_CrAligd3
))

162 
	#TIM_OCPެy_High
 ((
u16
)0x0000)

	)

163 
	#TIM_OCPެy_Low
 ((
u16
)0x0002)

	)

165 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
|| \

	)

166 ((
POLARITY
=
TIM_OCPެy_Low
))

169 
	#TIM_OCNPެy_High
 ((
u16
)0x0000)

	)

170 
	#TIM_OCNPެy_Low
 ((
u16
)0x0008)

	)

172 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
|| \

	)

173 ((
POLARITY
=
TIM_OCNPެy_Low
))

176 
	#TIM_OuutS_Dib
 ((
u16
)0x0000)

	)

177 
	#TIM_OuutS_Eb
 ((
u16
)0x0001)

	)

179 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
|| \

	)

180 ((
STATE
=
TIM_OuutS_Eb
))

183 
	#TIM_OuutNS_Dib
 ((
u16
)0x0000)

	)

184 
	#TIM_OuutNS_Eb
 ((
u16
)0x0004)

	)

186 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
|| \

	)

187 ((
STATE
=
TIM_OuutNS_Eb
))

190 
	#TIM_CCx_Eb
 ((
u16
)0x0001)

	)

191 
	#TIM_CCx_Dib
 ((
u16
)0x0000)

	)

193 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
|| \

	)

194 ((
CCX
=
TIM_CCx_Dib
))

197 
	#TIM_CCxN_Eb
 ((
u16
)0x0004)

	)

198 
	#TIM_CCxN_Dib
 ((
u16
)0x0000)

	)

200 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
|| \

	)

201 ((
CCXN
=
TIM_CCxN_Dib
))

204 
	#TIM_Bak_Eb
 ((
u16
)0x1000)

	)

205 
	#TIM_Bak_Dib
 ((
u16
)0x0000)

	)

207 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
|| \

	)

208 ((
STATE
=
TIM_Bak_Dib
))

211 
	#TIM_BakPެy_Low
 ((
u16
)0x0000)

	)

212 
	#TIM_BakPެy_High
 ((
u16
)0x2000)

	)

214 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
|| \

	)

215 ((
POLARITY
=
TIM_BakPެy_High
))

218 
	#TIM_AutomicOuut_Eb
 ((
u16
)0x4000)

	)

219 
	#TIM_AutomicOuut_Dib
 ((
u16
)0x0000)

	)

221 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
|| \

	)

222 ((
STATE
=
TIM_AutomicOuut_Dib
))

224 
	#TIM_LOCKLev_OFF
 ((
u16
)0x0000)

	)

225 
	#TIM_LOCKLev_1
 ((
u16
)0x0100)

	)

226 
	#TIM_LOCKLev_2
 ((
u16
)0x0200)

	)

227 
	#TIM_LOCKLev_3
 ((
u16
)0x0300)

	)

229 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
|| \

	)

230 ((
LEVEL
=
TIM_LOCKLev_1
) || \

231 ((
LEVEL
=
TIM_LOCKLev_2
) || \

232 ((
LEVEL
=
TIM_LOCKLev_3
))

235 
	#TIM_OSSIS_Eb
 ((
u16
)0x0400)

	)

236 
	#TIM_OSSIS_Dib
 ((
u16
)0x0000)

	)

238 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
|| \

	)

239 ((
STATE
=
TIM_OSSIS_Dib
))

242 
	#TIM_OSSRS_Eb
 ((
u16
)0x0800)

	)

243 
	#TIM_OSSRS_Dib
 ((
u16
)0x0000)

	)

245 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
|| \

	)

246 ((
STATE
=
TIM_OSSRS_Dib
))

249 
	#TIM_OCIdS_S
 ((
u16
)0x0100)

	)

250 
	#TIM_OCIdS_Ret
 ((
u16
)0x0000)

	)

252 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
|| \

	)

253 ((
STATE
=
TIM_OCIdS_Ret
))

256 
	#TIM_OCNIdS_S
 ((
u16
)0x0200)

	)

257 
	#TIM_OCNIdS_Ret
 ((
u16
)0x0000)

	)

259 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
|| \

	)

260 ((
STATE
=
TIM_OCNIdS_Ret
))

263 
	#TIM_ICPެy_Risg
 ((
u16
)0x0000)

	)

264 
	#TIM_ICPެy_Flg
 ((
u16
)0x0002)

	)

266 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
|| \

	)

267 ((
POLARITY
=
TIM_ICPެy_Flg
))

270 
	#TIM_ICSei_DeTI
 ((
u16
)0x0001)

	)

271 
	#TIM_ICSei_IndeTI
 ((
u16
)0x0002)

	)

272 
	#TIM_ICSei_TRC
 ((
u16
)0x0003)

	)

274 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
|| \

	)

275 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

276 ((
SELECTION
=
TIM_ICSei_TRC
))

279 
	#TIM_ICPSC_DIV1
 ((
u16
)0x0000)

	)

280 
	#TIM_ICPSC_DIV2
 ((
u16
)0x0004)

	)

281 
	#TIM_ICPSC_DIV4
 ((
u16
)0x0008)

	)

282 
	#TIM_ICPSC_DIV8
 ((
u16
)0x000C)

	)

284 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
|| \

	)

285 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

286 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

287 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

290 
	#TIM_IT_Upde
 ((
u16
)0x0001)

	)

291 
	#TIM_IT_CC1
 ((
u16
)0x0002)

	)

292 
	#TIM_IT_CC2
 ((
u16
)0x0004)

	)

293 
	#TIM_IT_CC3
 ((
u16
)0x0008)

	)

294 
	#TIM_IT_CC4
 ((
u16
)0x0010)

	)

295 
	#TIM_IT_COM
 ((
u16
)0x0020)

	)

296 
	#TIM_IT_Trigg
 ((
u16
)0x0040)

	)

297 
	#TIM_IT_Bak
 ((
u16
)0x0080)

	)

299 
	#IS_TIM_IT
(
IT
((((IT& (
u16
)0xFF00=0x0000&& ((IT!0x0000))

	)

301 
	#IS_TIM_PERIPH_IT
(
PERIPH
, 
TIM_IT
((((((*(
u32
*)&(PERIPH)=
TIM2_BASE
|| (((*(u32*)&(PERIPH)=
TIM3_BASE
))||\

	)

302 (((*(
	gu32
*)&(
	gPERIPH
)=
TIM4_BASE
)|| (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))))&& \

303 (((
TIM_IT
& (
u16
)0xFFA0) == 0x0000) && ((TIM_IT) != 0x0000)) ||\

304 (((((*(
u32
*)&(
PERIPH
)=
TIM1_BASE
|| (((*(u32*)&(PERIPH)=
TIM8_BASE
))))&& \

305 (((
TIM_IT
& (
u16
)0xFF00) == 0x0000) && ((TIM_IT) != 0x0000)) ||\

306 (((((*(
u32
*)&(
PERIPH
)=
TIM6_BASE
|| (((*(u32*)&(PERIPH)=
TIM7_BASE
))))&& \

307 (((
TIM_IT
& (
u16
)0xFFFE) == 0x0000) && ((TIM_IT) != 0x0000)))

309 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
|| \

	)

310 ((
IT
=
TIM_IT_CC1
) || \

311 ((
IT
=
TIM_IT_CC2
) || \

312 ((
IT
=
TIM_IT_CC3
) || \

313 ((
IT
=
TIM_IT_CC4
) || \

314 ((
IT
=
TIM_IT_COM
) || \

315 ((
IT
=
TIM_IT_Trigg
) || \

316 ((
IT
=
TIM_IT_Bak
))

319 
	#TIM_DMABa_CR1
 ((
u16
)0x0000)

	)

320 
	#TIM_DMABa_CR2
 ((
u16
)0x0001)

	)

321 
	#TIM_DMABa_SMCR
 ((
u16
)0x0002)

	)

322 
	#TIM_DMABa_DIER
 ((
u16
)0x0003)

	)

323 
	#TIM_DMABa_SR
 ((
u16
)0x0004)

	)

324 
	#TIM_DMABa_EGR
 ((
u16
)0x0005)

	)

325 
	#TIM_DMABa_CCMR1
 ((
u16
)0x0006)

	)

326 
	#TIM_DMABa_CCMR2
 ((
u16
)0x0007)

	)

327 
	#TIM_DMABa_CCER
 ((
u16
)0x0008)

	)

328 
	#TIM_DMABa_CNT
 ((
u16
)0x0009)

	)

329 
	#TIM_DMABa_PSC
 ((
u16
)0x000A)

	)

330 
	#TIM_DMABa_ARR
 ((
u16
)0x000B)

	)

331 
	#TIM_DMABa_RCR
 ((
u16
)0x000C)

	)

332 
	#TIM_DMABa_CCR1
 ((
u16
)0x000D)

	)

333 
	#TIM_DMABa_CCR2
 ((
u16
)0x000E)

	)

334 
	#TIM_DMABa_CCR3
 ((
u16
)0x000F)

	)

335 
	#TIM_DMABa_CCR4
 ((
u16
)0x0010)

	)

336 
	#TIM_DMABa_BDTR
 ((
u16
)0x0011)

	)

337 
	#TIM_DMABa_DCR
 ((
u16
)0x0012)

	)

339 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
|| \

	)

340 ((
BASE
=
TIM_DMABa_CR2
) || \

341 ((
BASE
=
TIM_DMABa_SMCR
) || \

342 ((
BASE
=
TIM_DMABa_DIER
) || \

343 ((
BASE
=
TIM_DMABa_SR
) || \

344 ((
BASE
=
TIM_DMABa_EGR
) || \

345 ((
BASE
=
TIM_DMABa_CCMR1
) || \

346 ((
BASE
=
TIM_DMABa_CCMR2
) || \

347 ((
BASE
=
TIM_DMABa_CCER
) || \

348 ((
BASE
=
TIM_DMABa_CNT
) || \

349 ((
BASE
=
TIM_DMABa_PSC
) || \

350 ((
BASE
=
TIM_DMABa_ARR
) || \

351 ((
BASE
=
TIM_DMABa_RCR
) || \

352 ((
BASE
=
TIM_DMABa_CCR1
) || \

353 ((
BASE
=
TIM_DMABa_CCR2
) || \

354 ((
BASE
=
TIM_DMABa_CCR3
) || \

355 ((
BASE
=
TIM_DMABa_CCR4
) || \

356 ((
BASE
=
TIM_DMABa_BDTR
) || \

357 ((
BASE
=
TIM_DMABa_DCR
))

360 
	#TIM_DMABurLgth_1By
 ((
u16
)0x0000)

	)

361 
	#TIM_DMABurLgth_2Bys
 ((
u16
)0x0100)

	)

362 
	#TIM_DMABurLgth_3Bys
 ((
u16
)0x0200)

	)

363 
	#TIM_DMABurLgth_4Bys
 ((
u16
)0x0300)

	)

364 
	#TIM_DMABurLgth_5Bys
 ((
u16
)0x0400)

	)

365 
	#TIM_DMABurLgth_6Bys
 ((
u16
)0x0500)

	)

366 
	#TIM_DMABurLgth_7Bys
 ((
u16
)0x0600)

	)

367 
	#TIM_DMABurLgth_8Bys
 ((
u16
)0x0700)

	)

368 
	#TIM_DMABurLgth_9Bys
 ((
u16
)0x0800)

	)

369 
	#TIM_DMABurLgth_10Bys
 ((
u16
)0x0900)

	)

370 
	#TIM_DMABurLgth_11Bys
 ((
u16
)0x0A00)

	)

371 
	#TIM_DMABurLgth_12Bys
 ((
u16
)0x0B00)

	)

372 
	#TIM_DMABurLgth_13Bys
 ((
u16
)0x0C00)

	)

373 
	#TIM_DMABurLgth_14Bys
 ((
u16
)0x0D00)

	)

374 
	#TIM_DMABurLgth_15Bys
 ((
u16
)0x0E00)

	)

375 
	#TIM_DMABurLgth_16Bys
 ((
u16
)0x0F00)

	)

376 
	#TIM_DMABurLgth_17Bys
 ((
u16
)0x1000)

	)

377 
	#TIM_DMABurLgth_18Bys
 ((
u16
)0x1100)

	)

379 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1By
|| \

	)

380 ((
LENGTH
=
TIM_DMABurLgth_2Bys
) || \

381 ((
LENGTH
=
TIM_DMABurLgth_3Bys
) || \

382 ((
LENGTH
=
TIM_DMABurLgth_4Bys
) || \

383 ((
LENGTH
=
TIM_DMABurLgth_5Bys
) || \

384 ((
LENGTH
=
TIM_DMABurLgth_6Bys
) || \

385 ((
LENGTH
=
TIM_DMABurLgth_7Bys
) || \

386 ((
LENGTH
=
TIM_DMABurLgth_8Bys
) || \

387 ((
LENGTH
=
TIM_DMABurLgth_9Bys
) || \

388 ((
LENGTH
=
TIM_DMABurLgth_10Bys
) || \

389 ((
LENGTH
=
TIM_DMABurLgth_11Bys
) || \

390 ((
LENGTH
=
TIM_DMABurLgth_12Bys
) || \

391 ((
LENGTH
=
TIM_DMABurLgth_13Bys
) || \

392 ((
LENGTH
=
TIM_DMABurLgth_14Bys
) || \

393 ((
LENGTH
=
TIM_DMABurLgth_15Bys
) || \

394 ((
LENGTH
=
TIM_DMABurLgth_16Bys
) || \

395 ((
LENGTH
=
TIM_DMABurLgth_17Bys
) || \

396 ((
LENGTH
=
TIM_DMABurLgth_18Bys
))

399 
	#TIM_DMA_Upde
 ((
u16
)0x0100)

	)

400 
	#TIM_DMA_CC1
 ((
u16
)0x0200)

	)

401 
	#TIM_DMA_CC2
 ((
u16
)0x0400)

	)

402 
	#TIM_DMA_CC3
 ((
u16
)0x0800)

	)

403 
	#TIM_DMA_CC4
 ((
u16
)0x1000)

	)

404 
	#TIM_DMA_COM
 ((
u16
)0x2000)

	)

405 
	#TIM_DMA_Trigg
 ((
u16
)0x4000)

	)

407 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
u16
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

409 
	#IS_TIM_PERIPH_DMA
(
PERIPH
, 
SOURCE
((((((*(
u32
*)&(PERIPH)=
TIM2_BASE
|| (((*(u32*)&(PERIPH)=
TIM3_BASE
))||\

	)

410 (((*(
	gu32
*)&(
	gPERIPH
)=
TIM4_BASE
)|| (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))))&& \

411 (((
SOURCE
& (
u16
)0xA0FF) == 0x0000) && ((SOURCE) != 0x0000)) ||\

412 (((((*(
u32
*)&(
PERIPH
)=
TIM1_BASE
|| (((*(u32*)&(PERIPH)=
TIM8_BASE
))))&& \

413 (((
SOURCE
& (
u16
)0x80FF) == 0x0000) && ((SOURCE) != 0x0000)) ||\

414 (((((*(
u32
*)&(
PERIPH
)=
TIM6_BASE
|| (((*(u32*)&(PERIPH)=
TIM7_BASE
))))&& \

415 (((
SOURCE
& (
u16
)0xFEFF) == 0x0000) && ((SOURCE) != 0x0000)))

418 
	#TIM_ExtTRGPSC_OFF
 ((
u16
)0x0000)

	)

419 
	#TIM_ExtTRGPSC_DIV2
 ((
u16
)0x1000)

	)

420 
	#TIM_ExtTRGPSC_DIV4
 ((
u16
)0x2000)

	)

421 
	#TIM_ExtTRGPSC_DIV8
 ((
u16
)0x3000)

	)

423 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
|| \

	)

424 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

425 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

426 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

429 
	#TIM_TS_ITR0
 ((
u16
)0x0000)

	)

430 
	#TIM_TS_ITR1
 ((
u16
)0x0010)

	)

431 
	#TIM_TS_ITR2
 ((
u16
)0x0020)

	)

432 
	#TIM_TS_ITR3
 ((
u16
)0x0030)

	)

433 
	#TIM_TS_TI1F_ED
 ((
u16
)0x0040)

	)

434 
	#TIM_TS_TI1FP1
 ((
u16
)0x0050)

	)

435 
	#TIM_TS_TI2FP2
 ((
u16
)0x0060)

	)

436 
	#TIM_TS_ETRF
 ((
u16
)0x0070)

	)

438 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

439 ((
SELECTION
=
TIM_TS_ITR1
) || \

440 ((
SELECTION
=
TIM_TS_ITR2
) || \

441 ((
SELECTION
=
TIM_TS_ITR3
) || \

442 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

443 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

444 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

445 ((
SELECTION
=
TIM_TS_ETRF
))

447 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

448 ((
SELECTION
=
TIM_TS_ITR1
) || \

449 ((
SELECTION
=
TIM_TS_ITR2
) || \

450 ((
SELECTION
=
TIM_TS_ITR3
))

453 
	#TIM_TIxExCLK1Sour_TI1
 ((
u16
)0x0050)

	)

454 
	#TIM_TIxExCLK1Sour_TI2
 ((
u16
)0x0060)

	)

455 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
u16
)0x0040)

	)

457 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
(((SOURCE=
TIM_TIxExCLK1Sour_TI1
|| \

	)

458 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI2
) || \

459 ((
SOURCE
=
TIM_TIxExCLK1Sour_TI1ED
))

462 
	#TIM_ExtTRGPެy_Invd
 ((
u16
)0x8000)

	)

463 
	#TIM_ExtTRGPެy_NInvd
 ((
u16
)0x0000)

	)

465 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
|| \

	)

466 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

469 
	#TIM_PSCRdMode_Upde
 ((
u16
)0x0000)

	)

470 
	#TIM_PSCRdMode_Immed
 ((
u16
)0x0001)

	)

472 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
|| \

	)

473 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

476 
	#TIM_FdAi_Aive
 ((
u16
)0x0050)

	)

477 
	#TIM_FdAi_InAive
 ((
u16
)0x0040)

	)

479 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
|| \

	)

480 ((
ACTION
=
TIM_FdAi_InAive
))

483 
	#TIM_EncodMode_TI1
 ((
u16
)0x0001)

	)

484 
	#TIM_EncodMode_TI2
 ((
u16
)0x0002)

	)

485 
	#TIM_EncodMode_TI12
 ((
u16
)0x0003)

	)

487 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
|| \

	)

488 ((
MODE
=
TIM_EncodMode_TI2
) || \

489 ((
MODE
=
TIM_EncodMode_TI12
))

492 
	#TIM_EvtSour_Upde
 ((
u16
)0x0001)

	)

493 
	#TIM_EvtSour_CC1
 ((
u16
)0x0002)

	)

494 
	#TIM_EvtSour_CC2
 ((
u16
)0x0004)

	)

495 
	#TIM_EvtSour_CC3
 ((
u16
)0x0008)

	)

496 
	#TIM_EvtSour_CC4
 ((
u16
)0x0010)

	)

497 
	#TIM_EvtSour_COM
 ((
u16
)0x0020)

	)

498 
	#TIM_EvtSour_Trigg
 ((
u16
)0x0040)

	)

499 
	#TIM_EvtSour_Bak
 ((
u16
)0x0080)

	)

501 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
u16
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

503 
	#IS_TIM_PERIPH_EVENT
(
PERIPH
, 
EVENT
((((((*(
u32
*)&(PERIPH)=
TIM2_BASE
|| (((*(u32*)&(PERIPH)=
TIM3_BASE
))||\

	)

504 (((*(
	gu32
*)&(
	gPERIPH
)=
TIM4_BASE
)|| (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))))&& \

505 (((
EVENT
& (
u16
)0xFFA0) == 0x0000) && ((EVENT) != 0x0000)) ||\

506 (((((*(
u32
*)&(
PERIPH
)=
TIM1_BASE
|| (((*(u32*)&(PERIPH)=
TIM8_BASE
))))&& \

507 (((
EVENT
& (
u16
)0xFF00) == 0x0000) && ((EVENT) != 0x0000)) ||\

508 (((((*(
u32
*)&(
PERIPH
)=
TIM6_BASE
|| (((*(u32*)&(PERIPH)=
TIM7_BASE
))))&& \

509 (((
EVENT
& (
u16
)0xFFFE) == 0x0000) && ((EVENT) != 0x0000)))

512 
	#TIM_UpdeSour_Glob
 ((
u16
)0x0000)

	)

513 
	#TIM_UpdeSour_Regur
 ((
u16
)0x0001)

	)

515 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
|| \

	)

516 ((
SOURCE
=
TIM_UpdeSour_Regur
))

519 
	#TIM_OCPld_Eb
 ((
u16
)0x0008)

	)

520 
	#TIM_OCPld_Dib
 ((
u16
)0x0000)

	)

522 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
|| \

	)

523 ((
STATE
=
TIM_OCPld_Dib
))

526 
	#TIM_OCFa_Eb
 ((
u16
)0x0004)

	)

527 
	#TIM_OCFa_Dib
 ((
u16
)0x0000)

	)

529 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
|| \

	)

530 ((
STATE
=
TIM_OCFa_Dib
))

533 
	#TIM_OCCˬ_Eb
 ((
u16
)0x0080)

	)

534 
	#TIM_OCCˬ_Dib
 ((
u16
)0x0000)

	)

536 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
|| \

	)

537 ((
STATE
=
TIM_OCCˬ_Dib
))

540 
	#TIM_TRGOSour_Ret
 ((
u16
)0x0000)

	)

541 
	#TIM_TRGOSour_Eb
 ((
u16
)0x0010)

	)

542 
	#TIM_TRGOSour_Upde
 ((
u16
)0x0020)

	)

543 
	#TIM_TRGOSour_OC1
 ((
u16
)0x0030)

	)

544 
	#TIM_TRGOSour_OC1Ref
 ((
u16
)0x0040)

	)

545 
	#TIM_TRGOSour_OC2Ref
 ((
u16
)0x0050)

	)

546 
	#TIM_TRGOSour_OC3Ref
 ((
u16
)0x0060)

	)

547 
	#TIM_TRGOSour_OC4Ref
 ((
u16
)0x0070)

	)

549 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
|| \

	)

550 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

551 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

552 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

553 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

554 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

555 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

556 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

558 
	#IS_TIM_PERIPH_TRGO
(
PERIPH
, 
TRGO
(((((*(
u32
*)&(PERIPH)=
TIM2_BASE
)||(((*(u32*)&(PERIPH)=
TIM1_BASE
))||\

	)

559 (((*(
	gu32
*)&(
	gPERIPH
)=
TIM3_BASE
))||(((*(
u32
*)&(
PERIPH
)=
TIM4_BASE
))|| \

560 (((*(
u32
*)&(
PERIPH
)=
TIM6_BASE
))||(((*(u32*)&(PERIPH)=
TIM7_BASE
))|| \

561 (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))||(((*(u32*)&(PERIPH)=
TIM8_BASE
))) && \

562 ((
TRGO
=
TIM_TRGOSour_Ret
)) ||\

563 ((((*(
u32
*)&(
PERIPH
)=
TIM2_BASE
)||(((*(u32*)&(PERIPH)=
TIM1_BASE
))||\

564 (((*(
u32
*)&(
PERIPH
)=
TIM6_BASE
))||(((*(u32*)&(PERIPH)=
TIM7_BASE
))|| \

565 (((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
))||(((*(u32*)&(PERIPH)=
TIM4_BASE
))|| \

566 (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))||(((*(u32*)&(PERIPH)=
TIM8_BASE
))) && \

567 ((
TRGO
=
TIM_TRGOSour_Eb
)) ||\

568 ((((*(
u32
*)&(
PERIPH
)=
TIM2_BASE
)||(((*(u32*)&(PERIPH)=
TIM1_BASE
))||\

569 (((*(
u32
*)&(
PERIPH
)=
TIM6_BASE
))||(((*(u32*)&(PERIPH)=
TIM7_BASE
))|| \

570 (((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
))||(((*(u32*)&(PERIPH)=
TIM4_BASE
))|| \

571 (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))||(((*(u32*)&(PERIPH)=
TIM8_BASE
))) && \

572 ((
TRGO
=
TIM_TRGOSour_Upde
)) ||\

573 ((((*(
u32
*)&(
PERIPH
)=
TIM2_BASE
)||(((*(u32*)&(PERIPH)=
TIM1_BASE
))||\

574 (((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
))||(((*(u32*)&(PERIPH)=
TIM4_BASE
))|| \

575 (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))||(((*(u32*)&(PERIPH)=
TIM8_BASE
))) && \

576 ((
TRGO
=
TIM_TRGOSour_OC1
)) ||\

577 ((((*(
u32
*)&(
PERIPH
)=
TIM2_BASE
)||(((*(u32*)&(PERIPH)=
TIM1_BASE
))||\

578 (((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
))||(((*(u32*)&(PERIPH)=
TIM4_BASE
))|| \

579 (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))||(((*(u32*)&(PERIPH)=
TIM8_BASE
))) && \

580 ((
TRGO
=
TIM_TRGOSour_OC1Ref
)) ||\

581 ((((*(
u32
*)&(
PERIPH
)=
TIM2_BASE
)||(((*(u32*)&(PERIPH)=
TIM1_BASE
))||\

582 (((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
))||(((*(u32*)&(PERIPH)=
TIM4_BASE
))|| \

583 (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))||(((*(u32*)&(PERIPH)=
TIM8_BASE
))) && \

584 ((
TRGO
=
TIM_TRGOSour_OC2Ref
)) ||\

585 ((((*(
u32
*)&(
PERIPH
)=
TIM2_BASE
)||(((*(u32*)&(PERIPH)=
TIM1_BASE
))||\

586 (((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
))||(((*(u32*)&(PERIPH)=
TIM4_BASE
))|| \

587 (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))||(((*(u32*)&(PERIPH)=
TIM8_BASE
))) && \

588 ((
TRGO
=
TIM_TRGOSour_OC3Ref
)) ||\

589 ((((*(
u32
*)&(
PERIPH
)=
TIM2_BASE
)||(((*(u32*)&(PERIPH)=
TIM1_BASE
))||\

590 (((*(
u32
*)&(
PERIPH
)=
TIM3_BASE
))||(((*(u32*)&(PERIPH)=
TIM4_BASE
))|| \

591 (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))||(((*(u32*)&(PERIPH)=
TIM8_BASE
))) && \

592 ((
TRGO
=
TIM_TRGOSour_OC4Ref
)))

595 
	#TIM_SveMode_Ret
 ((
u16
)0x0004)

	)

596 
	#TIM_SveMode_Ged
 ((
u16
)0x0005)

	)

597 
	#TIM_SveMode_Trigg
 ((
u16
)0x0006)

	)

598 
	#TIM_SveMode_Ex1
 ((
u16
)0x0007)

	)

600 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
|| \

	)

601 ((
MODE
=
TIM_SveMode_Ged
) || \

602 ((
MODE
=
TIM_SveMode_Trigg
) || \

603 ((
MODE
=
TIM_SveMode_Ex1
))

606 
	#TIM_MaSveMode_Eb
 ((
u16
)0x0080)

	)

607 
	#TIM_MaSveMode_Dib
 ((
u16
)0x0000)

	)

609 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
|| \

	)

610 ((
STATE
=
TIM_MaSveMode_Dib
))

613 
	#TIM_FLAG_Upde
 ((
u16
)0x0001)

	)

614 
	#TIM_FLAG_CC1
 ((
u16
)0x0002)

	)

615 
	#TIM_FLAG_CC2
 ((
u16
)0x0004)

	)

616 
	#TIM_FLAG_CC3
 ((
u16
)0x0008)

	)

617 
	#TIM_FLAG_CC4
 ((
u16
)0x0010)

	)

618 
	#TIM_FLAG_COM
 ((
u16
)0x0020)

	)

619 
	#TIM_FLAG_Trigg
 ((
u16
)0x0040)

	)

620 
	#TIM_FLAG_Bak
 ((
u16
)0x0080)

	)

621 
	#TIM_FLAG_CC1OF
 ((
u16
)0x0200)

	)

622 
	#TIM_FLAG_CC2OF
 ((
u16
)0x0400)

	)

623 
	#TIM_FLAG_CC3OF
 ((
u16
)0x0800)

	)

624 
	#TIM_FLAG_CC4OF
 ((
u16
)0x1000)

	)

626 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
|| \

	)

627 ((
FLAG
=
TIM_FLAG_CC1
) || \

628 ((
FLAG
=
TIM_FLAG_CC2
) || \

629 ((
FLAG
=
TIM_FLAG_CC3
) || \

630 ((
FLAG
=
TIM_FLAG_CC4
) || \

631 ((
FLAG
=
TIM_FLAG_COM
) || \

632 ((
FLAG
=
TIM_FLAG_Trigg
) || \

633 ((
FLAG
=
TIM_FLAG_Bak
) || \

634 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

635 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

636 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

637 ((
FLAG
=
TIM_FLAG_CC4OF
))

639 
	#IS_TIM_CLEAR_FLAG
(
PERIPH
, 
TIM_FLAG
((((((*(
u32
*)&(PERIPH)=
TIM2_BASE
|| (((*(u32*)&(PERIPH)=
TIM3_BASE
))||\

	)

640 (((*(
	gu32
*)&(
	gPERIPH
)=
TIM4_BASE
)|| (((*(
u32
*)&(
PERIPH
)=
TIM5_BASE
))))&& \

641 (((
TIM_FLAG
& (
u16
)0xE1A0) == 0x0000) && ((TIM_FLAG) != 0x0000)) ||\

642 (((((*(
u32
*)&(
PERIPH
)=
TIM1_BASE
|| (((*(u32*)&(PERIPH)=
TIM8_BASE
))))&& \

643 (((
TIM_FLAG
& (
u16
)0xE100) == 0x0000) && ((TIM_FLAG) != 0x0000)) ||\

644 (((((*(
u32
*)&(
PERIPH
)=
TIM6_BASE
|| (((*(u32*)&(PERIPH)=
TIM7_BASE
))))&& \

645 (((
TIM_FLAG
& (
u16
)0xFFFE) == 0x0000) && ((TIM_FLAG) != 0x0000)))

647 
	#IS_TIM_PERIPH_FLAG
(
PERIPH
, 
TIM_FLAG
(((((*(
u32
*)&(PERIPH))==
TIM2_BASE
|| ((*(u32*)&(PERIPH)=
TIM3_BASE
||\

	)

648 ((*(
	gu32
*)&(
	gPERIPH
)=
TIM4_BASE
|| ((*(
u32
*)&(
PERIPH
))==
TIM5_BASE
) || \

649 ((*(
u32
*)&(
PERIPH
))==
TIM1_BASE
|| ((*(u32*)&(PERIPH))==
TIM8_BASE
)) &&\

650 (((
TIM_FLAG
=
TIM_FLAG_CC1
|| ((TIM_FLAG=
TIM_FLAG_CC2
) ||\

651 ((
TIM_FLAG
=
TIM_FLAG_CC3
|| ((TIM_FLAG=
TIM_FLAG_CC4
) || \

652 ((
TIM_FLAG
=
TIM_FLAG_Trigg
))) ||\

653 ((((*(
u32
*)&(
PERIPH
))==
TIM2_BASE
|| ((*(u32*)&(PERIPH)=
TIM3_BASE
) || \

654 ((*(
u32
*)&(
PERIPH
)=
TIM4_BASE
|| ((*(u32*)&(PERIPH))==
TIM5_BASE
) ||\

655 ((*(
u32
*)&(
PERIPH
))==
TIM1_BASE
)|| ((*(u32*)&(PERIPH))==
TIM8_BASE
) || \

656 ((*(
u32
*)&(
PERIPH
))==
TIM7_BASE
|| ((*(u32*)&(PERIPH))==
TIM6_BASE
)) && \

657 (((
TIM_FLAG
=
TIM_FLAG_Upde
))) ||\

658 ((((*(
u32
*)&(
PERIPH
))==
TIM1_BASE
|| ((*(u32*)&(PERIPH)=
TIM8_BASE
)) &&\

659 (((
TIM_FLAG
=
TIM_FLAG_COM
|| ((TIM_FLAG=
TIM_FLAG_Bak
))) ||\

660 ((((*(
u32
*)&(
PERIPH
))==
TIM2_BASE
|| ((*(u32*)&(PERIPH)=
TIM3_BASE
) || \

661 ((*(
u32
*)&(
PERIPH
)=
TIM4_BASE
|| ((*(u32*)&(PERIPH))==
TIM5_BASE
) || \

662 ((*(
u32
*)&(
PERIPH
))==
TIM1_BASE
|| ((*(u32*)&(PERIPH))==
TIM8_BASE
)) &&\

663 (((
TIM_FLAG
=
TIM_FLAG_CC1OF
|| ((TIM_FLAG=
TIM_FLAG_CC2OF
) ||\

664 ((
TIM_FLAG
=
TIM_FLAG_CC3OF
|| ((TIM_FLAG=
TIM_FLAG_CC4OF
))))

667 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

670 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

675 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

676 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

677 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

678 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

679 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

680 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

681 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

682 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

683 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

684 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

685 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

686 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

687 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

688 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

689 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

690 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IT
, 
FuniڮS
 
NewS
);

691 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_EvtSour
);

692 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_DMABa
, u16 
TIM_DMABurLgth
);

693 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

694 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

695 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IutTriggSour
);

696 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_TIxExCLKSour
,

697 
u16
 
TIM_ICPެy
, u16 
ICFr
);

698 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ExtTRGPsr
, u16 
TIM_ExtTRGPެy
,

699 
u16
 
ExtTRGFr
);

700 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ExtTRGPsr
,

701 
u16
 
TIM_ExtTRGPެy
, u16 
ExtTRGFr
);

702 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ExtTRGPsr
, u16 
TIM_ExtTRGPެy
,

703 
u16
 
ExtTRGFr
);

704 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
Psr
, u16 
TIM_PSCRdMode
);

705 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_CouMode
);

706 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IutTriggSour
);

707 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_EncodMode
,

708 
u16
 
TIM_IC1Pެy
, u16 
TIM_IC2Pެy
);

709 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FdAi
);

710 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FdAi
);

711 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FdAi
);

712 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FdAi
);

713 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

714 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

715 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

716 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

717 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPld
);

718 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPld
);

719 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPld
);

720 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPld
);

721 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCFa
);

722 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCFa
);

723 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCFa
);

724 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCFa
);

725 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCCˬ
);

726 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCCˬ
);

727 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCCˬ
);

728 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCCˬ
);

729 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPެy
);

730 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCNPެy
);

731 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPެy
);

732 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCNPެy
);

733 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPެy
);

734 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCNPެy
);

735 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPެy
);

736 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_Chl
, u16 
TIM_CCx
);

737 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_Chl
, u16 
TIM_CCxN
);

738 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_Chl
, u16 
TIM_OCMode
);

739 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

740 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_UpdeSour
);

741 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

742 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OPMode
);

743 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_TRGOSour
);

744 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_SveMode
);

745 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_MaSveMode
);

746 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
u16
 
Cou
);

747 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
u16
 
Autܖd
);

748 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
u16
 
Com1
);

749 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
u16
 
Com2
);

750 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
u16
 
Com3
);

751 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
u16
 
Com4
);

752 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPSC
);

753 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPSC
);

754 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPSC
);

755 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPSC
);

756 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_CKD
);

757 
u16
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

758 
u16
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

759 
u16
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

760 
u16
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

761 
u16
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

762 
u16
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

763 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FLAG
);

764 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FLAG
);

765 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IT
);

766 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_type.h

18 #ide
__STM32F10x_TYPE_H


19 
	#__STM32F10x_TYPE_H


	)

23 sigd 
	ts32
;

24 sigd 
	ts16
;

25 sigd 
	ts8
;

27 sigd cڡ 
	tsc32
;

28 sigd cڡ 
	tsc16
;

29 sigd cڡ 
	tsc8
;

31 vީsigd 
	tvs32
;

32 vީsigd 
	tvs16
;

33 vީsigd 
	tvs8
;

35 vީsigd cڡ 
	tvsc32
;

36 vީsigd cڡ 
	tvsc16
;

37 vީsigd cڡ 
	tvsc8
;

39 
	tu32
;

40 
	tu16
;

41 
	tu8
;

43 cڡ 
	tuc32
;

44 cڡ 
	tuc16
;

45 cڡ 
	tuc8
;

47 vީ
	tvu32
;

48 vީ
	tvu16
;

49 vީ
	tvu8
;

51 vީcڡ 
	tvuc32
;

52 vީcڡ 
	tvuc16
;

53 vީcڡ 
	tvuc8
;

55 um {
	mFALSE
 = 0, 
	mTRUE
 = !
FALSE
} 
	tbo
;

57 um {
	mRESET
 = 0, 
	mSET
 = !
RESET
} 
	tFgStus
, 
	tITStus
;

59 um {
	mDISABLE
 = 0, 
	mENABLE
 = !
DISABLE
} 
	tFuniڮS
;

60 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

62 um {
	mERROR
 = 0, 
	mSUCCESS
 = !
ERROR
} 
	tEStus
;

64 
	#U8_MAX
 ((
u8
)255)

	)

65 
	#S8_MAX
 ((
s8
)127)

	)

66 
	#S8_MIN
 ((
s8
)-128)

	)

67 
	#U16_MAX
 ((
u16
)65535u)

	)

68 
	#S16_MAX
 ((
s16
)32767)

	)

69 
	#S16_MIN
 ((
s16
)-32768)

	)

70 
	#U32_MAX
 ((
u32
)4294967295uL)

	)

71 
	#S32_MAX
 ((
s32
)2147483647)

	)

72 
	#S32_MIN
 ((
s32
)-2147483648)

	)

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_usart.h

18 #ide
__STM32F10x_USART_H


19 
	#__STM32F10x_USART_H


	)

22 
	~"m32f10x_m.h
"

28 
u32
 
	mUSART_BaudRe
;

29 
u16
 
	mUSART_WdLgth
;

30 
u16
 
	mUSART_StBs
;

31 
u16
 
	mUSART_Py
;

32 
u16
 
	mUSART_Mode
;

33 
u16
 
	mUSART_HdweFlowCڌ
;

34 } 
	tUSART_InTyDef
;

39 
u16
 
	mUSART_Clock
;

40 
u16
 
	mUSART_CPOL
;

41 
u16
 
	mUSART_CPHA
;

42 
u16
 
	mUSART_LaB
;

43 } 
	tUSART_ClockInTyDef
;

46 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
USART1_BASE
|| \

	)

47 ((*(
	gu32
*)&(
	gPERIPH
)=
USART2_BASE
) || \

48 ((*(
u32
*)&(
PERIPH
)=
USART3_BASE
) || \

49 ((*(
u32
*)&(
PERIPH
)=
UART4_BASE
) || \

50 ((*(
u32
*)&(
PERIPH
)=
UART5_BASE
))

52 
	#IS_USART_123_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
USART1_BASE
|| \

	)

53 ((*(
u32
*)&(
PERIPH
)=
USART2_BASE
) || \

54 ((*(
u32
*)&(
PERIPH
)=
USART3_BASE
))

56 
	#IS_USART_1234_PERIPH
(
PERIPH
(((*(
u32
*)&(PERIPH)=
USART1_BASE
|| \

	)

57 ((*(
u32
*)&(
PERIPH
)=
USART2_BASE
) || \

58 ((*(
u32
*)&(
PERIPH
)=
USART3_BASE
) || \

59 ((*(
u32
*)&(
PERIPH
)=
UART4_BASE
))

62 
	#USART_WdLgth_8b
 ((
u16
)0x0000)

	)

63 
	#USART_WdLgth_9b
 ((
u16
)0x1000)

	)

65 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
|| \

	)

66 ((
LENGTH
=
USART_WdLgth_9b
))

69 
	#USART_StBs_1
 ((
u16
)0x0000)

	)

70 
	#USART_StBs_0_5
 ((
u16
)0x1000)

	)

71 
	#USART_StBs_2
 ((
u16
)0x2000)

	)

72 
	#USART_StBs_1_5
 ((
u16
)0x3000)

	)

74 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
|| \

	)

75 ((
STOPBITS
=
USART_StBs_0_5
) || \

76 ((
STOPBITS
=
USART_StBs_2
) || \

77 ((
STOPBITS
=
USART_StBs_1_5
))

79 
	#USART_Py_No
 ((
u16
)0x0000)

	)

80 
	#USART_Py_Ev
 ((
u16
)0x0400)

	)

81 
	#USART_Py_Odd
 ((
u16
)0x0600)

	)

83 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
|| \

	)

84 ((
PARITY
=
USART_Py_Ev
) || \

85 ((
PARITY
=
USART_Py_Odd
))

88 
	#USART_Mode_Rx
 ((
u16
)0x0004)

	)

89 
	#USART_Mode_Tx
 ((
u16
)0x0008)

	)

91 
	#IS_USART_MODE
(
MODE
((((MODE& (
u16
)0xFFF3=0x00&& ((MODE!(u16)0x00))

	)

94 
	#USART_HdweFlowCڌ_Ne
 ((
u16
)0x0000)

	)

95 
	#USART_HdweFlowCڌ_RTS
 ((
u16
)0x0100)

	)

96 
	#USART_HdweFlowCڌ_CTS
 ((
u16
)0x0200)

	)

97 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
u16
)0x0300)

	)

99 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

100 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

101 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

102 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

103 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

105 
	#IS_USART_PERIPH_HFC
(
PERIPH
, 
HFC
((((*(
u32
*)&(PERIPH)!
UART4_BASE
&& \

	)

106 ((*(
	gu32
*)&(
	gPERIPH
)!
UART5_BASE
)) \

107 || ((
HFC
=
USART_HdweFlowCڌ_Ne
))

110 
	#USART_Clock_Dib
 ((
u16
)0x0000)

	)

111 
	#USART_Clock_Eb
 ((
u16
)0x0800)

	)

113 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
|| \

	)

114 ((
CLOCK
=
USART_Clock_Eb
))

117 
	#USART_CPOL_Low
 ((
u16
)0x0000)

	)

118 
	#USART_CPOL_High
 ((
u16
)0x0400)

	)

120 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

123 
	#USART_CPHA_1Edge
 ((
u16
)0x0000)

	)

124 
	#USART_CPHA_2Edge
 ((
u16
)0x0200)

	)

125 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

128 
	#USART_LaB_Dib
 ((
u16
)0x0000)

	)

129 
	#USART_LaB_Eb
 ((
u16
)0x0100)

	)

131 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
|| \

	)

132 ((
LASTBIT
=
USART_LaB_Eb
))

135 
	#USART_IT_PE
 ((
u16
)0x0028)

	)

136 
	#USART_IT_TXE
 ((
u16
)0x0727)

	)

137 
	#USART_IT_TC
 ((
u16
)0x0626)

	)

138 
	#USART_IT_RXNE
 ((
u16
)0x0525)

	)

139 
	#USART_IT_IDLE
 ((
u16
)0x0424)

	)

140 
	#USART_IT_LBD
 ((
u16
)0x0846)

	)

141 
	#USART_IT_CTS
 ((
u16
)0x096A)

	)

142 
	#USART_IT_ERR
 ((
u16
)0x0060)

	)

143 
	#USART_IT_ORE
 ((
u16
)0x0360)

	)

144 
	#USART_IT_NE
 ((
u16
)0x0260)

	)

145 
	#USART_IT_FE
 ((
u16
)0x0160)

	)

147 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

148 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

149 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

150 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

152 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

153 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

154 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

155 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

156 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

158 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
|| \

	)

159 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

161 
	#IS_USART_PERIPH_IT
(
PERIPH
, 
USART_IT
((((*(
u32
*)&(PERIPH)!
UART4_BASE
&& \

	)

162 ((*(
	gu32
*)&(
	gPERIPH
)!
UART5_BASE
)) \

163 || ((
USART_IT
!
USART_IT_CTS
))

166 
	#USART_DMAReq_Tx
 ((
u16
)0x0080)

	)

167 
	#USART_DMAReq_Rx
 ((
u16
)0x0040)

	)

169 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
u16
)0xFF3F=0x00&& ((DMAREQ!(u16)0x00))

	)

172 
	#USART_WakeUp_IdLe
 ((
u16
)0x0000)

	)

173 
	#USART_WakeUp_AddssMk
 ((
u16
)0x0800)

	)

175 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
|| \

	)

176 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

179 
	#USART_LINBakDeLgth_10b
 ((
u16
)0x0000)

	)

180 
	#USART_LINBakDeLgth_11b
 ((
u16
)0x0020)

	)

182 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
\

	)

183 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

184 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

187 
	#USART_IrDAMode_LowPow
 ((
u16
)0x0004)

	)

188 
	#USART_IrDAMode_Nm
 ((
u16
)0x0000)

	)

190 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
|| \

	)

191 ((
MODE
=
USART_IrDAMode_Nm
))

194 
	#USART_FLAG_CTS
 ((
u16
)0x0200)

	)

195 
	#USART_FLAG_LBD
 ((
u16
)0x0100)

	)

196 
	#USART_FLAG_TXE
 ((
u16
)0x0080)

	)

197 
	#USART_FLAG_TC
 ((
u16
)0x0040)

	)

198 
	#USART_FLAG_RXNE
 ((
u16
)0x0020)

	)

199 
	#USART_FLAG_IDLE
 ((
u16
)0x0010)

	)

200 
	#USART_FLAG_ORE
 ((
u16
)0x0008)

	)

201 
	#USART_FLAG_NE
 ((
u16
)0x0004)

	)

202 
	#USART_FLAG_FE
 ((
u16
)0x0002)

	)

203 
	#USART_FLAG_PE
 ((
u16
)0x0001)

	)

205 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
|| \

	)

206 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

207 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

208 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

209 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

211 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
u16
)0xFC9F=0x00&& ((FLAG!(u16)0x00))

	)

213 
	#IS_USART_PERIPH_FLAG
(
PERIPH
, 
USART_FLAG
((((*(
u32
*)&(PERIPH)!
UART4_BASE
&&\

	)

214 ((*(
	gu32
*)&(
	gPERIPH
)!
UART5_BASE
)) \

215 || ((
USART_FLAG
!
USART_FLAG_CTS
))

217 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 0x0044AA21))

	)

218 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

219 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

223 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

224 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

225 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

226 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

227 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

228 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

229 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_IT
, 
FuniڮS
 
NewS
);

230 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

231 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
u8
 
USART_Addss
);

232 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_WakeUp
);

233 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

234 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_LINBakDeLgth
);

235 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

236 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
u16
 
Da
);

237 
u16
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

238 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

239 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
u8
 
USART_GudTime
);

240 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
u8
 
USART_Psr
);

241 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

242 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

243 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

244 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_IrDAMode
);

245 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

246 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_FLAG
);

247 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_FLAG
);

248 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_IT
);

249 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_IT
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_wwdg.h

18 #ide
__STM32F10x_WWDG_H


19 
	#__STM32F10x_WWDG_H


	)

22 
	~"m32f10x_m.h
"

27 
	#WWDG_Psr_1
 ((
u32
)0x00000000)

	)

28 
	#WWDG_Psr_2
 ((
u32
)0x00000080)

	)

29 
	#WWDG_Psr_4
 ((
u32
)0x00000100)

	)

30 
	#WWDG_Psr_8
 ((
u32
)0x00000180)

	)

32 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
|| \

	)

33 ((
	gPRESCALER
=
WWDG_Psr_2
) || \

34 ((
PRESCALER
=
WWDG_Psr_4
) || \

35 ((
PRESCALER
=
WWDG_Psr_8
))

37 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

39 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

43 
WWDG_DeIn
();

44 
WWDG_SPsr
(
u32
 
WWDG_Psr
);

45 
WWDG_SWdowVue
(
u8
 
WdowVue
);

46 
WWDG_EbIT
();

47 
WWDG_SCou
(
u8
 
Cou
);

48 
WWDG_Eb
(
u8
 
Cou
);

49 
FgStus
 
WWDG_GFgStus
();

50 
WWDG_CˬFg
();

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_adc.c

17 
	~"m32f10x_adc.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#CR1_DISCNUM_Ret
 ((
u32
)0xFFFF1FFF)

	)

26 
	#CR1_DISCEN_S
 ((
u32
)0x00000800)

	)

27 
	#CR1_DISCEN_Ret
 ((
u32
)0xFFFFF7FF)

	)

30 
	#CR1_JAUTO_S
 ((
u32
)0x00000400)

	)

31 
	#CR1_JAUTO_Ret
 ((
u32
)0xFFFFFBFF)

	)

34 
	#CR1_JDISCEN_S
 ((
u32
)0x00001000)

	)

35 
	#CR1_JDISCEN_Ret
 ((
u32
)0xFFFFEFFF)

	)

38 
	#CR1_AWDCH_Ret
 ((
u32
)0xFFFFFFE0)

	)

41 
	#CR1_AWDMode_Ret
 ((
u32
)0xFF3FFDFF)

	)

44 
	#CR1_CLEAR_Mask
 ((
u32
)0xFFF0FEFF)

	)

47 
	#CR2_ADON_S
 ((
u32
)0x00000001)

	)

48 
	#CR2_ADON_Ret
 ((
u32
)0xFFFFFFFE)

	)

51 
	#CR2_DMA_S
 ((
u32
)0x00000100)

	)

52 
	#CR2_DMA_Ret
 ((
u32
)0xFFFFFEFF)

	)

55 
	#CR2_RSTCAL_S
 ((
u32
)0x00000008)

	)

58 
	#CR2_CAL_S
 ((
u32
)0x00000004)

	)

61 
	#CR2_SWSTART_S
 ((
u32
)0x00400000)

	)

64 
	#CR2_EXTTRIG_S
 ((
u32
)0x00100000)

	)

65 
	#CR2_EXTTRIG_Ret
 ((
u32
)0xFFEFFFFF)

	)

68 
	#CR2_EXTTRIG_SWSTART_S
 ((
u32
)0x00500000)

	)

69 
	#CR2_EXTTRIG_SWSTART_Ret
 ((
u32
)0xFFAFFFFF)

	)

72 
	#CR2_JEXTSEL_Ret
 ((
u32
)0xFFFF8FFF)

	)

75 
	#CR2_JEXTTRIG_S
 ((
u32
)0x00008000)

	)

76 
	#CR2_JEXTTRIG_Ret
 ((
u32
)0xFFFF7FFF)

	)

79 
	#CR2_JSWSTART_S
 ((
u32
)0x00200000)

	)

82 
	#CR2_JEXTTRIG_JSWSTART_S
 ((
u32
)0x00208000)

	)

83 
	#CR2_JEXTTRIG_JSWSTART_Ret
 ((
u32
)0xFFDF7FFF)

	)

86 
	#CR2_TSVREFE_S
 ((
u32
)0x00800000)

	)

87 
	#CR2_TSVREFE_Ret
 ((
u32
)0xFF7FFFFF)

	)

90 
	#CR2_CLEAR_Mask
 ((
u32
)0xFFF1F7FD)

	)

93 
	#SQR3_SQ_S
 ((
u32
)0x0000001F)

	)

94 
	#SQR2_SQ_S
 ((
u32
)0x0000001F)

	)

95 
	#SQR1_SQ_S
 ((
u32
)0x0000001F)

	)

98 
	#SQR1_CLEAR_Mask
 ((
u32
)0xFF0FFFFF)

	)

101 
	#JSQR_JSQ_S
 ((
u32
)0x0000001F)

	)

104 
	#JSQR_JL_S
 ((
u32
)0x00300000)

	)

105 
	#JSQR_JL_Ret
 ((
u32
)0xFFCFFFFF)

	)

108 
	#SMPR1_SMP_S
 ((
u32
)0x00000007)

	)

109 
	#SMPR2_SMP_S
 ((
u32
)0x00000007)

	)

112 
	#JDR_Offt
 ((
u8
)0x28)

	)

115 
	#DR_ADDRESS
 ((
u32
)0x4001244C)

	)

130 
	$ADC_DeIn
(
ADC_TyDef
* 
ADCx
)

133 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

135 *(
u32
*)&
ADCx
)

137 
ADC1_BASE
:

139 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

141 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC1
, 
DISABLE
);

144 
ADC2_BASE
:

146 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC2
, 
ENABLE
);

148 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC2
, 
DISABLE
);

151 
ADC3_BASE
:

153 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC3
, 
ENABLE
);

155 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC3
, 
DISABLE
);

161 
	}
}

174 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

176 
u32
 
tmeg1
 = 0;

177 
u8
 
tmeg2
 = 0;

180 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

181 
	`as_m
(
	`IS_ADC_MODE
(
ADC_InSu
->
ADC_Mode
));

182 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

183 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

184 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

185 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

186 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfChl
));

190 
tmeg1
 = 
ADCx
->
CR1
;

192 
tmeg1
 &
CR1_CLEAR_Mask
;

196 
tmeg1
 |(
u32
)(
ADC_InSu
->
ADC_Mode
 | ((u32)ADC_InSu->
ADC_SnCvMode
 << 8));

198 
ADCx
->
CR1
 = 
tmeg1
;

202 
tmeg1
 = 
ADCx
->
CR2
;

204 
tmeg1
 &
CR2_CLEAR_Mask
;

209 
tmeg1
 |(
u32
)(
ADC_InSu
->
ADC_DaAlign
 | ADC_InSu->
ADC_ExTrigCv
 |

210 ((
u32
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

212 
ADCx
->
CR2
 = 
tmeg1
;

216 
tmeg1
 = 
ADCx
->
SQR1
;

218 
tmeg1
 &
SQR1_CLEAR_Mask
;

221 
tmeg2
 |(
ADC_InSu
->
ADC_NbrOfChl
 - 1);

222 
tmeg1
 |((
u32
)
tmeg2
 << 20);

224 
ADCx
->
SQR1
 = 
tmeg1
;

225 
	}
}

235 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

239 
ADC_InSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

242 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

245 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

248 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

251 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

254 
ADC_InSu
->
ADC_NbrOfChl
 = 1;

255 
	}
}

266 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
ADCx
->
CR2
 |
CR2_ADON_S
;

280 
ADCx
->
CR2
 &
CR2_ADON_Ret
;

282 
	}
}

294 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
ADCx
->
CR2
 |
CR2_DMA_S
;

308 
ADCx
->
CR2
 &
CR2_DMA_Ret
;

310 
	}
}

327 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
u16
 
ADC_IT
, 
FuniڮS
 
NewS
)

329 
u8
 
mask
 = 0;

332 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

333 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

334 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

337 
mask
 = (
u8
)
ADC_IT
;

339 i(
NewS
 !
DISABLE
)

342 
ADCx
->
CR1
 |
mask
;

347 
ADCx
->
CR1
 &(~(
u32
)
mask
);

349 
	}
}

358 
	$ADC_RetCibti
(
ADC_TyDef
* 
ADCx
)

361 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

364 
ADCx
->
CR2
 |
CR2_RSTCAL_S
;

365 
	}
}

374 
FgStus
 
	$ADC_GRetCibtiStus
(
ADC_TyDef
* 
ADCx
)

376 
FgStus
 
bus
 = 
RESET
;

379 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

382 i((
ADCx
->
CR2
 & 
CR2_RSTCAL_S
!(
u32
)
RESET
)

385 
bus
 = 
SET
;

390 
bus
 = 
RESET
;

394  
bus
;

395 
	}
}

404 
	$ADC_SCibti
(
ADC_TyDef
* 
ADCx
)

407 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

410 
ADCx
->
CR2
 |
CR2_CAL_S
;

411 
	}
}

420 
FgStus
 
	$ADC_GCibtiStus
(
ADC_TyDef
* 
ADCx
)

422 
FgStus
 
bus
 = 
RESET
;

425 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

428 i((
ADCx
->
CR2
 & 
CR2_CAL_S
!(
u32
)
RESET
)

431 
bus
 = 
SET
;

436 
bus
 = 
RESET
;

440  
bus
;

441 
	}
}

452 
	$ADC_SoweSCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

455 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

456 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

458 i(
NewS
 !
DISABLE
)

462 
ADCx
->
CR2
 |
CR2_EXTTRIG_SWSTART_S
;

468 
ADCx
->
CR2
 &
CR2_EXTTRIG_SWSTART_Ret
;

470 
	}
}

479 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

481 
FgStus
 
bus
 = 
RESET
;

484 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

487 i((
ADCx
->
CR2
 & 
CR2_SWSTART_S
!(
u32
)
RESET
)

490 
bus
 = 
SET
;

495 
bus
 = 
RESET
;

499  
bus
;

500 
	}
}

512 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
Numb
)

514 
u32
 
tmeg1
 = 0;

515 
u32
 
tmeg2
 = 0;

518 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

519 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

522 
tmeg1
 = 
ADCx
->
CR1
;

524 
tmeg1
 &
CR1_DISCNUM_Ret
;

526 
tmeg2
 = 
Numb
 - 1;

527 
tmeg1
 |
tmeg2
 << 13;

529 
ADCx
->
CR1
 = 
tmeg1
;

530 
	}
}

543 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

546 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

547 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

549 i(
NewS
 !
DISABLE
)

552 
ADCx
->
CR1
 |
CR1_DISCEN_S
;

557 
ADCx
->
CR1
 &
CR1_DISCEN_Ret
;

559 
	}
}

602 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_Chl
, u8 
Rk
, u8 
ADC_SameTime
)

604 
u32
 
tmeg1
 = 0, 
tmeg2
 = 0;

607 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

608 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

609 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

610 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

613 i(
ADC_Chl
 > 
ADC_Chl_9
)

616 
tmeg1
 = 
ADCx
->
SMPR1
;

618 
tmeg2
 = 
SMPR1_SMP_S
 << (3 * (
ADC_Chl
 - 10));

620 
tmeg1
 &~
tmeg2
;

622 
tmeg2
 = (
u32
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

624 
tmeg1
 |
tmeg2
;

626 
ADCx
->
SMPR1
 = 
tmeg1
;

631 
tmeg1
 = 
ADCx
->
SMPR2
;

633 
tmeg2
 = 
SMPR2_SMP_S
 << (3 * 
ADC_Chl
);

635 
tmeg1
 &~
tmeg2
;

637 
tmeg2
 = (
u32
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

639 
tmeg1
 |
tmeg2
;

641 
ADCx
->
SMPR2
 = 
tmeg1
;

644 i(
Rk
 < 7)

647 
tmeg1
 = 
ADCx
->
SQR3
;

649 
tmeg2
 = 
SQR3_SQ_S
 << (5 * (
Rk
 - 1));

651 
tmeg1
 &~
tmeg2
;

653 
tmeg2
 = (
u32
)
ADC_Chl
 << (5 * (
Rk
 - 1));

655 
tmeg1
 |
tmeg2
;

657 
ADCx
->
SQR3
 = 
tmeg1
;

660 i(
Rk
 < 13)

663 
tmeg1
 = 
ADCx
->
SQR2
;

665 
tmeg2
 = 
SQR2_SQ_S
 << (5 * (
Rk
 - 7));

667 
tmeg1
 &~
tmeg2
;

669 
tmeg2
 = (
u32
)
ADC_Chl
 << (5 * (
Rk
 - 7));

671 
tmeg1
 |
tmeg2
;

673 
ADCx
->
SQR2
 = 
tmeg1
;

679 
tmeg1
 = 
ADCx
->
SQR1
;

681 
tmeg2
 = 
SQR1_SQ_S
 << (5 * (
Rk
 - 13));

683 
tmeg1
 &~
tmeg2
;

685 
tmeg2
 = (
u32
)
ADC_Chl
 << (5 * (
Rk
 - 13));

687 
tmeg1
 |
tmeg2
;

689 
ADCx
->
SQR1
 = 
tmeg1
;

691 
	}
}

703 
	$ADC_ExTrigCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

706 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

707 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

709 i(
NewS
 !
DISABLE
)

712 
ADCx
->
CR2
 |
CR2_EXTTRIG_S
;

717 
ADCx
->
CR2
 &
CR2_EXTTRIG_Ret
;

719 
	}
}

728 
u16
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

731 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

734  (
u16

ADCx
->
DR
;

735 
	}
}

743 
u32
 
	$ADC_GDuModeCvsiVue
()

746  (*(
vu32
 *
DR_ADDRESS
);

747 
	}
}

760 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

763 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

764 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

766 i(
NewS
 !
DISABLE
)

769 
ADCx
->
CR1
 |
CR1_JAUTO_S
;

774 
ADCx
->
CR1
 &
CR1_JAUTO_Ret
;

776 
	}
}

789 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

792 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

793 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

795 i(
NewS
 !
DISABLE
)

798 
ADCx
->
CR1
 |
CR1_JDISCEN_S
;

803 
ADCx
->
CR1
 &
CR1_JDISCEN_Ret
;

805 
	}
}

845 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
u32
 
ADC_ExTrigInjecCv
)

847 
u32
 
tmeg
 = 0;

850 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

851 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

854 
tmeg
 = 
ADCx
->
CR2
;

856 
tmeg
 &
CR2_JEXTSEL_Ret
;

858 
tmeg
 |
ADC_ExTrigInjecCv
;

860 
ADCx
->
CR2
 = 
tmeg
;

861 
	}
}

874 
	$ADC_ExTrigInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

877 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

878 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

880 i(
NewS
 !
DISABLE
)

883 
ADCx
->
CR2
 |
CR2_JEXTTRIG_S
;

888 
ADCx
->
CR2
 &
CR2_JEXTTRIG_Ret
;

890 
	}
}

903 
	$ADC_SoweSInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

906 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

907 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

909 i(
NewS
 !
DISABLE
)

913 
ADCx
->
CR2
 |
CR2_JEXTTRIG_JSWSTART_S
;

919 
ADCx
->
CR2
 &
CR2_JEXTTRIG_JSWSTART_Ret
;

921 
	}
}

930 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

932 
FgStus
 
bus
 = 
RESET
;

935 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

938 i((
ADCx
->
CR2
 & 
CR2_JSWSTART_S
!(
u32
)
RESET
)

941 
bus
 = 
SET
;

946 
bus
 = 
RESET
;

950  
bus
;

951 
	}
}

994 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_Chl
, u8 
Rk
, u8 
ADC_SameTime
)

996 
u32
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

999 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1000 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1001 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1002 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1005 i(
ADC_Chl
 > 
ADC_Chl_9
)

1008 
tmeg1
 = 
ADCx
->
SMPR1
;

1010 
tmeg2
 = 
SMPR1_SMP_S
 << (3*(
ADC_Chl
 - 10));

1012 
tmeg1
 &~
tmeg2
;

1014 
tmeg2
 = (
u32
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1016 
tmeg1
 |
tmeg2
;

1018 
ADCx
->
SMPR1
 = 
tmeg1
;

1023 
tmeg1
 = 
ADCx
->
SMPR2
;

1025 
tmeg2
 = 
SMPR2_SMP_S
 << (3 * 
ADC_Chl
);

1027 
tmeg1
 &~
tmeg2
;

1029 
tmeg2
 = (
u32
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1031 
tmeg1
 |
tmeg2
;

1033 
ADCx
->
SMPR2
 = 
tmeg1
;

1038 
tmeg1
 = 
ADCx
->
JSQR
;

1040 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_S
)>> 20;

1042 
tmeg2
 = 
JSQR_JSQ_S
 << (5 * (
u8
)((
Rk
 + 3- (
tmeg3
 + 1)));

1044 
tmeg1
 &~
tmeg2
;

1046 
tmeg2
 = (
u32
)
ADC_Chl
 << (5 * (
u8
)((
Rk
 + 3- (
tmeg3
 + 1)));

1048 
tmeg1
 |
tmeg2
;

1050 
ADCx
->
JSQR
 = 
tmeg1
;

1051 
	}
}

1062 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
Lgth
)

1064 
u32
 
tmeg1
 = 0;

1065 
u32
 
tmeg2
 = 0;

1068 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1069 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1072 
tmeg1
 = 
ADCx
->
JSQR
;

1074 
tmeg1
 &
JSQR_JL_Ret
;

1076 
tmeg2
 = 
Lgth
 - 1;

1077 
tmeg1
 |
tmeg2
 << 20;

1079 
ADCx
->
JSQR
 = 
tmeg1
;

1080 
	}
}

1098 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_InjeedChl
, 
u16
 
Offt
)

1101 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1102 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1103 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1106 *((
vu32
 *)((*(
u32
*)&
ADCx
+ 
ADC_InjeedChl
)(u32)
Offt
;

1107 
	}
}

1122 
u16
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_InjeedChl
)

1125 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1126 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1129  (
u16
(*(
vu32
*(((*(
u32
*)&
ADCx
+ 
ADC_InjeedChl
 + 
JDR_Offt
)));

1130 
	}
}

1156 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
u32
 
ADC_AlogWchdog
)

1158 
u32
 
tmeg
 = 0;

1161 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1162 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

1165 
tmeg
 = 
ADCx
->
CR1
;

1167 
tmeg
 &
CR1_AWDMode_Ret
;

1169 
tmeg
 |
ADC_AlogWchdog
;

1171 
ADCx
->
CR1
 = 
tmeg
;

1172 
	}
}

1185 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
u16
 
HighThshd
,

1186 
u16
 
LowThshd
)

1189 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1190 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

1191 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

1194 
ADCx
->
HTR
 = 
HighThshd
;

1196 
ADCx
->
LTR
 = 
LowThshd
;

1197 
	}
}

1227 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_Chl
)

1229 
u32
 
tmeg
 = 0;

1232 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1233 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1236 
tmeg
 = 
ADCx
->
CR1
;

1238 
tmeg
 &
CR1_AWDCH_Ret
;

1240 
tmeg
 |
ADC_Chl
;

1242 
ADCx
->
CR1
 = 
tmeg
;

1243 
	}
}

1253 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

1256 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1258 i(
NewS
 !
DISABLE
)

1261 
ADC1
->
CR2
 |
CR2_TSVREFE_S
;

1266 
ADC1
->
CR2
 &
CR2_TSVREFE_Ret
;

1268 
	}
}

1284 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_FLAG
)

1286 
FgStus
 
bus
 = 
RESET
;

1289 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1290 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1293 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
u8
)
RESET
)

1296 
bus
 = 
SET
;

1301 
bus
 = 
RESET
;

1305  
bus
;

1306 
	}
}

1322 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
u8
 
ADC_FLAG
)

1325 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1326 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1329 
ADCx
->
SR
 = ~(
u32
)
ADC_FLAG
;

1330 
	}
}

1344 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
u16
 
ADC_IT
)

1346 
ITStus
 
bus
 = 
RESET
;

1347 
u32
 
mask
 = 0, 
abˡus
 = 0;

1350 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1351 
	`as_m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1354 
mask
 = 
ADC_IT
 >> 8;

1357 
abˡus
 = (
ADCx
->
CR1
 & (
u8
)
ADC_IT
) ;

1360 i(((
ADCx
->
SR
 & 
mask
!(
u32
)
RESET
&& 
abˡus
)

1363 
bus
 = 
SET
;

1368 
bus
 = 
RESET
;

1372  
bus
;

1373 
	}
}

1387 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
u16
 
ADC_IT
)

1389 
u8
 
mask
 = 0;

1392 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1393 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1396 
mask
 = (
u8
)(
ADC_IT
 >> 8);

1399 
ADCx
->
SR
 = ~(
u32
)
mask
;

1400 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_bkp.c

17 
	~"m32f10x_bkp.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#BKP_OFFSET
 (
BKP_BASE
 - 
PERIPH_BASE
)

	)

27 
	#CR_OFFSET
 (
BKP_OFFSET
 + 0x30)

	)

28 
	#TPAL_BNumb
 0x01

	)

29 
	#CR_TPAL_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TPAL_BNumb
 * 4))

	)

32 
	#TPE_BNumb
 0x00

	)

33 
	#CR_TPE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
TPE_BNumb
 * 4))

	)

37 
	#CSR_OFFSET
 (
BKP_OFFSET
 + 0x34)

	)

38 
	#TPIE_BNumb
 0x02

	)

39 
	#CSR_TPIE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TPIE_BNumb
 * 4))

	)

42 
	#TIF_BNumb
 0x09

	)

43 
	#CSR_TIF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TIF_BNumb
 * 4))

	)

46 
	#TEF_BNumb
 0x08

	)

47 
	#CSR_TEF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
TEF_BNumb
 * 4))

	)

52 
	#RTCCR_CAL_Mask
 ((
u16
)0xFF80)

	)

53 
	#RTCCR_Mask
 ((
u16
)0xFC7F)

	)

56 
	#CSR_CTE_S
 ((
u16
)0x0001)

	)

57 
	#CSR_CTI_S
 ((
u16
)0x0002)

	)

72 
	$BKP_DeIn
()

74 
	`RCC_BackupRetCmd
(
ENABLE
);

75 
	`RCC_BackupRetCmd
(
DISABLE
);

76 
	}
}

88 
	$BKP_TamrPLevCfig
(
u16
 
BKP_TamrPLev
)

91 
	`as_m
(
	`IS_BKP_TAMPER_PIN_LEVEL
(
BKP_TamrPLev
));

93 *(
vu32
 *
CR_TPAL_BB
 = 
BKP_TamrPLev
;

94 
	}
}

104 
	$BKP_TamrPCmd
(
FuniڮS
 
NewS
)

107 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

109 *(
vu32
 *
CR_TPE_BB
 = (
u32
)
NewS
;

110 
	}
}

120 
	$BKP_ITCfig
(
FuniڮS
 
NewS
)

123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

125 *(
vu32
 *
CSR_TPIE_BB
 = (
u32
)
NewS
;

126 
	}
}

143 
	$BKP_RTCOuutCfig
(
u16
 
BKP_RTCOuutSour
)

145 
u16
 
tmeg
 = 0;

148 
	`as_m
(
	`IS_BKP_RTC_OUTPUT_SOURCE
(
BKP_RTCOuutSour
));

150 
tmeg
 = 
BKP
->
RTCCR
;

153 
tmeg
 &
RTCCR_Mask
;

156 
tmeg
 |
BKP_RTCOuutSour
;

159 
BKP
->
RTCCR
 = 
tmeg
;

160 
	}
}

170 
	$BKP_SRTCCibtiVue
(
u8
 
CibtiVue
)

172 
u16
 
tmeg
 = 0;

175 
	`as_m
(
	`IS_BKP_CALIBRATION_VALUE
(
CibtiVue
));

177 
tmeg
 = 
BKP
->
RTCCR
;

180 
tmeg
 &
RTCCR_CAL_Mask
;

183 
tmeg
 |
CibtiVue
;

186 
BKP
->
RTCCR
 = 
tmeg
;

187 
	}
}

198 
	$BKP_WreBackupRegi
(
u16
 
BKP_DR
, u16 
Da
)

201 
	`as_m
(
	`IS_BKP_DR
(
BKP_DR
));

203 *(
vu16
 *(
BKP_BASE
 + 
BKP_DR

Da
;

204 
	}
}

214 
u16
 
	$BKP_RdBackupRegi
(
u16
 
BKP_DR
)

217 
	`as_m
(
	`IS_BKP_DR
(
BKP_DR
));

219  (*(
vu16
 *(
BKP_BASE
 + 
BKP_DR
));

220 
	}
}

229 
FgStus
 
	$BKP_GFgStus
()

231  (
FgStus
)(*(
vu32
 *
CSR_TEF_BB
);

232 
	}
}

241 
	$BKP_CˬFg
()

244 
BKP
->
CSR
 |
CSR_CTE_S
;

245 
	}
}

254 
ITStus
 
	$BKP_GITStus
()

256  (
ITStus
)(*(
vu32
 *
CSR_TIF_BB
);

257 
	}
}

266 
	$BKP_CˬITPdgB
()

269 
BKP
->
CSR
 |
CSR_CTI_S
;

270 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_can.c

17 
	~"m32f10x_n.h
"

18 
	~"m32f10x_rcc.h
"

24 
	#MCR_INRQ
 ((
u32
)0x00000001

	)

25 
	#MCR_SLEEP
 ((
u32
)0x00000002

	)

26 
	#MCR_TXFP
 ((
u32
)0x00000004

	)

27 
	#MCR_RFLM
 ((
u32
)0x00000008

	)

28 
	#MCR_NART
 ((
u32
)0x00000010

	)

29 
	#MCR_AWUM
 ((
u32
)0x00000020

	)

30 
	#MCR_ABOM
 ((
u32
)0x00000040

	)

31 
	#MCR_TTCM
 ((
u32
)0x00000080

	)

32 
	#MCR_RESET
 ((
u32
)0x00008000

	)

33 
	#MCR_DBF
 ((
u32
)0x00010000

	)

36 
	#MSR_INAK
 ((
u32
)0x00000001

	)

37 
	#MSR_WKUI
 ((
u32
)0x00000008

	)

38 
	#MSR_SLAKI
 ((
u32
)0x00000010

	)

41 
	#TSR_RQCP0
 ((
u32
)0x00000001

	)

42 
	#TSR_TXOK0
 ((
u32
)0x00000002

	)

43 
	#TSR_ABRQ0
 ((
u32
)0x00000080

	)

44 
	#TSR_RQCP1
 ((
u32
)0x00000100

	)

45 
	#TSR_TXOK1
 ((
u32
)0x00000200

	)

46 
	#TSR_ABRQ1
 ((
u32
)0x00008000

	)

47 
	#TSR_RQCP2
 ((
u32
)0x00010000

	)

48 
	#TSR_TXOK2
 ((
u32
)0x00020000

	)

49 
	#TSR_ABRQ2
 ((
u32
)0x00800000

	)

50 
	#TSR_TME0
 ((
u32
)0x04000000

	)

51 
	#TSR_TME1
 ((
u32
)0x08000000

	)

52 
	#TSR_TME2
 ((
u32
)0x10000000

	)

55 
	#RF0R_FULL0
 ((
u32
)0x00000008

	)

56 
	#RF0R_FOVR0
 ((
u32
)0x00000010

	)

57 
	#RF0R_RFOM0
 ((
u32
)0x00000020

	)

60 
	#RF1R_FULL1
 ((
u32
)0x00000008

	)

61 
	#RF1R_FOVR1
 ((
u32
)0x00000010

	)

62 
	#RF1R_RFOM1
 ((
u32
)0x00000020

	)

65 
	#ESR_EWGF
 ((
u32
)0x00000001

	)

66 
	#ESR_EPVF
 ((
u32
)0x00000002

	)

67 
	#ESR_BOFF
 ((
u32
)0x00000004

	)

70 
	#TMIDxR_TXRQ
 ((
u32
)0x00000001

	)

73 
	#FMR_FINIT
 ((
u32
)0x00000001

	)

76 
	#INAK_TimeOut
 ((
u16
)0xFFFF)

	)

79 
	#SLAK_TimeOut
 ((
u16
)0xFFFF)

	)

84 
ITStus
 
CheckITStus
(
u32
 
CAN_Reg
, u32 
It_B
);

95 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

98 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

100 *(
u32
*)&
CANx
)

102 
CAN1_BASE
:

104 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

106 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

109 
CAN2_BASE
:

111 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

113 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

119 
	}
}

132 
u8
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

134 
u8
 
InStus
 = 
CANINITFAILED
;

135 
u16
 
waack
 = 0x0000;

138 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

139 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

140 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

141 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

142 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

143 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

144 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

145 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

146 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

147 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

148 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

149 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

152 
CANx
->
MCR
 &~
MCR_SLEEP
;

154 
CANx
->
MCR
 |
MCR_INRQ
 ;

157 (
INAK_TimeOut
 !
waack
)&&((
CANx
->
MSR
 & 
MSR_INAK
) != MSR_INAK))

159 
waack
++;

163 i((
CANx
->
MSR
 & 
MSR_INAK
) != MSR_INAK)

165 
InStus
 = 
CANINITFAILED
;

170 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

172 
CANx
->
MCR
 |
MCR_TTCM
;

176 
CANx
->
MCR
 &~
MCR_TTCM
;

180 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

182 
CANx
->
MCR
 |
MCR_ABOM
;

186 
CANx
->
MCR
 &~
MCR_ABOM
;

190 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

192 
CANx
->
MCR
 |
MCR_AWUM
;

196 
CANx
->
MCR
 &~
MCR_AWUM
;

200 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

202 
CANx
->
MCR
 |
MCR_NART
;

206 
CANx
->
MCR
 &~
MCR_NART
;

210 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

212 
CANx
->
MCR
 |
MCR_RFLM
;

216 
CANx
->
MCR
 &~
MCR_RFLM
;

220 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

222 
CANx
->
MCR
 |
MCR_TXFP
;

226 
CANx
->
MCR
 &~
MCR_TXFP
;

230 
CANx
->
BTR
 = (
u32
)((u32)
CAN_InSu
->
CAN_Mode
 << 30| ((u32)CAN_InSu->
CAN_SJW
 << 24) |

231 ((
u32
)
CAN_InSu
->
CAN_BS1
 << 16| ((u32)CAN_InSu->
CAN_BS2
 << 20) |

232 ((
u32
)
CAN_InSu
->
CAN_Psr
 - 1);

235 
CANx
->
MCR
 &~
MCR_INRQ
;

238 
waack
 = 0x0000;

239 (
INAK_TimeOut
 !
waack
)&&((
CANx
->
MSR
 & 
MSR_INAK
) == MSR_INAK))

241 
waack
++;

244 i((
CANx
->
MSR
 & 
MSR_INAK
) == MSR_INAK)

246 
InStus
 = 
CANINITFAILED
;

250 
InStus
 = 
CANINITOK
 ;

255  
InStus
;

256 
	}
}

267 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

269 
u32
 
FrNumb_BPos
 = 0;

272 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

273 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

274 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

275 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

278 
FrNumb_BPos
 =

279 (
u32
)(((u32)0x00000001<< ((u32)
CAN_FrInSu
->
CAN_FrNumb
));

282 
CAN1
->
FMR
 |
FMR_FINIT
;

285 
CAN1
->
FA1R
 &~(
u32
)
FrNumb_BPos
;

288 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

291 
CAN1
->
FS1R
 &~(
u32
)
FrNumb_BPos
;

295 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

296 ((
u32
)((u32)0x0000FFFF & 
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

297 ((
u32
)0x0000FFFF & 
CAN_FrInSu
->
CAN_FrIdLow
);

301 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

302 ((
u32
)((u32)0x0000FFFF & 
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

303 ((
u32
)0x0000FFFF & 
CAN_FrInSu
->
CAN_FrIdHigh
);

305 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

308 
CAN1
->
FS1R
 |
FrNumb_BPos
;

311 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

312 ((
u32
)((u32)0x0000FFFF & 
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

313 ((
u32
)0x0000FFFF & 
CAN_FrInSu
->
CAN_FrIdLow
);

316 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

317 ((
u32
)((u32)0x0000FFFF & 
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

318 ((
u32
)0x0000FFFF & 
CAN_FrInSu
->
CAN_FrMaskIdLow
);

323 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

326 
CAN1
->
FM1R
 &~(
u32
)
FrNumb_BPos
;

331 
CAN1
->
FM1R
 |(
u32
)
FrNumb_BPos
;

335 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_FrFIFO0
)

338 
CAN1
->
FFA1R
 &~(
u32
)
FrNumb_BPos
;

340 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_FrFIFO1
)

343 
CAN1
->
FFA1R
 |(
u32
)
FrNumb_BPos
;

347 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

349 
CAN1
->
FA1R
 |
FrNumb_BPos
;

353 
CAN1
->
FMR
 &~
FMR_FINIT
;

354 
	}
}

364 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

369 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

372 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

375 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

378 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

381 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

384 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

387 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

390 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

393 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

396 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

399 
CAN_InSu
->
CAN_Psr
 = 1;

400 
	}
}

408 
	$CAN_SveSBk
(
u8
 
CAN_BkNumb
)

411 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

413 
CAN1
->
FMR
 |
FMR_FINIT
;

414 
CAN1
->
FMR
 &(
u32
)0xFFFFC0F1 ;

415 
CAN1
->
FMR
 |(
u32
)(
CAN_BkNumb
)<<8;

416 
CAN1
->
FMR
 &~
FMR_FINIT
;

417 
	}
}

428 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

431 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

432 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

434 i(
NewS
 !
DISABLE
)

437 
CANx
->
MCR
 |
MCR_DBF
;

442 
CANx
->
MCR
 &~
MCR_DBF
;

444 
	}
}

462 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_IT
, 
FuniڮS
 
NewS
)

465 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

466 
	`as_m
(
	`IS_CAN_ITCfig
(
CAN_IT
));

467 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

469 i(
NewS
 !
DISABLE
)

472 
CANx
->
IER
 |
CAN_IT
;

477 
CANx
->
IER
 &~
CAN_IT
;

479 
	}
}

491 
u8
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

493 
u8
 
TnsmMabox
 = 0;

496 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

497 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

498 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

499 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

502 i((
CANx
->
TSR
&
TSR_TME0
) == TSR_TME0)

504 
TnsmMabox
 = 0;

506 i((
CANx
->
TSR
&
TSR_TME1
) == TSR_TME1)

508 
TnsmMabox
 = 1;

510 i((
CANx
->
TSR
&
TSR_TME2
) == TSR_TME2)

512 
TnsmMabox
 = 2;

516 
TnsmMabox
 = 
CAN_NO_MB
;

519 i(
TnsmMabox
 !
CAN_NO_MB
)

522 
CANx
->
sTxMaBox
[
TnsmMabox
].
TIR
 &
TMIDxR_TXRQ
;

523 i(
TxMesge
->
IDE
 =
CAN_ID_STD
)

525 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

526 
CANx
->
sTxMaBox
[
TnsmMabox
].
TIR
 |((
TxMesge
->
StdId
 << 21| TxMesge->
RTR
);

530 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

531 
CANx
->
sTxMaBox
[
TnsmMabox
].
TIR
 |((
TxMesge
->
ExtId
<<3| TxMesge->
IDE
 |

532 
TxMesge
->
RTR
);

536 
TxMesge
->
DLC
 &(
u8
)0x0000000F;

537 
CANx
->
sTxMaBox
[
TnsmMabox
].
TDTR
 &(
u32
)0xFFFFFFF0;

538 
CANx
->
sTxMaBox
[
TnsmMabox
].
TDTR
 |
TxMesge
->
DLC
;

541 
CANx
->
sTxMaBox
[
TnsmMabox
].
TDLR
 = (((
u32
)
TxMesge
->
Da
[3] << 24) |

542 ((
u32
)
TxMesge
->
Da
[2] << 16) |

543 ((
u32
)
TxMesge
->
Da
[1] << 8) |

544 ((
u32
)
TxMesge
->
Da
[0]));

545 
CANx
->
sTxMaBox
[
TnsmMabox
].
TDHR
 = (((
u32
)
TxMesge
->
Da
[7] << 24) |

546 ((
u32
)
TxMesge
->
Da
[6] << 16) |

547 ((
u32
)
TxMesge
->
Da
[5] << 8) |

548 ((
u32
)
TxMesge
->
Da
[4]));

551 
CANx
->
sTxMaBox
[
TnsmMabox
].
TIR
 |
TMIDxR_TXRQ
;

554  
TnsmMabox
;

555 
	}
}

567 
u8
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
u8
 
TnsmMabox
)

570 
u8
 
S
 = 0;

573 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

574 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

576 
TnsmMabox
)

578 (0): 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_RQCP0
) << 2);

579 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_TXOK0
) >> 0);

580 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_TME0
) >> 26);

582 (1): 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_RQCP1
) >> 6);

583 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_TXOK1
) >> 8);

584 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_TME1
) >> 27);

586 (2): 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_RQCP2
) >> 14);

587 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_TXOK2
) >> 16);

588 
S
 |(
u8
)((
CANx
->
TSR
 & 
TSR_TME2
) >> 28);

591 
S
 = 
CANTXFAILED
;

595 
S
)

598 (0x0): 
S
 = 
CANTXPENDING
;

601 (0x5): 
S
 = 
CANTXFAILED
;

604 (0x7): 
S
 = 
CANTXOK
;

607 
S
 = 
CANTXFAILED
;

611  
S
;

612 
	}
}

622 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
u8
 
Mabox
)

625 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

626 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

629 
Mabox
)

631 (0): 
CANx
->
TSR
 |
TSR_ABRQ0
;

633 (1): 
CANx
->
TSR
 |
TSR_ABRQ1
;

635 (2): 
CANx
->
TSR
 |
TSR_ABRQ2
;

640 
	}
}

650 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
u8
 
FIFONumb
)

653 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

654 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

657 i(
FIFONumb
 =
CAN_FIFO0
)

659 
CANx
->
RF0R
 = 
RF0R_RFOM0
;

664 
CANx
->
RF1R
 = 
RF1R_RFOM1
;

666 
	}
}

676 
u8
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
u8
 
FIFONumb
)

678 
u8
 
MesgePdg
=0;

681 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

682 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

684 i(
FIFONumb
 =
CAN_FIFO0
)

686 
MesgePdg
 = (
u8
)(
CANx
->
RF0R
&(
u32
)0x03);

688 i(
FIFONumb
 =
CAN_FIFO1
)

690 
MesgePdg
 = (
u8
)(
CANx
->
RF1R
&(
u32
)0x03);

694 
MesgePdg
 = 0;

696  
MesgePdg
;

697 
	}
}

708 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
u8
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

711 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

712 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

715 
RxMesge
->
IDE
 = (
u8
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

716 i(
RxMesge
->
IDE
 =
CAN_ID_STD
)

718 
RxMesge
->
StdId
 = (
u32
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

722 
RxMesge
->
ExtId
 = (
u32
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

725 
RxMesge
->
RTR
 = (
u8
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

728 
RxMesge
->
DLC
 = (
u8
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

731 
RxMesge
->
FMI
 = (
u8
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

734 
RxMesge
->
Da
[0] = (
u8
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

735 
RxMesge
->
Da
[1] = (
u8
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

736 
RxMesge
->
Da
[2] = (
u8
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

737 
RxMesge
->
Da
[3] = (
u8
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

739 
RxMesge
->
Da
[4] = (
u8
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

740 
RxMesge
->
Da
[5] = (
u8
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

741 
RxMesge
->
Da
[6] = (
u8
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

742 
RxMesge
->
Da
[7] = (
u8
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

745 
	`CAN_FIFOR
(
CANx
, 
FIFONumb
);

746 
	}
}

755 
u8
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

757 
u8
 
pus
 = 
CANSLEEPFAILED
;

760 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

763 
CANx
->
MCR
 = (((CANx->MCR& (
u32
)(~
MCR_INRQ
)| 
MCR_SLEEP
);

765 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

768 
pus
 = 
CANSLEEPOK
;

771  (
u8
)
pus
;

772 
	}
}

783 
u8
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

785 
u16
 
waak
 = 
SLAK_TimeOut
 ;

786 
u8
 
wakeupus
 = 
CANWAKEUPFAILED
;

789 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

792 
CANx
->
MCR
 &~
MCR_SLEEP
;

796 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
waak
!=0x00))

798 
waak
 --;

801 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

804 
wakeupus
 = 
CANWAKEUPOK
;

807  (
u8
)
wakeupus
;

808 
	}
}

820 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_FLAG
)

822 
FgStus
 
bus
 = 
RESET
;

825 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

826 
	`as_m
(
	`IS_CAN_FLAG
(
CAN_FLAG
));

829 i((
CANx
->
ESR
 & 
CAN_FLAG
!(
u32
)
RESET
)

832 
bus
 = 
SET
;

837 
bus
 = 
RESET
;

840  
bus
;

841 
	}
}

851 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_FLAG
)

854 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

855 
	`as_m
(
	`IS_CAN_FLAG
(
CAN_FLAG
));

858 
CANx
->
ESR
 &~
CAN_FLAG
;

859 
	}
}

874 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_IT
)

876 
ITStus
 
ndgbus
 = 
RESET
;

879 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

880 
	`as_m
(
	`IS_CAN_ITStus
(
CAN_IT
));

882 
CAN_IT
)

884 
CAN_IT_RQCP0
:

885 
ndgbus
 = 
	`CheckITStus
(
CANx
->
TSR
, 
TSR_RQCP0
);

887 
CAN_IT_RQCP1
:

888 
ndgbus
 = 
	`CheckITStus
(
CANx
->
TSR
, 
TSR_RQCP1
);

890 
CAN_IT_RQCP2
:

891 
ndgbus
 = 
	`CheckITStus
(
CANx
->
TSR
, 
TSR_RQCP2
);

893 
CAN_IT_FF0
:

894 
ndgbus
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
RF0R_FULL0
);

896 
CAN_IT_FOV0
:

897 
ndgbus
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
RF0R_FOVR0
);

899 
CAN_IT_FF1
:

900 
ndgbus
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
RF1R_FULL1
);

902 
CAN_IT_FOV1
:

903 
ndgbus
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
RF1R_FOVR1
);

905 
CAN_IT_EWG
:

906 
ndgbus
 = 
	`CheckITStus
(
CANx
->
ESR
, 
ESR_EWGF
);

908 
CAN_IT_EPV
:

909 
ndgbus
 = 
	`CheckITStus
(
CANx
->
ESR
, 
ESR_EPVF
);

911 
CAN_IT_BOF
:

912 
ndgbus
 = 
	`CheckITStus
(
CANx
->
ESR
, 
ESR_BOFF
);

914 
CAN_IT_SLK
:

915 
ndgbus
 = 
	`CheckITStus
(
CANx
->
MSR
, 
MSR_SLAKI
);

917 
CAN_IT_WKU
:

918 
ndgbus
 = 
	`CheckITStus
(
CANx
->
MSR
, 
MSR_WKUI
);

922 
ndgbus
 = 
RESET
;

927  
ndgbus
;

928 
	}
}

938 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
u32
 
CAN_IT
)

941 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

942 
	`as_m
(
	`IS_CAN_ITStus
(
CAN_IT
));

944 
CAN_IT
)

946 
CAN_IT_RQCP0
:

947 
CANx
->
TSR
 = 
TSR_RQCP0
;

949 
CAN_IT_RQCP1
:

950 
CANx
->
TSR
 = 
TSR_RQCP1
;

952 
CAN_IT_RQCP2
:

953 
CANx
->
TSR
 = 
TSR_RQCP2
;

955 
CAN_IT_FF0
:

956 
CANx
->
RF0R
 = 
RF0R_FULL0
;

958 
CAN_IT_FOV0
:

959 
CANx
->
RF0R
 = 
RF0R_FOVR0
;

961 
CAN_IT_FF1
:

962 
CANx
->
RF1R
 = 
RF1R_FULL1
;

964 
CAN_IT_FOV1
:

965 
CANx
->
RF1R
 = 
RF1R_FOVR1
;

967 
CAN_IT_EWG
:

968 
CANx
->
ESR
 &~ 
ESR_EWGF
;

970 
CAN_IT_EPV
:

971 
CANx
->
ESR
 &~ 
ESR_EPVF
;

973 
CAN_IT_BOF
:

974 
CANx
->
ESR
 &~ 
ESR_BOFF
;

976 
CAN_IT_WKU
:

977 
CANx
->
MSR
 = 
MSR_WKUI
;

979 
CAN_IT_SLK
:

980 
CANx
->
MSR
 = 
MSR_SLAKI
;

985 
	}
}

995 
ITStus
 
	$CheckITStus
(
u32
 
CAN_Reg
, u32 
It_B
)

997 
ITStus
 
ndgbus
 = 
RESET
;

999 i((
CAN_Reg
 & 
It_B
!(
u32
)
RESET
)

1002 
ndgbus
 = 
SET
;

1007 
ndgbus
 = 
RESET
;

1010  
ndgbus
;

1011 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_crc.c

17 
	~"m32f10x_c.h
"

23 
	#CR_RESET_S
 ((
u32
)0x00000001)

	)

37 
	$CRC_RetDR
()

40 
CRC
->
CR
 = 
CR_RESET_S
;

41 
	}
}

50 
u32
 
	$CRC_CcCRC
(
u32
 
Da
)

52 
CRC
->
DR
 = 
Da
;

54  (
CRC
->
DR
);

55 
	}
}

66 
u32
 
	$CRC_CcBlockCRC
(
u32
 
pBufr
[], u32 
BufrLgth
)

68 
u32
 
dex
 = 0;

70 
dex
 = 0; index < 
BufrLgth
; index++)

72 
CRC
->
DR
 = 
pBufr
[
dex
];

75  (
CRC
->
DR
);

76 
	}
}

85 
u32
 
	$CRC_GCRC
()

87  (
CRC
->
DR
);

88 
	}
}

97 
	$CRC_SIDRegi
(
u8
 
IDVue
)

99 
CRC
->
IDR
 = 
IDVue
;

100 
	}
}

109 
u8
 
	$CRC_GIDRegi
()

111  (
CRC
->
IDR
);

112 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_dac.c

17 
	~"m32f10x_dac.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#CR_EN_S
 ((
u32
)0x00000001)

	)

26 
	#CR_DMAEN_S
 ((
u32
)0x00001000)

	)

29 
	#CR_CLEAR_Mask
 ((
u32
)0x00000FFE)

	)

32 
	#SWTRIGR_SWTRIG_S
 ((
u32
)0x00000001)

	)

35 
	#DUAL_SWTRIG_S
 ((
u32
)0x00000003)

	)

36 
	#DUAL_SWTRIG_Ret
 ((
u32
)0xFFFFFFFC)

	)

39 
	#DHR12R1_Offt
 ((
u32
)0x00000008)

	)

40 
	#DHR12R2_Offt
 ((
u32
)0x00000014)

	)

41 
	#DHR12RD_Offt
 ((
u32
)0x00000020)

	)

44 
	#DOR_Offt
 ((
u32
)0x0000002C)

	)

59 
	$DAC_DeIn
()

62 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

64 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

65 
	}
}

81 
	$DAC_In
(
u32
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

83 
u32
 
tmeg1
 = 0, 
tmeg2
 = 0;

86 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

87 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

88 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

89 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

93 
tmeg1
 = 
DAC
->
CR
;

95 
tmeg1
 &~(
CR_CLEAR_Mask
 << 
DAC_Chl
);

102 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

103 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | DAC_InSu->
DAC_OuutBufr
);

105 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

107 
DAC
->
CR
 = 
tmeg1
;

108 
	}
}

118 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

122 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

125 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

128 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

131 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

132 
	}
}

146 
	$DAC_Cmd
(
u32
 
DAC_Chl
, 
FuniڮS
 
NewS
)

149 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

150 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

152 i(
NewS
 !
DISABLE
)

155 
DAC
->
CR
 |
CR_EN_S
 << 
DAC_Chl
;

160 
DAC
->
CR
 &~(
CR_EN_S
 << 
DAC_Chl
);

162 
	}
}

176 
	$DAC_DMACmd
(
u32
 
DAC_Chl
, 
FuniڮS
 
NewS
)

179 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

180 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

182 i(
NewS
 !
DISABLE
)

185 
DAC
->
CR
 |
CR_DMAEN_S
 << 
DAC_Chl
;

190 
DAC
->
CR
 &~(
CR_DMAEN_S
 << 
DAC_Chl
);

192 
	}
}

206 
	$DAC_SoweTriggCmd
(
u32
 
DAC_Chl
, 
FuniڮS
 
NewS
)

209 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

210 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

212 i(
NewS
 !
DISABLE
)

215 
DAC
->
SWTRIGR
 |
SWTRIGR_SWTRIG_S
 << (
DAC_Chl
 >> 4);

220 
DAC
->
SWTRIGR
 &~(
SWTRIGR_SWTRIG_S
 << (
DAC_Chl
 >> 4));

222 
	}
}

233 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

236 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

238 i(
NewS
 !
DISABLE
)

241 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_S
 ;

246 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_Ret
;

248 
	}
}

266 
	$DAC_WaveGiCmd
(
u32
 
DAC_Chl
, u32 
DAC_Wave
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

270 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

271 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

273 i(
NewS
 !
DISABLE
)

276 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

281 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

283 
	}
}

298 
	$DAC_SChl1Da
(
u32
 
DAC_Align
, 
u16
 
Da
)

301 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

302 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

305 *((
vu32
 *)(
DAC_BASE
 + 
DHR12R1_Offt
 + 
DAC_Align
)(
u32
)
Da
;

306 
	}
}

321 
	$DAC_SChl2Da
(
u32
 
DAC_Align
, 
u16
 
Da
)

324 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

325 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

328 *((
vu32
 *)(
DAC_BASE
 + 
DHR12R2_Offt
 + 
DAC_Align
)(
u32
)
Da
;

329 
	}
}

347 
	$DAC_SDuChlDa
(
u32
 
DAC_Align
, 
u16
 
Da2
, u16 
Da1
)

349 
u32
 
da
 = 0;

352 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

353 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

354 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

357 i(
DAC_Align
 =
DAC_Align_8b_R
)

359 
da
 = ((
u32
)
Da2
 << 8| 
Da1
;

363 
da
 = ((
u32
)
Da2
 << 16| 
Da1
;

367 *((
vu32
 *)(
DAC_BASE
 + 
DHR12RD_Offt
 + 
DAC_Align
)
da
;

368 
	}
}

380 
u16
 
	$DAC_GDaOuutVue
(
u32
 
DAC_Chl
)

383 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

386  (
u16
(*(
vu32
*)(
DAC_BASE
 + 
DOR_Offt
 + ((
u32
)
DAC_Chl
 >> 2)));

387 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_dbgmcu.c

17 
	~"m32f10x_dbgmcu.h
"

21 
	#IDCODE_DEVID_Mask
 ((
u32
)0x00000FFF)

	)

35 
u32
 
	$DBGMCU_GREVID
()

37 (
DBGMCU
->
IDCODE
 >> 16);

38 
	}
}

47 
u32
 
	$DBGMCU_GDEVID
()

49 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_Mask
);

50 
	}
}

82 
	$DBGMCU_Cfig
(
u32
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

85 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

86 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

88 i(
NewS
 !
DISABLE
)

90 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

94 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

96 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_dma.c

17 
	~"m32f10x_dma.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#CCR_ENABLE_S
 ((
u32
)0x00000001)

	)

24 
	#CCR_ENABLE_Ret
 ((
u32
)0xFFFFFFFE)

	)

27 
	#DMA1_Chl1_IT_Mask
 ((
u32
)0x0000000F)

	)

28 
	#DMA1_Chl2_IT_Mask
 ((
u32
)0x000000F0)

	)

29 
	#DMA1_Chl3_IT_Mask
 ((
u32
)0x00000F00)

	)

30 
	#DMA1_Chl4_IT_Mask
 ((
u32
)0x0000F000)

	)

31 
	#DMA1_Chl5_IT_Mask
 ((
u32
)0x000F0000)

	)

32 
	#DMA1_Chl6_IT_Mask
 ((
u32
)0x00F00000)

	)

33 
	#DMA1_Chl7_IT_Mask
 ((
u32
)0x0F000000)

	)

36 
	#DMA2_Chl1_IT_Mask
 ((
u32
)0x0000000F)

	)

37 
	#DMA2_Chl2_IT_Mask
 ((
u32
)0x000000F0)

	)

38 
	#DMA2_Chl3_IT_Mask
 ((
u32
)0x00000F00)

	)

39 
	#DMA2_Chl4_IT_Mask
 ((
u32
)0x0000F000)

	)

40 
	#DMA2_Chl5_IT_Mask
 ((
u32
)0x000F0000)

	)

43 
	#FLAG_Mask
 ((
u32
)0x10000000)

	)

46 
	#CCR_CLEAR_Mask
 ((
u32
)0xFFFF800F)

	)

63 
	$DMA_DeIn
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

66 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

69 
DMAy_Chlx
->
CCR
 &
CCR_ENABLE_Ret
;

72 
DMAy_Chlx
->
CCR
 = 0;

75 
DMAy_Chlx
->
CNDTR
 = 0;

78 
DMAy_Chlx
->
CPAR
 = 0;

81 
DMAy_Chlx
->
CMAR
 = 0;

83 *(
u32
*)&
DMAy_Chlx
)

85 
DMA1_Chl1_BASE
:

87 
DMA1
->
IFCR
 |
DMA1_Chl1_IT_Mask
;

90 
DMA1_Chl2_BASE
:

92 
DMA1
->
IFCR
 |
DMA1_Chl2_IT_Mask
;

95 
DMA1_Chl3_BASE
:

97 
DMA1
->
IFCR
 |
DMA1_Chl3_IT_Mask
;

100 
DMA1_Chl4_BASE
:

102 
DMA1
->
IFCR
 |
DMA1_Chl4_IT_Mask
;

105 
DMA1_Chl5_BASE
:

107 
DMA1
->
IFCR
 |
DMA1_Chl5_IT_Mask
;

110 
DMA1_Chl6_BASE
:

112 
DMA1
->
IFCR
 |
DMA1_Chl6_IT_Mask
;

115 
DMA1_Chl7_BASE
:

117 
DMA1
->
IFCR
 |
DMA1_Chl7_IT_Mask
;

120 
DMA2_Chl1_BASE
:

122 
DMA2
->
IFCR
 |
DMA2_Chl1_IT_Mask
;

125 
DMA2_Chl2_BASE
:

127 
DMA2
->
IFCR
 |
DMA2_Chl2_IT_Mask
;

130 
DMA2_Chl3_BASE
:

132 
DMA2
->
IFCR
 |
DMA2_Chl3_IT_Mask
;

135 
DMA2_Chl4_BASE
:

137 
DMA2
->
IFCR
 |
DMA2_Chl4_IT_Mask
;

140 
DMA2_Chl5_BASE
:

142 
DMA2
->
IFCR
 |
DMA2_Chl5_IT_Mask
;

148 
	}
}

163 
	$DMA_In
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
DMA_InTyDef
* 
DMA_InSu
)

165 
u32
 
tmeg
 = 0;

168 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

169 
	`as_m
(
	`IS_DMA_DIR
(
DMA_InSu
->
DMA_DIR
));

170 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

171 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

172 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

173 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

174 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

175 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

176 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

177 
	`as_m
(
	`IS_DMA_M2M_STATE
(
DMA_InSu
->
DMA_M2M
));

181 
tmeg
 = 
DMAy_Chlx
->
CCR
;

183 
tmeg
 &
CCR_CLEAR_Mask
;

193 
tmeg
 |
DMA_InSu
->
DMA_DIR
 | DMA_InSu->
DMA_Mode
 |

194 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

195 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

196 
DMA_InSu
->
DMA_Priܙy
 | DMA_InSu->
DMA_M2M
;

198 
DMAy_Chlx
->
CCR
 = 
tmeg
;

202 
DMAy_Chlx
->
CNDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

206 
DMAy_Chlx
->
CPAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

210 
DMAy_Chlx
->
CMAR
 = 
DMA_InSu
->
DMA_MemyBaAddr
;

211 
	}
}

221 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

225 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

228 
DMA_InSu
->
DMA_MemyBaAddr
 = 0;

231 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhSRC
;

234 
DMA_InSu
->
DMA_BufrSize
 = 0;

237 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

240 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

243 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

246 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

249 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

252 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

255 
DMA_InSu
->
DMA_M2M
 = 
DMA_M2M_Dib
;

256 
	}
}

269 
	$DMA_Cmd
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
FuniڮS
 
NewS
)

272 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

273 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

275 i(
NewS
 !
DISABLE
)

278 
DMAy_Chlx
->
CCR
 |
CCR_ENABLE_S
;

283 
DMAy_Chlx
->
CCR
 &
CCR_ENABLE_Ret
;

285 
	}
}

304 
	$DMA_ITCfig
(
DMA_Chl_TyDef
* 
DMAy_Chlx
, 
u32
 
DMA_IT
, 
FuniڮS
 
NewS
)

307 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

308 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

309 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

311 i(
NewS
 !
DISABLE
)

314 
DMAy_Chlx
->
CCR
 |
DMA_IT
;

319 
DMAy_Chlx
->
CCR
 &~
DMA_IT
;

321 
	}
}

334 
u16
 
	$DMA_GCuDaCou
(
DMA_Chl_TyDef
* 
DMAy_Chlx
)

337 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Chlx
));

340  ((
u16
)(
DMAy_Chlx
->
CNDTR
));

341 
	}
}

399 
FgStus
 
	$DMA_GFgStus
(
u32
 
DMA_FLAG
)

401 
FgStus
 
bus
 = 
RESET
;

402 
u32
 
tmeg
 = 0;

405 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

408 i((
DMA_FLAG
 & 
FLAG_Mask
!(
u32
)
RESET
)

411 
tmeg
 = 
DMA2
->
ISR
 ;

416 
tmeg
 = 
DMA1
->
ISR
 ;

420 i((
tmeg
 & 
DMA_FLAG
!(
u32
)
RESET
)

423 
bus
 = 
SET
;

428 
bus
 = 
RESET
;

432  
bus
;

433 
	}
}

492 
	$DMA_CˬFg
(
u32
 
DMA_FLAG
)

495 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

498 i((
DMA_FLAG
 & 
FLAG_Mask
!(
u32
)
RESET
)

501 
DMA2
->
IFCR
 = 
DMA_FLAG
;

506 
DMA1
->
IFCR
 = 
DMA_FLAG
;

508 
	}
}

567 
ITStus
 
	$DMA_GITStus
(
u32
 
DMA_IT
)

569 
ITStus
 
bus
 = 
RESET
;

570 
u32
 
tmeg
 = 0;

573 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

576 i((
DMA_IT
 & 
FLAG_Mask
!(
u32
)
RESET
)

579 
tmeg
 = 
DMA2
->
ISR
 ;

584 
tmeg
 = 
DMA1
->
ISR
 ;

588 i((
tmeg
 & 
DMA_IT
!(
u32
)
RESET
)

591 
bus
 = 
SET
;

596 
bus
 = 
RESET
;

599  
bus
;

600 
	}
}

659 
	$DMA_CˬITPdgB
(
u32
 
DMA_IT
)

662 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

665 i((
DMA_IT
 & 
FLAG_Mask
!(
u32
)
RESET
)

668 
DMA2
->
IFCR
 = 
DMA_IT
;

673 
DMA1
->
IFCR
 = 
DMA_IT
;

675 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_exti.c

17 
	~"m32f10x_exti.h
"

21 
	#EXTI_LeNe
 ((
u32
)0x00000

	)

36 
	$EXTI_DeIn
()

38 
EXTI
->
IMR
 = 0x00000000;

39 
EXTI
->
EMR
 = 0x00000000;

40 
EXTI
->
RTSR
 = 0x00000000;

41 
EXTI
->
FTSR
 = 0x00000000;

42 
EXTI
->
PR
 = 0x000FFFFF;

43 
	}
}

55 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

58 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

59 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

60 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

61 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

63 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

66 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

67 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

69 *(
vu32
 *)(
EXTI_BASE
 + (
u32
)
EXTI_InSu
->
EXTI_Mode
)|EXTI_InSu->
EXTI_Le
;

72 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

73 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

76 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

79 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

80 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

84 *(
vu32
 *)(
EXTI_BASE
 + (
u32
)
EXTI_InSu
->
EXTI_Trigg
)|EXTI_InSu->
EXTI_Le
;

90 *(
vu32
 *)(
EXTI_BASE
 + (
u32
)
EXTI_InSu
->
EXTI_Mode
)&~EXTI_InSu->
EXTI_Le
;

92 
	}
}

102 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

104 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LeNe
;

105 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

106 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

107 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

108 
	}
}

120 
	$EXTI_GeSWIru
(
u32
 
EXTI_Le
)

123 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

125 
EXTI
->
SWIER
 |
EXTI_Le
;

126 
	}
}

137 
FgStus
 
	$EXTI_GFgStus
(
u32
 
EXTI_Le
)

139 
FgStus
 
bus
 = 
RESET
;

142 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

144 i((
EXTI
->
PR
 & 
EXTI_Le
!(
u32
)
RESET
)

146 
bus
 = 
SET
;

150 
bus
 = 
RESET
;

152  
bus
;

153 
	}
}

164 
	$EXTI_CˬFg
(
u32
 
EXTI_Le
)

167 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

169 
EXTI
->
PR
 = 
EXTI_Le
;

170 
	}
}

181 
ITStus
 
	$EXTI_GITStus
(
u32
 
EXTI_Le
)

183 
ITStus
 
bus
 = 
RESET
;

184 
u32
 
abˡus
 = 0;

187 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

189 
abˡus
 = 
EXTI
->
IMR
 & 
EXTI_Le
;

191 i(((
EXTI
->
PR
 & 
EXTI_Le
!(
u32
)
RESET
&& (
abˡus
 != (u32)RESET))

193 
bus
 = 
SET
;

197 
bus
 = 
RESET
;

199  
bus
;

200 
	}
}

211 
	$EXTI_CˬITPdgB
(
u32
 
EXTI_Le
)

214 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

216 
EXTI
->
PR
 = 
EXTI_Le
;

217 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_flash.c

17 
	~"m32f10x_ash.h
"

22 
	#ACR_LATENCY_Mask
 ((
u32
)0x00000038)

	)

23 
	#ACR_HLFCYA_Mask
 ((
u32
)0xFFFFFFF7)

	)

24 
	#ACR_PRFTBE_Mask
 ((
u32
)0xFFFFFFEF)

	)

26 #ifde
_FLASH_PROG


28 
	#ACR_PRFTBS_Mask
 ((
u32
)0x00000020)

	)

31 
	#CR_PG_S
 ((
u32
)0x00000001)

	)

32 
	#CR_PG_Ret
 ((
u32
)0x00001FFE)

	)

34 
	#CR_PER_S
 ((
u32
)0x00000002)

	)

35 
	#CR_PER_Ret
 ((
u32
)0x00001FFD)

	)

37 
	#CR_MER_S
 ((
u32
)0x00000004)

	)

38 
	#CR_MER_Ret
 ((
u32
)0x00001FFB)

	)

40 
	#CR_OPTPG_S
 ((
u32
)0x00000010)

	)

41 
	#CR_OPTPG_Ret
 ((
u32
)0x00001FEF)

	)

43 
	#CR_OPTER_S
 ((
u32
)0x00000020)

	)

44 
	#CR_OPTER_Ret
 ((
u32
)0x00001FDF)

	)

46 
	#CR_STRT_S
 ((
u32
)0x00000040)

	)

48 
	#CR_LOCK_S
 ((
u32
)0x00000080)

	)

51 
	#RDPRT_Mask
 ((
u32
)0x00000002)

	)

52 
	#WRP0_Mask
 ((
u32
)0x000000FF)

	)

53 
	#WRP1_Mask
 ((
u32
)0x0000FF00)

	)

54 
	#WRP2_Mask
 ((
u32
)0x00FF0000)

	)

55 
	#WRP3_Mask
 ((
u32
)0xFF000000)

	)

58 
	#RDP_Key
 ((
u16
)0x00A5)

	)

59 
	#FLASH_KEY1
 ((
u32
)0x45670123)

	)

60 
	#FLASH_KEY2
 ((
u32
)0xCDEF89AB)

	)

63 
	#ETimeout
 ((
u32
)0x00000FFF)

	)

64 
	#ProgmTimeout
 ((
u32
)0x0000000F)

	)

70 #ifde
_FLASH_PROG


71 
day
();

86 
	$FLASH_SLcy
(
u32
 
FLASH_Lcy
)

89 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

92 
FLASH
->
ACR
 &
ACR_LATENCY_Mask
;

93 
FLASH
->
ACR
 |
FLASH_Lcy
;

94 
	}
}

106 
	$FLASH_HfCyeAcssCmd
(
u32
 
FLASH_HfCyeAcss
)

109 
	`as_m
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_HfCyeAcss
));

112 
FLASH
->
ACR
 &
ACR_HLFCYA_Mask
;

113 
FLASH
->
ACR
 |
FLASH_HfCyeAcss
;

114 
	}
}

126 
	$FLASH_PtchBufrCmd
(
u32
 
FLASH_PtchBufr
)

129 
	`as_m
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_PtchBufr
));

132 
FLASH
->
ACR
 &
ACR_PRFTBE_Mask
;

133 
FLASH
->
ACR
 |
FLASH_PtchBufr
;

134 
	}
}

136 #ifde
_FLASH_PROG


144 
	$FLASH_Uock
()

147 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

148 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

149 
	}
}

158 
	$FLASH_Lock
()

161 
FLASH
->
CR
 |
CR_LOCK_S
;

162 
	}
}

173 
FLASH_Stus
 
	$FLASH_EPage
(
u32
 
Page_Addss
)

175 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

178 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Page_Addss
));

181 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

183 if(
us
 =
FLASH_COMPLETE
)

186 
FLASH
->
CR
|
CR_PER_S
;

187 
FLASH
->
AR
 = 
Page_Addss
;

188 
FLASH
->
CR
|
CR_STRT_S
;

191 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

193 if(
us
 !
FLASH_BUSY
)

196 
FLASH
->
CR
 &
CR_PER_Ret
;

200  
us
;

201 
	}
}

212 
FLASH_Stus
 
	$FLASH_EAPages
()

214 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

217 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

219 if(
us
 =
FLASH_COMPLETE
)

222 
FLASH
->
CR
 |
CR_MER_S
;

223 
FLASH
->
CR
 |
CR_STRT_S
;

226 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

228 if(
us
 !
FLASH_BUSY
)

231 
FLASH
->
CR
 &
CR_MER_Ret
;

235  
us
;

236 
	}
}

247 
FLASH_Stus
 
	$FLASH_EOiBys
()

249 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

252 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

254 if(
us
 =
FLASH_COMPLETE
)

257 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

258 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

261 
FLASH
->
CR
 |
CR_OPTER_S
;

262 
FLASH
->
CR
 |
CR_STRT_S
;

265 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

267 if(
us
 =
FLASH_COMPLETE
)

270 
FLASH
->
CR
 &
CR_OPTER_Ret
;

273 
FLASH
->
CR
 |
CR_OPTPG_S
;

276 
OB
->
RDP

RDP_Key
;

279 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

281 if(
us
 !
FLASH_BUSY
)

284 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

289 i(
us
 !
FLASH_BUSY
)

292 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

297  
us
;

298 
	}
}

310 
FLASH_Stus
 
	$FLASH_ProgmWd
(
u32
 
Addss
, u32 
Da
)

312 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

315 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

318 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

320 if(
us
 =
FLASH_COMPLETE
)

324 
FLASH
->
CR
 |
CR_PG_S
;

326 *(
vu16
*)
Addss
 = (
u16
)
Da
;

329 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

331 if(
us
 =
FLASH_COMPLETE
)

335 *(
vu16
*)(
Addss
 + 2
Da
 >> 16;

338 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

340 if(
us
 !
FLASH_BUSY
)

343 
FLASH
->
CR
 &
CR_PG_Ret
;

348 i(
us
 !
FLASH_BUSY
)

351 
FLASH
->
CR
 &
CR_PG_Ret
;

356  
us
;

357 
	}
}

369 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
u32
 
Addss
, 
u16
 
Da
)

371 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

374 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

377 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

379 if(
us
 =
FLASH_COMPLETE
)

382 
FLASH
->
CR
 |
CR_PG_S
;

384 *(
vu16
*)
Addss
 = 
Da
;

386 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

388 if(
us
 !
FLASH_BUSY
)

391 
FLASH
->
CR
 &
CR_PG_Ret
;

395  
us
;

396 
	}
}

409 
FLASH_Stus
 
	$FLASH_ProgmOiByDa
(
u32
 
Addss
, 
u8
 
Da
)

411 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

414 
	`as_m
(
	`IS_OB_DATA_ADDRESS
(
Addss
));

416 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

418 if(
us
 =
FLASH_COMPLETE
)

421 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

422 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

425 
FLASH
->
CR
 |
CR_OPTPG_S
;

426 *(
vu16
*)
Addss
 = 
Da
;

429 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

431 if(
us
 !
FLASH_BUSY
)

434 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

438  
us
;

439 
	}
}

462 
FLASH_Stus
 
	$FLASH_EbWrePrei
(
u32
 
FLASH_Pages
)

464 
u16
 
WRP0_Da
 = 0xFFFF, 
WRP1_Da
 = 0xFFFF, 
WRP2_Da
 = 0xFFFF, 
WRP3_Da
 = 0xFFFF;

466 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

469 
	`as_m
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

471 
FLASH_Pages
 = (
u32
)(~FLASH_Pages);

472 
WRP0_Da
 = (
vu16
)(
FLASH_Pages
 & 
WRP0_Mask
);

473 
WRP1_Da
 = (
vu16
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

474 
WRP2_Da
 = (
vu16
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

475 
WRP3_Da
 = (
vu16
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

478 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

480 if(
us
 =
FLASH_COMPLETE
)

483 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

484 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

485 
FLASH
->
CR
 |
CR_OPTPG_S
;

487 if(
WRP0_Da
 != 0xFF)

489 
OB
->
WRP0
 = 
WRP0_Da
;

492 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

494 if((
us
 =
FLASH_COMPLETE
&& (
WRP1_Da
 != 0xFF))

496 
OB
->
WRP1
 = 
WRP1_Da
;

499 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

502 if((
us
 =
FLASH_COMPLETE
&& (
WRP2_Da
 != 0xFF))

504 
OB
->
WRP2
 = 
WRP2_Da
;

507 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

510 if((
us
 =
FLASH_COMPLETE
)&& (
WRP3_Da
 != 0xFF))

512 
OB
->
WRP3
 = 
WRP3_Da
;

515 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

518 if(
us
 !
FLASH_BUSY
)

521 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

525  
us
;

526 
	}
}

541 
FLASH_Stus
 
	$FLASH_RdOutPrei
(
FuniڮS
 
NewS
)

543 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

546 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

548 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

550 if(
us
 =
FLASH_COMPLETE
)

553 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

554 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

556 
FLASH
->
CR
 |
CR_OPTER_S
;

557 
FLASH
->
CR
 |
CR_STRT_S
;

560 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

562 if(
us
 =
FLASH_COMPLETE
)

565 
FLASH
->
CR
 &
CR_OPTER_Ret
;

568 
FLASH
->
CR
 |
CR_OPTPG_S
;

570 if(
NewS
 !
DISABLE
)

572 
OB
->
RDP
 = 0x00;

576 
OB
->
RDP
 = 
RDP_Key
;

580 
us
 = 
	`FLASH_WaFLaOti
(
ETimeout
);

582 if(
us
 !
FLASH_BUSY
)

585 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

590 if(
us
 !
FLASH_BUSY
)

593 
FLASH
->
CR
 &
CR_OPTER_Ret
;

598  
us
;

599 
	}
}

622 
FLASH_Stus
 
	$FLASH_UrOiByCfig
(
u16
 
OB_IWDG
, u16 
OB_STOP
, u16 
OB_STDBY
)

624 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

627 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

628 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

629 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

632 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

633 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

636 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

638 if(
us
 =
FLASH_COMPLETE
)

641 
FLASH
->
CR
 |
CR_OPTPG_S
;

643 
OB
->
USER
 = ( 
OB_IWDG
 | 
OB_STOP
 |
OB_STDBY
| (
u16
)0xF8;

646 
us
 = 
	`FLASH_WaFLaOti
(
ProgmTimeout
);

648 if(
us
 !
FLASH_BUSY
)

651 
FLASH
->
CR
 &
CR_OPTPG_Ret
;

655  
us
;

656 
	}
}

666 
u32
 
	$FLASH_GUrOiBy
()

669  (
u32
)(
FLASH
->
OBR
 >> 2);

670 
	}
}

679 
u32
 
	$FLASH_GWrePreiOiBy
()

682  (
u32
)(
FLASH
->
WRPR
);

683 
	}
}

693 
FgStus
 
	$FLASH_GRdOutPreiStus
()

695 
FgStus
 
adoutus
 = 
RESET
;

697 i((
FLASH
->
OBR
 & 
RDPRT_Mask
!(
u32
)
RESET
)

699 
adoutus
 = 
SET
;

703 
adoutus
 = 
RESET
;

705  
adoutus
;

706 
	}
}

715 
FgStus
 
	$FLASH_GPtchBufrStus
()

717 
FgStus
 
bus
 = 
RESET
;

719 i((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
!(
u32
)
RESET
)

721 
bus
 = 
SET
;

725 
bus
 = 
RESET
;

728  
bus
;

729 
	}
}

742 
	$FLASH_ITCfig
(
u16
 
FLASH_IT
, 
FuniڮS
 
NewS
)

745 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

746 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

748 if(
NewS
 !
DISABLE
)

751 
FLASH
->
CR
 |
FLASH_IT
;

756 
FLASH
->
CR
 &~(
u32
)
FLASH_IT
;

758 
	}
}

773 
FgStus
 
	$FLASH_GFgStus
(
u16
 
FLASH_FLAG
)

775 
FgStus
 
bus
 = 
RESET
;

778 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

780 if(
FLASH_FLAG
 =
FLASH_FLAG_OPTERR
)

782 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
!(
u32
)
RESET
)

784 
bus
 = 
SET
;

788 
bus
 = 
RESET
;

793 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
u32
)
RESET
)

795 
bus
 = 
SET
;

799 
bus
 = 
RESET
;

803  
bus
;

804 
	}
}

818 
	$FLASH_CˬFg
(
u16
 
FLASH_FLAG
)

821 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

824 
FLASH
->
SR
 = 
FLASH_FLAG
;

825 
	}
}

835 
FLASH_Stus
 
	$FLASH_GStus
()

837 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

839 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

841 
ashus
 = 
FLASH_BUSY
;

845 if(
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
)

847 
ashus
 = 
FLASH_ERROR_PG
;

851 if(
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
)

853 
ashus
 = 
FLASH_ERROR_WRP
;

857 
ashus
 = 
FLASH_COMPLETE
;

862  
ashus
;

863 
	}
}

874 
FLASH_Stus
 
	$FLASH_WaFLaOti
(
u32
 
Timeout
)

876 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

879 
us
 = 
	`FLASH_GStus
();

882 (
us
 =
FLASH_BUSY
&& (
Timeout
 != 0x00))

884 
	`day
();

885 
us
 = 
	`FLASH_GStus
();

886 
Timeout
--;

889 if(
Timeout
 == 0x00 )

891 
us
 = 
FLASH_TIMEOUT
;

895  
us
;

896 
	}
}

905 
	$day
()

907 
vu32
 
i
 = 0;

909 
i
 = 0xFF; i != 0; i--)

912 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_fsmc.c

17 
	~"m32f10x_fsmc.h
"

18 
	~"m32f10x_rcc.h
"

24 
	#BCR_MBKEN_S
 ((
u32
)0x00000001)

	)

25 
	#BCR_MBKEN_Ret
 ((
u32
)0x000FFFFE)

	)

26 
	#BCR_FACCEN_S
 ((
u32
)0x00000040)

	)

29 
	#PCR_PBKEN_S
 ((
u32
)0x00000004)

	)

30 
	#PCR_PBKEN_Ret
 ((
u32
)0x000FFFFB)

	)

31 
	#PCR_ECCEN_S
 ((
u32
)0x00000040)

	)

32 
	#PCR_ECCEN_Ret
 ((
u32
)0x000FFFBF)

	)

33 
	#PCR_MemyTy_NAND
 ((
u32
)0x00000008)

	)

53 
	$FSMC_NORSRAMDeIn
(
u32
 
FSMC_Bk
)

56 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

59 if(
FSMC_Bk
 =
FSMC_Bk1_NORSRAM1
)

61 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030DB;

66 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030D2;

69 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
 + 1] = 0x0FFFFFFF;

70 
FSMC_Bk1E
->
BWTR
[
FSMC_Bk
] = 0x0FFFFFFF;

71 
	}
}

84 
	$FSMC_NANDDeIn
(
u32
 
FSMC_Bk
)

87 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

89 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

92 
FSMC_Bk2
->
PCR2
 = 0x00000018;

93 
FSMC_Bk2
->
SR2
 = 0x00000040;

94 
FSMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

95 
FSMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

101 
FSMC_Bk3
->
PCR3
 = 0x00000018;

102 
FSMC_Bk3
->
SR3
 = 0x00000040;

103 
FSMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

104 
FSMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

106 
	}
}

116 
	$FSMC_PCCARDDeIn
()

119 
FSMC_Bk4
->
PCR4
 = 0x00000018;

120 
FSMC_Bk4
->
SR4
 = 0x00000000;

121 
FSMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

122 
FSMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

123 
FSMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

124 
	}
}

136 
	$FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

139 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInSu
->
FSMC_Bk
));

140 
	`as_m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
));

141 
	`as_m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
));

142 
	`as_m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
));

143 
	`as_m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
));

144 
	`as_m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
));

145 
	`as_m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WpMode
));

146 
	`as_m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
));

147 
	`as_m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInSu
->
FSMC_WreOti
));

148 
	`as_m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInSu
->
FSMC_WaSigl
));

149 
	`as_m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
));

150 
	`as_m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInSu
->
FSMC_WreBur
));

151 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
));

152 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
));

153 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
));

154 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
));

155 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
));

156 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
));

157 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
));

160 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

161 (
u32
)
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 |

162 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 |

163 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 |

164 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 |

165 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 |

166 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 |

167 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 |

168 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 |

169 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 |

170 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 |

171 
FSMC_NORSRAMInSu
->
FSMC_WreBur
;

173 if(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 =
FSMC_MemyTy_NOR
)

175 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] |(
u32
)
BCR_FACCEN_S
;

179 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1] =

180 (
u32
)
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 |

181 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 << 4) |

182 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 << 8) |

183 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

184 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 << 20) |

185 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 << 24) |

186 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
;

191 if(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 =
FSMC_ExndedMode_Eb
)

193 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
));

194 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
));

195 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
));

196 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
));

197 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
));

198 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
));

200 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

201 (
u32
)
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 |

202 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 << 4 )|

203 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 << 8) |

204 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 << 20) |

205 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 << 24) |

206 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
;

210 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 0x0FFFFFFF;

212 
	}
}

224 
	$FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

226 
u32
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

229 
	`as_m

	`IS_FSMC_NAND_BANK
(
FSMC_NANDInSu
->
FSMC_Bk
));

230 
	`as_m

	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInSu
->
FSMC_Wau
));

231 
	`as_m

	`IS_FSMC_DATA_WIDTH
(
FSMC_NANDInSu
->
FSMC_MemyDaWidth
));

232 
	`as_m

	`IS_FSMC_ECC_STATE
(
FSMC_NANDInSu
->
FSMC_ECC
));

233 
	`as_m

	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInSu
->
FSMC_ECCPageSize
));

234 
	`as_m

	`IS_FSMC_ADDRESS_LOW_MAPPING
(
FSMC_NANDInSu
->
FSMC_AddssLowMpg
));

235 
	`as_m

	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInSu
->
FSMC_TCLRSupTime
));

236 
	`as_m

	`IS_FSMC_TAR_TIME
(
FSMC_NANDInSu
->
FSMC_TARSupTime
));

238 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

239 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

240 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

241 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

243 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

244 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

245 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

246 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

249 
tm
 = (
u32
)
FSMC_NANDInSu
->
FSMC_Wau
 |

250 
PCR_MemyTy_NAND
 |

251 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 |

252 
FSMC_NANDInSu
->
FSMC_ECC
 |

253 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 |

254 
FSMC_NANDInSu
->
FSMC_AddssLowMpg
 |

255 (
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 << 9 )|

256 (
FSMC_NANDInSu
->
FSMC_TARSupTime
 << 13);

259 
tmmem
 = (
u32
)
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

260 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

261 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

262 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

265 
tmt
 = (
u32
)
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

266 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

267 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

268 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

270 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

273 
FSMC_Bk2
->
PCR2
 = 
tm
;

274 
FSMC_Bk2
->
PMEM2
 = 
tmmem
;

275 
FSMC_Bk2
->
PATT2
 = 
tmt
;

280 
FSMC_Bk3
->
PCR3
 = 
tm
;

281 
FSMC_Bk3
->
PMEM3
 = 
tmmem
;

282 
FSMC_Bk3
->
PATT3
 = 
tmt
;

284 
	}
}

296 
	$FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

299 
	`as_m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInSu
->
FSMC_Wau
));

300 
	`as_m
(
	`IS_FSMC_ADDRESS_LOW_MAPPING
(
FSMC_PCCARDInSu
->
FSMC_AddssLowMpg
));

301 
	`as_m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
));

302 
	`as_m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TARSupTime
));

305 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

306 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

307 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

308 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

310 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

311 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

312 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

313 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

315 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
));

316 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
));

317 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
));

318 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
));

321 
FSMC_Bk4
->
PCR4
 = (
u32
)
FSMC_PCCARDInSu
->
FSMC_Wau
 |

322 
FSMC_MemyDaWidth_16b
 |

323 
FSMC_PCCARDInSu
->
FSMC_AddssLowMpg
 |

324 (
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 << 9) |

325 (
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 << 13);

328 
FSMC_Bk4
->
PMEM4
 = (
u32
)
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

329 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

330 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

331 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

334 
FSMC_Bk4
->
PATT4
 = (
u32
)
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

335 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

336 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

337 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

340 
FSMC_Bk4
->
PIO4
 = (
u32
)
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 |

341 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 << 8) |

342 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 << 16)|

343 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 << 24);

344 
	}
}

354 
	$FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

357 
FSMC_NORSRAMInSu
->
FSMC_Bk
 = 
FSMC_Bk1_NORSRAM1
;

358 
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 = 
FSMC_DaAddssMux_Eb
;

359 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 = 
FSMC_MemyTy_SRAM
;

360 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

361 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 = 
FSMC_BurAcssMode_Dib
;

362 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 = 
FSMC_WaSiglPެy_Low
;

363 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 = 
FSMC_WpMode_Dib
;

364 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 = 
FSMC_WaSiglAive_BefeWaS
;

365 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 = 
FSMC_WreOti_Eb
;

366 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 = 
FSMC_WaSigl_Eb
;

367 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 = 
FSMC_ExndedMode_Dib
;

368 
FSMC_NORSRAMInSu
->
FSMC_WreBur
 = 
FSMC_WreBur_Dib
;

369 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

370 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

371 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

372 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

373 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

374 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 = 0xF;

375 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

376 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

377 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

378 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

379 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

380 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

381 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 = 0xF;

382 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

383 
	}
}

393 
	$FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

396 
FSMC_NANDInSu
->
FSMC_Bk
 = 
FSMC_Bk2_NAND
;

397 
FSMC_NANDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

398 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

399 
FSMC_NANDInSu
->
FSMC_ECC
 = 
FSMC_ECC_Dib
;

400 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Bys
;

401 
FSMC_NANDInSu
->
FSMC_AddssLowMpg
 = 
FSMC_AddssLowMpg_De
;

402 
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 = 0x0;

403 
FSMC_NANDInSu
->
FSMC_TARSupTime
 = 0x0;

404 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

405 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

406 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

407 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

408 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

409 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

410 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

411 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

412 
	}
}

422 
	$FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

425 
FSMC_PCCARDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

426 
FSMC_PCCARDInSu
->
FSMC_AddssLowMpg
 = 
FSMC_AddssLowMpg_De
;

427 
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 = 0x0;

428 
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 = 0x0;

429 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

430 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

431 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

432 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

433 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

434 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

435 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

436 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

437 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 = 0xFC;

438 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

439 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

440 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

441 
	}
}

457 
	$FSMC_NORSRAMCmd
(
u32
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

459 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

460 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

462 i(
NewS
 !
DISABLE
)

465 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] |
BCR_MBKEN_S
;

470 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] &
BCR_MBKEN_Ret
;

472 
	}
}

486 
	$FSMC_NANDCmd
(
u32
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

488 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

489 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

491 i(
NewS
 !
DISABLE
)

494 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

496 
FSMC_Bk2
->
PCR2
 |
PCR_PBKEN_S
;

500 
FSMC_Bk3
->
PCR3
 |
PCR_PBKEN_S
;

506 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

508 
FSMC_Bk2
->
PCR2
 &
PCR_PBKEN_Ret
;

512 
FSMC_Bk3
->
PCR3
 &
PCR_PBKEN_Ret
;

515 
	}
}

525 
	$FSMC_PCCARDCmd
(
FuniڮS
 
NewS
)

527 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

529 i(
NewS
 !
DISABLE
)

532 
FSMC_Bk4
->
PCR4
 |
PCR_PBKEN_S
;

537 
FSMC_Bk4
->
PCR4
 &
PCR_PBKEN_Ret
;

539 
	}
}

553 
	$FSMC_NANDECCCmd
(
u32
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

558 i(
NewS
 !
DISABLE
)

561 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

563 
FSMC_Bk2
->
PCR2
 |
PCR_ECCEN_S
;

567 
FSMC_Bk3
->
PCR3
 |
PCR_ECCEN_S
;

573 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

575 
FSMC_Bk2
->
PCR2
 &
PCR_ECCEN_Ret
;

579 
FSMC_Bk3
->
PCR3
 &
PCR_ECCEN_Ret
;

582 
	}
}

594 
u32
 
	$FSMC_GECC
(
u32
 
FSMC_Bk
)

596 
u32
 
eccv
 = 0x00000000;

598 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

601 
eccv
 = 
FSMC_Bk2
->
ECCR2
;

606 
eccv
 = 
FSMC_Bk3
->
ECCR3
;

609 (
eccv
);

610 
	}
}

631 
	$FSMC_ITCfig
(
u32
 
FSMC_Bk
, u32 
FSMC_IT
, 
FuniڮS
 
NewS
)

633 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

634 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

635 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

637 i(
NewS
 !
DISABLE
)

640 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

642 
FSMC_Bk2
->
SR2
 |
FSMC_IT
;

645 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

647 
FSMC_Bk3
->
SR3
 |
FSMC_IT
;

652 
FSMC_Bk4
->
SR4
 |
FSMC_IT
;

658 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

661 
FSMC_Bk2
->
SR2
 &(
u32
)~
FSMC_IT
;

664 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

666 
FSMC_Bk3
->
SR3
 &(
u32
)~
FSMC_IT
;

671 
FSMC_Bk4
->
SR4
 &(
u32
)~
FSMC_IT
;

674 
	}
}

693 
FgStus
 
	$FSMC_GFgStus
(
u32
 
FSMC_Bk
, u32 
FSMC_FLAG
)

695 
FgStus
 
bus
 = 
RESET
;

696 
u32
 
tmp
 = 0x00000000;

699 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

700 
	`as_m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

702 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

704 
tmp
 = 
FSMC_Bk2
->
SR2
;

706 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

708 
tmp
 = 
FSMC_Bk3
->
SR3
;

713 
tmp
 = 
FSMC_Bk4
->
SR4
;

717 i((
tmp
 & 
FSMC_FLAG
!(
u16
)
RESET
 )

719 
bus
 = 
SET
;

723 
bus
 = 
RESET
;

726  
bus
;

727 
	}
}

745 
	$FSMC_CˬFg
(
u32
 
FSMC_Bk
, u32 
FSMC_FLAG
)

748 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

749 
	`as_m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

751 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

753 
FSMC_Bk2
->
SR2
 &~
FSMC_FLAG
;

755 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

757 
FSMC_Bk3
->
SR3
 &~
FSMC_FLAG
;

762 
FSMC_Bk4
->
SR4
 &~
FSMC_FLAG
;

764 
	}
}

782 
ITStus
 
	$FSMC_GITStus
(
u32
 
FSMC_Bk
, u32 
FSMC_IT
)

784 
ITStus
 
bus
 = 
RESET
;

785 
u32
 
tmp
 = 0x0, 
us
 = 0x0, 
ab
 = 0x0;

788 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

789 
	`as_m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

791 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

793 
tmp
 = 
FSMC_Bk2
->
SR2
;

795 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

797 
tmp
 = 
FSMC_Bk3
->
SR3
;

802 
tmp
 = 
FSMC_Bk4
->
SR4
;

805 
us
 = 
tmp
 & 
FSMC_IT
;

807 
ab
 = 
tmp
 & (
FSMC_IT
 >> 3);

809 i((
us
 !(
u32
)
RESET
&& (
ab
 != (u32)RESET))

811 
bus
 = 
SET
;

815 
bus
 = 
RESET
;

817  
bus
;

818 
	}
}

836 
	$FSMC_CˬITPdgB
(
u32
 
FSMC_Bk
, u32 
FSMC_IT
)

839 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

840 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

842 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

844 
FSMC_Bk2
->
SR2
 &~(
FSMC_IT
 >> 3);

846 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

848 
FSMC_Bk3
->
SR3
 &~(
FSMC_IT
 >> 3);

853 
FSMC_Bk4
->
SR4
 &~(
FSMC_IT
 >> 3);

855 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_gpio.c

17 
	~"m32f10x_gpio.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

27 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

28 
	#EVOE_BNumb
 ((
u8
)0x07)

	)

29 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32+ (
EVOE_BNumb
 * 4))

	)

33 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

34 
	#MII_RMII_SEL_BNumb
 ((
u8
)0x17)

	)

35 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

37 
	#EVCR_PORTPINCONFIG_MASK
 ((
u16
)0xFF80)

	)

38 
	#LSB_MASK
 ((
u16
)0xFFFF)

	)

39 
	#DBGAFR_POSITION_MASK
 ((
u32
)0x000F0000)

	)

40 
	#DBGAFR_SWJCFG_MASK
 ((
u32
)0xF0FFFFFF)

	)

41 
	#DBGAFR_LOCATION_MASK
 ((
u32
)0x00200000)

	)

42 
	#DBGAFR_NUMBITS_MASK
 ((
u32
)0x00100000)

	)

57 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

60 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

62 *(
u32
*)&
GPIOx
)

64 
GPIOA_BASE
:

65 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOA
, 
ENABLE
);

66 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOA
, 
DISABLE
);

69 
GPIOB_BASE
:

70 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOB
, 
ENABLE
);

71 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOB
, 
DISABLE
);

74 
GPIOC_BASE
:

75 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOC
, 
ENABLE
);

76 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOC
, 
DISABLE
);

79 
GPIOD_BASE
:

80 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOD
, 
ENABLE
);

81 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOD
, 
DISABLE
);

84 
GPIOE_BASE
:

85 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOE
, 
ENABLE
);

86 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOE
, 
DISABLE
);

89 
GPIOF_BASE
:

90 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOF
, 
ENABLE
);

91 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOF
, 
DISABLE
);

94 
GPIOG_BASE
:

95 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOG
, 
ENABLE
);

96 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_GPIOG
, 
DISABLE
);

102 
	}
}

113 
	$GPIO_AFIODeIn
()

115 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_AFIO
, 
ENABLE
);

116 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_AFIO
, 
DISABLE
);

117 
	}
}

130 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

132 
u32
 
cutmode
 = 0x00, 
cu
 = 0x00, 
ppos
 = 0x00, 
pos
 = 0x00;

133 
u32
 
tmeg
 = 0x00, 
pmask
 = 0x00;

136 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

137 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

138 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

141 
cutmode
 = ((
u32
)
GPIO_InSu
->
GPIO_Mode
) & ((u32)0x0F);

143 i((((
u32
)
GPIO_InSu
->
GPIO_Mode
) & ((u32)0x10)) != 0x00)

146 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

148 
cutmode
 |(
u32
)
GPIO_InSu
->
GPIO_Sed
;

153 i(((
u32
)
GPIO_InSu
->
GPIO_P
 & ((u32)0x00FF)) != 0x00)

155 
tmeg
 = 
GPIOx
->
CRL
;

157 
ppos
 = 0x00;inpos < 0x08;inpos++)

159 
pos
 = ((
u32
)0x01<< 
ppos
;

161 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

163 i(
cu
 =
pos
)

165 
pos
 = 
ppos
 << 2;

167 
pmask
 = ((
u32
)0x0F<< 
pos
;

168 
tmeg
 &~
pmask
;

171 
tmeg
 |(
cutmode
 << 
pos
);

174 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

176 
GPIOx
->
BRR
 = (((
u32
)0x01<< 
ppos
);

181 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

183 
GPIOx
->
BSRR
 = (((
u32
)0x01<< 
ppos
);

188 
GPIOx
->
CRL
 = 
tmeg
;

193 i(
GPIO_InSu
->
GPIO_P
 > 0x00FF)

195 
tmeg
 = 
GPIOx
->
CRH
;

196 
ppos
 = 0x00;inpos < 0x08;inpos++)

198 
pos
 = (((
u32
)0x01<< (
ppos
 + 0x08));

200 
cu
 = ((
GPIO_InSu
->
GPIO_P
& 
pos
);

201 i(
cu
 =
pos
)

203 
pos
 = 
ppos
 << 2;

205 
pmask
 = ((
u32
)0x0F<< 
pos
;

206 
tmeg
 &~
pmask
;

209 
tmeg
 |(
cutmode
 << 
pos
);

212 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPD
)

214 
GPIOx
->
BRR
 = (((
u32
)0x01<< (
ppos
 + 0x08));

217 i(
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_IPU
)

219 
GPIOx
->
BSRR
 = (((
u32
)0x01<< (
ppos
 + 0x08));

223 
GPIOx
->
CRH
 = 
tmeg
;

225 
	}
}

235 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

238 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

239 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

240 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

241 
	}
}

252 
u8
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
)

254 
u8
 
bus
 = 0x00;

257 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

258 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

260 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
u32
)
B_RESET
)

262 
bus
 = (
u8
)
B_SET
;

266 
bus
 = (
u8
)
B_RESET
;

268  
bus
;

269 
	}
}

278 
u16
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

281 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283  ((
u16
)
GPIOx
->
IDR
);

284 
	}
}

295 
u8
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
)

297 
u8
 
bus
 = 0x00;

300 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

301 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

303 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
u32
)
B_RESET
)

305 
bus
 = (
u8
)
B_SET
;

309 
bus
 = (
u8
)
B_RESET
;

311  
bus
;

312 
	}
}

321 
u16
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

324 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

326  ((
u16
)
GPIOx
->
ODR
);

327 
	}
}

339 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
)

342 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

343 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

345 
GPIOx
->
BSRR
 = 
GPIO_P
;

346 
	}
}

358 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
)

361 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

362 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

364 
GPIOx
->
BRR
 = 
GPIO_P
;

365 
	}
}

380 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
, 
BAi
 
BV
)

383 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

385 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

387 i(
BV
 !
B_RESET
)

389 
GPIOx
->
BSRR
 = 
GPIO_P
;

393 
GPIOx
->
BRR
 = 
GPIO_P
;

395 
	}
}

406 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
PtV
)

409 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

411 
GPIOx
->
ODR
 = 
PtV
;

412 
	}
}

424 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
u16
 
GPIO_P
)

426 
u32
 
tmp
 = 0x00010000;

429 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

430 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

432 
tmp
 |
GPIO_P
;

434 
GPIOx
->
LCKR
 = 
tmp
;

436 
GPIOx
->
LCKR
 = 
GPIO_P
;

438 
GPIOx
->
LCKR
 = 
tmp
;

440 
tmp
 = 
GPIOx
->
LCKR
;

442 
tmp
 = 
GPIOx
->
LCKR
;

443 
	}
}

457 
	$GPIO_EvtOuutCfig
(
u8
 
GPIO_PtSour
, u8 
GPIO_PSour
)

459 
u32
 
tmeg
 = 0x00;

462 
	`as_m
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_PtSour
));

463 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

465 
tmeg
 = 
AFIO
->
EVCR
;

467 
tmeg
 &
EVCR_PORTPINCONFIG_MASK
;

468 
tmeg
 |(
u32
)
GPIO_PtSour
 << 0x04;

469 
tmeg
 |
GPIO_PSour
;

471 
AFIO
->
EVCR
 = 
tmeg
;

472 
	}
}

482 
	$GPIO_EvtOuutCmd
(
FuniڮS
 
NewS
)

485 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

487 *(
vu32
 *
EVCR_EVOE_BB
 = (
u32
)
NewS
;

488 
	}
}

533 
	$GPIO_PRemCfig
(
u32
 
GPIO_Rem
, 
FuniڮS
 
NewS
)

535 
u32
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tmeg
 = 0x00, 
tmpmask
 = 0x00;

538 
	`as_m
(
	`IS_GPIO_REMAP
(
GPIO_Rem
));

539 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

541 
tmeg
 = 
AFIO
->
MAPR
;

543 
tmpmask
 = (
GPIO_Rem
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

544 
tmp
 = 
GPIO_Rem
 & 
LSB_MASK
;

546 i((
GPIO_Rem
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

548 
tmeg
 &
DBGAFR_SWJCFG_MASK
;

549 
AFIO
->
MAPR
 &
DBGAFR_SWJCFG_MASK
;

551 i((
GPIO_Rem
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

553 
tmp1
 = ((
u32
)0x03<< 
tmpmask
;

554 
tmeg
 &~
tmp1
;

555 
tmeg
 |~
DBGAFR_SWJCFG_MASK
;

559 
tmeg
 &~(
tmp
 << ((
GPIO_Rem
 >> 0x15)*0x10));

560 
tmeg
 |~
DBGAFR_SWJCFG_MASK
;

563 i(
NewS
 !
DISABLE
)

565 
tmeg
 |(
tmp
 << ((
GPIO_Rem
 >> 0x15)*0x10));

568 
AFIO
->
MAPR
 = 
tmeg
;

569 
	}
}

583 
	$GPIO_EXTILeCfig
(
u8
 
GPIO_PtSour
, u8 
GPIO_PSour
)

585 
u32
 
tmp
 = 0x00;

588 
	`as_m
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_PtSour
));

589 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

591 
tmp
 = ((
u32
)0x0F<< (0x04 * (
GPIO_PSour
 & (
u8
)0x03));

593 
AFIO
->
EXTICR
[
GPIO_PSour
 >> 0x02] &~
tmp
;

594 
AFIO
->
EXTICR
[
GPIO_PSour
 >> 0x02] |(((
u32
)
GPIO_PtSour
<< (0x04 * (GPIO_PSour & (
u8
)0x03)));

595 
	}
}

607 
	$GPIO_ETH_MedICfig
(
u32
 
GPIO_ETH_MedI
)

609 
	`as_m
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedI
));

612 *(
vu32
 *
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedI
;

613 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_i2c.c

17 
	~"m32f10x_i2c.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#CR1_PE_S
 ((
u16
)0x0001)

	)

24 
	#CR1_PE_Ret
 ((
u16
)0xFFFE)

	)

27 
	#CR1_START_S
 ((
u16
)0x0100)

	)

28 
	#CR1_START_Ret
 ((
u16
)0xFEFF)

	)

31 
	#CR1_STOP_S
 ((
u16
)0x0200)

	)

32 
	#CR1_STOP_Ret
 ((
u16
)0xFDFF)

	)

35 
	#CR1_ACK_S
 ((
u16
)0x0400)

	)

36 
	#CR1_ACK_Ret
 ((
u16
)0xFBFF)

	)

39 
	#CR1_ENGC_S
 ((
u16
)0x0040)

	)

40 
	#CR1_ENGC_Ret
 ((
u16
)0xFFBF)

	)

43 
	#CR1_SWRST_S
 ((
u16
)0x8000)

	)

44 
	#CR1_SWRST_Ret
 ((
u16
)0x7FFF)

	)

47 
	#CR1_PEC_S
 ((
u16
)0x1000)

	)

48 
	#CR1_PEC_Ret
 ((
u16
)0xEFFF)

	)

51 
	#CR1_ENPEC_S
 ((
u16
)0x0020)

	)

52 
	#CR1_ENPEC_Ret
 ((
u16
)0xFFDF)

	)

55 
	#CR1_ENARP_S
 ((
u16
)0x0010)

	)

56 
	#CR1_ENARP_Ret
 ((
u16
)0xFFEF)

	)

59 
	#CR1_NOSTRETCH_S
 ((
u16
)0x0080)

	)

60 
	#CR1_NOSTRETCH_Ret
 ((
u16
)0xFF7F)

	)

63 
	#CR1_CLEAR_Mask
 ((
u16
)0xFBF5)

	)

66 
	#CR2_DMAEN_S
 ((
u16
)0x0800)

	)

67 
	#CR2_DMAEN_Ret
 ((
u16
)0xF7FF)

	)

70 
	#CR2_LAST_S
 ((
u16
)0x1000)

	)

71 
	#CR2_LAST_Ret
 ((
u16
)0xEFFF)

	)

74 
	#CR2_FREQ_Ret
 ((
u16
)0xFFC0)

	)

77 
	#OAR1_ADD0_S
 ((
u16
)0x0001)

	)

78 
	#OAR1_ADD0_Ret
 ((
u16
)0xFFFE)

	)

81 
	#OAR2_ENDUAL_S
 ((
u16
)0x0001)

	)

82 
	#OAR2_ENDUAL_Ret
 ((
u16
)0xFFFE)

	)

85 
	#OAR2_ADD2_Ret
 ((
u16
)0xFF01)

	)

88 
	#CCR_FS_S
 ((
u16
)0x8000)

	)

91 
	#CCR_CCR_S
 ((
u16
)0x0FFF)

	)

94 
	#FLAG_Mask
 ((
u32
)0x00FFFFFF)

	)

97 
	#ITEN_Mask
 ((
u32
)0x07000000)

	)

112 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

115 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

117 *(
u32
*)&
I2Cx
)

119 
I2C1_BASE
:

121 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

123 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

126 
I2C2_BASE
:

128 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

130 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

136 
	}
}

149 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

151 
u16
 
tmeg
 = 0, 
eqnge
 = 0;

152 
u16
 
su
 = 0x04;

153 
u32
 
pk1
 = 8000000;

154 
RCC_ClocksTyDef
 
rcc_ocks
;

157 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

158 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

159 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

160 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

161 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

162 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

163 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

167 
tmeg
 = 
I2Cx
->
CR2
;

169 
tmeg
 &
CR2_FREQ_Ret
;

171 
	`RCC_GClocksFq
(&
rcc_ocks
);

172 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

174 
eqnge
 = (
u16
)(
pk1
 / 1000000);

175 
tmeg
 |
eqnge
;

177 
I2Cx
->
CR2
 = 
tmeg
;

181 
I2Cx
->
CR1
 &
CR1_PE_Ret
;

185 
tmeg
 = 0;

188 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

191 
su
 = (
u16
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

193 i(
su
 < 0x04)

196 
su
 = 0x04;

199 
tmeg
 |
su
;

201 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

206 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

209 
su
 = (
u16
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

214 
su
 = (
u16
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

216 
su
 |
I2C_DutyCye_16_9
;

219 i((
su
 & 
CCR_CCR_S
) == 0)

222 
su
 |(
u16
)0x0001;

225 
tmeg
 |
su
 | 
CCR_FS_S
;

227 
I2Cx
->
TRISE
 = (
u16
)(((
eqnge
 * 300) / 1000) + 1);

230 
I2Cx
->
CCR
 = 
tmeg
;

233 
I2Cx
->
CR1
 |
CR1_PE_S
;

237 
tmeg
 = 
I2Cx
->
CR1
;

239 
tmeg
 &
CR1_CLEAR_Mask
;

243 
tmeg
 |(
u16
)((
u32
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

245 
I2Cx
->
CR1
 = 
tmeg
;

249 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

250 
	}
}

260 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

264 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

267 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

270 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

273 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

276 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

279 
I2C_InSu
->
I2C_ClockSed
 = 5000;

280 
	}
}

291 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

294 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

295 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

297 i(
NewS
 !
DISABLE
)

300 
I2Cx
->
CR1
 |
CR1_PE_S
;

305 
I2Cx
->
CR1
 &
CR1_PE_Ret
;

307 
	}
}

318 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

322 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

324 i(
NewS
 !
DISABLE
)

327 
I2Cx
->
CR2
 |
CR2_DMAEN_S
;

332 
I2Cx
->
CR2
 &
CR2_DMAEN_Ret
;

334 
	}
}

345 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

348 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

349 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

351 i(
NewS
 !
DISABLE
)

354 
I2Cx
->
CR2
 |
CR2_LAST_S
;

359 
I2Cx
->
CR2
 &
CR2_LAST_Ret
;

361 
	}
}

372 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

375 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

376 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

378 i(
NewS
 !
DISABLE
)

381 
I2Cx
->
CR1
 |
CR1_START_S
;

386 
I2Cx
->
CR1
 &
CR1_START_Ret
;

388 
	}
}

399 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

405 i(
NewS
 !
DISABLE
)

408 
I2Cx
->
CR1
 |
CR1_STOP_S
;

413 
I2Cx
->
CR1
 &
CR1_STOP_Ret
;

415 
	}
}

426 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

429 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

430 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

432 i(
NewS
 !
DISABLE
)

435 
I2Cx
->
CR1
 |
CR1_ACK_S
;

440 
I2Cx
->
CR1
 &
CR1_ACK_Ret
;

442 
	}
}

452 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
u8
 
Addss
)

454 
u16
 
tmeg
 = 0;

457 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

460 
tmeg
 = 
I2Cx
->
OAR2
;

462 
tmeg
 &
OAR2_ADD2_Ret
;

464 
tmeg
 |(
u16
)(
Addss
 & (u16)0x00FE);

466 
I2Cx
->
OAR2
 = 
tmeg
;

467 
	}
}

478 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
I2Cx
->
OAR2
 |
OAR2_ENDUAL_S
;

492 
I2Cx
->
OAR2
 &
OAR2_ENDUAL_Ret
;

494 
	}
}

505 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

508 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

511 i(
NewS
 !
DISABLE
)

514 
I2Cx
->
CR1
 |
CR1_ENGC_S
;

519 
I2Cx
->
CR1
 &
CR1_ENGC_Ret
;

521 
	}
}

538 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
u16
 
I2C_IT
, 
FuniڮS
 
NewS
)

541 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

542 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

543 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

545 i(
NewS
 !
DISABLE
)

548 
I2Cx
->
CR2
 |
I2C_IT
;

553 
I2Cx
->
CR2
 &(
u16
)~
I2C_IT
;

555 
	}
}

565 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
u8
 
Da
)

568 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

571 
I2Cx
->
DR
 = 
Da
;

572 
	}
}

581 
u8
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

584 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

587  (
u8
)
I2Cx
->
DR
;

588 
	}
}

603 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
u8
 
Addss
, u8 
I2C_Dei
)

606 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

607 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

610 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

613 
Addss
 |
OAR1_ADD0_S
;

618 
Addss
 &
OAR1_ADD0_Ret
;

621 
I2Cx
->
DR
 = 
Addss
;

622 
	}
}

641 
u16
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
u8
 
I2C_Regi
)

644 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

645 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

648  (*(
vu16
 *)(*((
vu32
 *)&
I2Cx
+ 
I2C_Regi
));

649 
	}
}

660 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

663 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

664 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

666 i(
NewS
 !
DISABLE
)

669 
I2Cx
->
CR1
 |
CR1_SWRST_S
;

674 
I2Cx
->
CR1
 &
CR1_SWRST_Ret
;

676 
	}
}

689 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
u16
 
I2C_SMBusA˹
)

692 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

693 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

695 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

698 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

703 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

705 
	}
}

716 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

719 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

720 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

722 i(
NewS
 !
DISABLE
)

725 
I2Cx
->
CR1
 |
CR1_PEC_S
;

730 
I2Cx
->
CR1
 &
CR1_PEC_Ret
;

732 
	}
}

747 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
u16
 
I2C_PECPosi
)

750 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

751 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

753 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

756 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

761 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

763 
	}
}

775 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

778 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

779 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

781 i(
NewS
 !
DISABLE
)

784 
I2Cx
->
CR1
 |
CR1_ENPEC_S
;

789 
I2Cx
->
CR1
 &
CR1_ENPEC_Ret
;

791 
	}
}

800 
u8
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

803 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

806  ((
I2Cx
->
SR2
) >> 8);

807 
	}
}

818 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

821 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

822 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

824 i(
NewS
 !
DISABLE
)

827 
I2Cx
->
CR1
 |
CR1_ENARP_S
;

832 
I2Cx
->
CR1
 &
CR1_ENARP_Ret
;

834 
	}
}

845 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

848 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

849 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

851 i(
NewS
 =
DISABLE
)

854 
I2Cx
->
CR1
 |
CR1_NOSTRETCH_S
;

859 
I2Cx
->
CR1
 &
CR1_NOSTRETCH_Ret
;

861 
	}
}

874 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
u16
 
I2C_DutyCye
)

877 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

878 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

880 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

883 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

888 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

890 
	}
}

899 
u32
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

901 
u32
 
ϡevt
 = 0;

902 
u32
 
ag1
 = 0, 
ag2
 = 0;

905 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

908 
ag1
 = 
I2Cx
->
SR1
;

909 
ag2
 = 
I2Cx
->
SR2
;

910 
ag2
 = flag2 << 16;

913 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_Mask
;

916  
ϡevt
;

917 
	}
}

941 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_EVENT
)

943 
u32
 
ϡevt
 = 0;

944 
u32
 
ag1
 = 0, 
ag2
 = 0;

945 
EStus
 
us
 = 
ERROR
;

948 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

949 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

952 
ag1
 = 
I2Cx
->
SR1
;

953 
ag2
 = 
I2Cx
->
SR2
;

954 
ag2
 = flag2 << 16;

957 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_Mask
;

960 i(
ϡevt
 =
I2C_EVENT
 )

963 
us
 = 
SUCCESS
;

968 
us
 = 
ERROR
;

972  
us
;

973 
	}
}

1006 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_FLAG
)

1008 
FgStus
 
bus
 = 
RESET
;

1009 
u32
 
i2eg
 = 0, 
i2cxba
 = 0;

1012 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1013 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1016 
i2cxba
 = (*(
u32
*)&(
I2Cx
));

1019 
i2eg
 = 
I2C_FLAG
 >> 28;

1022 
I2C_FLAG
 &
FLAG_Mask
;

1024 if(
i2eg
 != 0)

1027 
i2cxba
 += 0x14;

1032 
I2C_FLAG
 = (
u32
)(I2C_FLAG >> 16);

1034 
i2cxba
 += 0x18;

1037 if(((*(
vu32
 *)
i2cxba
& 
I2C_FLAG
!(
u32
)
RESET
)

1040 
bus
 = 
SET
;

1045 
bus
 = 
RESET
;

1049  
bus
;

1050 
	}
}

1092 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_FLAG
)

1094 
u32
 
agpos
 = 0;

1097 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1098 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1101 
agpos
 = 
I2C_FLAG
 & 
FLAG_Mask
;

1104 
I2Cx
->
SR1
 = (
u16
)~
agpos
;

1105 
	}
}

1131 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_IT
)

1133 
ITStus
 
bus
 = 
RESET
;

1134 
u32
 
abˡus
 = 0;

1137 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1138 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1141 
abˡus
 = (
u32
)(((
I2C_IT
 & 
ITEN_Mask
>> 16& (
I2Cx
->
CR2
)) ;

1144 
I2C_IT
 &
FLAG_Mask
;

1147 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
u32
)
RESET
&& 
abˡus
)

1150 
bus
 = 
SET
;

1155 
bus
 = 
RESET
;

1158  
bus
;

1159 
	}
}

1201 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
u32
 
I2C_IT
)

1203 
u32
 
agpos
 = 0;

1206 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1207 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1210 
agpos
 = 
I2C_IT
 & 
FLAG_Mask
;

1213 
I2Cx
->
SR1
 = (
u16
)~
agpos
;

1214 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_iwdg.c

17 
	~"m32f10x_iwdg.h
"

23 
	#KR_KEY_Rd
 ((
u16
)0xAAAA)

	)

24 
	#KR_KEY_Eb
 ((
u16
)0xCCCC)

	)

45 
	$IWDG_WreAcssCmd
(
u16
 
IWDG_WreAcss
)

48 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

50 
IWDG
->
KR
 = 
IWDG_WreAcss
;

51 
	}
}

68 
	$IWDG_SPsr
(
u8
 
IWDG_Psr
)

71 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

73 
IWDG
->
PR
 = 
IWDG_Psr
;

74 
	}
}

84 
	$IWDG_SRd
(
u16
 
Rd
)

87 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

89 
IWDG
->
RLR
 = 
Rd
;

90 
	}
}

100 
	$IWDG_RdCou
()

102 
IWDG
->
KR
 = 
KR_KEY_Rd
;

103 
	}
}

113 
	$IWDG_Eb
()

115 
IWDG
->
KR
 = 
KR_KEY_Eb
;

116 
	}
}

128 
FgStus
 
	$IWDG_GFgStus
(
u16
 
IWDG_FLAG
)

130 
FgStus
 
bus
 = 
RESET
;

133 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

135 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
u32
)
RESET
)

137 
bus
 = 
SET
;

141 
bus
 = 
RESET
;

145  
bus
;

146 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_lib.c

16 
	#EXT


	)

19 
	~"m32f10x_lib.h
"

28 #ifde
DEBUG


36 
	$debug
()

40 #ifde
_ADC1


41 
ADC1
 = (
ADC_TyDef
 *
ADC1_BASE
;

44 #ifde
_ADC2


45 
ADC2
 = (
ADC_TyDef
 *
ADC2_BASE
;

48 #ifde
_ADC3


49 
ADC3
 = (
ADC_TyDef
 *
ADC3_BASE
;

53 #ifde
_BKP


54 
BKP
 = (
BKP_TyDef
 *
BKP_BASE
;

58 #ifde
_CAN1


59 
CAN1
 = (
CAN_TyDef
 *
CAN1_BASE
;

62 #ifde
_CAN2


63 
CAN2
 = (
CAN_TyDef
 *
CAN2_BASE
;

67 #ifde
_CRC


68 
CRC
 = (
CRC_TyDef
 *
CRC_BASE
;

72 #ifde
_DAC


73 
DAC
 = (
DAC_TyDef
 *
DAC_BASE
;

77 #ifde
_DBGMCU


78 
DBGMCU
 = (
DBGMCU_TyDef
 *
DBGMCU_BASE
;

82 #ifde
_DMA


83 
DMA1
 = (
DMA_TyDef
 *
DMA1_BASE
;

84 
DMA2
 = (
DMA_TyDef
 *
DMA2_BASE
;

87 #ifde
_DMA1_Chl1


88 
DMA1_Chl1
 = (
DMA_Chl_TyDef
 *
DMA1_Chl1_BASE
;

91 #ifde
_DMA1_Chl2


92 
DMA1_Chl2
 = (
DMA_Chl_TyDef
 *
DMA1_Chl2_BASE
;

95 #ifde
_DMA1_Chl3


96 
DMA1_Chl3
 = (
DMA_Chl_TyDef
 *
DMA1_Chl3_BASE
;

99 #ifde
_DMA1_Chl4


100 
DMA1_Chl4
 = (
DMA_Chl_TyDef
 *
DMA1_Chl4_BASE
;

103 #ifde
_DMA1_Chl5


104 
DMA1_Chl5
 = (
DMA_Chl_TyDef
 *
DMA1_Chl5_BASE
;

107 #ifde
_DMA1_Chl6


108 
DMA1_Chl6
 = (
DMA_Chl_TyDef
 *
DMA1_Chl6_BASE
;

111 #ifde
_DMA1_Chl7


112 
DMA1_Chl7
 = (
DMA_Chl_TyDef
 *
DMA1_Chl7_BASE
;

115 #ifde
_DMA2_Chl1


116 
DMA2_Chl1
 = (
DMA_Chl_TyDef
 *
DMA2_Chl1_BASE
;

119 #ifde
_DMA2_Chl2


120 
DMA2_Chl2
 = (
DMA_Chl_TyDef
 *
DMA2_Chl2_BASE
;

123 #ifde
_DMA2_Chl3


124 
DMA2_Chl3
 = (
DMA_Chl_TyDef
 *
DMA2_Chl3_BASE
;

127 #ifde
_DMA2_Chl4


128 
DMA2_Chl4
 = (
DMA_Chl_TyDef
 *
DMA2_Chl4_BASE
;

131 #ifde
_DMA2_Chl5


132 
DMA2_Chl5
 = (
DMA_Chl_TyDef
 *
DMA2_Chl5_BASE
;

136 #ifde
_EXTI


137 
EXTI
 = (
EXTI_TyDef
 *
EXTI_BASE
;

141 #ifde
_FLASH


142 
FLASH
 = (
FLASH_TyDef
 *
FLASH_R_BASE
;

143 
OB
 = (
OB_TyDef
 *
OB_BASE
;

147 #ifde
_FSMC


148 
FSMC_Bk1
 = (
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
;

149 
FSMC_Bk1E
 = (
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
;

150 
FSMC_Bk2
 = (
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
;

151 
FSMC_Bk3
 = (
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
;

152 
FSMC_Bk4
 = (
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
;

156 #ifde
_GPIOA


157 
GPIOA
 = (
GPIO_TyDef
 *
GPIOA_BASE
;

160 #ifde
_GPIOB


161 
GPIOB
 = (
GPIO_TyDef
 *
GPIOB_BASE
;

164 #ifde
_GPIOC


165 
GPIOC
 = (
GPIO_TyDef
 *
GPIOC_BASE
;

168 #ifde
_GPIOD


169 
GPIOD
 = (
GPIO_TyDef
 *
GPIOD_BASE
;

172 #ifde
_GPIOE


173 
GPIOE
 = (
GPIO_TyDef
 *
GPIOE_BASE
;

176 #ifde
_GPIOF


177 
GPIOF
 = (
GPIO_TyDef
 *
GPIOF_BASE
;

180 #ifde
_GPIOG


181 
GPIOG
 = (
GPIO_TyDef
 *
GPIOG_BASE
;

184 #ifde
_AFIO


185 
AFIO
 = (
AFIO_TyDef
 *
AFIO_BASE
;

189 #ifde
_I2C1


190 
I2C1
 = (
I2C_TyDef
 *
I2C1_BASE
;

193 #ifde
_I2C2


194 
I2C2
 = (
I2C_TyDef
 *
I2C2_BASE
;

198 #ifde
_IWDG


199 
IWDG
 = (
IWDG_TyDef
 *
IWDG_BASE
;

203 #ifde
_NVIC


204 
NVIC
 = (
NVIC_TyDef
 *
NVIC_BASE
;

205 
SCB
 = (
SCB_TyDef
 *
SCB_BASE
;

209 #ifde
_PWR


210 
PWR
 = (
PWR_TyDef
 *
PWR_BASE
;

214 #ifde
_RCC


215 
RCC
 = (
RCC_TyDef
 *
RCC_BASE
;

219 #ifde
_RTC


220 
RTC
 = (
RTC_TyDef
 *
RTC_BASE
;

224 #ifde
_SDIO


225 
SDIO
 = (
SDIO_TyDef
 *
SDIO_BASE
;

229 #ifde
_SPI1


230 
SPI1
 = (
SPI_TyDef
 *
SPI1_BASE
;

233 #ifde
_SPI2


234 
SPI2
 = (
SPI_TyDef
 *
SPI2_BASE
;

237 #ifde
_SPI3


238 
SPI3
 = (
SPI_TyDef
 *
SPI3_BASE
;

242 #ifde
_SysTick


243 
SysTick
 = (
SysTick_TyDef
 *
SysTick_BASE
;

247 #ifde
_TIM1


248 
TIM1
 = (
TIM_TyDef
 *
TIM1_BASE
;

251 #ifde
_TIM2


252 
TIM2
 = (
TIM_TyDef
 *
TIM2_BASE
;

255 #ifde
_TIM3


256 
TIM3
 = (
TIM_TyDef
 *
TIM3_BASE
;

259 #ifde
_TIM4


260 
TIM4
 = (
TIM_TyDef
 *
TIM4_BASE
;

263 #ifde
_TIM5


264 
TIM5
 = (
TIM_TyDef
 *
TIM5_BASE
;

267 #ifde
_TIM6


268 
TIM6
 = (
TIM_TyDef
 *
TIM6_BASE
;

271 #ifde
_TIM7


272 
TIM7
 = (
TIM_TyDef
 *
TIM7_BASE
;

275 #ifde
_TIM8


276 
TIM8
 = (
TIM_TyDef
 *
TIM8_BASE
;

280 #ifde
_USART1


281 
USART1
 = (
USART_TyDef
 *
USART1_BASE
;

284 #ifde
_USART2


285 
USART2
 = (
USART_TyDef
 *
USART2_BASE
;

288 #ifde
_USART3


289 
USART3
 = (
USART_TyDef
 *
USART3_BASE
;

292 #ifde
_UART4


293 
UART4
 = (
USART_TyDef
 *
UART4_BASE
;

296 #ifde
_UART5


297 
UART5
 = (
USART_TyDef
 *
UART5_BASE
;

301 #ifde
_WWDG


302 
WWDG
 = (
WWDG_TyDef
 *
WWDG_BASE
;

304 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_nvic.c

17 
	~"m32f10x_nvic.h
"

21 
	#AIRCR_VECTKEY_MASK
 ((
u32
)0x05FA0000)

	)

36 
	$NVIC_DeIn
()

38 
u32
 
dex
 = 0;

40 
NVIC
->
ICER
[0] = 0xFFFFFFFF;

41 
NVIC
->
ICER
[1] = 0xFFFFFFFF;

42 
NVIC
->
ICER
[2] = 0x0000000F;

43 
NVIC
->
ICPR
[0] = 0xFFFFFFFF;

44 
NVIC
->
ICPR
[1] = 0xFFFFFFFF;

45 
NVIC
->
ICPR
[2] = 0x0000000F;

47 
dex
 = 0; index < 0x11; index++)

49 
NVIC
->
IPR
[
dex
] = 0x00000000;

51 
	}
}

61 
	$NVIC_SCBDeIn
()

63 
u32
 
dex
 = 0x00;

65 
SCB
->
ICSR
 = 0x0A000000;

66 
SCB
->
VTOR
 = 0x00000000;

67 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
;

68 
SCB
->
SCR
 = 0x00000000;

69 
SCB
->
CCR
 = 0x00000000;

70 
dex
 = 0; index < 0x03; index++)

72 
SCB
->
SHPR
[
dex
] = 0;

74 
SCB
->
SHCSR
 = 0x00000000;

75 
SCB
->
CFSR
 = 0xFFFFFFFF;

76 
SCB
->
HFSR
 = 0xFFFFFFFF;

77 
SCB
->
DFSR
 = 0xFFFFFFFF;

78 
	}
}

99 
	$NVIC_PriܙyGroupCfig
(
u32
 
NVIC_PriܙyGroup
)

102 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

105 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

106 
	}
}

118 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

120 
u32
 
tmriܙy
 = 0x00, 
tmeg
 = 0x00, 
tmpmask
 = 0x00;

121 
u32
 
tm
 = 0, 
tmpsub
 = 0x0F;

124 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

125 
	`as_m
(
	`IS_NVIC_IRQ_CHANNEL
(
NVIC_InSu
->
NVIC_IRQChl
));

126 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

127 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

129 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

132 
tmriܙy
 = (0x700 - (
SCB
->
AIRCR
 & (
u32
)0x700))>> 0x08;

133 
tm
 = (0x4 - 
tmriܙy
);

134 
tmpsub
 =mpsub >> 
tmriܙy
;

136 
tmriܙy
 = (
u32
)
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

137 
tmriܙy
 |
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
;

139 
tmriܙy
 =mppriority << 0x04;

140 
tmriܙy
 = ((
u32
mriܙy<< ((
NVIC_InSu
->
NVIC_IRQChl
 & (
u8
)0x03) * 0x08);

142 
tmeg
 = 
NVIC
->
IPR
[(
NVIC_InSu
->
NVIC_IRQChl
 >> 0x02)];

143 
tmpmask
 = (
u32
)0xFF << ((
NVIC_InSu
->
NVIC_IRQChl
 & (
u8
)0x03) * 0x08);

144 
tmeg
 &~
tmpmask
;

145 
tmriܙy
 &
tmpmask
;

146 
tmeg
 |
tmriܙy
;

148 
NVIC
->
IPR
[(
NVIC_InSu
->
NVIC_IRQChl
 >> 0x02)] = 
tmeg
;

151 
NVIC
->
ISER
[(
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05)] =

152 (
u32
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
u8
)0x1F);

157 
NVIC
->
ICER
[(
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05)] =

158 (
u32
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
u8
)0x1F);

160 
	}
}

170 
	$NVIC_SuIn
(
NVIC_InTyDef
* 
NVIC_InSu
)

173 
NVIC_InSu
->
NVIC_IRQChl
 = 0x00;

174 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 = 0x00;

175 
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 = 0x00;

176 
NVIC_InSu
->
NVIC_IRQChlCmd
 = 
DISABLE
;

177 
	}
}

186 
	$NVIC_SETPRIMASK
()

188 
	`__SETPRIMASK
();

189 
	}
}

198 
	$NVIC_RESETPRIMASK
()

200 
	`__RESETPRIMASK
();

201 
	}
}

210 
	$NVIC_SETFAULTMASK
()

212 
	`__SETFAULTMASK
();

213 
	}
}

222 
	$NVIC_RESETFAULTMASK
()

224 
	`__RESETFAULTMASK
();

225 
	}
}

236 
	$NVIC_BASEPRICONFIG
(
u32
 
NewPriܙy
)

239 
	`as_m
(
	`IS_NVIC_BASE_PRI
(
NewPriܙy
));

241 
	`__BASEPRICONFIG
(
NewPriܙy
 << 0x04);

242 
	}
}

251 
u32
 
	$NVIC_GBASEPRI
()

253  (
	`__GBASEPRI
());

254 
	}
}

263 
u16
 
	$NVIC_GCutPdgIRQChl
()

265  ((
u16
)((
SCB
->
ICSR
 & (
u32
)0x003FF000) >> 0x0C));

266 
	}
}

276 
ITStus
 
	$NVIC_GIRQChlPdgBStus
(
u8
 
NVIC_IRQChl
)

278 
ITStus
 
ndgqus
 = 
RESET
;

279 
u32
 
tmp
 = 0x00;

282 
	`as_m
(
	`IS_NVIC_IRQ_CHANNEL
(
NVIC_IRQChl
));

284 
tmp
 = ((
u32
)0x01 << (
NVIC_IRQChl
 & (u32)0x1F));

286 i(((
NVIC
->
ISPR
[(
NVIC_IRQChl
 >> 0x05)]& 
tmp
) ==mp)

288 
ndgqus
 = 
SET
;

292 
ndgqus
 = 
RESET
;

294  
ndgqus
;

295 
	}
}

304 
	$NVIC_SIRQChlPdgB
(
u8
 
NVIC_IRQChl
)

307 
	`as_m
(
	`IS_NVIC_IRQ_CHANNEL
(
NVIC_IRQChl
));

309 *(
vu32
*0xE000EF00 = (
u32
)
NVIC_IRQChl
;

310 
	}
}

319 
	$NVIC_CˬIRQChlPdgB
(
u8
 
NVIC_IRQChl
)

322 
	`as_m
(
	`IS_NVIC_IRQ_CHANNEL
(
NVIC_IRQChl
));

324 
NVIC
->
ICPR
[(
NVIC_IRQChl
 >> 0x05)] = (
u32
)0x01 << (NVIC_IRQChannel & (u32)0x1F);

325 
	}
}

335 
u16
 
	$NVIC_GCutAiveHdr
()

337  ((
u16
)(
SCB
->
ICSR
 & (
u32
)0x3FF));

338 
	}
}

348 
ITStus
 
	$NVIC_GIRQChlAiveBStus
(
u8
 
NVIC_IRQChl
)

350 
ITStus
 
aivequs
 = 
RESET
;

351 
u32
 
tmp
 = 0x00;

354 
	`as_m
(
	`IS_NVIC_IRQ_CHANNEL
(
NVIC_IRQChl
));

356 
tmp
 = ((
u32
)0x01 << (
NVIC_IRQChl
 & (u32)0x1F));

358 i(((
NVIC
->
IABR
[(
NVIC_IRQChl
 >> 0x05)]& 
tmp
) ==mp )

360 
aivequs
 = 
SET
;

364 
aivequs
 = 
RESET
;

366  
aivequs
;

367 
	}
}

377 
u32
 
	$NVIC_GCPUID
()

379  (
SCB
->
CPUID
);

380 
	}
}

395 
	$NVIC_SVeTab
(
u32
 
NVIC_VeTab
, u32 
Offt
)

398 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

399 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

401 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
u32
)0x1FFFFF80);

402 
	}
}

411 
	$NVIC_GeSyemRet
()

413 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | (
u32
)0x04;

414 
	}
}

423 
	$NVIC_GeCeRet
()

425 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | (
u32
)0x01;

426 
	}
}

442 
	$NVIC_SyemLPCfig
(
u8
 
LowPowMode
, 
FuniڮS
 
NewS
)

445 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

446 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

448 i(
NewS
 !
DISABLE
)

450 
SCB
->
SCR
 |
LowPowMode
;

454 
SCB
->
SCR
 &(
u32
)(~(u32)
LowPowMode
);

456 
	}
}

472 
	$NVIC_SyemHdrCfig
(
u32
 
SyemHdr
, 
FuniڮS
 
NewS
)

474 
u32
 
tmeg
 = 0x00;

477 
	`as_m
(
	`IS_CONFIG_SYSTEM_HANDLER
(
SyemHdr
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 
tmeg
 = (
u32
)0x01 << (
SyemHdr
 & (u32)0x1F);

482 i(
NewS
 !
DISABLE
)

484 
SCB
->
SHCSR
 |
tmeg
;

488 
SCB
->
SHCSR
 &~
tmeg
;

490 
	}
}

512 
	$NVIC_SyemHdrPriܙyCfig
(
u32
 
SyemHdr
, 
u8
 
SyemHdrPemiPriܙy
,

513 
u8
 
SyemHdrSubPriܙy
)

515 
u32
 
tmp1
 = 0x00, 
tmp2
 = 0xFF, 
hdrmask
 = 0x00;

516 
u32
 
tmriܙy
 = 0x00;

519 
	`as_m
(
	`IS_PRIORITY_SYSTEM_HANDLER
(
SyemHdr
));

520 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
SyemHdrPemiPriܙy
));

521 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
SyemHdrSubPriܙy
));

523 
tmriܙy
 = (0x700 - (
SCB
->
AIRCR
 & (
u32
)0x700))>> 0x08;

524 
tmp1
 = (0x4 - 
tmriܙy
);

525 
tmp2
 =mp2 >> 
tmriܙy
;

527 
tmriܙy
 = (
u32
)
SyemHdrPemiPriܙy
 << 
tmp1
;

528 
tmriܙy
 |
SyemHdrSubPriܙy
 & 
tmp2
;

530 
tmriܙy
 =mppriority << 0x04;

531 
tmp1
 = 
SyemHdr
 & (
u32
)0xC0;

532 
tmp1
 =mp1 >> 0x06;

533 
tmp2
 = (
SyemHdr
 >> 0x08& (
u32
)0x03;

534 
tmriܙy
 =mriܙy << (
tmp2
 * 0x08);

535 
hdrmask
 = (
u32
)0xFF << (
tmp2
 * 0x08);

537 
SCB
->
SHPR
[
tmp1
] &~
hdrmask
;

538 
SCB
->
SHPR
[
tmp1
] |
tmriܙy
;

539 
	}
}

554 
ITStus
 
	$NVIC_GSyemHdrPdgBStus
(
u32
 
SyemHdr
)

556 
ITStus
 
bus
 = 
RESET
;

557 
u32
 
tmp
 = 0x00, 
tmos
 = 0x00;

560 
	`as_m
(
	`IS_GET_PENDING_SYSTEM_HANDLER
(
SyemHdr
));

562 
tmos
 = (
SyemHdr
 >> 0x0A);

563 
tmos
 &(
u32
)0x0F;

565 
tmos
 = (
u32
)0x01 <<mppos;

567 
tmp
 = 
SCB
->
SHCSR
 & 
tmos
;

569 i(
tmp
 =
tmos
)

571 
bus
 = 
SET
;

575 
bus
 = 
RESET
;

577  
bus
;

578 
	}
}

592 
	$NVIC_SSyemHdrPdgB
(
u32
 
SyemHdr
)

594 
u32
 
tmp
 = 0x00;

597 
	`as_m
(
	`IS_SET_PENDING_SYSTEM_HANDLER
(
SyemHdr
));

600 
tmp
 = 
SyemHdr
 & (
u32
)0x1F;

602 
SCB
->
ICSR
 |((
u32
)0x01 << 
tmp
);

603 
	}
}

616 
	$NVIC_CˬSyemHdrPdgB
(
u32
 
SyemHdr
)

618 
u32
 
tmp
 = 0x00;

621 
	`as_m
(
	`IS_CLEAR_SYSTEM_HANDLER
(
SyemHdr
));

624 
tmp
 = 
SyemHdr
 & (
u32
)0x1F;

626 
SCB
->
ICSR
 |((
u32
)0x01 << (
tmp
 - 0x01));

627 
	}
}

646 
ITStus
 
	$NVIC_GSyemHdrAiveBStus
(
u32
 
SyemHdr
)

648 
ITStus
 
bus
 = 
RESET
;

650 
u32
 
tmp
 = 0x00, 
tmos
 = 0x00;

653 
	`as_m
(
	`IS_GET_ACTIVE_SYSTEM_HANDLER
(
SyemHdr
));

655 
tmos
 = (
SyemHdr
 >> 0x0E& (
u32
)0x0F;

657 
tmos
 = (
u32
)0x01 <<mppos;

659 
tmp
 = 
SCB
->
SHCSR
 & 
tmos
;

661 i(
tmp
 =
tmos
)

663 
bus
 = 
SET
;

667 
bus
 = 
RESET
;

669  
bus
;

670 
	}
}

686 
u32
 
	$NVIC_GFauHdrSours
(
u32
 
SyemHdr
)

688 
u32
 
usours
 = 0x00;

689 
u32
 
tmeg
 = 0x00, 
tmos
 = 0x00;

692 
	`as_m
(
	`IS_FAULT_SOURCE_SYSTEM_HANDLER
(
SyemHdr
));

694 
tmeg
 = (
SyemHdr
 >> 0x12& (
u32
)0x03;

695 
tmos
 = (
SyemHdr
 >> 0x14& (
u32
)0x03;

697 i(
tmeg
 == 0x00)

699 
usours
 = 
SCB
->
HFSR
;

701 i(
tmeg
 == 0x01)

703 
usours
 = 
SCB
->
CFSR
 >> (
tmos
 * 0x08);

704 i(
tmos
 != 0x02)

706 
usours
 &(
u32
)0x0F;

710 
usours
 &(
u32
)0xFF;

715 
usours
 = 
SCB
->
DFSR
;

717  
usours
;

718 
	}
}

732 
u32
 
	$NVIC_GFauAddss
(
u32
 
SyemHdr
)

734 
u32
 
uaddss
 = 0x00;

735 
u32
 
tmp
 = 0x00;

738 
	`as_m
(
	`IS_FAULT_ADDRESS_SYSTEM_HANDLER
(
SyemHdr
));

740 
tmp
 = (
SyemHdr
 >> 0x16& (
u32
)0x01;

742 i(
tmp
 == 0x00)

744 
uaddss
 = 
SCB
->
MMFAR
;

748 
uaddss
 = 
SCB
->
BFAR
;

750  
uaddss
;

751 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_pwr.c

17 
	~"m32f10x_pwr.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

27 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

28 
	#DBP_BNumb
 0x08

	)

29 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

32 
	#PVDE_BNumb
 0x04

	)

33 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

37 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

38 
	#EWUP_BNumb
 0x08

	)

39 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

43 
	#CR_PDDS_S
 ((
u32
)0x00000002)

	)

44 
	#CR_DS_Mask
 ((
u32
)0xFFFFFFFC)

	)

45 
	#CR_CWUF_S
 ((
u32
)0x00000004)

	)

46 
	#CR_PLS_Mask
 ((
u32
)0xFFFFFF1F)

	)

50 
	#SCB_SysCl
 ((
u32
)0xE000ED10)

	)

52 
	#SysCl_SLEEPDEEP_S
 ((
u32
)0x00000004)

	)

67 
	$PWR_DeIn
()

69 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

70 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

71 
	}
}

81 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

84 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

86 *(
vu32
 *
CR_DBP_BB
 = (
u32
)
NewS
;

87 
	}
}

97 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

100 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

102 *(
vu32
 *
CR_PVDE_BB
 = (
u32
)
NewS
;

103 
	}
}

122 
	$PWR_PVDLevCfig
(
u32
 
PWR_PVDLev
)

124 
u32
 
tmeg
 = 0;

127 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

129 
tmeg
 = 
PWR
->
CR
;

132 
tmeg
 &
CR_PLS_Mask
;

135 
tmeg
 |
PWR_PVDLev
;

138 
PWR
->
CR
 = 
tmeg
;

139 
	}
}

149 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

152 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

154 *(
vu32
 *
CSR_EWUP_BB
 = (
u32
)
NewS
;

155 
	}
}

173 
	$PWR_ESTOPMode
(
u32
 
PWR_Regut
, 
u8
 
PWR_STOPEry
)

175 
u32
 
tmeg
 = 0;

178 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

179 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

182 
tmeg
 = 
PWR
->
CR
;

185 
tmeg
 &
CR_DS_Mask
;

188 
tmeg
 |
PWR_Regut
;

191 
PWR
->
CR
 = 
tmeg
;

194 *(
vu32
 *
SCB_SysCl
 |
SysCl_SLEEPDEEP_S
;

197 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

200 
	`__WFI
();

205 
	`__WFE
();

207 
	}
}

216 
	$PWR_ESTANDBYMode
()

219 
PWR
->
CR
 |
CR_CWUF_S
;

222 
PWR
->
CR
 |
CR_PDDS_S
;

225 *(
vu32
 *
SCB_SysCl
 |
SysCl_SLEEPDEEP_S
;

228 
	`__WFI
();

229 
	}
}

242 
FgStus
 
	$PWR_GFgStus
(
u32
 
PWR_FLAG
)

244 
FgStus
 
bus
 = 
RESET
;

247 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

249 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
u32
)
RESET
)

251 
bus
 = 
SET
;

255 
bus
 = 
RESET
;

259  
bus
;

260 
	}
}

272 
	$PWR_CˬFg
(
u32
 
PWR_FLAG
)

275 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

277 
PWR
->
CR
 |
PWR_FLAG
 << 2;

278 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_rcc.c

17 
	~"m32f10x_rcc.h
"

22 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

26 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

27 
	#HSION_BNumb
 0x00

	)

28 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

31 
	#PLLON_BNumb
 0x18

	)

32 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

35 
	#CSSON_BNumb
 0x13

	)

36 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

39 
	#PLL2ON_BNumb
 0x1A

	)

40 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLL2ON_BNumb
 * 4))

	)

43 
	#PLL3ON_BNumb
 0x1C

	)

44 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLL3ON_BNumb
 * 4))

	)

48 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

49 
	#USBPRE_BNumb
 0x16

	)

50 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
USBPRE_BNumb
 * 4))

	)

51 
	#OTGFSPRE_BNumb
 0x16

	)

52 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
OTGFSPRE_BNumb
 * 4))

	)

56 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

57 
	#RTCEN_BNumb
 0x0F

	)

58 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

61 
	#BDRST_BNumb
 0x10

	)

62 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

66 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

67 
	#LSION_BNumb
 0x00

	)

68 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

72 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

73 
	#I2S2SRC_BNumb
 0x11

	)

74 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
I2S2SRC_BNumb
 * 4))

	)

76 
	#I2S3SRC_BNumb
 0x12

	)

77 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32+ (
I2S3SRC_BNumb
 * 4))

	)

81 
	#CR_HSEBYP_Ret
 ((
u32
)0xFFFBFFFF)

	)

82 
	#CR_HSEBYP_S
 ((
u32
)0x00040000)

	)

83 
	#CR_HSEON_Ret
 ((
u32
)0xFFFEFFFF)

	)

84 
	#CR_HSEON_S
 ((
u32
)0x00010000)

	)

85 
	#CR_HSITRIM_Mask
 ((
u32
)0xFFFFFF07)

	)

88 
	#CFGR_PLL_Mask
 ((
u32
)0xFFC0FFFF)

	)

89 
	#CFGR_PLLMu_Mask
 ((
u32
)0x003C0000)

	)

90 
	#CFGR_PLLSRC_Mask
 ((
u32
)0x00010000)

	)

91 
	#CFGR_PLLXTPRE_Mask
 ((
u32
)0x00020000)

	)

92 
	#CFGR_SWS_Mask
 ((
u32
)0x0000000C)

	)

93 
	#CFGR_SW_Mask
 ((
u32
)0xFFFFFFFC)

	)

94 
	#CFGR_HPRE_Ret_Mask
 ((
u32
)0xFFFFFF0F)

	)

95 
	#CFGR_HPRE_S_Mask
 ((
u32
)0x000000F0)

	)

96 
	#CFGR_PPRE1_Ret_Mask
 ((
u32
)0xFFFFF8FF)

	)

97 
	#CFGR_PPRE1_S_Mask
 ((
u32
)0x00000700)

	)

98 
	#CFGR_PPRE2_Ret_Mask
 ((
u32
)0xFFFFC7FF)

	)

99 
	#CFGR_PPRE2_S_Mask
 ((
u32
)0x00003800)

	)

100 
	#CFGR_ADCPRE_Ret_Mask
 ((
u32
)0xFFFF3FFF)

	)

101 
	#CFGR_ADCPRE_S_Mask
 ((
u32
)0x0000C000)

	)

102 
	#CFGR_PLL1_Mask
 ((
u32
)0xFFC2FFFF)

103 
	#CFGR_PLL1SRC_Mask
 ((
u32
)0x00010000)

104 
	#CFGR_PLL1Mu_Mask
 ((
u32
)0x003C0000)

105 

	)

107 
	#CFGR2_PREDIV1SRC
 ((
u32
)0x00010000)

	)

108 
	#CFGR2_PREDIV1
 ((
u32
)0x0000000F)

	)

109 
	#CFGR2_PREDIV2
 ((
u32
)0x000000F0)

	)

110 
	#CFGR2_PLL2MUL
 ((
u32
)0x00000F00)

	)

111 
	#CFGR2_PLL3MUL
 ((
u32
)0x0000F000)

	)

114 
	#CSR_RMVF_S
 ((
u32
)0x01000000)

	)

117 
	#FLAG_Mask
 ((
u8
)0x1F)

	)

120 
	#HSI_Vue
 ((
u32
)8000000)

	)

123 
	#CIR_BYTE2_ADDRESS
 ((
u32
)0x40021009)

	)

125 
	#CIR_BYTE3_ADDRESS
 ((
u32
)0x4002100A)

	)

128 
	#CFGR_BYTE4_ADDRESS
 ((
u32
)0x40021007)

	)

131 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

133 #ide
HSESUp_TimeOut


135 
	#HSESUp_TimeOut
 ((
u16
)0x0500)

	)

140 
uc8
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

141 
uc8
 
	gADCPscTab
[4] = {2, 4, 6, 8};

153 
	$RCC_DeIn
()

156 
RCC
->
CR
 |(
u32
)0x00000001;

159 
RCC
->
CFGR
 &(
u32
)0xF8FF0000;

162 
RCC
->
CR
 &(
u32
)0xFEF6FFFF;

165 
RCC
->
CR
 &(
u32
)0xFFFBFFFF;

168 
RCC
->
CFGR
 &(
u32
)0xFF80FFFF;

171 
RCC
->
CIR
 = 0x00000000;

172 
	}
}

188 
	$RCC_HSECfig
(
u32
 
RCC_HSE
)

191 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

195 
RCC
->
CR
 &
CR_HSEON_Ret
;

198 
RCC
->
CR
 &
CR_HSEBYP_Ret
;

201 
RCC_HSE
)

203 
RCC_HSE_ON
:

205 
RCC
->
CR
 |
CR_HSEON_S
;

208 
RCC_HSE_Byss
:

210 
RCC
->
CR
 |
CR_HSEBYP_S
 | 
CR_HSEON_S
;

216 
	}
}

227 
EStus
 
	$RCC_WaFHSESUp
()

229 
vu32
 
tupcou
 = 0;

230 
EStus
 
us
 = 
ERROR
;

231 
FgStus
 
hus
 = 
RESET
;

236 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

237 
tupcou
++;

238 } (
hus
 =
RESET
&& (
tupcou
 !
HSESUp_TimeOut
));

241 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

243 
us
 = 
SUCCESS
;

247 
us
 = 
ERROR
;

250  (
us
);

251 
	}
}

262 
	$RCC_AdjuHSICibtiVue
(
u8
 
HSICibtiVue
)

264 
u32
 
tmeg
 = 0;

267 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

269 
tmeg
 = 
RCC
->
CR
;

272 
tmeg
 &
CR_HSITRIM_Mask
;

275 
tmeg
 |(
u32
)
HSICibtiVue
 << 3;

278 
RCC
->
CR
 = 
tmeg
;

279 
	}
}

291 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

296 *(
vu32
 *
CR_HSION_BB
 = (
u32
)
NewS
;

297 
	}
}

316 
	$RCC_PLLCfig
(
u32
 
RCC_PLLSour
, u32 
RCC_PLLMul
)

318 
u32
 
tmeg
 = 0;

321 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

322 
	`as_m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

324 
tmeg
 = 
RCC
->
CFGR
;

327 
tmeg
 &
CFGR_PLL_Mask
;

330 
tmeg
 |
RCC_PLLSour
 | 
RCC_PLLMul
;

333 
RCC
->
CFGR
 = 
tmeg
;

334 
	}
}

345 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

348 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

350 *(
vu32
 *
CR_PLLON_BB
 = (
u32
)
NewS
;

351 
	}
}

367 
	$RCC_PREDIV1Cfig
(
u32
 
RCC_PREDIV1_Sour
, u32 
RCC_PREDIV1_Div
)

369 
u32
 
tmeg
 = 0;

372 
	`as_m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sour
));

373 
	`as_m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

375 
tmeg
 = 
RCC
->
CFGR2
;

378 
tmeg
 &~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

381 
tmeg
 |
RCC_PREDIV1_Sour
 | 
RCC_PREDIV1_Div
 ;

384 
RCC
->
CFGR2
 = 
tmeg
;

385 
	}
}

397 
	$RCC_PREDIV2Cfig
(
u32
 
RCC_PREDIV2_Div
)

399 
u32
 
tmeg
 = 0;

402 
	`as_m
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

404 
tmeg
 = 
RCC
->
CFGR2
;

407 
tmeg
 &~
CFGR2_PREDIV2
;

410 
tmeg
 |
RCC_PREDIV2_Div
;

413 
RCC
->
CFGR2
 = 
tmeg
;

414 
	}
}

432 
	$RCC_PLL1Cfig
(
u32
 
RCC_PLL1Sour
, u32 
RCC_PLL1Mul
)

434 
u32
 
tmeg
 = 0;

437 
	`as_m
(
	`IS_RCC_PLL1_SOURCE
(
RCC_PLL1Sour
));

438 
	`as_m
(
	`IS_RCC_PLL1_MUL
(
RCC_PLL1Mul
));

440 
tmeg
 = 
RCC
->
CFGR
;

443 
tmeg
 &
CFGR_PLL1_Mask
;

446 
tmeg
 |
RCC_PLL1Sour
 | 
RCC_PLL1Mul
;

449 
RCC
->
CFGR
 = 
tmeg
;

450 
	}
}

462 
	$RCC_PLL1Cmd
(
FuniڮS
 
NewS
)

465 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

467 *(
vu32
 *
CR_PLLON_BB
 = (
u32
)
NewS
;

468 
	}
}

480 
	$RCC_PLL2Cfig
(
u32
 
RCC_PLL2Mul
)

482 
u32
 
tmeg
 = 0;

485 
	`as_m
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

487 
tmeg
 = 
RCC
->
CFGR2
;

490 
tmeg
 &~
CFGR2_PLL2MUL
;

493 
tmeg
 |
RCC_PLL2Mul
;

496 
RCC
->
CFGR2
 = 
tmeg
;

497 
	}
}

511 
	$RCC_PLL2Cmd
(
FuniڮS
 
NewS
)

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 *(
vu32
 *
CR_PLL2ON_BB
 = (
u32
)
NewS
;

517 
	}
}

529 
	$RCC_PLL3Cfig
(
u32
 
RCC_PLL3Mul
)

531 
u32
 
tmeg
 = 0;

534 
	`as_m
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

536 
tmeg
 = 
RCC
->
CFGR2
;

539 
tmeg
 &~
CFGR2_PLL3MUL
;

542 
tmeg
 |
RCC_PLL3Mul
;

545 
RCC
->
CFGR2
 = 
tmeg
;

546 
	}
}

558 
	$RCC_PLL3Cmd
(
FuniڮS
 
NewS
)

561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

563 *(
vu32
 *
CR_PLL3ON_BB
 = (
u32
)
NewS
;

564 
	}
}

578 
	$RCC_SYSCLKCfig
(
u32
 
RCC_SYSCLKSour
)

580 
u32
 
tmeg
 = 0;

583 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

585 
tmeg
 = 
RCC
->
CFGR
;

588 
tmeg
 &
CFGR_SW_Mask
;

591 
tmeg
 |
RCC_SYSCLKSour
;

594 
RCC
->
CFGR
 = 
tmeg
;

595 
	}
}

609 
u8
 
	$RCC_GSYSCLKSour
()

611  ((
u8
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

612 
	}
}

632 
	$RCC_HCLKCfig
(
u32
 
RCC_SYSCLK
)

634 
u32
 
tmeg
 = 0;

637 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

639 
tmeg
 = 
RCC
->
CFGR
;

642 
tmeg
 &
CFGR_HPRE_Ret_Mask
;

645 
tmeg
 |
RCC_SYSCLK
;

648 
RCC
->
CFGR
 = 
tmeg
;

649 
	}
}

665 
	$RCC_PCLK1Cfig
(
u32
 
RCC_HCLK
)

667 
u32
 
tmeg
 = 0;

670 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

672 
tmeg
 = 
RCC
->
CFGR
;

675 
tmeg
 &
CFGR_PPRE1_Ret_Mask
;

678 
tmeg
 |
RCC_HCLK
;

681 
RCC
->
CFGR
 = 
tmeg
;

682 
	}
}

698 
	$RCC_PCLK2Cfig
(
u32
 
RCC_HCLK
)

700 
u32
 
tmeg
 = 0;

703 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

705 
tmeg
 = 
RCC
->
CFGR
;

708 
tmeg
 &
CFGR_PPRE2_Ret_Mask
;

711 
tmeg
 |
RCC_HCLK
 << 3;

714 
RCC
->
CFGR
 = 
tmeg
;

715 
	}
}

736 
	$RCC_ITCfig
(
u8
 
RCC_IT
, 
FuniڮS
 
NewS
)

739 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

740 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

742 i(
NewS
 !
DISABLE
)

745 *(
vu8
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

750 *(
vu8
 *
CIR_BYTE2_ADDRESS
 &(
u8
)~
RCC_IT
;

752 
	}
}

767 
	$RCC_USBCLKCfig
(
u32
 
RCC_USBCLKSour
)

770 
	`as_m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSour
));

772 *(
vu32
 *
CFGR_USBPRE_BB
 = 
RCC_USBCLKSour
;

773 
	}
}

788 
	$RCC_ADCCLKCfig
(
u32
 
RCC_PCLK2
)

790 
u32
 
tmeg
 = 0;

793 
	`as_m
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

795 
tmeg
 = 
RCC
->
CFGR
;

798 
tmeg
 &
CFGR_ADCPRE_Ret_Mask
;

801 
tmeg
 |
RCC_PCLK2
;

804 
RCC
->
CFGR
 = 
tmeg
;

805 
	}
}

821 
	$RCC_OTGFSCLKCfig
(
u32
 
RCC_OTGFSCLKSour
)

824 
	`as_m
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSour
));

826 *(
vu32
 *
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSour
;

827 
	}
}

843 
	$RCC_I2S2CLKCfig
(
u32
 
RCC_I2S2CLKSour
)

846 
	`as_m
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSour
));

848 *(
vu32
 *
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSour
;

849 
	}
}

865 
	$RCC_I2S3CLKCfig
(
u32
 
RCC_I2S3CLKSour
)

868 
	`as_m
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSour
));

870 *(
vu32
 *
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSour
;

871 
	}
}

885 
	$RCC_LSECfig
(
u8
 
RCC_LSE
)

888 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

892 *(
vu8
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

895 *(
vu8
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

898 
RCC_LSE
)

900 
RCC_LSE_ON
:

902 *(
vu8
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

905 
RCC_LSE_Byss
:

907 *(
vu8
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

913 
	}
}

924 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

927 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

929 *(
vu32
 *
CSR_LSION_BB
 = (
u32
)
NewS
;

930 
	}
}

946 
	$RCC_RTCCLKCfig
(
u32
 
RCC_RTCCLKSour
)

949 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

952 
RCC
->
BDCR
 |
RCC_RTCCLKSour
;

953 
	}
}

965 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

968 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

970 *(
vu32
 *
BDCR_RTCEN_BB
 = (
u32
)
NewS
;

971 
	}
}

981 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

983 
u32
 
tmp
 = 0, 
esc
 = 0;

984 
u32
 
l1mu
 = 0, 
l1sour
 = 0, 
ediv1sour
 = 0, 
ediv1
 = 0, 
ediv2
 = 0, 
l2mu
 = 0;

987 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

989 
tmp
)

992 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_Vue
;

996 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_Vue
;

1027 
l1mu
 = 
RCC
->
CFGR
 & 
CFGR_PLL1Mu_Mask
;

1028 
l1mu
 = (ll1mull >> 18) + 2;

1030 
l1sour
 = 
RCC
->
CFGR
 & 
CFGR_PLL1SRC_Mask
;

1032 i(
l1sour
 == 0x00)

1034 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSI_Vue
 >> 1* 
l1mu
;

1039 
ediv1sour
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

1040 
ediv1
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

1042 i(
ediv1sour
 == 0)

1044 
RCC_Clocks
->
SYSCLK_Fqucy
 = (
HSE_Vue
 / 
ediv1
* 
l1mu
;

1049 
ediv2
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

1050 
l2mu
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

1051 
RCC_Clocks
->
SYSCLK_Fqucy
 = (((
HSE_Vue
 / 
ediv2
* 
l2mu
/ 
ediv1
* 
l1mu
;

1058 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_Vue
;

1064 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_S_Mask
;

1065 
tmp
 =mp >> 4;

1066 
esc
 = 
APBAHBPscTab
[
tmp
];

1069 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1072 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_S_Mask
;

1073 
tmp
 =mp >> 8;

1074 
esc
 = 
APBAHBPscTab
[
tmp
];

1077 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1080 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_S_Mask
;

1081 
tmp
 =mp >> 11;

1082 
esc
 = 
APBAHBPscTab
[
tmp
];

1085 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1088 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_S_Mask
;

1089 
tmp
 =mp >> 14;

1090 
esc
 = 
ADCPscTab
[
tmp
];

1093 
RCC_Clocks
->
ADCCLK_Fqucy
 = RCC_Clocks->
PCLK2_Fqucy
 / 
esc
;

1094 
	}
}

1118 
	$RCC_AHBPhClockCmd
(
u32
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1121 
	`as_m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBPh
));

1122 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1124 i(
NewS
 !
DISABLE
)

1126 
RCC
->
AHBENR
 |
RCC_AHBPh
;

1130 
RCC
->
AHBENR
 &~
RCC_AHBPh
;

1132 
	}
}

1150 
	$RCC_APB2PhClockCmd
(
u32
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1153 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1154 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1156 i(
NewS
 !
DISABLE
)

1158 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1162 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1164 
	}
}

1184 
	$RCC_APB1PhClockCmd
(
u32
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1187 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1188 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1190 i(
NewS
 !
DISABLE
)

1192 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1196 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1198 
	}
}

1213 
	$RCC_AHBPhRetCmd
(
u32
 
RCC_AHBPh
, 
FuniڮS
 
NewS
)

1216 
	`as_m
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBPh
));

1217 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1219 i(
NewS
 !
DISABLE
)

1221 
RCC
->
AHBRSTR
 |
RCC_AHBPh
;

1225 
RCC
->
AHBRSTR
 &~
RCC_AHBPh
;

1227 
	}
}

1244 
	$RCC_APB2PhRetCmd
(
u32
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1247 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1248 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1250 i(
NewS
 !
DISABLE
)

1252 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1256 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1258 
	}
}

1277 
	$RCC_APB1PhRetCmd
(
u32
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1280 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1281 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1283 i(
NewS
 !
DISABLE
)

1285 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1289 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1291 
	}
}

1301 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1304 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1306 *(
vu32
 *
BDCR_BDRST_BB
 = (
u32
)
NewS
;

1307 
	}
}

1317 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

1320 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1322 *(
vu32
 *
CR_CSSON_BB
 = (
u32
)
NewS
;

1323 
	}
}

1343 
	$RCC_MCOCfig
(
u8
 
RCC_MCO
)

1346 
	`as_m
(
	`IS_RCC_MCO
(
RCC_MCO
));

1349 *(
vu8
 *
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1350 
	}
}

1374 
FgStus
 
	$RCC_GFgStus
(
u8
 
RCC_FLAG
)

1376 
u32
 
tmp
 = 0;

1377 
u32
 
ueg
 = 0;

1378 
FgStus
 
bus
 = 
RESET
;

1381 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1384 
tmp
 = 
RCC_FLAG
 >> 5;

1386 i(
tmp
 == 1)

1388 
ueg
 = 
RCC
->
CR
;

1390 i(
tmp
 == 2)

1392 
ueg
 = 
RCC
->
BDCR
;

1396 
ueg
 = 
RCC
->
CSR
;

1400 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1402 i((
ueg
 & ((
u32
)1 << 
tmp
)!(u32)
RESET
)

1404 
bus
 = 
SET
;

1408 
bus
 = 
RESET
;

1412  
bus
;

1413 
	}
}

1425 
	$RCC_CˬFg
()

1428 
RCC
->
CSR
 |
CSR_RMVF_S
;

1429 
	}
}

1448 
ITStus
 
	$RCC_GITStus
(
u8
 
RCC_IT
)

1450 
ITStus
 
bus
 = 
RESET
;

1453 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1456 i((
RCC
->
CIR
 & 
RCC_IT
!(
u32
)
RESET
)

1458 
bus
 = 
SET
;

1462 
bus
 = 
RESET
;

1466  
bus
;

1467 
	}
}

1486 
	$RCC_CˬITPdgB
(
u8
 
RCC_IT
)

1489 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1493 *(
vu8
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1494 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_rtc.c

17 
	~"m32f10x_c.h
"

21 
	#CRL_CNF_S
 ((
u16
)0x0010

	)

22 
	#CRL_CNF_Ret
 ((
u16
)0xFFEF

	)

23 
	#RTC_LSB_Mask
 ((
u32
)0x0000FFFF

	)

24 
	#PRLH_MSB_Mask
 ((
u32
)0x000F0000

	)

45 
	$RTC_ITCfig
(
u16
 
RTC_IT
, 
FuniڮS
 
NewS
)

48 
	`as_m
(
	`IS_RTC_IT
(
RTC_IT
));

49 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

51 i(
NewS
 !
DISABLE
)

53 
RTC
->
CRH
 |
RTC_IT
;

57 
RTC
->
CRH
 &(
u16
)~
RTC_IT
;

59 
	}
}

68 
	$RTC_ECfigMode
()

71 
RTC
->
CRL
 |
CRL_CNF_S
;

72 
	}
}

81 
	$RTC_ExCfigMode
()

84 
RTC
->
CRL
 &
CRL_CNF_Ret
;

85 
	}
}

94 
u32
 
	$RTC_GCou
()

96 
u16
 
tmp
 = 0;

97 
tmp
 = 
RTC
->
CNTL
;

99  (((
u32
)
RTC
->
CNTH
 << 16 ) | 
tmp
) ;

100 
	}
}

109 
	$RTC_SCou
(
u32
 
CouVue
)

111 
	`RTC_ECfigMode
();

114 
RTC
->
CNTH
 = 
CouVue
 >> 16;

116 
RTC
->
CNTL
 = (
CouVue
 & 
RTC_LSB_Mask
);

118 
	`RTC_ExCfigMode
();

119 
	}
}

128 
	$RTC_SPsr
(
u32
 
PsrVue
)

131 
	`as_m
(
	`IS_RTC_PRESCALER
(
PsrVue
));

133 
	`RTC_ECfigMode
();

136 
RTC
->
PRLH
 = (
PsrVue
 & 
PRLH_MSB_Mask
) >> 16;

138 
RTC
->
PRLL
 = (
PsrVue
 & 
RTC_LSB_Mask
);

140 
	`RTC_ExCfigMode
();

141 
	}
}

150 
	$RTC_SArm
(
u32
 
ArmVue
)

152 
	`RTC_ECfigMode
();

155 
RTC
->
ALRH
 = 
ArmVue
 >> 16;

157 
RTC
->
ALRL
 = (
ArmVue
 & 
RTC_LSB_Mask
);

159 
	`RTC_ExCfigMode
();

160 
	}
}

169 
u32
 
	$RTC_GDivid
()

171 
u32
 
tmp
 = 0x00;

173 
tmp
 = ((
u32
)
RTC
->
DIVH
 & (u32)0x000F) << 16;

174 
tmp
 |
RTC
->
DIVL
;

176  
tmp
;

177 
	}
}

187 
	$RTC_WaFLaTask
()

190 (
RTC
->
CRL
 & 
RTC_FLAG_RTOFF
=(
u16
)
RESET
)

193 
	}
}

205 
	$RTC_WaFSynchro
()

208 
RTC
->
CRL
 &(
u16
)~
RTC_FLAG_RSF
;

211 (
RTC
->
CRL
 & 
RTC_FLAG_RSF
=(
u16
)
RESET
)

214 
	}
}

229 
FgStus
 
	$RTC_GFgStus
(
u16
 
RTC_FLAG
)

231 
FgStus
 
bus
 = 
RESET
;

234 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

236 i((
RTC
->
CRL
 & 
RTC_FLAG
!(
u16
)
RESET
)

238 
bus
 = 
SET
;

242 
bus
 = 
RESET
;

244  
bus
;

245 
	}
}

260 
	$RTC_CˬFg
(
u16
 
RTC_FLAG
)

263 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

266 
RTC
->
CRL
 &(
u16
)~
RTC_FLAG
;

267 
	}
}

280 
ITStus
 
	$RTC_GITStus
(
u16
 
RTC_IT
)

282 
ITStus
 
bus
 = 
RESET
;

285 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

287 
bus
 = (
ITStus
)(
RTC
->
CRL
 & 
RTC_IT
);

289 i(((
RTC
->
CRH
 & 
RTC_IT
!(
u16
)
RESET
&& (
bus
 != (u16)RESET))

291 
bus
 = 
SET
;

295 
bus
 = 
RESET
;

297  
bus
;

298 
	}
}

311 
	$RTC_CˬITPdgB
(
u16
 
RTC_IT
)

314 
	`as_m
(
	`IS_RTC_IT
(
RTC_IT
));

317 
RTC
->
CRL
 &(
u16
)~
RTC_IT
;

318 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_sdio.c

17 
	~"m32f10x_sdio.h
"

18 
	~"m32f10x_rcc.h
"

22 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

26 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

27 
	#CLKEN_BNumb
 0x08

	)

28 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

32 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

33 
	#SDIOSUSPEND_BNumb
 0x0B

	)

34 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

37 
	#ENCMDCOMPL_BNumb
 0x0C

	)

38 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

41 
	#NIEN_BNumb
 0x0D

	)

42 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

45 
	#ATACMD_BNumb
 0x0E

	)

46 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

50 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

51 
	#DMAEN_BNumb
 0x03

	)

52 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

55 
	#RWSTART_BNumb
 0x08

	)

56 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

59 
	#RWSTOP_BNumb
 0x09

	)

60 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

63 
	#RWMOD_BNumb
 0x0A

	)

64 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

67 
	#SDIOEN_BNumb
 0x0B

	)

68 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

74 
	#CLKCR_CLEAR_MASK
 ((
u32
)0xFFFF8100)

	)

78 
	#PWR_PWRCTRL_MASK
 ((
u32
)0xFFFFFFFC)

	)

82 
	#DCTRL_CLEAR_MASK
 ((
u32
)0xFFFFFF08)

	)

86 
	#CMD_CLEAR_MASK
 ((
u32
)0xFFFFF800)

	)

89 
	#SDIO_RESP_ADDR
 ((
u32
)(
SDIO_BASE
 + 0x14))

	)

105 
	$SDIO_DeIn
()

107 
SDIO
->
POWER
 = 0x00000000;

108 
SDIO
->
CLKCR
 = 0x00000000;

109 
SDIO
->
ARG
 = 0x00000000;

110 
SDIO
->
CMD
 = 0x00000000;

111 
SDIO
->
DTIMER
 = 0x00000000;

112 
SDIO
->
DLEN
 = 0x00000000;

113 
SDIO
->
DCTRL
 = 0x00000000;

114 
SDIO
->
ICR
 = 0x00C007FF;

115 
SDIO
->
MASK
 = 0x00000000;

116 
	}
}

128 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

130 
u32
 
tmeg
 = 0;

133 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

134 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

135 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

136 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

137 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

141 
tmeg
 = 
SDIO
->
CLKCR
;

144 
tmeg
 &
CLKCR_CLEAR_MASK
;

152 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

153 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

154 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

157 
SDIO
->
CLKCR
 = 
tmeg
;

158 
	}
}

168 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

171 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

172 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

173 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

174 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

175 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

176 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

177 
	}
}

187 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

190 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

192 *(
vu32
 *
CLKCR_CLKEN_BB
 = (
u32
)
NewS
;

193 
	}
}

205 
	$SDIO_SPowS
(
u32
 
SDIO_PowS
)

208 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

210 
SDIO
->
POWER
 &
PWR_PWRCTRL_MASK
;

211 
SDIO
->
POWER
 |
SDIO_PowS
;

212 
	}
}

225 
u32
 
	$SDIO_GPowS
()

227  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

228 
	}
}

274 
	$SDIO_ITCfig
(
u32
 
SDIO_IT
, 
FuniڮS
 
NewS
)

277 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

278 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

280 i(
NewS
 !
DISABLE
)

283 
SDIO
->
MASK
 |
SDIO_IT
;

288 
SDIO
->
MASK
 &~
SDIO_IT
;

290 
	}
}

300 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

303 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

305 *(
vu32
 *
DCTRL_DMAEN_BB
 = (
u32
)
NewS
;

306 
	}
}

318 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

320 
u32
 
tmeg
 = 0;

323 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

324 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

325 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

326 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

330 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

334 
tmeg
 = 
SDIO
->
CMD
;

337 
tmeg
 &
CMD_CLEAR_MASK
;

342 
tmeg
 |(
u32
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


343 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

346 
SDIO
->
CMD
 = 
tmeg
;

347 
	}
}

357 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

360 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

361 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

362 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

363 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

364 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

365 
	}
}

375 
u8
 
	$SDIO_GCommdReڣ
()

377  (
u8
)(
SDIO
->
RESPCMD
);

378 
	}
}

392 
u32
 
	$SDIO_GReڣ
(
u32
 
SDIO_RESP
)

395 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

397  (*(
vu32
 *)(
SDIO_RESP_ADDR
 + 
SDIO_RESP
));

398 
	}
}

410 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

412 
u32
 
tmeg
 = 0;

415 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

416 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

417 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

418 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

419 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

423 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

427 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

431 
tmeg
 = 
SDIO
->
DCTRL
;

434 
tmeg
 &
DCTRL_CLEAR_MASK
;

439 
tmeg
 |(
u32
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


440 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

443 
SDIO
->
DCTRL
 = 
tmeg
;

444 
	}
}

454 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

457 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

458 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

459 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

460 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

461 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

462 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

463 
	}
}

472 
u32
 
	$SDIO_GDaCou
()

474  
SDIO
->
DCOUNT
;

475 
	}
}

484 
u32
 
	$SDIO_RdDa
()

486  
SDIO
->
FIFO
;

487 
	}
}

496 
	$SDIO_WreDa
(
u32
 
Da
)

498 
SDIO
->
FIFO
 = 
Da
;

499 
	}
}

509 
u32
 
	$SDIO_GFIFOCou
()

511  
SDIO
->
FIFOCNT
;

512 
	}
}

522 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 *(
vu32
 *
DCTRL_RWSTART_BB
 = (
u32

NewS
;

528 
	}
}

538 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

541 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

543 *(
vu32
 *
DCTRL_RWSTOP_BB
 = (
u32

NewS
;

544 
	}
}

556 
	$SDIO_SSDIORdWaMode
(
u32
 
SDIO_RdWaMode
)

559 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

561 *(
vu32
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

562 
	}
}

572 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

575 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

577 *(
vu32
 *
DCTRL_SDIOEN_BB
 = (
u32
)
NewS
;

578 
	}
}

588 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

591 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

593 *(
vu32
 *
CMD_SDIOSUSPEND_BB
 = (
u32
)
NewS
;

594 
	}
}

604 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

607 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

609 *(
vu32
 *
CMD_ENCMDCOMPL_BB
 = (
u32
)
NewS
;

610 
	}
}

620 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

623 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

625 *(
vu32
 *
CMD_NIEN_BB
 = (
u32
)((~((u32)
NewS
)) & ((u32)0x1));

626 
	}
}

636 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

639 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

641 *(
vu32
 *
CMD_ATACMD_BB
 = (
u32
)
NewS
;

642 
	}
}

683 
FgStus
 
	$SDIO_GFgStus
(
u32
 
SDIO_FLAG
)

685 
FgStus
 
bus
 = 
RESET
;

688 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

690 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
u32
)
RESET
)

692 
bus
 = 
SET
;

696 
bus
 = 
RESET
;

698  
bus
;

699 
	}
}

730 
	$SDIO_CˬFg
(
u32
 
SDIO_FLAG
)

733 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

735 
SDIO
->
ICR
 = 
SDIO_FLAG
;

736 
	}
}

778 
ITStus
 
	$SDIO_GITStus
(
u32
 
SDIO_IT
)

780 
ITStus
 
bus
 = 
RESET
;

783 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

785 i((
SDIO
->
STA
 & 
SDIO_IT
!(
u32
)
RESET
)

787 
bus
 = 
SET
;

791 
bus
 = 
RESET
;

793  
bus
;

794 
	}
}

824 
	$SDIO_CˬITPdgB
(
u32
 
SDIO_IT
)

827 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

829 
SDIO
->
ICR
 = 
SDIO_IT
;

830 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_spi.c

17 
	~"m32f10x_i.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#CR1_SPE_S
 ((
u16
)0x0040)

	)

24 
	#CR1_SPE_Ret
 ((
u16
)0xFFBF)

	)

27 
	#I2SCFGR_I2SE_S
 ((
u16
)0x0400)

	)

28 
	#I2SCFGR_I2SE_Ret
 ((
u16
)0xFBFF)

	)

31 
	#CR1_CRCNext_S
 ((
u16
)0x1000)

	)

34 
	#CR1_CRCEN_S
 ((
u16
)0x2000)

	)

35 
	#CR1_CRCEN_Ret
 ((
u16
)0xDFFF)

	)

38 
	#CR2_SSOE_S
 ((
u16
)0x0004)

	)

39 
	#CR2_SSOE_Ret
 ((
u16
)0xFFFB)

	)

42 
	#CR1_CLEAR_Mask
 ((
u16
)0x3040)

	)

43 
	#I2SCFGR_CLEAR_Mask
 ((
u16
)0xF040)

	)

46 
	#SPI_Mode_Se
 ((
u16
)0xF7FF)

	)

47 
	#I2S_Mode_Se
 ((
u16
)0x0800)

	)

50 
	#I2S2_CLOCK_SRC
 ((
u32
)(0x00020000))

	)

51 
	#I2S3_CLOCK_SRC
 ((
u32
)(0x00040000))

	)

52 
	#I2S_MUL_MASK
 ((
u32
)(0x0000F000))

	)

53 
	#I2S_DIV_MASK
 ((
u32
)(0x000000F0))

	)

54 
	#DIV_ID
 ((*(
vu32
*)0xE0042000& 0xFFF)

	)

55 
	#STM32_CL
 ((
u32
)0x418)

	)

70 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

73 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

75 *(
u32
*)&
SPIx
)

77 
SPI1_BASE
:

79 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

81 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

84 
SPI2_BASE
:

86 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

88 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

91 
SPI3_BASE
:

93 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

95 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

101 
	}
}

114 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

116 
u16
 
tmeg
 = 0;

119 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

122 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

123 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

124 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

125 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

126 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

127 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

128 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

129 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

130 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

134 
tmeg
 = 
SPIx
->
CR1
;

136 
tmeg
 &
CR1_CLEAR_Mask
;

145 
tmeg
 |(
u16
)((
u32
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

146 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

147 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

148 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

150 
SPIx
->
CR1
 = 
tmeg
;

153 
SPIx
->
I2SCFGR
 &
SPI_Mode_Se
;

157 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

158 
	}
}

179 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

181 
u16
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

182 
u32
 
tmp
 = 0, 
sourock
 = 0;

183 
RCC_ClocksTyDef
 
RCC_Clocks
;

186 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

187 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

188 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

189 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

190 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

191 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

192 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

197 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_Mask
;

198 
SPIx
->
I2SPR
 = 0x0002;

201 
tmeg
 = 
SPIx
->
I2SCFGR
;

204 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

206 
i2sodd
 = (
u16
)0;

207 
i2sdiv
 = (
u16
)2;

213 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

216 
ckngth
 = 1;

221 
ckngth
 = 2;

225 if((*(
u32
*)&(
SPIx
)=
SPI2_BASE
)

228 
tmp
 = 
I2S2_CLOCK_SRC
;

233 
tmp
 = 
I2S3_CLOCK_SRC
;

237 if((
DIV_ID
 =
STM32_CL
&& ((
RCC
->
CFGR2
 & 
tmp
) != 0))

240 
tmp
 = (
u32
)((
RCC
->
CFGR2
 & 
I2S_MUL_MASK
) >> 12);

243 if((
tmp
 > 5) && (tmp < 15))

246 
tmp
 += 2;

248 i(
tmp
 == 15)

251 
tmp
 = 20;

254 
sourock
 = (
u32
)(((
RCC
->
CFGR2
 & 
I2S_DIV_MASK
) >> 4) + 1);

257 
sourock
 = (
u32
((
HSE_Vue
 / sourock* 
tmp
 * 2);

262 
	`RCC_GClocksFq
(&
RCC_Clocks
);

265 
sourock
 = 
RCC_Clocks
.
SYSCLK_Fqucy
;

268 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

271 
tmp
 = (
u16
)(((((
sourock
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

276 
tmp
 = (
u16
)(((((
sourock
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

280 
tmp
 =mp / 10;

283 
i2sodd
 = (
u16
)(
tmp
 & (u16)0x0001);

286 
i2sdiv
 = (
u16
)((
tmp
 - 
i2sodd
) / 2);

289 
i2sodd
 = (
u16
) (i2sodd << 8);

293 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

296 
i2sdiv
 = 2;

297 
i2sodd
 = 0;

301 
SPIx
->
I2SPR
 = (
u16
)(
i2sdiv
 | 
i2sodd
 | 
I2S_InSu
->
I2S_MCLKOuut
);

304 
tmeg
 |(
u16
)(
I2S_Mode_Se
 | 
I2S_InSu
->
I2S_Mode
 | \

305 
I2S_InSu
->
I2S_Sndd
 | I2S_InSu->
I2S_DaFm
 | \

306 
I2S_InSu
->
I2S_CPOL
);

309 
SPIx
->
I2SCFGR
 = 
tmeg
;

310 
	}
}

320 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

324 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

327 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

330 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

333 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

336 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

339 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

342 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

345 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

348 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

349 
	}
}

359 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

363 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

366 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

369 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

372 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

375 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

378 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

379 
	}
}

390 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

393 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

394 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

396 i(
NewS
 !
DISABLE
)

399 
SPIx
->
CR1
 |
CR1_SPE_S
;

404 
SPIx
->
CR1
 &
CR1_SPE_Ret
;

406 
	}
}

417 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

420 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

421 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

423 i(
NewS
 !
DISABLE
)

426 
SPIx
->
I2SCFGR
 |
I2SCFGR_I2SE_S
;

431 
SPIx
->
I2SCFGR
 &
I2SCFGR_I2SE_Ret
;

433 
	}
}

452 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
u8
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

454 
u16
 
pos
 = 0, 
mask
 = 0 ;

457 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

458 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

459 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

462 
pos
 = 
SPI_I2S_IT
 >> 4;

464 
mask
 = (
u16
)((u16)1 << 
pos
);

466 i(
NewS
 !
DISABLE
)

469 
SPIx
->
CR2
 |
mask
;

474 
SPIx
->
CR2
 &(
u16
)~
mask
;

476 
	}
}

495 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

498 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

499 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

500 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

502 i(
NewS
 !
DISABLE
)

505 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

510 
SPIx
->
CR2
 &(
u16
)~
SPI_I2S_DMAReq
;

512 
	}
}

524 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
u16
 
Da
)

527 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

530 
SPIx
->
DR
 = 
Da
;

531 
	}
}

542 
u16
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

545 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

548  
SPIx
->
DR
;

549 
	}
}

563 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_NSSIlSo
)

566 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

567 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

569 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

572 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

577 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

579 
	}
}

590 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

593 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

594 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

596 i(
NewS
 !
DISABLE
)

599 
SPIx
->
CR2
 |
CR2_SSOE_S
;

604 
SPIx
->
CR2
 &
CR2_SSOE_Ret
;

606 
	}
}

619 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_DaSize
)

622 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

623 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

626 
SPIx
->
CR1
 &(
u16
)~
SPI_DaSize_16b
;

628 
SPIx
->
CR1
 |
SPI_DaSize
;

629 
	}
}

638 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

641 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

644 
SPIx
->
CR1
 |
CR1_CRCNext_S
;

645 
	}
}

657 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

660 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

661 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

663 i(
NewS
 !
DISABLE
)

666 
SPIx
->
CR1
 |
CR1_CRCEN_S
;

671 
SPIx
->
CR1
 &
CR1_CRCEN_Ret
;

673 
	}
}

687 
u16
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
u8
 
SPI_CRC
)

689 
u16
 
eg
 = 0;

692 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

693 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

695 i(
SPI_CRC
 !
SPI_CRC_Rx
)

698 
eg
 = 
SPIx
->
TXCRCR
;

703 
eg
 = 
SPIx
->
RXCRCR
;

707  
eg
;

708 
	}
}

717 
u16
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

720 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

723  
SPIx
->
CRCPR
;

724 
	}
}

739 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_Dei
)

742 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

743 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

745 i(
SPI_Dei
 =
SPI_Dei_Tx
)

748 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

753 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

755 
	}
}

776 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_I2S_FLAG
)

778 
FgStus
 
bus
 = 
RESET
;

781 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

782 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

785 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
u16
)
RESET
)

788 
bus
 = 
SET
;

793 
bus
 = 
RESET
;

796  
bus
;

797 
	}
}

821 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
u16
 
SPI_I2S_FLAG
)

824 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

825 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

828 
SPIx
->
SR
 = (
u16
)~
SPI_I2S_FLAG
;

829 
	}
}

848 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
u8
 
SPI_I2S_IT
)

850 
ITStus
 
bus
 = 
RESET
;

851 
u16
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

854 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

855 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

858 
pos
 = (
u16
)((u16)0x01 << (
SPI_I2S_IT
 & (
u8
)0x0F));

861 
mask
 = 
SPI_I2S_IT
 >> 4;

863 
mask
 = (
u16
)((u16)0x01 << itmask);

865 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

868 i(((
SPIx
->
SR
 & 
pos
!(
u16
)
RESET
&& 
abˡus
)

871 
bus
 = 
SET
;

876 
bus
 = 
RESET
;

879  
bus
;

880 
	}
}

905 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
u8
 
SPI_I2S_IT
)

907 
u16
 
pos
 = 0;

910 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

911 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

914 
pos
 = (
u16
)((u16)0x01 << (
SPI_I2S_IT
 & (
u8
)0x0F));

916 
SPIx
->
SR
 = (
u16
)~
pos
;

917 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_systick.c

17 
	~"m32f10x_syick.h
"

23 
	#CTRL_TICKINT_S
 ((
u32
)0x00000002)

	)

24 
	#CTRL_TICKINT_Ret
 ((
u32
)0xFFFFFFFD)

	)

43 
	$SysTick_CLKSourCfig
(
u32
 
SysTick_CLKSour
)

46 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

48 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

50 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

54 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

56 
	}
}

66 
	$SysTick_SRd
(
u32
 
Rd
)

69 
	`as_m
(
	`IS_SYSTICK_RELOAD
(
Rd
));

71 
SysTick
->
LOAD
 = 
Rd
;

72 
	}
}

85 
	$SysTick_CouCmd
(
u32
 
SysTick_Cou
)

88 
	`as_m
(
	`IS_SYSTICK_COUNTER
(
SysTick_Cou
));

90 i(
SysTick_Cou
 =
SysTick_Cou_Eb
)

92 
SysTick
->
CTRL
 |
SysTick_Cou_Eb
;

94 i(
SysTick_Cou
 =
SysTick_Cou_Dib
)

96 
SysTick
->
CTRL
 &
SysTick_Cou_Dib
;

100 
SysTick
->
VAL
 = 
SysTick_Cou_Cˬ
;

102 
	}
}

112 
	$SysTick_ITCfig
(
FuniڮS
 
NewS
)

115 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

117 i(
NewS
 !
DISABLE
)

119 
SysTick
->
CTRL
 |
CTRL_TICKINT_S
;

123 
SysTick
->
CTRL
 &
CTRL_TICKINT_Ret
;

125 
	}
}

134 
u32
 
	$SysTick_GCou
()

136 (
SysTick
->
VAL
);

137 
	}
}

150 
FgStus
 
	$SysTick_GFgStus
(
u8
 
SysTick_FLAG
)

152 
u32
 
ueg
 = 0, 
tmp
 = 0 ;

153 
FgStus
 
bus
 = 
RESET
;

156 
	`as_m
(
	`IS_SYSTICK_FLAG
(
SysTick_FLAG
));

159 
tmp
 = 
SysTick_FLAG
 >> 3;

161 i(
tmp
 == 2)

163 
ueg
 = 
SysTick
->
CTRL
;

167 
ueg
 = 
SysTick
->
CALIB
;

170 i((
ueg
 & ((
u32
)1 << 
SysTick_FLAG
)!(u32)
RESET
)

172 
bus
 = 
SET
;

176 
bus
 = 
RESET
;

178  
bus
;

179 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_tim.c

17 
	~"m32f10x_tim.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#CR1_CEN_S
 ((
u16
)0x0001)

	)

24 
	#CR1_CEN_Ret
 ((
u16
)0x03FE)

	)

25 
	#CR1_UDIS_S
 ((
u16
)0x0002)

	)

26 
	#CR1_UDIS_Ret
 ((
u16
)0x03FD)

	)

27 
	#CR1_URS_S
 ((
u16
)0x0004)

	)

28 
	#CR1_URS_Ret
 ((
u16
)0x03FB)

	)

29 
	#CR1_OPM_Ret
 ((
u16
)0x03F7)

	)

30 
	#CR1_CouMode_Mask
 ((
u16
)0x038F)

	)

31 
	#CR1_ARPE_S
 ((
u16
)0x0080)

	)

32 
	#CR1_ARPE_Ret
 ((
u16
)0x037F)

	)

33 
	#CR1_CKD_Mask
 ((
u16
)0x00FF)

	)

35 
	#CR2_CCPC_S
 ((
u16
)0x0001)

	)

36 
	#CR2_CCPC_Ret
 ((
u16
)0xFFFE)

	)

37 
	#CR2_CCUS_S
 ((
u16
)0x0004)

	)

38 
	#CR2_CCUS_Ret
 ((
u16
)0xFFFB)

	)

39 
	#CR2_CCDS_S
 ((
u16
)0x0008)

	)

40 
	#CR2_CCDS_Ret
 ((
u16
)0xFFF7)

	)

41 
	#CR2_MMS_Mask
 ((
u16
)0xFF8F)

	)

42 
	#CR2_TI1S_S
 ((
u16
)0x0080)

	)

43 
	#CR2_TI1S_Ret
 ((
u16
)0xFF7F)

	)

44 
	#CR2_OIS1_Ret
 ((
u16
)0x7EFF)

	)

45 
	#CR2_OIS1N_Ret
 ((
u16
)0x7DFF)

	)

46 
	#CR2_OIS2_Ret
 ((
u16
)0x7BFF)

	)

47 
	#CR2_OIS2N_Ret
 ((
u16
)0x77FF)

	)

48 
	#CR2_OIS3_Ret
 ((
u16
)0x6FFF)

	)

49 
	#CR2_OIS3N_Ret
 ((
u16
)0x5FFF)

	)

50 
	#CR2_OIS4_Ret
 ((
u16
)0x3FFF)

	)

52 
	#SMCR_SMS_Mask
 ((
u16
)0xFFF8)

	)

53 
	#SMCR_ETR_Mask
 ((
u16
)0x00FF)

	)

54 
	#SMCR_TS_Mask
 ((
u16
)0xFF8F)

	)

55 
	#SMCR_MSM_Ret
 ((
u16
)0xFF7F)

	)

56 
	#SMCR_ECE_S
 ((
u16
)0x4000)

	)

58 
	#CCMR_CC13S_Mask
 ((
u16
)0xFFFC)

	)

59 
	#CCMR_CC24S_Mask
 ((
u16
)0xFCFF)

	)

60 
	#CCMR_TI13De_S
 ((
u16
)0x0001)

	)

61 
	#CCMR_TI24De_S
 ((
u16
)0x0100)

	)

62 
	#CCMR_OC13FE_Ret
 ((
u16
)0xFFFB)

	)

63 
	#CCMR_OC24FE_Ret
 ((
u16
)0xFBFF)

	)

64 
	#CCMR_OC13PE_Ret
 ((
u16
)0xFFF7)

	)

65 
	#CCMR_OC24PE_Ret
 ((
u16
)0xF7FF)

	)

66 
	#CCMR_OC13M_Mask
 ((
u16
)0xFF8F)

	)

67 
	#CCMR_OC24M_Mask
 ((
u16
)0x8FFF)

	)

69 
	#CCMR_OC13CE_Ret
 ((
u16
)0xFF7F)

	)

70 
	#CCMR_OC24CE_Ret
 ((
u16
)0x7FFF)

	)

72 
	#CCMR_IC13PSC_Mask
 ((
u16
)0xFFF3)

	)

73 
	#CCMR_IC24PSC_Mask
 ((
u16
)0xF3FF)

	)

74 
	#CCMR_IC13F_Mask
 ((
u16
)0xFF0F)

	)

75 
	#CCMR_IC24F_Mask
 ((
u16
)0x0FFF)

	)

77 
	#CCMR_Offt
 ((
u16
)0x0018)

	)

78 
	#CCER_CCE_S
 ((
u16
)0x0001)

	)

79 
	#CCER_CCNE_S
 ((
u16
)0x0004)

	)

81 
	#CCER_CC1P_Ret
 ((
u16
)0xFFFD)

	)

82 
	#CCER_CC2P_Ret
 ((
u16
)0xFFDF)

	)

83 
	#CCER_CC3P_Ret
 ((
u16
)0xFDFF)

	)

84 
	#CCER_CC4P_Ret
 ((
u16
)0xDFFF)

	)

86 
	#CCER_CC1NP_Ret
 ((
u16
)0xFFF7)

	)

87 
	#CCER_CC2NP_Ret
 ((
u16
)0xFF7F)

	)

88 
	#CCER_CC3NP_Ret
 ((
u16
)0xF7FF)

	)

90 
	#CCER_CC1E_S
 ((
u16
)0x0001)

	)

91 
	#CCER_CC1E_Ret
 ((
u16
)0xFFFE)

	)

93 
	#CCER_CC1NE_Ret
 ((
u16
)0xFFFB)

	)

95 
	#CCER_CC2E_S
 ((
u16
)0x0010)

	)

96 
	#CCER_CC2E_Ret
 ((
u16
)0xFFEF)

	)

98 
	#CCER_CC2NE_Ret
 ((
u16
)0xFFBF)

	)

100 
	#CCER_CC3E_S
 ((
u16
)0x0100)

	)

101 
	#CCER_CC3E_Ret
 ((
u16
)0xFEFF)

	)

103 
	#CCER_CC3NE_Ret
 ((
u16
)0xFBFF)

	)

105 
	#CCER_CC4E_S
 ((
u16
)0x1000)

	)

106 
	#CCER_CC4E_Ret
 ((
u16
)0xEFFF)

	)

108 
	#BDTR_MOE_S
 ((
u16
)0x8000)

	)

109 
	#BDTR_MOE_Ret
 ((
u16
)0x7FFF)

	)

114 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPެy
, u16 
TIM_ICSei
,

115 
u16
 
TIM_ICFr
);

116 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPެy
, u16 
TIM_ICSei
,

117 
u16
 
TIM_ICFr
);

118 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPެy
, u16 
TIM_ICSei
,

119 
u16
 
TIM_ICFr
);

120 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPެy
, u16 
TIM_ICSei
,

121 
u16
 
TIM_ICFr
);

134 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

137 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

139 *(
u32
*)&
TIMx
)

141 
TIM1_BASE
:

142 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

143 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

146 
TIM2_BASE
:

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

148 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

151 
TIM3_BASE
:

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

156 
TIM4_BASE
:

157 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

158 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

161 
TIM5_BASE
:

162 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

163 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

166 
TIM6_BASE
:

167 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

168 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

171 
TIM7_BASE
:

172 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

173 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

176 
TIM8_BASE
:

177 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

178 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

184 
	}
}

198 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

201 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

202 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

203 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

206 
TIMx
->
CR1
 &
CR1_CKD_Mask
 & 
CR1_CouMode_Mask
;

207 
TIMx
->
CR1
 |(
u32
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
 |

208 
TIM_TimeBaInSu
->
TIM_CouMode
;

210 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

213 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

215 i(((*(
u32
*)&
TIMx
=
TIM1_BASE
|| ((*(u32*)&TIMx=
TIM8_BASE
))

218 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

221 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

222 
	}
}

236 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

238 
u16
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

241 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

242 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

243 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

244 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

247 
TIMx
->
CCER
 &
CCER_CC1E_Ret
;

250 
tmpcr
 = 
TIMx
->
CCER
;

253 
tmp2
 = 
TIMx
->
CR2
;

256 
tmpccmrx
 = 
TIMx
->
CCMR1
;

259 
tmpccmrx
 &
CCMR_OC13M_Mask
;

262 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

265 
tmpcr
 &
CCER_CC1P_Ret
;

268 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

271 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

274 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

276 if((*(
u32
*)&
TIMx
 =
TIM1_BASE
|| (*(u32*)&TIMx =
TIM8_BASE
))

278 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

279 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

280 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

281 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

284 
tmpcr
 &
CCER_CC1NP_Ret
;

287 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

290 
tmpcr
 &
CCER_CC1NE_Ret
;

293 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

296 
tmp2
 &
CR2_OIS1_Ret
;

297 
tmp2
 &
CR2_OIS1N_Ret
;

300 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

303 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

306 
TIMx
->
CR2
 = 
tmp2
;

309 
TIMx
->
CCMR1
 = 
tmpccmrx
;

312 
TIMx
->
CCER
 = 
tmpcr
;

313 
	}
}

327 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

329 
u16
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

332 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

333 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

334 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

335 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

338 
TIMx
->
CCER
 &
CCER_CC2E_Ret
;

341 
tmpcr
 = 
TIMx
->
CCER
;

344 
tmp2
 = 
TIMx
->
CR2
;

347 
tmpccmrx
 = 
TIMx
->
CCMR1
;

350 
tmpccmrx
 &
CCMR_OC24M_Mask
;

353 
tmpccmrx
 |(
u16
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

356 
tmpcr
 &
CCER_CC2P_Ret
;

359 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

362 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

365 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

367 if((*(
u32
*)&
TIMx
 =
TIM1_BASE
|| (*(u32*)&TIMx =
TIM8_BASE
))

369 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

370 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

371 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

372 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

375 
tmpcr
 &
CCER_CC2NP_Ret
;

378 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

381 
tmpcr
 &
CCER_CC2NE_Ret
;

384 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

387 
tmp2
 &
CR2_OIS2_Ret
;

388 
tmp2
 &
CR2_OIS2N_Ret
;

391 
tmp2
 |(
u16
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

394 
tmp2
 |(
u16
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

398 
TIMx
->
CR2
 = 
tmp2
;

401 
TIMx
->
CCMR1
 = 
tmpccmrx
;

404 
TIMx
->
CCER
 = 
tmpcr
;

405 
	}
}

419 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

421 
u16
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

424 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

425 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

426 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

427 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

430 
TIMx
->
CCER
 &
CCER_CC3E_Ret
;

433 
tmpcr
 = 
TIMx
->
CCER
;

436 
tmp2
 = 
TIMx
->
CR2
;

439 
tmpccmrx
 = 
TIMx
->
CCMR2
;

442 
tmpccmrx
 &
CCMR_OC13M_Mask
;

445 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

448 
tmpcr
 &
CCER_CC3P_Ret
;

451 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

454 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

457 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

459 if((*(
u32
*)&
TIMx
 =
TIM1_BASE
|| (*(u32*)&TIMx =
TIM8_BASE
))

461 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

462 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

463 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

464 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

467 
tmpcr
 &
CCER_CC3NP_Ret
;

470 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

473 
tmpcr
 &
CCER_CC3NE_Ret
;

476 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

479 
tmp2
 &
CR2_OIS3_Ret
;

480 
tmp2
 &
CR2_OIS3N_Ret
;

483 
tmp2
 |(
u16
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

486 
tmp2
 |(
u16
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

490 
TIMx
->
CR2
 = 
tmp2
;

493 
TIMx
->
CCMR2
 = 
tmpccmrx
;

496 
TIMx
->
CCER
 = 
tmpcr
;

497 
	}
}

511 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

513 
u16
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

516 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

517 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

518 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

519 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

522 
TIMx
->
CCER
 &
CCER_CC4E_Ret
;

525 
tmpcr
 = 
TIMx
->
CCER
;

528 
tmp2
 = 
TIMx
->
CR2
;

531 
tmpccmrx
 = 
TIMx
->
CCMR2
;

534 
tmpccmrx
 &
CCMR_OC24M_Mask
;

537 
tmpccmrx
 |(
u16
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

540 
tmpcr
 &
CCER_CC4P_Ret
;

543 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

546 
tmpcr
 |(
u16
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

549 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

551 if((*(
u32
*)&
TIMx
 =
TIM1_BASE
|| (*(u32*)&TIMx =
TIM8_BASE
))

553 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

556 
tmp2
 &
CR2_OIS4_Ret
;

559 
tmp2
 |(
u16
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

563 
TIMx
->
CR2
 = 
tmp2
;

566 
TIMx
->
CCMR2
 = 
tmpccmrx
;

569 
TIMx
->
CCER
 = 
tmpcr
;

570 
	}
}

584 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

587 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

588 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_ICInSu
->
TIM_Chl
));

589 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

590 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

591 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

592 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

594 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

597 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

598 
TIM_ICInSu
->
TIM_ICSei
,

599 
TIM_ICInSu
->
TIM_ICFr
);

602 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

604 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

607 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

608 
TIM_ICInSu
->
TIM_ICSei
,

609 
TIM_ICInSu
->
TIM_ICFr
);

612 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

614 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

617 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

618 
TIM_ICInSu
->
TIM_ICSei
,

619 
TIM_ICInSu
->
TIM_ICFr
);

622 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

627 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

628 
TIM_ICInSu
->
TIM_ICSei
,

629 
TIM_ICInSu
->
TIM_ICFr
);

632 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

634 
	}
}

649 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

651 
u16
 
icposެy
 = 
TIM_ICPެy_Risg
;

652 
u16
 
icposei
 = 
TIM_ICSei_DeTI
;

655 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

658 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

660 
icposެy
 = 
TIM_ICPެy_Flg
;

664 
icposެy
 = 
TIM_ICPެy_Risg
;

668 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

670 
icposei
 = 
TIM_ICSei_IndeTI
;

674 
icposei
 = 
TIM_ICSei_DeTI
;

677 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

680 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

681 
TIM_ICInSu
->
TIM_ICFr
);

684 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

687 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

690 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

695 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

696 
TIM_ICInSu
->
TIM_ICFr
);

699 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

702 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

705 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

707 
	}
}

720 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

723 
	`as_m
(
	`IS_TIM_18_PERIPH
(
TIMx
));

724 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

725 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

726 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

727 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

728 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

729 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

734 
TIMx
->
BDTR
 = (
u32
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

735 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

736 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

737 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

739 
	}
}

749 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

752 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFF;

753 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

754 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

755 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

756 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

757 
	}
}

767 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

770 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

771 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

772 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

773 
TIM_OCInSu
->
TIM_Pul
 = 0x0000;

774 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

775 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

776 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

777 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

778 
	}
}

788 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

791 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

792 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

793 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

794 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

795 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

796 
	}
}

806 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

809 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

810 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

811 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

812 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

813 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

814 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

815 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

816 
	}
}

827 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

830 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

831 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

833 i(
NewS
 !
DISABLE
)

836 
TIMx
->
CR1
 |
CR1_CEN_S
;

841 
TIMx
->
CR1
 &
CR1_CEN_Ret
;

843 
	}
}

854 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

857 
	`as_m
(
	`IS_TIM_18_PERIPH
(
TIMx
));

858 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

860 i(
NewS
 !
DISABLE
)

863 
TIMx
->
BDTR
 |
BDTR_MOE_S
;

868 
TIMx
->
BDTR
 &
BDTR_MOE_Ret
;

870 
	}
}

892 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IT
, 
FuniڮS
 
NewS
)

895 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

896 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

897 
	`as_m
(
	`IS_TIM_PERIPH_IT
((
TIMx
), (
TIM_IT
)));

898 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

900 i(
NewS
 !
DISABLE
)

903 
TIMx
->
DIER
 |
TIM_IT
;

908 
TIMx
->
DIER
 &(
u16
)~
TIM_IT
;

910 
	}
}

927 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_EvtSour
)

930 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

931 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

932 
	`as_m
(
	`IS_TIM_PERIPH_EVENT
((
TIMx
), (
TIM_EvtSour
)));

935 
TIMx
->
EGR
 = 
TIM_EvtSour
;

936 
	}
}

958 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_DMABa
, u16 
TIM_DMABurLgth
)

961 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

962 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

963 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

966 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

967 
	}
}

987 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

990 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

991 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

992 
	`as_m
(
	`IS_TIM_PERIPH_DMA
(
TIMx
, 
TIM_DMASour
));

993 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

995 i(
NewS
 !
DISABLE
)

998 
TIMx
->
DIER
 |
TIM_DMASour
;

1003 
TIMx
->
DIER
 &(
u16
)~
TIM_DMASour
;

1005 
	}
}

1015 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

1018 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1021 
TIMx
->
SMCR
 &
SMCR_SMS_Mask
;

1022 
	}
}

1037 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IutTriggSour
)

1040 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1041 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

1044 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

1047 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

1048 
	}
}

1068 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_TIxExCLKSour
,

1069 
u16
 
TIM_ICPެy
, u16 
ICFr
)

1072 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1073 
	`as_m
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxExCLKSour
));

1074 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

1075 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

1078 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

1080 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

1084 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

1088 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

1091 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

1092 
	}
}

1114 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ExtTRGPsr
, u16 
TIM_ExtTRGPެy
,

1115 
u16
 
ExtTRGFr
)

1117 
u16
 
tmpsm
 = 0;

1120 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1121 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1122 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1123 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1126 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

1129 
tmpsm
 = 
TIMx
->
SMCR
;

1132 
tmpsm
 &
SMCR_SMS_Mask
;

1134 
tmpsm
 |
TIM_SveMode_Ex1
;

1137 
tmpsm
 &
SMCR_TS_Mask
;

1138 
tmpsm
 |
TIM_TS_ETRF
;

1141 
TIMx
->
SMCR
 = 
tmpsm
;

1142 
	}
}

1164 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ExtTRGPsr
,

1165 
u16
 
TIM_ExtTRGPެy
, u16 
ExtTRGFr
)

1168 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1169 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1170 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1171 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1174 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

1177 
TIMx
->
SMCR
 |
SMCR_ECE_S
;

1178 
	}
}

1200 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ExtTRGPsr
, u16 
TIM_ExtTRGPެy
,

1201 
u16
 
ExtTRGFr
)

1203 
u16
 
tmpsm
 = 0;

1206 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1207 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

1208 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

1209 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

1211 
tmpsm
 = 
TIMx
->
SMCR
;

1214 
tmpsm
 &
SMCR_ETR_Mask
;

1217 
tmpsm
 |
TIM_ExtTRGPsr
 | 
TIM_ExtTRGPެy
 | (
u16
)(
ExtTRGFr
 << 8);

1220 
TIMx
->
SMCR
 = 
tmpsm
;

1221 
	}
}

1237 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
Psr
, u16 
TIM_PSCRdMode
)

1240 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1241 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

1244 
TIMx
->
PSC
 = 
Psr
;

1247 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

1248 
	}
}

1265 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_CouMode
)

1267 
u16
 
tmp1
 = 0;

1270 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1271 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

1273 
tmp1
 = 
TIMx
->
CR1
;

1276 
tmp1
 &
CR1_CouMode_Mask
;

1279 
tmp1
 |
TIM_CouMode
;

1282 
TIMx
->
CR1
 = 
tmp1
;

1283 
	}
}

1303 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IutTriggSour
)

1305 
u16
 
tmpsm
 = 0;

1308 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1309 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

1312 
tmpsm
 = 
TIMx
->
SMCR
;

1315 
tmpsm
 &
SMCR_TS_Mask
;

1318 
tmpsm
 |
TIM_IutTriggSour
;

1321 
TIMx
->
SMCR
 = 
tmpsm
;

1322 
	}
}

1348 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_EncodMode
,

1349 
u16
 
TIM_IC1Pެy
, u16 
TIM_IC2Pެy
)

1351 
u16
 
tmpsm
 = 0;

1352 
u16
 
tmpccmr1
 = 0;

1353 
u16
 
tmpcr
 = 0;

1356 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1357 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

1358 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

1359 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

1362 
tmpsm
 = 
TIMx
->
SMCR
;

1365 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1368 
tmpcr
 = 
TIMx
->
CCER
;

1371 
tmpsm
 &
SMCR_SMS_Mask
;

1372 
tmpsm
 |
TIM_EncodMode
;

1375 
tmpccmr1
 &
CCMR_CC13S_Mask
 & 
CCMR_CC24S_Mask
;

1376 
tmpccmr1
 |
CCMR_TI13De_S
 | 
CCMR_TI24De_S
;

1379 
tmpcr
 &
CCER_CC1P_Ret
 & 
CCER_CC2P_Ret
;

1380 
tmpcr
 |(
TIM_IC1Pެy
 | (
u16
)(
TIM_IC2Pެy
 << 4));

1383 
TIMx
->
SMCR
 = 
tmpsm
;

1386 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1389 
TIMx
->
CCER
 = 
tmpcr
;

1390 
	}
}

1406 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FdAi
)

1408 
u16
 
tmpccmr1
 = 0;

1411 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1412 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1414 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1417 
tmpccmr1
 &
CCMR_OC13M_Mask
;

1420 
tmpccmr1
 |
TIM_FdAi
;

1423 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1424 
	}
}

1440 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FdAi
)

1442 
u16
 
tmpccmr1
 = 0;

1445 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1446 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1448 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1451 
tmpccmr1
 &
CCMR_OC24M_Mask
;

1454 
tmpccmr1
 |(
u16
)(
TIM_FdAi
 << 8);

1457 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1458 
	}
}

1474 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FdAi
)

1476 
u16
 
tmpccmr2
 = 0;

1479 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1480 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1482 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1485 
tmpccmr2
 &
CCMR_OC13M_Mask
;

1488 
tmpccmr2
 |
TIM_FdAi
;

1491 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1492 
	}
}

1508 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FdAi
)

1510 
u16
 
tmpccmr2
 = 0;

1513 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1514 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1515 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1518 
tmpccmr2
 &
CCMR_OC24M_Mask
;

1521 
tmpccmr2
 |(
u16
)(
TIM_FdAi
 << 8);

1524 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1525 
	}
}

1537 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1540 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1541 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1543 i(
NewS
 !
DISABLE
)

1546 
TIMx
->
CR1
 |
CR1_ARPE_S
;

1551 
TIMx
->
CR1
 &
CR1_ARPE_Ret
;

1553 
	}
}

1564 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1567 
	`as_m
(
	`IS_TIM_18_PERIPH
(
TIMx
));

1568 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1570 i(
NewS
 !
DISABLE
)

1573 
TIMx
->
CR2
 |
CR2_CCUS_S
;

1578 
TIMx
->
CR2
 &
CR2_CCUS_Ret
;

1580 
	}
}

1592 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1595 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1596 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1598 i(
NewS
 !
DISABLE
)

1601 
TIMx
->
CR2
 |
CR2_CCDS_S
;

1606 
TIMx
->
CR2
 &
CR2_CCDS_Ret
;

1608 
	}
}

1620 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

1623 
	`as_m
(
	`IS_TIM_18_PERIPH
(
TIMx
));

1624 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1626 i(
NewS
 !
DISABLE
)

1629 
TIMx
->
CR2
 |
CR2_CCPC_S
;

1634 
TIMx
->
CR2
 &
CR2_CCPC_Ret
;

1636 
	}
}

1651 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPld
)

1653 
u16
 
tmpccmr1
 = 0;

1656 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1657 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1659 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1662 
tmpccmr1
 &
CCMR_OC13PE_Ret
;

1665 
tmpccmr1
 |
TIM_OCPld
;

1668 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1669 
	}
}

1684 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPld
)

1686 
u16
 
tmpccmr1
 = 0;

1689 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1690 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1692 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1695 
tmpccmr1
 &
CCMR_OC24PE_Ret
;

1698 
tmpccmr1
 |(
u16
)(
TIM_OCPld
 << 8);

1701 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1702 
	}
}

1717 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPld
)

1719 
u16
 
tmpccmr2
 = 0;

1722 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1723 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1725 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1728 
tmpccmr2
 &
CCMR_OC13PE_Ret
;

1731 
tmpccmr2
 |
TIM_OCPld
;

1734 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1735 
	}
}

1750 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPld
)

1752 
u16
 
tmpccmr2
 = 0;

1755 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1756 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1758 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1761 
tmpccmr2
 &
CCMR_OC24PE_Ret
;

1764 
tmpccmr2
 |(
u16
)(
TIM_OCPld
 << 8);

1767 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1768 
	}
}

1782 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCFa
)

1784 
u16
 
tmpccmr1
 = 0;

1787 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1788 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1791 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1794 
tmpccmr1
 &
CCMR_OC13FE_Ret
;

1797 
tmpccmr1
 |
TIM_OCFa
;

1800 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1801 
	}
}

1815 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCFa
)

1817 
u16
 
tmpccmr1
 = 0;

1820 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1821 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1824 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1827 
tmpccmr1
 &
CCMR_OC24FE_Ret
;

1830 
tmpccmr1
 |(
u16
)(
TIM_OCFa
 << 8);

1833 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1834 
	}
}

1848 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCFa
)

1850 
u16
 
tmpccmr2
 = 0;

1853 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1854 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1857 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1860 
tmpccmr2
 &
CCMR_OC13FE_Ret
;

1863 
tmpccmr2
 |
TIM_OCFa
;

1866 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1867 
	}
}

1881 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCFa
)

1883 
u16
 
tmpccmr2
 = 0;

1886 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1887 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1890 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1893 
tmpccmr2
 &
CCMR_OC24FE_Ret
;

1896 
tmpccmr2
 |(
u16
)(
TIM_OCFa
 << 8);

1899 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1900 
	}
}

1914 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCCˬ
)

1916 
u16
 
tmpccmr1
 = 0;

1919 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1920 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1922 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1925 
tmpccmr1
 &
CCMR_OC13CE_Ret
;

1928 
tmpccmr1
 |
TIM_OCCˬ
;

1931 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1932 
	}
}

1946 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCCˬ
)

1948 
u16
 
tmpccmr1
 = 0;

1951 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1952 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1954 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1957 
tmpccmr1
 &
CCMR_OC24CE_Ret
;

1960 
tmpccmr1
 |(
u16
)(
TIM_OCCˬ
 << 8);

1963 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1964 
	}
}

1978 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCCˬ
)

1980 
u16
 
tmpccmr2
 = 0;

1983 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

1984 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1986 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1989 
tmpccmr2
 &
CCMR_OC13CE_Ret
;

1992 
tmpccmr2
 |
TIM_OCCˬ
;

1995 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1996 
	}
}

2010 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCCˬ
)

2012 
u16
 
tmpccmr2
 = 0;

2015 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2016 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

2018 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2021 
tmpccmr2
 &
CCMR_OC24CE_Ret
;

2024 
tmpccmr2
 |(
u16
)(
TIM_OCCˬ
 << 8);

2027 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2028 
	}
}

2042 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPެy
)

2044 
u16
 
tmpcr
 = 0;

2047 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2048 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2050 
tmpcr
 = 
TIMx
->
CCER
;

2053 
tmpcr
 &
CCER_CC1P_Ret
;

2054 
tmpcr
 |
TIM_OCPެy
;

2057 
TIMx
->
CCER
 = 
tmpcr
;

2058 
	}
}

2071 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCNPެy
)

2073 
u16
 
tmpcr
 = 0;

2076 
	`as_m
(
	`IS_TIM_18_PERIPH
(
TIMx
));

2077 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

2079 
tmpcr
 = 
TIMx
->
CCER
;

2082 
tmpcr
 &
CCER_CC1NP_Ret
;

2083 
tmpcr
 |
TIM_OCNPެy
;

2086 
TIMx
->
CCER
 = 
tmpcr
;

2087 
	}
}

2101 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPެy
)

2103 
u16
 
tmpcr
 = 0;

2106 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2107 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2109 
tmpcr
 = 
TIMx
->
CCER
;

2112 
tmpcr
 &
CCER_CC2P_Ret
;

2113 
tmpcr
 |(
u16
)(
TIM_OCPެy
 << 4);

2116 
TIMx
->
CCER
 = 
tmpcr
;

2117 
	}
}

2130 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCNPެy
)

2132 
u16
 
tmpcr
 = 0;

2135 
	`as_m
(
	`IS_TIM_18_PERIPH
(
TIMx
));

2136 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

2138 
tmpcr
 = 
TIMx
->
CCER
;

2141 
tmpcr
 &
CCER_CC2NP_Ret
;

2142 
tmpcr
 |(
u16
)(
TIM_OCNPެy
 << 4);

2145 
TIMx
->
CCER
 = 
tmpcr
;

2146 
	}
}

2160 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPެy
)

2162 
u16
 
tmpcr
 = 0;

2165 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2166 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2168 
tmpcr
 = 
TIMx
->
CCER
;

2171 
tmpcr
 &
CCER_CC3P_Ret
;

2172 
tmpcr
 |(
u16
)(
TIM_OCPެy
 << 8);

2175 
TIMx
->
CCER
 = 
tmpcr
;

2176 
	}
}

2189 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCNPެy
)

2191 
u16
 
tmpcr
 = 0;

2194 
	`as_m
(
	`IS_TIM_18_PERIPH
(
TIMx
));

2195 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

2197 
tmpcr
 = 
TIMx
->
CCER
;

2200 
tmpcr
 &
CCER_CC3NP_Ret
;

2201 
tmpcr
 |(
u16
)(
TIM_OCNPެy
 << 8);

2204 
TIMx
->
CCER
 = 
tmpcr
;

2205 
	}
}

2219 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OCPެy
)

2221 
u16
 
tmpcr
 = 0;

2224 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2225 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

2227 
tmpcr
 = 
TIMx
->
CCER
;

2230 
tmpcr
 &
CCER_CC4P_Ret
;

2231 
tmpcr
 |(
u16
)(
TIM_OCPެy
 << 12);

2234 
TIMx
->
CCER
 = 
tmpcr
;

2235 
	}
}

2253 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_Chl
, u16 
TIM_CCx
)

2256 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2257 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

2258 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

2261 
TIMx
->
CCER
 &(
u16
)(~((u16)(
CCER_CCE_S
 << 
TIM_Chl
)));

2264 
TIMx
->
CCER
 |(
u16
)(
TIM_CCx
 << 
TIM_Chl
);

2265 
	}
}

2281 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_Chl
, u16 
TIM_CCxN
)

2284 
	`as_m
(
	`IS_TIM_18_PERIPH
(
TIMx
));

2285 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

2286 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2289 
TIMx
->
CCER
 &(
u16
)(~((u16)(
CCER_CCNE_S
 << 
TIM_Chl
)));

2292 
TIMx
->
CCER
 |(
u16
)(
TIM_CCxN
 << 
TIM_Chl
);

2293 
	}
}

2321 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_Chl
, u16 
TIM_OCMode
)

2324 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2325 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

2326 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2329 
TIMx
->
CCER
 &(
u16
)(~((u16)(
CCER_CCE_S
 << 
TIM_Chl
)));

2331 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

2334 *((
vu32
 *)((*(
u32
*)&
TIMx
+ 
CCMR_Offt
 + (
TIM_Chl
>>1))&
CCMR_OC13M_Mask
;

2337 *((
vu32
 *)((*(
u32
*)&
TIMx
+ 
CCMR_Offt
 + (
TIM_Chl
>>1))|
TIM_OCMode
;

2343 *((
vu32
 *)((*(
u32
*)&
TIMx
+ 
CCMR_Offt
 + ((
u16
)(
TIM_Chl
 - 4)>> 1))&
CCMR_OC24M_Mask
;

2346 *((
vu32
 *)((*(
u32
*)&
TIMx
+ 
CCMR_Offt
 + ((
u16
)(
TIM_Chl
 - 4)>> 1))|(u16)(
TIM_OCMode
 << 8);

2348 
	}
}

2359 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2362 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2363 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2365 i(
NewS
 !
DISABLE
)

2368 
TIMx
->
CR1
 |
CR1_UDIS_S
;

2373 
TIMx
->
CR1
 &
CR1_UDIS_Ret
;

2375 
	}
}

2388 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_UpdeSour
)

2391 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2392 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

2394 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

2397 
TIMx
->
CR1
 |
CR1_URS_S
;

2402 
TIMx
->
CR1
 &
CR1_URS_Ret
;

2404 
	}
}

2415 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2418 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2419 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2421 i(
NewS
 !
DISABLE
)

2424 
TIMx
->
CR2
 |
CR2_TI1S_S
;

2429 
TIMx
->
CR2
 &
CR2_TI1S_Ret
;

2431 
	}
}

2444 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_OPMode
)

2447 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2451 
TIMx
->
CR1
 &
CR1_OPM_Ret
;

2454 
TIMx
->
CR1
 |
TIM_OPMode
;

2455 
	}
}

2477 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_TRGOSour
)

2480 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2481 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2482 
	`as_m
(
	`IS_TIM_PERIPH_TRGO
(
TIMx
, 
TIM_TRGOSour
));

2485 
TIMx
->
CR2
 &
CR2_MMS_Mask
;

2488 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2489 
	}
}

2505 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_SveMode
)

2508 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2509 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2512 
TIMx
->
SMCR
 &
SMCR_SMS_Mask
;

2515 
TIMx
->
SMCR
 |
TIM_SveMode
;

2516 
	}
}

2531 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_MaSveMode
)

2534 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2535 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2538 
TIMx
->
SMCR
 &
SMCR_MSM_Ret
;

2541 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2542 
	}
}

2552 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
u16
 
Cou
)

2555 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2558 
TIMx
->
CNT
 = 
Cou
;

2559 
	}
}

2569 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
u16
 
Autܖd
)

2572 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2575 
TIMx
->
ARR
 = 
Autܖd
;

2576 
	}
}

2587 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
u16
 
Com1
)

2590 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2593 
TIMx
->
CCR1
 = 
Com1
;

2594 
	}
}

2605 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
u16
 
Com2
)

2608 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2611 
TIMx
->
CCR2
 = 
Com2
;

2612 
	}
}

2623 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
u16
 
Com3
)

2626 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2629 
TIMx
->
CCR3
 = 
Com3
;

2630 
	}
}

2641 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
u16
 
Com4
)

2644 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2647 
TIMx
->
CCR4
 = 
Com4
;

2648 
	}
}

2665 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPSC
)

2668 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2669 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2672 
TIMx
->
CCMR1
 &
CCMR_IC13PSC_Mask
;

2675 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2676 
	}
}

2693 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPSC
)

2696 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2697 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2700 
TIMx
->
CCMR1
 &
CCMR_IC24PSC_Mask
;

2703 
TIMx
->
CCMR1
 |(
u16
)(
TIM_ICPSC
 << 8);

2704 
	}
}

2721 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPSC
)

2724 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2725 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2728 
TIMx
->
CCMR2
 &
CCMR_IC13PSC_Mask
;

2731 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2732 
	}
}

2749 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPSC
)

2752 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2753 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2756 
TIMx
->
CCMR2
 &
CCMR_IC24PSC_Mask
;

2759 
TIMx
->
CCMR2
 |(
u16
)(
TIM_ICPSC
 << 8);

2760 
	}
}

2775 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_CKD
)

2778 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2779 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2782 
TIMx
->
CR1
 &
CR1_CKD_Mask
;

2785 
TIMx
->
CR1
 |
TIM_CKD
;

2786 
	}
}

2795 
u16
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2798 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2801  
TIMx
->
CCR1
;

2802 
	}
}

2812 
u16
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2815 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2818  
TIMx
->
CCR2
;

2819 
	}
}

2829 
u16
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2832 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2835  
TIMx
->
CCR3
;

2836 
	}
}

2846 
u16
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2849 
	`as_m
(
	`IS_TIM_123458_PERIPH
(
TIMx
));

2852  
TIMx
->
CCR4
;

2853 
	}
}

2862 
u16
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

2865 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2868  
TIMx
->
CNT
;

2869 
	}
}

2878 
u16
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

2881 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2884  
TIMx
->
PSC
;

2885 
	}
}

2908 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FLAG
)

2910 
ITStus
 
bus
 = 
RESET
;

2913 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2914 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2915 
	`as_m
(
	`IS_TIM_PERIPH_FLAG
(
TIMx
, 
TIM_FLAG
));

2917 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
u16
)
RESET
)

2919 
bus
 = 
SET
;

2923 
bus
 = 
RESET
;

2925  
bus
;

2926 
	}
}

2949 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_FLAG
)

2952 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2953 
	`as_m
(
	`IS_TIM_CLEAR_FLAG
(
TIMx
, 
TIM_FLAG
));

2956 
TIMx
->
SR
 = (
u16
)~
TIM_FLAG
;

2957 
	}
}

2977 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IT
)

2979 
ITStus
 
bus
 = 
RESET
;

2980 
u16
 
us
 = 0x0, 
ab
 = 0x0;

2983 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2984 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2985 
	`as_m
(
	`IS_TIM_PERIPH_IT
(
TIMx
, 
TIM_IT
));

2987 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2989 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2991 i((
us
 !(
u16
)
RESET
&& (
ab
 != (u16)RESET))

2993 
bus
 = 
SET
;

2997 
bus
 = 
RESET
;

2999  
bus
;

3000 
	}
}

3020 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_IT
)

3023 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

3024 
	`as_m
(
	`IS_TIM_PERIPH_IT
(
TIMx
, 
TIM_IT
));

3027 
TIMx
->
SR
 = (
u16
)~
TIM_IT
;

3028 
	}
}

3052 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPެy
, u16 
TIM_ICSei
,

3053 
u16
 
TIM_ICFr
)

3055 
u16
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3058 
TIMx
->
CCER
 &
CCER_CC1E_Ret
;

3060 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3061 
tmpcr
 = 
TIMx
->
CCER
;

3064 
tmpccmr1
 &
CCMR_CC13S_Mask
 & 
CCMR_IC13F_Mask
;

3065 
tmpccmr1
 |
TIM_ICSei
 | (
u16
)(
TIM_ICFr
 << 4);

3068 
tmpcr
 &
CCER_CC1P_Ret
;

3069 
tmpcr
 |
TIM_ICPެy
 | 
CCER_CC1E_S
;

3072 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3073 
TIMx
->
CCER
 = 
tmpcr
;

3074 
	}
}

3098 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPެy
, u16 
TIM_ICSei
,

3099 
u16
 
TIM_ICFr
)

3101 
u16
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3104 
TIMx
->
CCER
 &
CCER_CC2E_Ret
;

3106 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3107 
tmpcr
 = 
TIMx
->
CCER
;

3108 
tmp
 = (
u16
)(
TIM_ICPެy
 << 4);

3111 
tmpccmr1
 &
CCMR_CC24S_Mask
 & 
CCMR_IC24F_Mask
;

3112 
tmpccmr1
 |(
u16
)(
TIM_ICFr
 << 12);

3113 
tmpccmr1
 |(
u16
)(
TIM_ICSei
 << 8);

3116 
tmpcr
 &
CCER_CC2P_Ret
;

3117 
tmpcr
 |
tmp
 | 
CCER_CC2E_S
;

3120 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3121 
TIMx
->
CCER
 = 
tmpcr
;

3122 
	}
}

3146 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPެy
, u16 
TIM_ICSei
,

3147 
u16
 
TIM_ICFr
)

3149 
u16
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3152 
TIMx
->
CCER
 &
CCER_CC3E_Ret
;

3154 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3155 
tmpcr
 = 
TIMx
->
CCER
;

3156 
tmp
 = (
u16
)(
TIM_ICPެy
 << 8);

3159 
tmpccmr2
 &
CCMR_CC13S_Mask
 & 
CCMR_IC13F_Mask
;

3160 
tmpccmr2
 |
TIM_ICSei
 | (
u16
)(
TIM_ICFr
 << 4);

3163 
tmpcr
 &
CCER_CC3P_Ret
;

3164 
tmpcr
 |
tmp
 | 
CCER_CC3E_S
;

3167 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3168 
TIMx
->
CCER
 = 
tmpcr
;

3169 
	}
}

3193 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
u16
 
TIM_ICPެy
, u16 
TIM_ICSei
,

3194 
u16
 
TIM_ICFr
)

3196 
u16
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3199 
TIMx
->
CCER
 &
CCER_CC4E_Ret
;

3201 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3202 
tmpcr
 = 
TIMx
->
CCER
;

3203 
tmp
 = (
u16
)(
TIM_ICPެy
 << 12);

3206 
tmpccmr2
 &
CCMR_CC24S_Mask
 & 
CCMR_IC24F_Mask
;

3207 
tmpccmr2
 |(
u16
)(
TIM_ICSei
 << 8| (u16)(
TIM_ICFr
 << 12);

3210 
tmpcr
 &
CCER_CC4P_Ret
;

3211 
tmpcr
 |
tmp
 | 
CCER_CC4E_S
;

3214 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3215 
TIMx
->
CCER
 = 
tmpcr
 ;

3216 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_usart.c

17 
	~"m32f10x_u.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#CR1_UE_S
 ((
u16
)0x2000

	)

24 
	#CR1_UE_Ret
 ((
u16
)0xDFFF

	)

27 
	#CR1_WAKE_Mask
 ((
u16
)0xF7FF

	)

30 
	#CR1_RWU_S
 ((
u16
)0x0002

	)

31 
	#CR1_RWU_Ret
 ((
u16
)0xFFFD

	)

33 
	#CR1_SBK_S
 ((
u16
)0x0001

	)

35 
	#CR1_CLEAR_Mask
 ((
u16
)0xE9F3

	)

37 
	#CR2_Addss_Mask
 ((
u16
)0xFFF0

	)

40 
	#CR2_LINEN_S
 ((
u16
)0x4000

	)

41 
	#CR2_LINEN_Ret
 ((
u16
)0xBFFF

	)

44 
	#CR2_LBDL_Mask
 ((
u16
)0xFFDF

	)

46 
	#CR2_STOP_CLEAR_Mask
 ((
u16
)0xCFFF

	)

47 
	#CR2_CLOCK_CLEAR_Mask
 ((
u16
)0xF0FF

	)

50 
	#CR3_SCEN_S
 ((
u16
)0x0020

	)

51 
	#CR3_SCEN_Ret
 ((
u16
)0xFFDF

	)

54 
	#CR3_NACK_S
 ((
u16
)0x0010

	)

55 
	#CR3_NACK_Ret
 ((
u16
)0xFFEF

	)

58 
	#CR3_HDSEL_S
 ((
u16
)0x0008

	)

59 
	#CR3_HDSEL_Ret
 ((
u16
)0xFFF7

	)

62 
	#CR3_IRLP_Mask
 ((
u16
)0xFFFB

	)

64 
	#CR3_CLEAR_Mask
 ((
u16
)0xFCFF

	)

67 
	#CR3_IREN_S
 ((
u16
)0x0002

	)

68 
	#CR3_IREN_Ret
 ((
u16
)0xFFFD

	)

70 
	#GTPR_LSB_Mask
 ((
u16
)0x00FF

	)

71 
	#GTPR_MSB_Mask
 ((
u16
)0xFF00

	)

73 
	#IT_Mask
 ((
u16
)0x001F

	)

90 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

93 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

95 *(
u32
*)&
USARTx
)

97 
USART1_BASE
:

98 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

99 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

102 
USART2_BASE
:

103 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

104 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

107 
USART3_BASE
:

108 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

109 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

112 
UART4_BASE
:

113 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

114 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

117 
UART5_BASE
:

118 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

119 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

125 
	}
}

140 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

142 
u32
 
tmeg
 = 0x00, 
bock
 = 0x00;

143 
u32
 
gdivid
 = 0x00;

144 
u32
 
aiڮdivid
 = 0x00;

145 
u32
 
uxba
 = 0;

146 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

149 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

150 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

151 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

152 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

153 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

154 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

155 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

157 
	`as_m
(
	`IS_USART_PERIPH_HFC
(
USARTx
, 
USART_InSu
->
USART_HdweFlowCڌ
));

159 
uxba
 = (*(
u32
*)&
USARTx
);

162 
tmeg
 = 
USARTx
->
CR2
;

164 
tmeg
 &
CR2_STOP_CLEAR_Mask
;

168 
tmeg
 |(
u32
)
USART_InSu
->
USART_StBs
;

171 
USARTx
->
CR2
 = (
u16
)
tmeg
;

174 
tmeg
 = 
USARTx
->
CR1
;

176 
tmeg
 &
CR1_CLEAR_Mask
;

182 
tmeg
 |(
u32
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

183 
USART_InSu
->
USART_Mode
;

186 
USARTx
->
CR1
 = (
u16
)
tmeg
;

189 
tmeg
 = 
USARTx
->
CR3
;

191 
tmeg
 &
CR3_CLEAR_Mask
;

195 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

198 
USARTx
->
CR3
 = (
u16
)
tmeg
;

202 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

203 i(
uxba
 =
USART1_BASE
)

205 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

209 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

213 
gdivid
 = ((0x19 * 
bock
/ (0x04 * (
USART_InSu
->
USART_BaudRe
)));

214 
tmeg
 = (
gdivid
 / 0x64) << 0x04;

217 
aiڮdivid
 = 
gdivid
 - (0x64 * (
tmeg
 >> 0x04));

218 
tmeg
 |((((
aiڮdivid
 * 0x10+ 0x32/ 0x64)& ((
u8
)0x0F);

221 
USARTx
->
BRR
 = (
u16
)
tmeg
;

222 
	}
}

232 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

235 
USART_InSu
->
USART_BaudRe
 = 9600;

236 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

237 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

238 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

239 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

240 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

241 
	}
}

255 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

257 
u32
 
tmeg
 = 0x00;

260 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

261 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

262 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

263 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

264 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

267 
tmeg
 = 
USARTx
->
CR2
;

269 
tmeg
 &
CR2_CLOCK_CLEAR_Mask
;

276 
tmeg
 |(
u32
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

277 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

280 
USARTx
->
CR2
 = (
u16
)
tmeg
;

281 
	}
}

291 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

294 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

295 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

296 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

297 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

298 
	}
}

311 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

314 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

315 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

317 i(
NewS
 !
DISABLE
)

320 
USARTx
->
CR1
 |
CR1_UE_S
;

325 
USARTx
->
CR1
 &
CR1_UE_Ret
;

327 
	}
}

354 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_IT
, 
FuniڮS
 
NewS
)

356 
u32
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

357 
u32
 
uxba
 = 0x00;

360 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

361 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

362 
	`as_m
(
	`IS_USART_PERIPH_IT
(
USARTx
, 
USART_IT
));

363 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

365 
uxba
 = (*(
u32
*)&(
USARTx
));

368 
ug
 = (((
u8
)
USART_IT
) >> 0x05);

371 
pos
 = 
USART_IT
 & 
IT_Mask
;

373 
mask
 = (((
u32
)0x01<< 
pos
);

375 i(
ug
 == 0x01)

377 
uxba
 += 0x0C;

379 i(
ug
 == 0x02)

381 
uxba
 += 0x10;

385 
uxba
 += 0x14;

387 i(
NewS
 !
DISABLE
)

389 *(
vu32
*)
uxba
 |
mask
;

393 *(
vu32
*)
uxba
 &~
mask
;

395 
	}
}

413 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

416 
	`as_m
(
	`IS_USART_1234_PERIPH
(
USARTx
));

417 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

418 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

420 i(
NewS
 !
DISABLE
)

424 
USARTx
->
CR3
 |
USART_DMAReq
;

430 
USARTx
->
CR3
 &(
u16
)~
USART_DMAReq
;

432 
	}
}

444 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
u8
 
USART_Addss
)

447 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

448 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

451 
USARTx
->
CR2
 &
CR2_Addss_Mask
;

453 
USARTx
->
CR2
 |
USART_Addss
;

454 
	}
}

469 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_WakeUp
)

472 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

473 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

475 
USARTx
->
CR1
 &
CR1_WAKE_Mask
;

476 
USARTx
->
CR1
 |
USART_WakeUp
;

477 
	}
}

490 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

493 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

494 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

496 i(
NewS
 !
DISABLE
)

499 
USARTx
->
CR1
 |
CR1_RWU_S
;

504 
USARTx
->
CR1
 &
CR1_RWU_Ret
;

506 
	}
}

522 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_LINBakDeLgth
)

525 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

526 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

528 
USARTx
->
CR2
 &
CR2_LBDL_Mask
;

529 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

530 
	}
}

543 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

546 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

547 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

549 i(
NewS
 !
DISABLE
)

552 
USARTx
->
CR2
 |
CR2_LINEN_S
;

557 
USARTx
->
CR2
 &
CR2_LINEN_Ret
;

559 
	}
}

571 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
u16
 
Da
)

574 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

575 
	`as_m
(
	`IS_USART_DATA
(
Da
));

578 
USARTx
->
DR
 = (
Da
 & (
u16
)0x01FF);

579 
	}
}

590 
u16
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

593 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

596  (
u16
)(
USARTx
->
DR
 & (u16)0x01FF);

597 
	}
}

608 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

611 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

614 
USARTx
->
CR1
 |
CR1_SBK_S
;

615 
	}
}

627 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
u8
 
USART_GudTime
)

630 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

633 
USARTx
->
GTPR
 &
GTPR_LSB_Mask
;

635 
USARTx
->
GTPR
 |(
u16
)((u16)
USART_GudTime
 << 0x08);

636 
	}
}

649 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
u8
 
USART_Psr
)

652 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

655 
USARTx
->
GTPR
 &
GTPR_MSB_Mask
;

657 
USARTx
->
GTPR
 |
USART_Psr
;

658 
	}
}

671 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

674 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

675 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

677 i(
NewS
 !
DISABLE
)

680 
USARTx
->
CR3
 |
CR3_SCEN_S
;

685 
USARTx
->
CR3
 &
CR3_SCEN_Ret
;

687 
	}
}

700 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

703 
	`as_m
(
	`IS_USART_123_PERIPH
(
USARTx
));

704 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

706 i(
NewS
 !
DISABLE
)

709 
USARTx
->
CR3
 |
CR3_NACK_S
;

714 
USARTx
->
CR3
 &
CR3_NACK_Ret
;

716 
	}
}

729 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

732 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

733 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

735 i(
NewS
 !
DISABLE
)

738 
USARTx
->
CR3
 |
CR3_HDSEL_S
;

743 
USARTx
->
CR3
 &
CR3_HDSEL_Ret
;

745 
	}
}

760 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_IrDAMode
)

763 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

764 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

766 
USARTx
->
CR3
 &
CR3_IRLP_Mask
;

767 
USARTx
->
CR3
 |
USART_IrDAMode
;

768 
	}
}

781 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

784 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

785 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

787 i(
NewS
 !
DISABLE
)

790 
USARTx
->
CR3
 |
CR3_IREN_S
;

795 
USARTx
->
CR3
 &
CR3_IREN_Ret
;

797 
	}
}

821 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_FLAG
)

823 
FgStus
 
bus
 = 
RESET
;

826 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

827 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

828 
	`as_m
(
	`IS_USART_PERIPH_FLAG
(
USARTx
, 
USART_FLAG
));

830 i((
USARTx
->
SR
 & 
USART_FLAG
!(
u16
)
RESET
)

832 
bus
 = 
SET
;

836 
bus
 = 
RESET
;

838  
bus
;

839 
	}
}

873 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_FLAG
)

876 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

877 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

878 
	`as_m
(
	`IS_USART_PERIPH_FLAG
(
USARTx
, 
USART_FLAG
));

880 
USARTx
->
SR
 = (
u16
)~
USART_FLAG
;

881 
	}
}

906 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_IT
)

908 
u32
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

909 
ITStus
 
bus
 = 
RESET
;

912 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

913 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

914 
	`as_m
(
	`IS_USART_PERIPH_IT
(
USARTx
, 
USART_IT
));

917 
ug
 = (((
u8
)
USART_IT
) >> 0x05);

920 
mask
 = 
USART_IT
 & 
IT_Mask
;

922 
mask
 = (
u32
)0x01 << itmask;

924 i(
ug
 == 0x01)

926 
mask
 &
USARTx
->
CR1
;

928 i(
ug
 == 0x02)

930 
mask
 &
USARTx
->
CR2
;

934 
mask
 &
USARTx
->
CR3
;

937 
bpos
 = 
USART_IT
 >> 0x08;

939 
bpos
 = (
u32
)0x01 << bitpos;

940 
bpos
 &
USARTx
->
SR
;

942 i((
mask
 !(
u16
)
RESET
)&&(
bpos
 != (u16)RESET))

944 
bus
 = 
SET
;

948 
bus
 = 
RESET
;

951  
bus
;

952 
	}
}

986 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
u16
 
USART_IT
)

988 
u16
 
bpos
 = 0x00, 
mask
 = 0x00;

991 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

992 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

993 
	`as_m
(
	`IS_USART_PERIPH_IT
(
USARTx
, 
USART_IT
));

995 
bpos
 = 
USART_IT
 >> 0x08;

997 
mask
 = (
u16
)((u16)0x01 << 
bpos
);

998 
USARTx
->
SR
 = (
u16
)~
mask
;

999 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_wwdg.c

17 
	~"m32f10x_wwdg.h
"

18 
	~"m32f10x_rcc.h
"

23 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

26 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

27 
	#EWI_BNumb
 0x09

	)

28 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

32 
	#CR_WDGA_S
 ((
u32
)0x00000080)

	)

35 
	#CFR_WDGTB_Mask
 ((
u32
)0xFFFFFE7F)

	)

36 
	#CFR_W_Mask
 ((
u32
)0xFFFFFF80)

	)

38 
	#BIT_Mask
 ((
u8
)0x7F)

	)

53 
	$WWDG_DeIn
()

55 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

56 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

57 
	}
}

71 
	$WWDG_SPsr
(
u32
 
WWDG_Psr
)

73 
u32
 
tmeg
 = 0;

76 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

79 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_Mask
;

82 
tmeg
 |
WWDG_Psr
;

85 
WWDG
->
CFR
 = 
tmeg
;

86 
	}
}

97 
	$WWDG_SWdowVue
(
u8
 
WdowVue
)

99 
u32
 
tmeg
 = 0;

102 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

105 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_Mask
;

108 
tmeg
 |
WdowVue
 & 
BIT_Mask
;

111 
WWDG
->
CFR
 = 
tmeg
;

112 
	}
}

121 
	$WWDG_EbIT
()

123 *(
vu32
 *
CFR_EWI_BB
 = (
u32
)
ENABLE
;

124 
	}
}

134 
	$WWDG_SCou
(
u8
 
Cou
)

137 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

141 
WWDG
->
CR
 = 
Cou
 & 
BIT_Mask
;

142 
	}
}

153 
	$WWDG_Eb
(
u8
 
Cou
)

156 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

158 
WWDG
->
CR
 = 
CR_WDGA_S
 | 
Cou
;

159 
	}
}

168 
FgStus
 
	$WWDG_GFgStus
()

170  (
FgStus
)(
WWDG
->
SR
);

171 
	}
}

180 
	$WWDG_CˬFg
()

182 
WWDG
->
SR
 = (
u32
)
RESET
;

183 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp.c

37 
	#BSP_MODULE


	)

38 
	~<b.h
>

54 
	#BSP_LED_START_BIT
 (13 - 1

	)

77 
CPU_INT32U
 
	gBSP_CPU_ClkFq_MHz
;

86 
BSP_LED_In
 ();

87 
BSP_StusIn
 ();

95 
	#DWT_CR
 *(
CPU_REG32
 *)0xE0001000

	)

96 
	#DWT_CYCCNT
 *(
CPU_REG32
 *)0xE0001004

	)

97 
	#DEM_CR
 *(
CPU_REG32
 *)0xE000EDFC

	)

98 
	#DBGMCU_CR
 *(
CPU_REG32
 *)0xE0042004

	)

107 
	#DBGMCU_CR_TRACE_IOEN_MASK
 0x10

	)

108 
	#DBGMCU_CR_TRACE_MODE_ASYNC
 0x00

	)

109 
	#DBGMCU_CR_TRACE_MODE_SYNC_01
 0x40

	)

110 
	#DBGMCU_CR_TRACE_MODE_SYNC_02
 0x80

	)

111 
	#DBGMCU_CR_TRACE_MODE_SYNC_04
 0xC0

	)

112 
	#DBGMCU_CR_TRACE_MODE_MASK
 0xC0

	)

114 
	#DEM_CR_TRCENA
 (1 << 24)

	)

116 
	#DWT_CR_CYCCNTENA
 (1 << 0)

	)

163 
	$BSP_In
 ()

165 
	`BSP_IIn
();

167 
	`RCC_DeIn
();

168 
	`RCC_HSECfig
(
RCC_HSE_ON
);

169 
	`RCC_WaFHSESUp
();

172 
	`RCC_PREDIV2Cfig
(
RCC_PREDIV2_Div5
);

173 
	`RCC_PLL2Cfig
(
RCC_PLL2Mul_8
);

174 
	`RCC_PLL2Cmd
(
ENABLE
);

175 
	`RCC_PLL3Cfig
(
RCC_PLL3Mul_10
);

176 
	`RCC_PLL3Cmd
(
ENABLE
);

179 
	`RCC_HCLKCfig
(
RCC_SYSCLK_Div1
);

180 
	`RCC_PCLK2Cfig
(
RCC_HCLK_Div1
);

181 
	`RCC_PCLK1Cfig
(
RCC_HCLK_Div2
);

182 
	`RCC_ADCCLKCfig
(
RCC_PCLK2_Div6
);

183 
	`RCC_OTGFSCLKCfig
(
RCC_OTGFSCLKSour_PLL1VCO_Div3
);

185 
	`FLASH_SLcy
(
FLASH_Lcy_2
);

186 
	`FLASH_PtchBufrCmd
(
FLASH_PtchBufr_Eb
);

188 
	`RCC_GFgStus
(
RCC_FLAG_PLL2RDY
=
RESET
) {

192 
	`RCC_GFgStus
(
RCC_FLAG_PLL3RDY
=
RESET
) {

197 
	`RCC_PREDIV1Cfig
(
RCC_PREDIV1_Sour_PLL2
, 
RCC_PREDIV1_Div5
);

198 
	`RCC_PLL1Cfig
(
RCC_PLL1Sour_PREDIV1
, 
RCC_PLL1Mul_9
);

199 
	`RCC_PLL1Cmd
(
ENABLE
);

200 
	`RCC_GFgStus
(
RCC_FLAG_PLL1RDY
=
RESET
) {

205 
	`RCC_SYSCLKCfig
(
RCC_SYSCLKSour_PLL1CLK
);

206 
	`RCC_GSYSCLKSour
() != 0x08) {

210 
BSP_CPU_ClkFq_MHz
 = 
	`BSP_CPU_ClkFq
(/ (
CPU_INT32U
)1000000;

212 
BSP_CPU_ClkFq_MHz
 = BSP_CPU_ClkFreq_MHz;

215 
	`BSP_LED_In
();

217 
	`BSP_StusIn
();

219 #ifde
TRACE_EN


220 
DBGMCU_CR
 |
DBGMCU_CR_TRACE_IOEN_MASK
;

221 
DBGMCU_CR
 &~
DBGMCU_CR_TRACE_MODE_MASK
;

222 
DBGMCU_CR
 |
DBGMCU_CR_TRACE_MODE_SYNC_04
;

224 
	}
}

243 
CPU_INT32U
 
	$BSP_CPU_ClkFq
 ()

245 
RCC_ClocksTyDef
 
rcc_ocks
;

248 
	`RCC_GClocksFq
(&
rcc_ocks
);

250  ((
CPU_INT32U
)
rcc_ocks
.
HCLK_Fqucy
);

251 
	}
}

278 
	$BSP_LED_In
 ()

280 
GPIO_InTyDef
 
gpio_
;

283 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_GPIOD
, 
ENABLE
);

285 
gpio_
.
GPIO_P
 = 
BSP_GPIOD_LEDS
;

286 
gpio_
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

287 
gpio_
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

289 
	`GPIO_In
(
GPIOD
, &
gpio_
);

290 
	}
}

314 
	$BSP_LED_On
 (
CPU_INT08U
 
d
)

316 
d
) {

318 
	`GPIO_SBs
(
GPIOD
, 
BSP_GPIOD_LEDS
);

322 
	`GPIO_SBs
(
GPIOD
, 
BSP_GPIOD_LED1
);

326 
	`GPIO_SBs
(
GPIOD
, 
BSP_GPIOD_LED2
);

330 
	`GPIO_SBs
(
GPIOD
, 
BSP_GPIOD_LED3
);

336 
	}
}

360 
	$BSP_LED_Off
 (
CPU_INT08U
 
d
)

362 
d
) {

364 
	`GPIO_RetBs
(
GPIOD
, 
BSP_GPIOD_LEDS
);

368 
	`GPIO_RetBs
(
GPIOD
, 
BSP_GPIOD_LED1
);

372 
	`GPIO_RetBs
(
GPIOD
, 
BSP_GPIOD_LED2
);

376 
	`GPIO_RetBs
(
GPIOD
, 
BSP_GPIOD_LED3
);

382 
	}
}

406 
	$BSP_LED_Togg
 (
CPU_INT08U
 
d
)

408 
CPU_INT32U
 
ps
;

411 
d
) {

413 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOD
);

414 
ps
 ^
BSP_GPIOD_LEDS
;

415 
	`GPIO_SBs

GPIOD
, 
ps
 & 
BSP_GPIOD_LEDS
);

416 
	`GPIO_RetBs
(
GPIOD
, (~
ps
& 
BSP_GPIOD_LEDS
);

422 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOD
);

423 i((
ps
 & (1 << (
d
 + 
BSP_LED_START_BIT
))) == 0) {

424 
	`GPIO_SBs

GPIOD
, (1 << (
d
 + 
BSP_LED_START_BIT
)));

426 
	`GPIO_RetBs
(
GPIOD
, (1 << (
d
 + 
BSP_LED_START_BIT
)));

433 
	}
}

452 
	$BSP_StusIn
 ()

454 
GPIO_InTyDef
 
GPIO_InSuu
;

457 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_5
;

458 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

459 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

460 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

461 
	}
}

481 
CPU_BOOLEAN
 
	$BSP_StusRd
 (
CPU_INT08U
 
id
)

483 
CPU_BOOLEAN
 
b_v
;

486 
id
) {

488 
b_v
 = 
	`GPIO_RdIutDaB
(
GPIOB
, 
GPIO_P_5
);

489  (
b_v
);

492  ((
CPU_BOOLEAN
)
DEF_OFF
);

494 
	}
}

521 #i((
APP_CFG_PROBE_OS_PLUGIN_EN
 =
DEF_ENABLED
) && \

522 (
	gOS_PROBE_HOOKS_EN
 == 1))

523 
	$OSProbe_TmrIn
 ()

525 
	}
}

545 #i((
APP_CFG_PROBE_OS_PLUGIN_EN
 =
DEF_ENABLED
) && \

546 (
OS_PROBE_HOOKS_EN
 == 1))

547 
CPU_INT32U
 
	$OSProbe_TmrRd
 ()

549  ((
CPU_INT32U
)
DWT_CYCCNT
);

550 
	}
}

607 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

608 
	$CPU_TS_TmrIn
 ()

610 
CPU_INT32U
 
u_k_eq_hz
;

613 
DEM_CR
 |(
CPU_INT32U
)
DEM_CR_TRCENA
;

614 
DWT_CYCCNT
 = (
CPU_INT32U
)0u;

615 
DWT_CR
 |(
CPU_INT32U
)
DWT_CR_CYCCNTENA
;

617 
u_k_eq_hz
 = 
	`BSP_CPU_ClkFq
();

618 
	`CPU_TS_TmrFqS
(
u_k_eq_hz
);

619 
	}
}

706 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

707 
CPU_TS_TMR
 
	$CPU_TS_TmrRd
 ()

709  ((
CPU_TS_TMR
)
DWT_CYCCNT
);

710 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp.h

40 #ide 
BSP_PRESENT


41 
	#BSP_PRESENT


	)

50 #ifde 
BSP_MODULE


51 
	#BSP_EXT


	)

53 
	#BSP_EXT
 

	)

63 
	~<dg.h
>

64 
	~<dio.h
>

66 
	~<u.h
>

67 
	~<u_ce.h
>

69 
	~<lib_ascii.h
>

70 
	~<lib_def.h
>

71 
	~<lib_mem.h
>

72 
	~<lib_r.h
>

74 
	~<m32f10x_lib.h
>

76 
	~<p_cfg.h
>

78 
	~<b_os.h
>

79 
	~<b_r.h
>

80 
	~<b_i2c.h
>

81 
	~<b_lm75.h
>

91 
	#BSP_GPIOA_MII_CRS
 
DEF_BIT_00


	)

92 
	#BSP_GPIOA_MII_RX_CLK
 
DEF_BIT_01


	)

93 
	#BSP_GPIOA_MII_MDIO
 
DEF_BIT_02


	)

94 
	#BSP_GPIOA_MII_COL
 
DEF_BIT_03


	)

95 
	#BSP_GPIOA_PIN_04
 
DEF_BIT_04


	)

96 
	#BSP_GPIOA_SPI1_SCK
 
DEF_BIT_05


	)

97 
	#BSP_GPIOA_SPI1_MISO
 
DEF_BIT_06


	)

98 
	#BSP_GPIOA_SPI1_MOSI
 
DEF_BIT_07


	)

99 
	#BSP_GPIOA_SDCARD_CS
 
DEF_BIT_08


	)

100 
	#BSP_GPIOA_USB_VBUS
 
DEF_BIT_09


	)

101 
	#BSP_GPIOA_USB_ID
 
DEF_BIT_10


	)

102 
	#BSP_GPIOA_USB_DM
 
DEF_BIT_11


	)

103 
	#BSP_GPIOA_USB_DP
 
DEF_BIT_12


	)

104 
	#BSP_GPIOA_TMS_SWDIO
 
DEF_BIT_13


	)

105 
	#BSP_GPIOA_TCK_SWCLK
 
DEF_BIT_14


	)

106 
	#BSP_GPIOA_TDI
 
DEF_BIT_15


	)

110 
	#BSP_GPIOB_PIN_00
 
DEF_BIT_00


	)

111 
	#BSP_GPIOB_PIN_01
 
DEF_BIT_01


	)

112 
	#BSP_GPIOB_PIN_02
 
DEF_BIT_02


	)

113 
	#BSP_GPIOB_TDO_SWO
 
DEF_BIT_03


	)

114 
	#BSP_GPIOB_TRST
 
DEF_BIT_04


	)

115 
	#BSP_GPIOB_I2C_SMB
 
DEF_BIT_05


	)

116 
	#BSP_GPIOB_I2C1_SCK
 
DEF_BIT_06


	)

117 
	#BSP_GPIOB_I2C1_DATA
 
DEF_BIT_07


	)

118 
	#BSP_GPIOB_MII_TXD3
 
DEF_BIT_08


	)

119 
	#BSP_GPIOB_PIN_09
 
DEF_BIT_09


	)

120 
	#BSP_GPIOB_MII_RX_ERR
 
DEF_BIT_10


	)

121 
	#BSP_GPIOB_MII_TX_ERR
 
DEF_BIT_11


	)

122 
	#BSP_GPIOB_MII_TXD0
 
DEF_BIT_12


	)

123 
	#BSP_GPIOB_MII_TXD1
 
DEF_BIT_13


	)

124 
	#BSP_GPIOB_PIN_14
 
DEF_BIT_14


	)

125 
	#BSP_GPIOB_PIN_15
 
DEF_BIT_15


	)

129 
	#BSP_GPIOC_PIN_00
 
DEF_BIT_00


	)

130 
	#BSP_GPIOC_MII_MDC
 
DEF_BIT_01


	)

131 
	#BSP_GPIOC_MII_TXD2
 
DEF_BIT_02


	)

132 
	#BSP_GPIOC_MII_TX_CLK
 
DEF_BIT_03


	)

133 
	#BSP_GPIOC_PIN_04
 
DEF_BIT_04


	)

134 
	#BSP_GPIOC_PIN_05
 
DEF_BIT_05


	)

135 
	#BSP_GPIOC_PIN_06
 
DEF_BIT_06


	)

136 
	#BSP_GPIOC_PIN_07
 
DEF_BIT_07


	)

137 
	#BSP_GPIOC_PIN_08
 
DEF_BIT_08


	)

138 
	#BSP_GPIOC_PIN_09
 
DEF_BIT_09


	)

139 
	#BSP_GPIOC_PIN_10
 
DEF_BIT_10


	)

140 
	#BSP_GPIOC_PIN_11
 
DEF_BIT_11


	)

141 
	#BSP_GPIOC_PIN_12
 
DEF_BIT_12


	)

142 
	#BSP_GPIOC_PIN_13
 
DEF_BIT_13


	)

146 
	#BSP_GPIOD_CAN1_RX
 
DEF_BIT_00


	)

147 
	#BSP_GPIOD_CAN1_TX
 
DEF_BIT_01


	)

148 
	#BSP_GPIOD_PIN_02
 
DEF_BIT_02


	)

149 
	#BSP_GPIOD_USART2_CTS
 
DEF_BIT_03


	)

150 
	#BSP_GPIOD_USART2_RTS
 
DEF_BIT_04


	)

151 
	#BSP_GPIOD_USART2_TX
 
DEF_BIT_05


	)

152 
	#BSP_GPIOD_USART2_RX
 
DEF_BIT_06


	)

153 
	#BSP_GPIOD_PIN_07
 
DEF_BIT_07


	)

154 
	#BSP_GPIOD_MII_RX_DV
 
DEF_BIT_08


	)

155 
	#BSP_GPIOD_MII_RXD0
 
DEF_BIT_09


	)

156 
	#BSP_GPIOD_MII_RXD1
 
DEF_BIT_10


	)

157 
	#BSP_GPIOD_MII_RXD2
 
DEF_BIT_11


	)

158 
	#BSP_GPIOD_MII_RXD3
 
DEF_BIT_12


	)

159 
	#BSP_GPIOD_LED1
 
DEF_BIT_13


	)

160 
	#BSP_GPIOD_LED2
 
DEF_BIT_14


	)

161 
	#BSP_GPIOD_LED3
 
DEF_BIT_15


	)

163 
	#BSP_GPIOD_LEDS
 (
BSP_GPIOD_LED1
 | \

	)

164 
BSP_GPIOD_LED2
 | \

165 
BSP_GPIOD_LED3
)

169 
	#BSP_GPIOE_PIN_00
 
DEF_BIT_00


	)

170 
	#BSP_GPIOE_USB_PWR_SW_ON
 
DEF_BIT_01


	)

171 
	#BSP_GPIOE_PIN_02
 
DEF_BIT_02


	)

172 
	#BSP_GPIOE_PIN_03
 
DEF_BIT_03


	)

173 
	#BSP_GPIOE_PIN_04
 
DEF_BIT_04


	)

174 
	#BSP_GPIOE_MII_INT
 
DEF_BIT_05


	)

175 
	#BSP_GPIOE_SD_CARD_DETECT
 
DEF_BIT_06


	)

176 
	#BSP_GPIOE_PIN_07
 
DEF_BIT_07


	)

177 
	#BSP_GPIOE_PIN_08
 
DEF_BIT_08


	)

178 
	#BSP_GPIOE_PIN_09
 
DEF_BIT_09


	)

179 
	#BSP_GPIOE_PIN_10
 
DEF_BIT_10


	)

180 
	#BSP_GPIOE_PIN_11
 
DEF_BIT_11


	)

181 
	#BSP_GPIOE_PIN_12
 
DEF_BIT_12


	)

182 
	#BSP_GPIOE_PIN_13
 
DEF_BIT_13


	)

183 
	#BSP_GPIOE_PIN_14
 
DEF_BIT_14


	)

184 
	#BSP_GPIOE_PIN_15
 
DEF_BIT_15


	)

193 
	#BSP_INT_ID_WWDG
 0

	)

194 
	#BSP_INT_ID_PVD
 1

	)

195 
	#BSP_INT_ID_TAMPER
 2

	)

196 
	#BSP_INT_ID_RTC
 3

	)

197 
	#BSP_INT_ID_FLASH
 4

	)

198 
	#BSP_INT_ID_RCC
 5

	)

199 
	#BSP_INT_ID_EXTI0
 6

	)

200 
	#BSP_INT_ID_EXTI1
 7

	)

201 
	#BSP_INT_ID_EXTI2
 8

	)

202 
	#BSP_INT_ID_EXTI3
 9

	)

203 
	#BSP_INT_ID_EXTI4
 10

	)

204 
	#BSP_INT_ID_DMA1_CH1
 11

	)

205 
	#BSP_INT_ID_DMA1_CH2
 12

	)

206 
	#BSP_INT_ID_DMA1_CH3
 13

	)

207 
	#BSP_INT_ID_DMA1_CH4
 14

	)

208 
	#BSP_INT_ID_DMA1_CH5
 15

	)

209 
	#BSP_INT_ID_DMA1_CH6
 16

	)

210 
	#BSP_INT_ID_DMA1_CH7
 17

	)

211 
	#BSP_INT_ID_ADC1_2
 18

	)

212 
	#BSP_INT_ID_CAN1_TX
 19

	)

213 
	#BSP_INT_ID_CAN1_RX0
 20

	)

214 
	#BSP_INT_ID_CAN1_RX1
 21

	)

215 
	#BSP_INT_ID_CAN1_SCE
 22

	)

216 
	#BSP_INT_ID_EXTI9_5
 23

	)

217 
	#BSP_INT_ID_TIM1_BRK
 24

	)

218 
	#BSP_INT_ID_TIM1_UP
 25

	)

219 
	#BSP_INT_ID_TIM1_TRG_COM
 26

	)

220 
	#BSP_INT_ID_TIM1_CC
 27

	)

221 
	#BSP_INT_ID_TIM2
 28

	)

222 
	#BSP_INT_ID_TIM3
 29

	)

223 
	#BSP_INT_ID_TIM4
 30

	)

224 
	#BSP_INT_ID_I2C1_EV
 31

	)

225 
	#BSP_INT_ID_I2C1_ER
 32

	)

226 
	#BSP_INT_ID_I2C2_EV
 33

	)

227 
	#BSP_INT_ID_I2C2_ER
 34

	)

228 
	#BSP_INT_ID_SPI1
 35

	)

229 
	#BSP_INT_ID_SPI2
 36

	)

230 
	#BSP_INT_ID_USART1
 37

	)

231 
	#BSP_INT_ID_USART2
 38

	)

232 
	#BSP_INT_ID_USART3
 39

	)

233 
	#BSP_INT_ID_EXTI15_10
 40

	)

234 
	#BSP_INT_ID_RTC_ALARM
 41

	)

235 
	#BSP_INT_ID_OTG_FS_WKUP
 42

	)

237 
	#BSP_INT_ID_TIM5
 50

	)

238 
	#BSP_INT_ID_SPI3
 51

	)

239 
	#BSP_INT_ID_USART4
 52

	)

240 
	#BSP_INT_ID_USART5
 53

	)

241 
	#BSP_INT_ID_TIM6
 54

	)

242 
	#BSP_INT_ID_TIM7
 55

	)

243 
	#BSP_INT_ID_DMA2_CH1
 56

	)

244 
	#BSP_INT_ID_DMA2_CH2
 57

	)

245 
	#BSP_INT_ID_DMA2_CH3
 58

	)

246 
	#BSP_INT_ID_DMA2_CH4
 59

	)

247 
	#BSP_INT_ID_DMA2_CH5
 60

	)

249 
	#BSP_INT_ID_ETH
 61

	)

250 
	#BSP_INT_ID_ETH_WKUP
 62

	)

251 
	#BSP_INT_ID_CAN2_TX
 63

	)

252 
	#BSP_INT_ID_CAN2_RX0
 64

	)

253 
	#BSP_INT_ID_CAN2_RX1
 65

	)

254 
	#BSP_INT_ID_CAN2_SCE
 66

	)

255 
	#BSP_INT_ID_OTG_FS
 67

	)

264 
	#BSP_PERIPH_ID_DMA1
 0

	)

265 
	#BSP_PERIPH_ID_DMA2
 1

	)

266 
	#BSP_PERIPH_ID_SRAM
 2

	)

267 
	#BSP_PERIPH_ID_FLITF
 4

	)

268 
	#BSP_PERIPH_ID_CRC
 6

	)

269 
	#BSP_PERIPH_ID_OTGFS
 12

	)

270 
	#BSP_PERIPH_ID_ETHMAC
 14

	)

271 
	#BSP_PERIPH_ID_ETHMACTX
 15

	)

273 
	#BSP_PERIPH_ID_AFIO
 32

	)

274 
	#BSP_PERIPH_ID_IOPA
 34

	)

275 
	#BSP_PERIPH_ID_IOPB
 35

	)

276 
	#BSP_PERIPH_ID_IOPC
 36

	)

277 
	#BSP_PERIPH_ID_IOPD
 37

	)

278 
	#BSP_PERIPH_ID_IOPE
 38

	)

279 
	#BSP_PERIPH_ID_ADC1
 41

	)

280 
	#BSP_PERIPH_ID_ADC2
 42

	)

281 
	#BSP_PERIPH_ID_TIM1
 43

	)

282 
	#BSP_PERIPH_ID_SPI1
 44

	)

283 
	#BSP_PERIPH_ID_USART1
 46

	)

285 
	#BSP_PERIPH_ID_TIM2
 64

	)

286 
	#BSP_PERIPH_ID_TIM3
 65

	)

287 
	#BSP_PERIPH_ID_TIM4
 66

	)

288 
	#BSP_PERIPH_ID_TIM5
 67

	)

289 
	#BSP_PERIPH_ID_TIM6
 68

	)

290 
	#BSP_PERIPH_ID_TIM7
 69

	)

291 
	#BSP_PERIPH_ID_WWDG
 75

	)

292 
	#BSP_PERIPH_ID_SPI2
 78

	)

293 
	#BSP_PERIPH_ID_SPI3
 79

	)

294 
	#BSP_PERIPH_ID_USART2
 81

	)

295 
	#BSP_PERIPH_ID_USART3
 82

	)

296 
	#BSP_PERIPH_ID_USART4
 83

	)

297 
	#BSP_PERIPH_ID_USART5
 84

	)

298 
	#BSP_PERIPH_ID_I2C1
 85

	)

299 
	#BSP_PERIPH_ID_I2C2
 86

	)

300 
	#BSP_PERIPH_ID_CAN1
 89

	)

301 
	#BSP_PERIPH_ID_CAN2
 90

	)

302 
	#BSP_PERIPH_ID_BKP
 91

	)

303 
	#BSP_PERIPH_ID_PWR
 92

	)

304 
	#BSP_PERIPH_ID_DAC
 93

	)

334 
BSP_In
 ();

336 
BSP_IDisA
 ();

338 
CPU_INT32U
 
BSP_CPU_ClkFq
 ();

347 
BSP_IIn
 ();

349 
BSP_IEn
 (
CPU_DATA
 
t_id
);

351 
BSP_IDis
 (
CPU_DATA
 
t_id
);

353 
BSP_IC
 (
CPU_DATA
 
t_id
);

355 
BSP_IVeS
 (
CPU_DATA
 
t_id
,

356 
CPU_FNCT_VOID
 
i
);

358 
BSP_IPrioS
 (
CPU_DATA
 
t_id
,

359 
CPU_INT08U
 
io
);

361 
BSP_IHdrWWDG
 ();

362 
BSP_IHdrPVD
 ();

363 
BSP_IHdrTAMPER
 ();

364 
BSP_IHdrRTC
 ();

365 
BSP_IHdrFLASH
 ();

366 
BSP_IHdrRCC
 ();

367 
BSP_IHdrEXTI0
 ();

368 
BSP_IHdrEXTI1
 ();

369 
BSP_IHdrEXTI2
 ();

370 
BSP_IHdrEXTI3
 ();

371 
BSP_IHdrEXTI4
 ();

372 
BSP_IHdrDMA1_CH1
 ();

373 
BSP_IHdrDMA1_CH2
 ();

374 
BSP_IHdrDMA1_CH3
 ();

375 
BSP_IHdrDMA1_CH4
 ();

376 
BSP_IHdrDMA1_CH5
 ();

378 
BSP_IHdrDMA1_CH6
 ();

379 
BSP_IHdrDMA1_CH7
 ();

380 
BSP_IHdrADC1_2
 ();

381 
BSP_IHdrCAN1_TX
 ();

382 
BSP_IHdrCAN1_RX0
 ();

383 
BSP_IHdrCAN1_RX1
 ();

384 
BSP_IHdrCAN1_SCE
 ();

385 
BSP_IHdrEXTI9_5
 ();

386 
BSP_IHdrTIM1_BRK
 ();

387 
BSP_IHdrTIM1_UP
 ();

388 
BSP_IHdrTIM1_TRG_COM
 ();

389 
BSP_IHdrTIM1_CC
 ();

390 
BSP_IHdrTIM2
 ();

391 
BSP_IHdrTIM3
 ();

392 
BSP_IHdrTIM4
 ();

393 
BSP_IHdrI2C1_EV
 ();

395 
BSP_IHdrI2C1_ER
 ();

396 
BSP_IHdrI2C2_EV
 ();

397 
BSP_IHdrI2C2_ER
 ();

398 
BSP_IHdrSPI1
 ();

399 
BSP_IHdrSPI2
 ();

400 
BSP_IHdrUSART1
 ();

401 
BSP_IHdrUSART2
 ();

402 
BSP_IHdrUSART3
 ();

403 
BSP_IHdrEXTI15_10
 ();

404 
BSP_IHdrRTCArm
 ();

405 
BSP_IHdrUSBWakeUp
 ();

407 
BSP_IHdrTIM5
 ();

408 
BSP_IHdrSPI3
 ();

409 
BSP_IHdrUSART4
 ();

410 
BSP_IHdrUSART5
 ();

411 
BSP_IHdrTIM6
 ();

412 
BSP_IHdrTIM7
 ();

413 
BSP_IHdrDMA2_CH1
 ();

414 
BSP_IHdrDMA2_CH2
 ();

415 
BSP_IHdrDMA2_CH3
 ();

416 
BSP_IHdrDMA2_CH4
 ();

417 
BSP_IHdrDMA2_CH5
 ();

418 
BSP_IHdrETH
 ();

419 
BSP_IHdrETHWakeup
 ();

420 
BSP_IHdrCAN2_TX
 ();

421 
BSP_IHdrCAN2_RX0
 ();

422 
BSP_IHdrCAN2_RX1
 ();

423 
BSP_IHdrCAN2_SCE
 ();

424 
BSP_IHdrOTG
 ();

433 
CPU_INT32U
 
BSP_PhClkFqG
 (
CPU_DATA
 
pwr_k_id
);

435 
BSP_PhEn
 (
CPU_DATA
 
pwr_k_id
);

437 
BSP_PhDis
 (
CPU_DATA
 
pwr_k_id
);

446 
BSP_LED_On
 (
CPU_INT08U
 
d
);

448 
BSP_LED_Off
 (
CPU_INT08U
 
d
);

450 
BSP_LED_Togg
 (
CPU_INT08U
 
d
);

458 
CPU_BOOLEAN
 
BSP_StusRd
 (
CPU_INT08U
 
id
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_i2c.c

35 
	#BSP_I2C_MODULE


	)

36 
	~<b.h
>

46 
	#BSP_I2C_REG_I2C1_BASE_ADDR
 (
CPU_INT32U
)(0x40005400)

	)

47 
	#BSP_I2C_REG_I2C2_BASE_ADDR
 (
CPU_INT32U
)(0x40005800)

	)

50 
	#BSP_I2C_REG_CR1_PE
 
DEF_BIT_00


	)

51 
	#BSP_I2C_REG_CR1_SMBUS
 
DEF_BIT_01


	)

52 
	#BSP_I2C_REG_CR1_SMBTYPE
 
DEF_BIT_03


	)

53 
	#BSP_I2C_REG_CR1_ENARP
 
DEF_BIT_04


	)

54 
	#BSP_I2C_REG_CR1_ENPEC
 
DEF_BIT_05


	)

55 
	#BSP_I2C_REG_CR1_ENGC
 
DEF_BIT_06


	)

56 
	#BSP_I2C_REG_CR1_NOSTRETCH
 
DEF_BIT_07


	)

57 
	#BSP_I2C_REG_CR1_START
 
DEF_BIT_08


	)

58 
	#BSP_I2C_REG_CR1_STOP
 
DEF_BIT_09


	)

59 
	#BSP_I2C_REG_CR1_ACK
 
DEF_BIT_10


	)

60 
	#BSP_I2C_REG_CR1_POS
 
DEF_BIT_11


	)

61 
	#BSP_I2C_REG_CR1_PEC
 
DEF_BIT_12


	)

62 
	#BSP_I2C_REG_CR1_ALERT
 
DEF_BIT_13


	)

63 
	#BSP_I2C_REG_CR1_SWRST
 
DEF_BIT_15


	)

66 
	#BSP_I2C_REG_CR2_LAST
 
DEF_BIT_12


	)

67 
	#BSP_I2C_REG_CR2_DMAEN
 
DEF_BIT_11


	)

68 
	#BSP_I2C_REG_CR2_ITBUFEN
 
DEF_BIT_10


	)

69 
	#BSP_I2C_REG_CR2_ITEVTEN
 
DEF_BIT_09


	)

70 
	#BSP_I2C_REG_CR2_ITERREN
 
DEF_BIT_08


	)

71 
	#BSP_I2C_REG_CR2_FREQ_MASK
 
	`DEF_BIT_FIELD
(6, 0

	)

73 
	#BSP_I2C_REG_DR_MASK
 
	`DEF_BIT_FIELD
(8, 0

	)

76 
	#BSP_I2C_REG_SR1_ALERT
 
DEF_BIT_15


	)

77 
	#BSP_I2C_REG_SR1_TIMEOUT
 
DEF_BIT_14


	)

78 
	#BSP_I2C_REG_SR1_PECERR
 
DEF_BIT_12


	)

79 
	#BSP_I2C_REG_SR1_OVR
 
DEF_BIT_11


	)

80 
	#BSP_I2C_REG_SR1_AF
 
DEF_BIT_10


	)

81 
	#BSP_I2C_REG_SR1_ARLO
 
DEF_BIT_09


	)

82 
	#BSP_I2C_REG_SR1_BERR
 
DEF_BIT_08


	)

83 
	#BSP_I2C_REG_SR1_TXE
 
DEF_BIT_07


	)

84 
	#BSP_I2C_REG_SR1_RXNE
 
DEF_BIT_06


	)

85 
	#BSP_I2C_REG_SR1_STOPF
 
DEF_BIT_04


	)

86 
	#BSP_I2C_REG_SR1_ADD10
 
DEF_BIT_03


	)

87 
	#BSP_I2C_REG_SR1_BTF
 
DEF_BIT_02


	)

88 
	#BSP_I2C_REG_SR1_ADDR
 
DEF_BIT_01


	)

89 
	#BSP_I2C_REG_SR1_SB
 
DEF_BIT_00


	)

92 
	#BSP_I2C_REG_SR1_EVENT_MASK
 (
BSP_I2C_REG_SR1_SB
 | \

	)

93 
	gBSP_I2C_REG_SR1_ADDR
 | \

94 
	gBSP_I2C_REG_SR1_BTF
 | \

95 
	gBSP_I2C_REG_SR1_ADDR
 | \

96 
	gBSP_I2C_REG_SR1_RXNE
 | \

97 
	gBSP_I2C_REG_SR1_TXE
 )

100 
	#BSP_I2C_REG_SR1_ERR_MASK
 (
BSP_I2C_REG_SR1_BERR
 | \

	)

101 
	gBSP_I2C_REG_SR1_ARLO
 | \

102 
	gBSP_I2C_REG_SR1_AF
 | \

103 
	gBSP_I2C_REG_SR1_OVR
 | \

104 
	gBSP_I2C_REG_SR1_PECERR
 | \

105 
	gBSP_I2C_REG_SR1_ALERT
)

108 
	#BSP_I2C_REG_SR2_PEC_MASK
 
	`DEF_BIT_FIELD
(8, 8

	)

109 
	#BSP_I2C_REG_SR2_DUALF
 
DEF_BIT_07


	)

110 
	#BSP_I2C_REG_SR2_SMBHOST
 
DEF_BIT_06


	)

111 
	#BSP_I2C_REG_SR2_SMBDEFAULT
 
DEF_BIT_05


	)

112 
	#BSP_I2C_REG_SR2_GENCALL
 
DEF_BIT_04


	)

113 
	#BSP_I2C_REG_SR2_TRA
 
DEF_BIT_02


	)

114 
	#BSP_I2C_REG_SR2_BUSY
 
DEF_BIT_01


	)

115 
	#BSP_I2C_REG_SR2_MSL
 
DEF_BIT_00


	)

118 
	#BSP_I2C_REG_CCR_FS
 
DEF_BIT_15


	)

119 
	#BSP_I2C_REG_CCR_DUTY
 
DEF_BIT_14


	)

120 
	#BSP_I2C_REG_CCR_MASK
 
	`DEF_BIT_FIELD
(12, 0

	)

124 
	#BSP_I2C_STATE_IDLE
 0

	)

125 
	#BSP_I2C_STATE_START
 1

	)

126 
	#BSP_I2C_STATE_ADDR
 2

	)

127 
	#BSP_I2C_STATE_DATA
 3

	)

128 
	#BSP_I2C_STATE_STOP
 4

	)

131 
	#BSP_I2C_ACCESS_TYPE_NONE
 0

	)

132 
	#BSP_I2C_ACCESS_TYPE_RD
 1

	)

133 
	#BSP_I2C_ACCESS_TYPE_WR
 2

	)

134 
	#BSP_I2C_ACCESS_TYPE_WR_RD
 3

	)

155 
	sb_i2c_dev_us
 {

156 
CPU_INT08U
 
	mAcssTy
;

157 
CPU_INT08U
 
	mAddr
;

158 
CPU_INT08U
 
	mS
;

159 
CPU_INT08U
 *
	mBufP
;

160 
CPU_INT16U
 
	mBufL
;

161 
BSP_OS_SEM
 
	mSemLock
;

162 
BSP_OS_SEM
 
	mSemWa
;

163 } 
	tBSP_I2C_DEV_STATUS
;

166 
	sb_i2c_g
 {

167 
CPU_REG32
 
	mI2C_CR1
;

168 
CPU_REG32
 
	mI2C_CR2
;

169 
CPU_REG32
 
	mI2C_OAR1
;

170 
CPU_REG32
 
	mI2C_OAR2
;

171 
CPU_REG32
 
	mI2C_DR
;

172 
CPU_REG32
 
	mI2C_SR1
;

173 
CPU_REG32
 
	mI2C_SR2
;

174 
CPU_REG32
 
	mI2C_CCR
;

175 
CPU_REG32
 
	mI2C_TRISE
;

176 } 
	tBSP_I2C_REG
;

192 
BSP_I2C_DEV_STATUS
 
	gBSP_I2C_DevTbl
[
BSP_I2C_NBR_MAX
];

200 
BSP_I2C1_EvtISR_Hdr
 ();

201 
BSP_I2C2_EvtISR_Hdr
 ();

202 
BSP_I2Cx_EvtISR_Hdr
 (
CPU_INT08U
 
i2c_nbr
);

204 
BSP_I2C1_EISR_Hdr
 ();

205 
BSP_I2C2_EISR_Hdr
 ();

206 
BSP_I2Cx_EISR_Hdr
 (
CPU_INT08U
 
i2c_nbr
);

208 
CPU_BOOLEAN
 
BSP_I2C_SXr
 (
CPU_INT08U
 
i2c_nbr
,

209 
CPU_INT08U
 
i2c_addr
,

210 
CPU_INT08U
 
i2c_acss_ty
,

211 
CPU_INT08U
 *
p_buf
,

212 
CPU_INT08U
 
nbr_bys
);

252 
CPU_BOOLEAN
 
	$BSP_I2C_In
 (
CPU_INT08U
 
i2c_id
,

253 
CPU_INT08U
 
i2c_mode
,

254 
CPU_INT32U
 
k_eq
)

257 
CPU_BOOLEAN
 
r
;

258 
GPIO_InTyDef
 
gpio__cfg
;

259 
RCC_ClocksTyDef
 
rcc_ocks
;

260 
CPU_INT32U
 
pk_eq
;

261 
CPU_INT32U
 
g_v
;

262 
BSP_I2C_REG
 *
p_i2c_g
;

263 
BSP_I2C_DEV_STATUS
 *
p_i2c_dev_us
;

267 
i2c_id
) {

268 
BSP_I2C_ID_I2C1
:

269 
p_i2c_g
 = (
BSP_I2C_REG
 *)
BSP_I2C_REG_I2C1_BASE_ADDR
;

270 
p_i2c_dev_us
 = (
BSP_I2C_DEV_STATUS
 *)&
BSP_I2C_DevTbl
[0];

273 
	`BSP_PhEn
(
BSP_PERIPH_ID_IOPB
);

274 
gpio__cfg
.
GPIO_P
 = 
GPIO_P_6
 | 
GPIO_P_7
;

275 
gpio__cfg
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

276 
gpio__cfg
.
GPIO_Mode
 = 
GPIO_Mode_AF_OD
;

277 
	`GPIO_In
(
GPIOB
, &
gpio__cfg
);

279 
	`BSP_PhEn
(
BSP_PERIPH_ID_I2C1
);

283 
BSP_I2C_ID_I2C2
:

284 
p_i2c_g
 = (
BSP_I2C_REG
 *)
BSP_I2C_REG_I2C2_BASE_ADDR
;

285 
p_i2c_dev_us
 = (
BSP_I2C_DEV_STATUS
 *)&
BSP_I2C_DevTbl
[1];

288 
	`BSP_PhEn
(
BSP_PERIPH_ID_IOPB
);

289 
gpio__cfg
.
GPIO_P
 = 
GPIO_P_10
 | 
GPIO_P_11
;

290 
gpio__cfg
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

291 
gpio__cfg
.
GPIO_Mode
 = 
GPIO_Mode_AF_OD
;

292 
	`GPIO_In
(
GPIOB
, &
gpio__cfg
);

294 
	`BSP_PhEn
(
BSP_PERIPH_ID_I2C2
);

298  (
DEF_FAIL
);

302 
r
 = 
	`BSP_OS_SemCe
((
BSP_OS_SEM
 *)&(
p_i2c_dev_us
->
SemWa
),

303 (
BSP_OS_SEM_VAL
 ) 0,

304 (
CPU_CHAR
 *) "I2C Wait");

306 i(
r
 =
DEF_FAIL
) {

307  (
DEF_FAIL
);

310 
r
 = 
	`BSP_OS_SemCe
((
BSP_OS_SEM
 *)&(
p_i2c_dev_us
->
SemLock
),

311 (
BSP_OS_SEM_VAL
 ) 1,

312 (
CPU_CHAR
 *)"I2C Lock");

314 i(
r
 =
DEF_FAIL
) {

315  (
DEF_FAIL
);

319 
	`RCC_GClocksFq
(&
rcc_ocks
);

320 
pk_eq
 = 
rcc_ocks
.
PCLK1_Fqucy
;

322 i(
pk_eq
 > 
BSP_I2C_PER_CLK_MAX_FREQ_HZ
) {

323  (
DEF_FAIL
);

326 
p_i2c_g
->
I2C_CR1
 = 
BSP_I2C_REG_CR1_SWRST
;

327 
p_i2c_g
->
I2C_CR1
 = 
DEF_BIT_NONE
;

330 
p_i2c_g
->
I2C_CR2
 = (
pk_eq
 / 
DEF_TIME_NBR_uS_PER_SEC
)

331 & 
BSP_I2C_REG_CR2_FREQ_MASK
;

334 
i2c_mode
) {

335 
BSP_I2C_MODE_STANDARD
:

336 i(
k_eq
 > 
BSP_I2C_MODE_STANDARD_MAX_FREQ_HZ
) {

337  (
DEF_FAIL
);

340 
g_v
 = (((2 * 
pk_eq
 + 
k_eq
)/ (2 * clk_freq)) / 2)

341 & 
BSP_I2C_REG_CCR_MASK
;

344 
BSP_I2C_MODE_FAST_1_2
:

345 i(
k_eq
 > 
BSP_I2C_MODE_FAST_MAX_FREQ_HZ
) {

346  (
DEF_FAIL
);

348 
	`DEF_BIT_SET
(
g_v
, 
BSP_I2C_REG_CCR_FS
);

349 
g_v
 = (((2 * 
pk_eq
 + 
k_eq
)/ (2 * clk_freq)) / 3)

350 & 
BSP_I2C_REG_CCR_MASK
;

354 
BSP_I2C_MODE_FAST_16_9
:

355 i(
k_eq
 > 
BSP_I2C_MODE_FAST_MAX_FREQ_HZ
) {

356  (
DEF_FAIL
);

358 
g_v
 = (((2 * 
pk_eq
+ (25 * 
k_eq
)) / (50 * clk_freq))

359 & 
BSP_I2C_REG_CCR_MASK
;

360 
	`DEF_BIT_SET
(
g_v
, 
BSP_I2C_REG_CCR_DUTY
 | 
BSP_I2C_REG_CCR_FS
);

364 
p_i2c_g
->
I2C_CCR
 = 
g_v
;

367 
i2c_id
) {

368 
BSP_I2C_ID_I2C1
:

369 
	`BSP_IVeS
(
BSP_INT_ID_I2C1_EV
, 
BSP_I2C1_EvtISR_Hdr
);

370 
	`BSP_IEn
(
BSP_INT_ID_I2C1_EV
);

372 
	`BSP_IVeS
(
BSP_INT_ID_I2C1_ER
, 
BSP_I2C1_EISR_Hdr
);

373 
	`BSP_IEn
(
BSP_INT_ID_I2C1_ER
);

377 
BSP_I2C_ID_I2C2
:

378 
	`BSP_IVeS
(
BSP_INT_ID_I2C2_EV
, 
BSP_I2C2_EvtISR_Hdr
);

379 
	`BSP_IEn
(
BSP_INT_ID_I2C2_EV
);

381 
	`BSP_IVeS
(
BSP_INT_ID_I2C2_ER
, 
BSP_I2C2_EISR_Hdr
);

382 
	`BSP_IEn
(
BSP_INT_ID_I2C1_ER
);

390 
p_i2c_dev_us
->
Addr
 = 
DEF_BIT_NONE
;

391 
p_i2c_dev_us
->
AcssTy
 = 
BSP_I2C_ACCESS_TYPE_NONE
;

392 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_IDLE
;

393 
p_i2c_dev_us
->
BufP
 = (
CPU_INT08U
 *)0;

394 
p_i2c_dev_us
->
BufL
 = 0;

396 
p_i2c_g
->
I2C_CR1
 = 
BSP_I2C_REG_CR1_PE
;

398  (
DEF_OK
);

400 
	}
}

435 
CPU_BOOLEAN
 
	$BSP_I2C_SXr
 (
CPU_INT08U
 
i2c_id
,

436 
CPU_INT08U
 
i2c_addr
,

437 
CPU_INT08U
 
i2c_acss_ty
,

438 
CPU_INT08U
 *
p_buf
,

439 
CPU_INT08U
 
nbr_bys
)

441 
CPU_BOOLEAN
 
r
;

442 
BSP_I2C_DEV_STATUS
 *
p_i2c_dev_us
;

443 
BSP_I2C_REG
 *
p_i2c_g
;

446 
r
 = 
DEF_OK
;

448 
i2c_id
) {

449 
BSP_I2C_ID_I2C1
:

450 
p_i2c_g
 = (
BSP_I2C_REG
 *)
BSP_I2C_REG_I2C1_BASE_ADDR
;

451 
p_i2c_dev_us
 = (
BSP_I2C_DEV_STATUS
 *)&
BSP_I2C_DevTbl
[0];

454 
BSP_I2C_ID_I2C2
:

455 
p_i2c_g
 = (
BSP_I2C_REG
 *)
BSP_I2C_REG_I2C2_BASE_ADDR
;

456 
p_i2c_dev_us
 = (
BSP_I2C_DEV_STATUS
 *)&
BSP_I2C_DevTbl
[1];

460  (
DEF_FAIL
);

463 
r
 = 
	`BSP_OS_SemWa
(&(
p_i2c_dev_us
->
SemLock
),

466 i(
r
 =
DEF_FAIL
) {

467  (
DEF_FAIL
);

471 
p_i2c_dev_us
->
Addr
 = (
i2c_addr
);

472 
p_i2c_dev_us
->
AcssTy
 = 
i2c_acss_ty
;

473 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_START
;

474 
p_i2c_dev_us
->
BufP
 = 
p_buf
;

475 
p_i2c_dev_us
->
BufL
 = 
nbr_bys
;

477 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_START
);

479 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR2
, 
BSP_I2C_REG_CR2_ITEVTEN
 |

480 
BSP_I2C_REG_CR2_ITERREN
);

483 
r
 = 
	`BSP_OS_SemWa
(&(
p_i2c_dev_us
->
SemWa
),

486 
	`BSP_OS_SemPo
(&(
p_i2c_dev_us
->
SemLock
));

489 i(
p_i2c_dev_us
->
BufL
 != 0) {

490 
r
 = 
DEF_FAIL
;

493  (
r
);

494 
	}
}

522 
CPU_BOOLEAN
 
	$BSP_I2C_Rd
 (
CPU_INT08U
 
i2c_id
,

523 
CPU_INT08U
 
i2c_addr
,

524 
CPU_INT08U
 *
p_buf
,

525 
CPU_INT08U
 
nbr_bys
)

527 
CPU_BOOLEAN
 
r
;

530 i(
p_buf
 =(
CPU_INT08U
 *)0) {

531  (
DEF_FAIL
);

534 i(
nbr_bys
 < 1) {

535  (
DEF_FAIL
);

538 
r
 = 
	`BSP_I2C_SXr
(
i2c_id
,

539 
i2c_addr
,

540 
BSP_I2C_ACCESS_TYPE_RD
,

541 
p_buf
,

542 
nbr_bys
);

544  (
r
);

545 
	}
}

574 
CPU_BOOLEAN
 
	$BSP_I2C_Wr
 (
CPU_INT08U
 
i2c_id
,

575 
CPU_INT08U
 
i2c_addr
,

576 
CPU_INT08U
 *
p_buf
,

577 
CPU_INT08U
 
nbr_bys
)

579 
CPU_BOOLEAN
 
r
;

582 i(
p_buf
 =(
CPU_INT08U
 *)0) {

583  (
DEF_FAIL
);

586 i(
nbr_bys
 < 1) {

587  (
DEF_FAIL
);

591 
r
 = 
	`BSP_I2C_SXr
(
i2c_id
,

592 
i2c_addr
,

593 
BSP_I2C_ACCESS_TYPE_WR
,

594 
p_buf
,

595 
nbr_bys
);

597  (
r
);

598 
	}
}

626 
CPU_BOOLEAN
 
	$BSP_I2C_WrRd
 (
CPU_INT08U
 
i2c_id
,

627 
CPU_INT08U
 
i2c_addr
,

628 
CPU_INT08U
 *
p_buf
,

629 
CPU_INT08U
 
nbr_bys
)

631 
CPU_BOOLEAN
 
r
;

634 i(
p_buf
 =(
CPU_INT08U
 *)0) {

635  (
DEF_FAIL
);

638 i(
nbr_bys
 < 2) {

639  (
DEF_FAIL
);

643 
r
 = 
	`BSP_I2C_SXr
(
i2c_id
,

644 
i2c_addr
,

645 
BSP_I2C_ACCESS_TYPE_WR_RD
,

646 
p_buf
,

647 
nbr_bys
);

649  (
r
);

650 
	}
}

671 
	$BSP_I2C1_EvtISR_Hdr
 ()

673 
	`BSP_I2Cx_EvtISR_Hdr
(0);

674 
	}
}

676 
	$BSP_I2C2_EvtISR_Hdr
 ()

678 
	`BSP_I2Cx_EvtISR_Hdr
(1);

679 
	}
}

701 
	$BSP_I2Cx_EvtISR_Hdr
 (
CPU_INT08U
 
i2c_nbr
)

703 
BSP_I2C_DEV_STATUS
 *
p_i2c_dev_us
;

704 
BSP_I2C_REG
 *
p_i2c_g
;

705 
CPU_INT32U
 
t_1
;

706 
CPU_INT32U
 
t_2
;

709 
i2c_nbr
) {

711 
p_i2c_g
 = (
BSP_I2C_REG
 *)
BSP_I2C_REG_I2C1_BASE_ADDR
;

715 
p_i2c_g
 = (
BSP_I2C_REG
 *)
BSP_I2C_REG_I2C2_BASE_ADDR
;

723 
p_i2c_dev_us
 = (
BSP_I2C_DEV_STATUS
 *)&
BSP_I2C_DevTbl
[
i2c_nbr
];

724 
t_1
 = 
p_i2c_g
->
I2C_SR1
;

725 
t_1
 &
BSP_I2C_REG_SR1_EVENT_MASK
;

727 
p_i2c_dev_us
->
S
) {

728 
BSP_I2C_STATE_START
:

730 i(
	`DEF_BIT_IS_SET
(
t_1
, 
BSP_I2C_REG_SR1_SB
)) {

732 i(
p_i2c_dev_us
->
AcssTy
 =
BSP_I2C_ACCESS_TYPE_RD
) {

733 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_ACK
);

734 
p_i2c_g
->
I2C_DR
 = (
p_i2c_dev_us
->
Addr
 << 1)

735 | 
DEF_BIT_00
;

737 
p_i2c_g
->
I2C_DR
 = (
p_i2c_dev_us
->
Addr
 << 1& 
	`DEF_BIT_FIELD
(7, 1);

740 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_ADDR
;

744 
BSP_I2C_STATE_ADDR
:

746 i(
	`DEF_BIT_IS_SET
(
t_1
, 
BSP_I2C_REG_SR1_ADDR
)) {

747 
t_2
 = 
p_i2c_g
->
I2C_SR2
;

749 ()&
t_2
;

751 
p_i2c_dev_us
->
AcssTy
) {

752 
BSP_I2C_ACCESS_TYPE_RD
:

753 i(
p_i2c_dev_us
->
BufL
 == 1) {

754 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_STOP
;

755 
	`DEF_BIT_CLR
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_ACK
);

757 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_DATA
;

761 
BSP_I2C_ACCESS_TYPE_WR
:

762 
BSP_I2C_ACCESS_TYPE_WR_RD
:

763 i(
	`DEF_BIT_IS_SET
(
t_1
, 
BSP_I2C_REG_SR1_TXE
)) {

764 
p_i2c_g
->
I2C_DR
 = (
CPU_INT32U
)(*(
p_i2c_dev_us
->
BufP
));

765 
p_i2c_dev_us
->
BufP
++;

766 
p_i2c_dev_us
->
BufL
--;

767 i(
p_i2c_dev_us
->
BufL
 == 0) {

768 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_STOP
;

770 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_DATA
;

779 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_IDLE
;

780 
p_i2c_dev_us
->
AcssTy
 = 
BSP_I2C_ACCESS_TYPE_NONE
;

782 
	`DEF_BIT_CLR
(
p_i2c_g
->
I2C_CR2
, 
BSP_I2C_REG_CR2_ITEVTEN
 |

783 
BSP_I2C_REG_CR2_ITERREN
);

784 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_STOP
);

786 
	`BSP_OS_SemPo
(&(
p_i2c_dev_us
->
SemWa
));

790 
BSP_I2C_STATE_DATA
:

791 
p_i2c_dev_us
->
AcssTy
) {

793 
BSP_I2C_ACCESS_TYPE_WR_RD
:

794 i(
	`DEF_BIT_IS_SET
(
t_1
, 
BSP_I2C_REG_SR1_TXE
)) {

796 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_START
);

797 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_START
;

798 
p_i2c_dev_us
->
AcssTy
 = 
BSP_I2C_ACCESS_TYPE_RD
;

802 
BSP_I2C_ACCESS_TYPE_RD
:

804 i(
	`DEF_BIT_IS_SET
(
t_1
, 
BSP_I2C_REG_SR1_RXNE
)) {

805 *(
p_i2c_dev_us
->
BufP
(
CPU_INT08U
)(
p_i2c_g
->
I2C_DR
 & 
BSP_I2C_REG_DR_MASK
);

806 
p_i2c_dev_us
->
BufP
++;

807 
p_i2c_dev_us
->
BufL
--;

809 i(
p_i2c_dev_us
->
BufL
 == 1) {

811 
	`DEF_BIT_CLR
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_ACK
);

812 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_STOP
);

813 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_STOP
;

818 
BSP_I2C_ACCESS_TYPE_WR
:

819 i(
	`DEF_BIT_IS_SET
(
t_1
, 
BSP_I2C_REG_SR1_TXE
)) {

820 
p_i2c_g
->
I2C_DR
 = (
CPU_INT32U
)(*(
p_i2c_dev_us
->
BufP
));

821 
p_i2c_dev_us
->
BufP
++;

822 
p_i2c_dev_us
->
BufL
--;

823 i(
p_i2c_dev_us
->
BufL
 == 0) {

824 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_STOP
;

831 
BSP_I2C_STATE_STOP
:

832 i(
	`DEF_BIT_IS_SET
(
t_1
, 
BSP_I2C_REG_SR1_BTF
)) {

833 
p_i2c_dev_us
->
AcssTy
) {

834 
BSP_I2C_ACCESS_TYPE_WR_RD
:

835 
BSP_I2C_ACCESS_TYPE_RD
:

836 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_STOP
);

837 *(
p_i2c_dev_us
->
BufP
(
CPU_INT08U
)(
p_i2c_g
->
I2C_DR
 & 
BSP_I2C_REG_DR_MASK
);;

838 
p_i2c_dev_us
->
BufP
++;

839 
p_i2c_dev_us
->
BufL
--;

842 
BSP_I2C_ACCESS_TYPE_WR
:

843 
	`DEF_BIT_CLR
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_ACK
);

844 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_STOP
);

847 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_IDLE
;

848 
p_i2c_dev_us
->
AcssTy
 = 
BSP_I2C_ACCESS_TYPE_NONE
;

850 
	`DEF_BIT_CLR
(
p_i2c_g
->
I2C_CR2
, 
BSP_I2C_REG_CR2_ITEVTEN
 |

851 
BSP_I2C_REG_CR2_ITERREN
);

853 
	`BSP_OS_SemPo
(&(
p_i2c_dev_us
->
SemWa
));

857 
BSP_I2C_STATE_IDLE
:

862 
	}
}

884 
	$BSP_I2C1_EISR_Hdr
 ()

886 
	`BSP_I2Cx_EISR_Hdr
(0);

887 
	}
}

890 
	$BSP_I2C2_EISR_Hdr
 ()

892 
	`BSP_I2Cx_EISR_Hdr
(1);

893 
	}
}

915 
	$BSP_I2Cx_EISR_Hdr
 (
CPU_INT08U
 
i2c_nbr
)

917 
BSP_I2C_DEV_STATUS
 *
p_i2c_dev_us
;

918 
BSP_I2C_REG
 *
p_i2c_g
;

919 
CPU_INT32U
 
t_1
;

922 
i2c_nbr
) {

924 
p_i2c_g
 = (
BSP_I2C_REG
 *)
BSP_I2C_REG_I2C1_BASE_ADDR
;

928 
p_i2c_g
 = (
BSP_I2C_REG
 *)
BSP_I2C_REG_I2C2_BASE_ADDR
;

935 
p_i2c_dev_us
 = (
BSP_I2C_DEV_STATUS
 *)&
BSP_I2C_DevTbl
[
i2c_nbr
];

936 
t_1
 = 
p_i2c_g
->
I2C_SR1
;

937 
t_1
 &
BSP_I2C_REG_SR1_ERR_MASK
;

939 
	`DEF_BIT_CLR
(
p_i2c_g
->
I2C_SR1
, 
t_1
);

941 i(
p_i2c_dev_us
->
S
 !
BSP_I2C_STATE_IDLE
) {

942 
p_i2c_dev_us
->
S
 = 
BSP_I2C_STATE_IDLE
;

943 
p_i2c_dev_us
->
AcssTy
 = 
BSP_I2C_ACCESS_TYPE_NONE
;

944 
	`DEF_BIT_SET
(
p_i2c_g
->
I2C_CR1
, 
BSP_I2C_REG_CR1_STOP
);

946 
	`DEF_BIT_CLR
(
p_i2c_g
->
I2C_CR2
, (
BSP_I2C_REG_CR2_ITEVTEN
 |

947 
BSP_I2C_REG_CR2_ITERREN
));

949 
	`BSP_OS_SemPo
(&(
p_i2c_dev_us
->
SemWa
));

951 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_i2c.h

35 #ide 
BSP_I2C_PRESENT


36 
	#BSP_I2C_PRESENT


	)

45 #ifde 
BSP_I2C_MODULE


46 
	#BSP_I2C_EXT


	)

48 
	#BSP_I2C
 

	)

58 
	#BSP_I2C_ID_I2C1
 1

	)

59 
	#BSP_I2C_ID_I2C2
 2

	)

61 
	#BSP_I2C_NBR_MAX
 2

	)

63 
	#BSP_I2C_PER_CLK_MAX_FREQ_HZ
 36000000

	)

67 
	#BSP_I2C_MODE_STANDARD_MAX_FREQ_HZ
 100000

	)

68 
	#BSP_I2C_MODE_STANDARD
 0

	)

70 
	#BSP_I2C_MODE_FAST_MAX_FREQ_HZ
 400000

	)

71 
	#BSP_I2C_MODE_FAST_1_2
 1

	)

72 
	#BSP_I2C_MODE_FAST_16_9
 2

	)

101 
CPU_BOOLEAN
 
BSP_I2C_In
 (
CPU_INT08U
 
i2c_id
,

102 
CPU_INT08U
 
i2c_mode
,

103 
CPU_INT32U
 
k_eq
);

105 
CPU_BOOLEAN
 
BSP_I2C_Wr
 (
CPU_INT08U
 
i2c_nbr
,

106 
CPU_INT08U
 
i2c_addr
,

107 
CPU_INT08U
 *
p_buf
,

108 
CPU_INT08U
 
nbr_bys
);

110 
CPU_BOOLEAN
 
BSP_I2C_Rd
 (
CPU_INT08U
 
i2c_nbr
,

111 
CPU_INT08U
 
i2c_addr
,

112 
CPU_INT08U
 *
p_buf
,

113 
CPU_INT08U
 
nbr_bys
);

115 
CPU_BOOLEAN
 
BSP_I2C_WrRd
 (
CPU_INT08U
 
i2c_nbr
,

116 
CPU_INT08U
 
i2c_addr
,

117 
CPU_INT08U
 *
p_buf
,

118 
CPU_INT08U
 
nbr_bys
);

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_int.c

37 
	#BSP_INT_MODULE


	)

38 
	~<b.h
>

47 
	#BSP_INT_SRC_NBR
 68

	)

70 
CPU_FNCT_VOID
 
	gBSP_IVeTbl
[
BSP_INT_SRC_NBR
];

86 
BSP_IHdr
 (
CPU_DATA
 
t_id
);

87 
BSP_IHdrDummy
();

113 
	$BSP_IC
 (
CPU_DATA
 
t_id
)

116 
	}
}

135 
	$BSP_IDis
 (
CPU_DATA
 
t_id
)

137 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

138 
	`CPU_ISrcDis
(
t_id
 + 16);

140 
	}
}

159 
	$BSP_IDisA
 ()

161 
	`CPU_IDis
();

162 
	}
}

181 
	$BSP_IEn
 (
CPU_DATA
 
t_id
)

183 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

184 
	`CPU_ISrcEn
(
t_id
 + 16);

186 
	}
}

207 
	$BSP_IVeS
 (
CPU_DATA
 
t_id
,

208 
CPU_FNCT_VOID
 
i
)

210 
	`CPU_SR_ALLOC
();

213 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

214 
	`CPU_CRITICAL_ENTER
();

215 
BSP_IVeTbl
[
t_id
] = 
i
;

216 
	`CPU_CRITICAL_EXIT
();

218 
	}
}

239 
	$BSP_IPrioS
 (
CPU_DATA
 
t_id
,

240 
CPU_INT08U
 
io
)

242 
	`CPU_SR_ALLOC
();

245 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

246 
	`CPU_CRITICAL_ENTER
();

247 
	`CPU_ISrcPrioS
(
t_id
 + 16, 
io
);

248 
	`CPU_CRITICAL_EXIT
();

250 
	}
}

277 
	$BSP_IIn
 ()

279 
CPU_DATA
 
t_id
;

282 
t_id
 = 0; i_id < 
BSP_INT_SRC_NBR
; int_id++) {

283 
	`BSP_IVeS
(
t_id
, 
BSP_IHdrDummy
);

285 
	}
}

304 
	$BSP_IHdrWWDG
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_WWDG
); 
	}
}

305 
	$BSP_IHdrPVD
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_PVD
); 
	}
}

306 
	$BSP_IHdrTAMPER
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TAMPER
); 
	}
}

307 
	$BSP_IHdrRTC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_RTC
); 
	}
}

308 
	$BSP_IHdrFLASH
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_FLASH
); 
	}
}

309 
	$BSP_IHdrRCC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_RCC
); 
	}
}

310 
	$BSP_IHdrEXTI0
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI0
); 
	}
}

311 
	$BSP_IHdrEXTI1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI1
); 
	}
}

312 
	$BSP_IHdrEXTI2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI2
); 
	}
}

313 
	$BSP_IHdrEXTI3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI3
); 
	}
}

314 
	$BSP_IHdrEXTI4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI4
); 
	}
}

315 
	$BSP_IHdrDMA1_CH1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH1
); 
	}
}

316 
	$BSP_IHdrDMA1_CH2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH2
); 
	}
}

317 
	$BSP_IHdrDMA1_CH3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH3
); 
	}
}

318 
	$BSP_IHdrDMA1_CH4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH4
); 
	}
}

319 
	$BSP_IHdrDMA1_CH5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH5
); 
	}
}

320 
	$BSP_IHdrDMA1_CH6
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH6
); 
	}
}

321 
	$BSP_IHdrDMA1_CH7
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH7
); 
	}
}

322 
	$BSP_IHdrADC1_2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_ADC1_2
); 
	}
}

323 
	$BSP_IHdrCAN1_TX
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN1_TX
); 
	}
}

324 
	$BSP_IHdrCAN1_RX0
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN1_RX0
); 
	}
}

325 
	$BSP_IHdrCAN1_RX1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN1_RX1
); 
	}
}

326 
	$BSP_IHdrCAN1_SCE
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN1_SCE
); 
	}
}

327 
	$BSP_IHdrEXTI9_5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI9_5
); 
	}
}

328 
	$BSP_IHdrTIM1_BRK
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM1_BRK
); 
	}
}

329 
	$BSP_IHdrTIM1_UP
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM1_UP
); 
	}
}

330 
	$BSP_IHdrTIM1_TRG_COM
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM1_TRG_COM
); 
	}
}

331 
	$BSP_IHdrTIM1_CC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM1_CC
); 
	}
}

332 
	$BSP_IHdrTIM2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM2
); 
	}
}

333 
	$BSP_IHdrTIM3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM3
); 
	}
}

334 
	$BSP_IHdrTIM4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM4
); 
	}
}

335 
	$BSP_IHdrI2C1_EV
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C1_EV
); 
	}
}

336 
	$BSP_IHdrI2C1_ER
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C1_ER
); 
	}
}

337 
	$BSP_IHdrI2C2_EV
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C2_EV
); 
	}
}

338 
	$BSP_IHdrI2C2_ER
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C2_ER
); 
	}
}

339 
	$BSP_IHdrSPI1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI1
); 
	}
}

340 
	$BSP_IHdrSPI2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI2
); 
	}
}

341 
	$BSP_IHdrUSART1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART1
); 
	}
}

342 
	$BSP_IHdrUSART2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART2
); 
	}
}

343 
	$BSP_IHdrUSART3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART3
); 
	}
}

344 
	$BSP_IHdrEXTI15_10
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI15_10
); 
	}
}

345 
	$BSP_IHdrRTCArm
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_RTC_ALARM
); 
	}
}

346 
	$BSP_IHdrUSBWakeUp
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_OTG_FS_WKUP
); 
	}
}

347 
	$BSP_IHdrTIM5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM5
); 
	}
}

348 
	$BSP_IHdrSPI3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI3
); 
	}
}

349 
	$BSP_IHdrUSART4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART4
); 
	}
}

350 
	$BSP_IHdrUSART5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART5
); 
	}
}

351 
	$BSP_IHdrTIM6
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM6
); 
	}
}

352 
	$BSP_IHdrTIM7
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM7
); 
	}
}

353 
	$BSP_IHdrDMA2_CH1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH1
); 
	}
}

354 
	$BSP_IHdrDMA2_CH2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH2
); 
	}
}

355 
	$BSP_IHdrDMA2_CH3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH3
); 
	}
}

356 
	$BSP_IHdrDMA2_CH4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH4
); 
	}
}

357 
	$BSP_IHdrDMA2_CH5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH5
); 
	}
}

358 
	$BSP_IHdrETH
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_ETH
); 
	}
}

359 
	$BSP_IHdrETHWakeup
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_ETH_WKUP
); 
	}
}

360 
	$BSP_IHdrCAN2_TX
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN2_TX
); 
	}
}

361 
	$BSP_IHdrCAN2_RX0
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN2_RX0
); 
	}
}

362 
	$BSP_IHdrCAN2_RX1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN2_RX1
); 
	}
}

363 
	$BSP_IHdrCAN2_SCE
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN2_SCE
); 
	}
}

364 
	$BSP_IHdrOTG
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_OTG_FS
); 
	}
}

391 
	$BSP_IHdr
 (
CPU_DATA
 
t_id
)

393 
CPU_FNCT_VOID
 
i
;

394 
	`CPU_SR_ALLOC
();

397 
	`CPU_CRITICAL_ENTER
();

399 
	`OSIE
();

401 
	`CPU_CRITICAL_EXIT
();

403 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

404 
i
 = 
BSP_IVeTbl
[
t_id
];

405 i(
i
 !(
CPU_FNCT_VOID
)0) {

406 
	`i
();

410 
	`OSIEx
();

411 
	}
}

430 
	$BSP_IHdrDummy
 ()

433 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_periph.c

37 
	#BSP_PERIPH_MODULE


	)

38 
	~<b.h
>

47 
	#BSP_PERIPH_REG_RCC_BASE
 0x40021000

	)

48 
	#BSP_PERIPH_REG_RCC_CFGR
 (*(vީ
CPU_INT32U
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x004))

	)

49 
	#BSP_PERIPH_REG_RCC_AHBENR
 (*(vީ
CPU_INT32U
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x014))

	)

50 
	#BSP_PERIPH_REG_RCC_APB2ENR
 (*(vީ
CPU_INT32U
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x018))

	)

51 
	#BSP_PERIPH_REG_RCC_APB1ENR
 (*(vީ
CPU_INT32U
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x01C))

	)

112 
CPU_INT32U
 
	$BSP_PhClkFqG
 (
CPU_DATA
 
pwr_k_id
)

114 
CPU_INT32U
 
k_eq
;

115 
CPU_INT32U
 
k_div
;

118 
k_eq
 = 
	`BSP_CPU_ClkFq
();

120 
pwr_k_id
) {

121 
BSP_PERIPH_ID_DMA1
:

122 
BSP_PERIPH_ID_DMA2
:

123 
BSP_PERIPH_ID_SRAM
:

124 
BSP_PERIPH_ID_FLITF
:

125 
BSP_PERIPH_ID_CRC
:

126 
BSP_PERIPH_ID_OTGFS
:

127 
BSP_PERIPH_ID_ETHMAC
:

128 
BSP_PERIPH_ID_ETHMACTX
:

129  (
k_eq
);

131 
BSP_PERIPH_ID_AFIO
:

132 
BSP_PERIPH_ID_IOPA
:

133 
BSP_PERIPH_ID_IOPB
:

134 
BSP_PERIPH_ID_IOPC
:

135 
BSP_PERIPH_ID_IOPD
:

136 
BSP_PERIPH_ID_IOPE
:

137 
BSP_PERIPH_ID_ADC1
:

138 
BSP_PERIPH_ID_ADC2
:

139 
BSP_PERIPH_ID_TIM1
:

140 
BSP_PERIPH_ID_SPI1
:

141 
BSP_PERIPH_ID_USART1
:

142 
k_div
 = (
BSP_PERIPH_REG_RCC_CFGR
 & 0x00003800) >> 11;

143 i(
k_div
 < 4) {

144  (
k_eq
);

146 
k_div
 = (clk_div - 3) << 1;

147 
k_eq
 /
k_div
;

148  (
k_eq
);

150 
BSP_PERIPH_ID_TIM2
:

151 
BSP_PERIPH_ID_TIM3
:

152 
BSP_PERIPH_ID_TIM4
:

153 
BSP_PERIPH_ID_TIM5
:

154 
BSP_PERIPH_ID_TIM6
:

155 
BSP_PERIPH_ID_TIM7
:

156 
BSP_PERIPH_ID_WWDG
:

157 
BSP_PERIPH_ID_SPI2
:

158 
BSP_PERIPH_ID_SPI3
:

159 
BSP_PERIPH_ID_USART2
:

160 
BSP_PERIPH_ID_USART3
:

161 
BSP_PERIPH_ID_USART4
:

162 
BSP_PERIPH_ID_USART5
:

163 
BSP_PERIPH_ID_I2C1
:

164 
BSP_PERIPH_ID_I2C2
:

165 
BSP_PERIPH_ID_CAN1
:

166 
BSP_PERIPH_ID_CAN2
:

167 
BSP_PERIPH_ID_BKP
:

168 
BSP_PERIPH_ID_PWR
:

169 
BSP_PERIPH_ID_DAC
:

170 
k_div
 = (
BSP_PERIPH_REG_RCC_CFGR
 & 0x00000700) >> 8;

171 i(
k_div
 < 4) {

172  (
k_eq
);

174 
k_div
 = (clk_div - 3) << 1;

175 
k_eq
 /
k_div
;

176  (
k_eq
);

179  ((
CPU_INT32U
)0);

180 
	}
}

199 
	$BSP_PhEn
 (
CPU_DATA
 
pwr_k_id
)

201 
pwr_k_id
) {

202 
BSP_PERIPH_ID_DMA1
:

203 
BSP_PERIPH_ID_DMA2
:

204 
BSP_PERIPH_ID_SRAM
:

205 
BSP_PERIPH_ID_FLITF
:

206 
BSP_PERIPH_ID_CRC
:

207 
BSP_PERIPH_ID_OTGFS
:

208 
BSP_PERIPH_ID_ETHMAC
:

209 
BSP_PERIPH_ID_ETHMACTX
:

210 
BSP_PERIPH_REG_RCC_AHBENR
 |
	`DEF_BIT
(
pwr_k_id
);

213 
BSP_PERIPH_ID_AFIO
:

214 
BSP_PERIPH_ID_IOPA
:

215 
BSP_PERIPH_ID_IOPB
:

216 
BSP_PERIPH_ID_IOPC
:

217 
BSP_PERIPH_ID_IOPD
:

218 
BSP_PERIPH_ID_IOPE
:

219 
BSP_PERIPH_ID_ADC1
:

220 
BSP_PERIPH_ID_ADC2
:

221 
BSP_PERIPH_ID_TIM1
:

222 
BSP_PERIPH_ID_SPI1
:

223 
BSP_PERIPH_ID_USART1
:

224 
BSP_PERIPH_REG_RCC_APB2ENR
 |
	`DEF_BIT
(
pwr_k_id
 - 32);

227 
BSP_PERIPH_ID_TIM2
:

228 
BSP_PERIPH_ID_TIM3
:

229 
BSP_PERIPH_ID_TIM4
:

230 
BSP_PERIPH_ID_TIM5
:

231 
BSP_PERIPH_ID_TIM6
:

232 
BSP_PERIPH_ID_TIM7
:

233 
BSP_PERIPH_ID_WWDG
:

234 
BSP_PERIPH_ID_SPI2
:

235 
BSP_PERIPH_ID_SPI3
:

236 
BSP_PERIPH_ID_USART2
:

237 
BSP_PERIPH_ID_USART3
:

238 
BSP_PERIPH_ID_USART4
:

239 
BSP_PERIPH_ID_USART5
:

240 
BSP_PERIPH_ID_I2C1
:

241 
BSP_PERIPH_ID_I2C2
:

242 
BSP_PERIPH_ID_CAN1
:

243 
BSP_PERIPH_ID_CAN2
:

244 
BSP_PERIPH_ID_BKP
:

245 
BSP_PERIPH_ID_PWR
:

246 
BSP_PERIPH_ID_DAC
:

247 
BSP_PERIPH_REG_RCC_APB1ENR
 |
	`DEF_BIT
(
pwr_k_id
 - 64);

250 
	}
}

269 
	$BSP_PhDis
 (
CPU_DATA
 
pwr_k_id
)

271 
pwr_k_id
) {

272 
BSP_PERIPH_ID_DMA1
:

273 
BSP_PERIPH_ID_DMA2
:

274 
BSP_PERIPH_ID_SRAM
:

275 
BSP_PERIPH_ID_FLITF
:

276 
BSP_PERIPH_ID_CRC
:

277 
BSP_PERIPH_ID_OTGFS
:

278 
BSP_PERIPH_ID_ETHMAC
:

279 
BSP_PERIPH_ID_ETHMACTX
:

280 
BSP_PERIPH_REG_RCC_AHBENR
 &~
	`DEF_BIT
(
pwr_k_id
);

283 
BSP_PERIPH_ID_AFIO
:

284 
BSP_PERIPH_ID_IOPA
:

285 
BSP_PERIPH_ID_IOPB
:

286 
BSP_PERIPH_ID_IOPC
:

287 
BSP_PERIPH_ID_IOPD
:

288 
BSP_PERIPH_ID_IOPE
:

289 
BSP_PERIPH_ID_ADC1
:

290 
BSP_PERIPH_ID_ADC2
:

291 
BSP_PERIPH_ID_TIM1
:

292 
BSP_PERIPH_ID_SPI1
:

293 
BSP_PERIPH_ID_USART1
:

294 
BSP_PERIPH_REG_RCC_APB2ENR
 &~
	`DEF_BIT
(
pwr_k_id
 - 32);

297 
BSP_PERIPH_ID_TIM2
:

298 
BSP_PERIPH_ID_TIM3
:

299 
BSP_PERIPH_ID_TIM4
:

300 
BSP_PERIPH_ID_TIM5
:

301 
BSP_PERIPH_ID_TIM6
:

302 
BSP_PERIPH_ID_TIM7
:

303 
BSP_PERIPH_ID_WWDG
:

304 
BSP_PERIPH_ID_SPI2
:

305 
BSP_PERIPH_ID_SPI3
:

306 
BSP_PERIPH_ID_USART2
:

307 
BSP_PERIPH_ID_USART3
:

308 
BSP_PERIPH_ID_USART4
:

309 
BSP_PERIPH_ID_USART5
:

310 
BSP_PERIPH_ID_I2C1
:

311 
BSP_PERIPH_ID_I2C2
:

312 
BSP_PERIPH_ID_CAN1
:

313 
BSP_PERIPH_ID_CAN2
:

314 
BSP_PERIPH_ID_BKP
:

315 
BSP_PERIPH_ID_PWR
:

316 
BSP_PERIPH_ID_DAC
:

317 
BSP_PERIPH_REG_RCC_APB1ENR
 &~
	`DEF_BIT
(
pwr_k_id
 - 64);

320 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_ser.c

43 
	#BSP_SER_MODULE


	)

44 
	~<b.h
>

81 
BSP_OS_SEM
 
	gBSP_STxWa
;

82 
BSP_OS_SEM
 
	gBSP_SRxWa
;

83 
BSP_OS_SEM
 
	gBSP_SLock
;

84 
CPU_INT08U
 
	gBSP_SRxDa
;

86 #i(
BSP_CFG_SER_CMD_HISTORY_LEN
 > 0u)

87 
CPU_CHAR
 
	gBSP_SCmdHiy
[
BSP_CFG_SER_CMD_HISTORY_LEN
];

96 
BSP_S_WrByUocked
 (
CPU_INT08U
 
c
);

97 
CPU_INT08U
 
BSP_S_RdByUocked
 ();

98 
BSP_S_ISR_Hdr
 ();

134 
	$BSP_S_In
 (
CPU_INT32U
 
baud_
)

136 
FgStus
 
tc_us
;

137 
GPIO_InTyDef
 
gpio_
;

138 
USART_InTyDef
 
u_
;

139 
USART_ClockInTyDef
 
u_k_
;

143 
	`BSP_OS_SemCe
(&
BSP_STxWa
, 0, "Serial Tx Wait");

144 
	`BSP_OS_SemCe
(&
BSP_SRxWa
, 0, "Serial Rx Wait");

145 
	`BSP_OS_SemCe
(&
BSP_SLock
, 1, "Serial Lock");

147 #i(
BSP_CFG_SER_CMD_HISTORY_LEN
 > 0u)

148 
BSP_SCmdHiy
[0] = (
CPU_CHAR
)'\0';

152 
u_
.
USART_BaudRe
 = 
baud_
;

153 
u_
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

154 
u_
.
USART_StBs
 = 
USART_StBs_1
;

155 
u_
.
USART_Py
 = 
USART_Py_No
 ;

156 
u_
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

157 
u_
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

159 
u_k_
.
USART_Clock
 = 
USART_Clock_Dib
;

160 
u_k_
.
USART_CPOL
 = 
USART_CPOL_Low
;

161 
u_k_
.
USART_CPHA
 = 
USART_CPHA_2Edge
;

162 
u_k_
.
USART_LaB
 = 
USART_LaB_Dib
;

165 
	`BSP_PhEn
(
BSP_PERIPH_ID_USART2
);

166 
	`BSP_PhEn
(
BSP_PERIPH_ID_IOPD
);

167 
	`BSP_PhEn
(
BSP_PERIPH_ID_AFIO
);

168 
	`GPIO_PRemCfig
(
GPIO_Rem_USART2
, 
ENABLE
);

171 
gpio_
.
GPIO_P
 = 
GPIO_P_5
;

172 
gpio_
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

173 
gpio_
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

174 
	`GPIO_In
(
GPIOD
, &
gpio_
);

177 
gpio_
.
GPIO_P
 = 
GPIO_P_6
;

178 
gpio_
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

179 
	`GPIO_In
(
GPIOD
, &
gpio_
);

182 
	`USART_In
(
USART2
, &
u_
);

183 
	`USART_ClockIn
(
USART2
, &
u_k_
);

184 
	`USART_Cmd
(
USART2
, 
ENABLE
);

186 
	`USART_ITCfig
(
USART2
, 
USART_IT_TC
, 
DISABLE
);

187 
	`USART_ITCfig
(
USART2
, 
USART_IT_TXE
, 
DISABLE
);

188 
tc_us
 = 
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TC
);

190 
tc_us
 =
SET
) {

191 
	`USART_CˬITPdgB
(
USART2
, 
USART_IT_TC
);

192 
	`USART_CˬFg
(
USART2
, 
USART_IT_TC
);

193 
	`BSP_OS_TimeDlyMs
(10);

194 
tc_us
 = 
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TC
);

197 
	`BSP_IVeS
(
BSP_INT_ID_USART2
, 
BSP_S_ISR_Hdr
);

198 
	`BSP_IEn
(
BSP_INT_ID_USART2
);

199 
	}
}

218 
	$BSP_S_ISR_Hdr
 ()

220 
FgStus
 
tc_us
;

221 
FgStus
 
rx_us
;

224 
rx_us
 = 
	`USART_GFgStus
(
USART2
, 
USART_FLAG_RXNE
);

225 i(
rx_us
 =
SET
) {

226 
BSP_SRxDa
 = 
	`USART_ReiveDa
(
USART2
) & 0xFF;

227 
	`USART_CˬITPdgB
(
USART2
, 
USART_IT_RXNE
);

228 
	`BSP_OS_SemPo
(&
BSP_SRxWa
);

231 
tc_us
 = 
	`USART_GFgStus
(
USART2
, 
USART_FLAG_TC
);

232 i(
tc_us
 =
SET
) {

233 
	`USART_ITCfig
(
USART2
, 
USART_IT_TC
, 
DISABLE
);

234 
	`USART_CˬITPdgB
(
USART2
, 
USART_IT_TC
);

235 
	`BSP_OS_SemPo
(&
BSP_STxWa
);

237 
	}
}

258 
	$BSP_S_Prtf
 (
CPU_CHAR
 *
fm
, ...)

260 
CPU_CHAR
 
buf_r
[
BSP_SER_PRINTF_STR_BUF_SIZE
 + 1u];

261 
va_li
 
v_gs
;

264 
	`va_t
(
v_gs
, 
fm
);

265 ()
	`vtf
((*)&
buf_r
[0],

266 (
size_t
 ) (
buf_r
),

267 (cڡ *
fm
,

268 
v_gs
);

269 
	`va_d
(
v_gs
);

271 
	`BSP_S_WrS
(
buf_r
);

272 
	}
}

293 
CPU_INT08U
 
	$BSP_S_RdBy
 ()

295 
CPU_INT08U
 
rx_by
;

298 
	`BSP_OS_SemWa
(&
BSP_SLock
, 0);

300 
rx_by
 = 
	`BSP_S_RdByUocked
();

302 
	`BSP_OS_SemPo
(&
BSP_SLock
);

304  (
rx_by
);

305 
	}
}

325 
CPU_INT08U
 
	$BSP_S_RdByUocked
 ()

328 
CPU_INT08U
 
rx_by
;

331 
	`USART_ITCfig
(
USART2
, 
USART_IT_RXNE
, 
ENABLE
);

333 
	`BSP_OS_SemWa
(&
BSP_SRxWa
, 0);

335 
	`USART_ITCfig
(
USART2
, 
USART_IT_RXNE
, 
DISABLE
);

337 
rx_by
 = 
BSP_SRxDa
;

339  (
rx_by
);

340 
	}
}

360 
	$BSP_S_RdS
 (
CPU_CHAR
 *
p_r
,

361 
CPU_INT16U
 
n
)

363 
CPU_CHAR
 *
p_ch
;

364 
CPU_BOOLEAN
 
rxd_hiy_ch0
;

365 
CPU_CHAR
 
rx_da
;

366 
CPU_BOOLEAN
 
r
;

369 
rxd_hiy_ch0
 = 
DEF_NO
;

370 
p_r
[0] = (
CPU_CHAR
)'\0';

371 
p_ch
 = 
p_r
;

373 
r
 = 
	`BSP_OS_SemWa
(&
BSP_SLock
, 0);

375 i(
r
 !
DEF_OK
 ) {

379 
DEF_TRUE
)

381 
rx_da
 = 
	`BSP_S_RdByUocked
();

383 i((
rx_da
 =
ASCII_CHAR_CARRIAGE_RETURN
) ||

384 (
rx_da
 =
ASCII_CHAR_LINE_FEED
 )) {

386 
	`BSP_S_WrByUocked
((
CPU_INT08U
)
ASCII_CHAR_LINE_FEED
);

387 
	`BSP_S_WrByUocked
((
CPU_INT08U
)
ASCII_CHAR_CARRIAGE_RETURN
);

388 *
p_ch
 = (
CPU_CHAR
)'\0';

389 #i(
BSP_CFG_SER_CMD_HISTORY_LEN
 > 0u)

390 
	`S_Cy
(
BSP_SCmdHiy
, 
p_r
);

395 i(
rx_da
 =
ASCII_CHAR_BACKSPACE
) {

396 i(
p_ch
 > 
p_r
) {

397 
	`BSP_S_WrByUocked
((
CPU_INT08U
)
ASCII_CHAR_BACKSPACE
);

398 
p_ch
--;

402 i((
	`ASCII_IsPrt
(
rx_da
) ) &&

403 (
rxd_hiy_ch0
 =
DEF_NO
)) {

404 
	`BSP_S_WrByUocked
((
CPU_INT08U
)
rx_da
);

405 *
p_ch
 = 
rx_da
;

406 
p_ch
++;

407 i(
p_ch
 >&
p_r
[
n
]) {

408 
p_ch
 = &
p_r
[
n
];

411 } i((
rx_da
 =
ASCII_CHAR_ESCAPE
) &&

412 (
rxd_hiy_ch0
 =
DEF_NO
 )) {

413 
rxd_hiy_ch0
 = 
DEF_YES
;

415 #i(
BSP_CFG_SER_CMD_HISTORY_LEN
 > 0u)

416 } i((
rx_da
 =
ASCII_CHAR_LEFT_SQUARE_BRACKET
) &&

417 (
rxd_hiy_ch0
 =
DEF_YES
 )) {

419 
p_ch
 !
p_r
) {

420 
	`BSP_S_WrByUocked
((
CPU_INT08U
)
ASCII_CHAR_BACKSPACE
);

421 
p_ch
--;

424 
	`S_Cy
(
p_r
, 
BSP_SCmdHiy
);

426 *
p_ch
 != '\0') {

427 
	`BSP_S_WrByUocked
(*
p_ch
++);

431 
rxd_hiy_ch0
 = 
DEF_NO
;

435 
	`BSP_OS_SemPo
(&
BSP_SLock
);

436 
	}
}

456 
	$BSP_S_WrByUocked
 (
CPU_INT08U
 
c
)

458 
	`USART_ITCfig
(
USART2
, 
USART_IT_TC
, 
ENABLE
);

459 
	`USART_SdDa
(
USART2
, 
c
);

460 
	`BSP_OS_SemWa
(&
BSP_STxWa
, 0);

461 
	`USART_ITCfig
(
USART2
, 
USART_IT_TC
, 
DISABLE
);

462 
	}
}

481 
	$BSP_S_WrBy
(
CPU_INT08U
 
c
)

483 
	`BSP_OS_SemWa
(&
BSP_SLock
, 0);

485 
	`BSP_S_WrByUocked
(
c
);

487 
	`BSP_OS_SemPo
(&
BSP_SLock
);

488 
	}
}

507 
	$BSP_S_WrS
 (
CPU_CHAR
 *
p_r
)

509 
CPU_BOOLEAN
 
r
;

512 i(
p_r
 =(
CPU_CHAR
 *)0) {

517 
r
 = 
	`BSP_OS_SemWa
(&
BSP_SLock
, 0);

518 i(
r
 !
DEF_OK
 ) {

522 (*
p_r
!(
CPU_CHAR
 )0) {

523 i(*
p_r
 =
ASCII_CHAR_LINE_FEED
) {

524 
	`BSP_S_WrByUocked
(
ASCII_CHAR_CARRIAGE_RETURN
);

525 
	`BSP_S_WrByUocked
(
ASCII_CHAR_LINE_FEED
);

526 
p_r
++;

528 
	`BSP_S_WrByUocked
(*
p_r
++);

532 
	`BSP_OS_SemPo
(&
BSP_SLock
);

533 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_ser.h

45 #ide 
BSP_SER_PRESENT


46 
	#BSP_SER_PRESENT


	)

55 #ifde 
BSP_SER_MODULE


56 
	#BSP_SER_EXT


	)

58 
	#BSP_SER
 

	)

68 
	#BSP_SER_COMM_UART_NONE
 0xFF

	)

69 
	#BSP_SER_COMM_UART_02
 2

	)

71 
	#BSP_SER_PRINTF_STR_BUF_SIZE
 80u

	)

98 
	#S_In
 
BSP_S_In


	)

99 
	#S_WrBy
 
BSP_S_WrBy


	)

100 
	#S_WrS
 
BSP_S_WrS


	)

101 
	#S_RdBy
 
BSP_S_RdBy


	)

102 
	#S_RdS
 
BSP_S_RdS


	)

103 
	#S_Prtf
 
BSP_S_Prtf


	)

120 
BSP_S_In
 (
CPU_INT32U
 
baud_
);

122 
CPU_INT08U
 
BSP_S_RdBy
();

123 
BSP_S_RdS
 (
CPU_CHAR
 *
p_r
,

124 
CPU_INT16U
 
n
);

126 
BSP_S_WrBy
(
CPU_INT08U
 
c
);

127 
BSP_S_WrS
 (
CPU_CHAR
 *
p_r
);

129 
BSP_S_Prtf
(
CPU_CHAR
 *
fm
,

139 #ide 
BSP_CFG_SER_COMM_SEL


143 #i (
BSP_CFG_SER_COMM_SEL
 !
BSP_SER_COMM_UART_02
)

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_stlm75.c

35 
	#BSP_STLM75_MODULE


	)

36 
	~<b.h
>

45 
	#BSP_STLM75_REG_TEMP
 
DEF_BIT_NONE


	)

46 
	#BSP_STLM75_REG_CONF
 
DEF_BIT_00


	)

47 
	#BSP_STLM75_REG_T_HYST
 
DEF_BIT_01


	)

48 
	#BSP_STLM75_REG_T_OS
 (
DEF_BIT_01
 | 
DEF_BIT_00
)

	)

51 
	#BSP_STLM75_REG_CONF_SD
 
DEF_BIT_00


	)

52 
	#BSP_STLM75_REG_CONF_THERMOSTAT_MODE
 
DEF_BIT_01


	)

53 
	#BSP_STLM75_REG_CONF_POL
 
DEF_BIT_02


	)

54 
	#BSP_STLM75_REG_CONF_FT0
 
DEF_BIT_03


	)

55 
	#BSP_STLM75_REG_CONF_FT1
 
DEF_BIT_04


	)

58 
	#BSP_STLM75_I2C_ADDR
 ((
CPU_INT08U
)0x48)

	)

74 
	#BSP_STLM75_TEMP_TO_REG
(
mp
((
CPU_INT16U
)((((CPU_INT16U)emp<< 8& 
	`DEF_BIT_FIELD
(9, 7))))

	)

75 
	#BSP_STLM75_REG_TO_TEMP
(
g
((
CPU_INT08S
)((((
CPU_INT16U
)eg>> 8& 
	`DEF_BIT_FIELD
(9, 0))))

	)

106 
CPU_BOOLEAN
 
BSP_STLM75_WrReg_08
 (
CPU_INT08U
 
g
,

107 
CPU_INT08U
 
g_v
);

109 
CPU_BOOLEAN
 
BSP_STLM75_WrReg_16
 (
CPU_INT08U
 
g
,

110 
CPU_INT16U
 
g_v
);

112 
CPU_BOOLEAN
 
BSP_STLM75_RdReg_16
 (
CPU_INT08U
 
g
,

113 
CPU_INT16U
 *
p_g_v
);

148 
CPU_BOOLEAN
 
	$BSP_STLM75_In
 ()

150 
CPU_BOOLEAN
 
r
;

153 
r
 = 
	`BSP_I2C_In
(
BSP_I2C_ID_I2C1
,

154 
BSP_I2C_MODE_STANDARD
,

155 
BSP_I2C_MODE_STANDARD_MAX_FREQ_HZ
);

157  (
r
);

159 
	}
}

180 
CPU_BOOLEAN
 
	$BSP_STLM75_CfgS
 (
BSP_STLM75_CFG
 *
p_lm75_cfg
)

182 
CPU_INT16U
 
g_v
;

183 
CPU_BOOLEAN
 
r
;

186 i(
p_lm75_cfg
 =(
BSP_STLM75_CFG
 *)0) {

187  (
DEF_FAIL
);

190 
g_v
 = 
DEF_BIT_NONE
;

192 i(
p_lm75_cfg
->
Mode
 =
BSP_STLM75_MODE_INTERRUPT
) {

193 
g_v
 = 
BSP_STLM75_REG_CONF_THERMOSTAT_MODE
;

196 i(
p_lm75_cfg
->
IP
 =
BSP_STLM75_INT_POL_HIGH
) {

197 
	`DEF_BIT_SET
(
g_v
, 
BSP_STLM75_REG_CONF_POL
);

200 
p_lm75_cfg
->
FauLev
) {

201 
BSP_STLM75_FAULT_LEVEL_2
:

202 
	`DEF_BIT_SET
(
g_v
, 
BSP_STLM75_REG_CONF_FT0
);

205 
BSP_STLM75_FAULT_LEVEL_4
:

206 
	`DEF_BIT_SET
(
g_v
, 
BSP_STLM75_REG_CONF_FT1
);

209 
BSP_STLM75_FAULT_LEVEL_6
:

210 
	`DEF_BIT_SET
(
g_v
, 
BSP_STLM75_REG_CONF_FT1
 | 
BSP_STLM75_REG_CONF_FT0
);

213 
BSP_STLM75_FAULT_LEVEL_1
:

217  (
DEF_FAIL
);

220 
r
 = 
	`BSP_STLM75_WrReg_08
((
CPU_INT08U
)
BSP_STLM75_REG_CONF
,

221 (
CPU_INT08U
)
g_v
);

223 i(
r
 =
DEF_FAIL
) {

224  (
DEF_FAIL
);

227 
g_v
 = 
	`BSP_STLM75_TEMP_TO_REG
(
p_lm75_cfg
->
HyTemp
);

229 
r
 = 
	`BSP_STLM75_WrReg_16
((
CPU_INT08U
)
BSP_STLM75_REG_T_HYST
,

230 (
CPU_INT16U
)
g_v
);

232 i(
r
 =
DEF_FAIL
) {

233  (
DEF_FAIL
);

237 
g_v
 = 
	`BSP_STLM75_TEMP_TO_REG
(
p_lm75_cfg
->
OvLimTemp
);

239 
r
 = 
	`BSP_STLM75_WrReg_16
((
CPU_INT08U
)
BSP_STLM75_REG_T_OS
,

240 (
CPU_INT16U
)
g_v
);

242  (
r
);

244 
	}
}

268 
CPU_BOOLEAN
 
	$BSP_STLM75_WrReg_08
 (
CPU_INT08U
 
g
,

269 
CPU_INT08U
 
g_v
)

271 
CPU_INT08U
 
i2c_buf
[2];

272 
CPU_BOOLEAN
 
r
;

275 
i2c_buf
[0] = 
g
;

276 
i2c_buf
[1] = 
g_v
;

279 
r
 = 
	`BSP_I2C_Wr

BSP_I2C_ID_I2C1
,

280 
BSP_STLM75_I2C_ADDR
,

281 &
i2c_buf
[0],

284  (
r
);

285 
	}
}

309 
CPU_BOOLEAN
 
	$BSP_STLM75_WrReg_16
 (
CPU_INT08U
 
g
,

310 
CPU_INT16U
 
g_v
)

312 
CPU_INT08U
 
i2c_buf
[3];

313 
CPU_BOOLEAN
 
r
;

316 
i2c_buf
[0] = 
g
;

317 
i2c_buf
[1] = (
g_v
 >> 8& 
	`DEF_BIT_FIELD
(8, 0);

318 
i2c_buf
[2] = (
g_v
 >> 0& 
	`DEF_BIT_FIELD
(8, 0);;

321 
r
 = 
	`BSP_I2C_Wr

BSP_I2C_ID_I2C1
,

322 
BSP_STLM75_I2C_ADDR
,

323 &
i2c_buf
[0],

326  (
r
);

327 
	}
}

351 
CPU_BOOLEAN
 
	$BSP_STLM75_RdReg_16
 (
CPU_INT08U
 
g
,

352 
CPU_INT16U
 *
p_g_v
)

354 
CPU_INT08U
 
i2c_buf
[3];

355 
CPU_BOOLEAN
 
r
;

358 
i2c_buf
[0] = 
g
;

361 
r
 = 
	`BSP_I2C_WrRd

BSP_I2C_ID_I2C1
,

362 
BSP_STLM75_I2C_ADDR
,

363 &
i2c_buf
[0],

366 i(
r
 =
DEF_FAIL
) {

367  (
DEF_FAIL
);

370 *
p_g_v
 = (
i2c_buf
[2] << 0)

371 | (
i2c_buf
[1] << 8);

373  (
DEF_OK
);

374 
	}
}

400 
CPU_BOOLEAN
 
	$BSP_STLM75_TempG
 (
CPU_INT08U
 
mp_un
,

401 
CPU_INT16S
 *
p_mp_v
)

404 
CPU_INT16S
 
mp_c
;

405 
CPU_INT16U
 
g_v
;

406 
CPU_BOOLEAN
 
r
;

409 
r
 = 
	`BSP_STLM75_RdReg_16
(
BSP_STLM75_REG_TEMP
,

410 &
g_v
);

412 i(
r
 =
DEF_FAIL
) {

413  (
DEF_FAIL
);

417 
mp_c
 = 
	`BSP_STLM75_REG_TO_TEMP
(
g_v
);

419 
mp_un
) {

420 
BSP_STLM75_TEMP_UNIT_CELSIUS
:

421 *
p_mp_v
 = 
mp_c
;

424 
BSP_STLM75_TEMP_UNIT_FAHRENHEIT
:

425 *
p_mp_v
 = ((
mp_c
 * 9) / 5) + 32;

429 
BSP_STLM75_TEMP_UNIT_KELVIN
:

430 *
p_mp_v
 = ((
mp_c
 + 273));

435  (
DEF_FAIL
);

439  (
DEF_OK
);

440 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_stlm75.h

39 #ide 
BSP_STLM75_PRESENT


40 
	#BSP_STLM75_PRESENT


	)

49 #ifde 
BSP_STLM75_MODULE


50 
	#BSP_STLM75_EXT


	)

52 
	#BSP_STLM75
 

	)

63 
	#BSP_STLM75_MODE_INTERRUPT
 0

	)

64 
	#BSP_STLM75_MODE_COMPARATOR
 1

	)

67 
	#BSP_STLM75_INT_POL_LOW
 0

	)

68 
	#BSP_STLM75_INT_POL_HIGH
 1

	)

71 
	#BSP_STLM75_FAULT_LEVEL_1
 0

	)

72 
	#BSP_STLM75_FAULT_LEVEL_2
 1

	)

73 
	#BSP_STLM75_FAULT_LEVEL_4
 2

	)

74 
	#BSP_STLM75_FAULT_LEVEL_6
 3

	)

77 
	#BSP_STLM75_TEMP_UNIT_CELSIUS
 0

	)

78 
	#BSP_STLM75_TEMP_UNIT_FAHRENHEIT
 1

	)

79 
	#BSP_STLM75_TEMP_UNIT_KELVIN
 2

	)

81 
	#BSP_STLM75_I2C_MAX_FREQ
 400000

	)

104 
	sb_lm75_cfg
 {

105 
CPU_INT08U
 
FauLev
;

106 
CPU_INT16S
 
HyTemp
;

107 
CPU_BOOLEAN
 
IP
;

108 
CPU_BOOLEAN
 
Mode
;

109 
CPU_INT16S
 
OvLimTemp
;

110 
CPU_FNCT_VOID
 
ArmClBackFn
;

111 } 
	tBSP_STLM75_CFG
;

120 
CPU_BOOLEAN
 
BSP_STLM75_In
 ();

121 
CPU_BOOLEAN
 
BSP_STLM75_CfgS
 (
BSP_STLM75_CFG
 *
p_lm75_cfg
);

122 
CPU_BOOLEAN
 
BSP_STLM75_TempG
 (
CPU_INT08U
 
uns
,

123 
CPU_INT16S
 *
p_mp
);

127 
BSP_STLM75_CFG
 
BSP_STLM75_CfgG
 ();

129 
CPU_BOOLEAN
 
BSP_STLM75_ShutDownEn
 ();

130 
CPU_BOOLEAN
 
BSP_STLM75_ShutDownDis
 ();

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/app.c

38 
	~<udes.h
>

53 
OS_TCB
 
	gATaskSTCB
;

62 
CPU_STK
 
	gATaskSStk
[
APP_TASK_START_STK_SIZE
];

71 
ATaskCe
 ();

72 
AObjCe
 ();

73 
ATaskS
 (*
p_g
);

89 
	$ma
 ()

91 
OS_ERR
 
r
;

94 
	`BSP_IDisA
();

96 
	`OSIn
(&
r
);

98 
	`OSTaskCe
((
OS_TCB
 *)&
ATaskSTCB
,

99 (
CPU_CHAR
 *)"App Task Start",

100 (
OS_TASK_PTR
 ) 
ATaskS
,

102 (
OS_PRIO
 ) 
APP_TASK_START_PRIO
,

103 (
CPU_STK
 *)&
ATaskSStk
[0],

104 (
CPU_STK_SIZE

APP_TASK_START_STK_SIZE
 / 10,

105 (
CPU_STK_SIZE

APP_TASK_START_STK_SIZE
,

106 (
OS_MSG_QTY
 ) 5u,

107 (
OS_TICK
 ) 0u,

109 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
),

110 (
OS_ERR
 *)&
r
);

112 
	`OSS
(&
r
);

113 
	}
}

132 
	$ATaskS
 (*
p_g
)

134 
CPU_INT32U
 
u_k_eq
;

135 
CPU_INT32U
 
ts
;

136 
OS_ERR
 
r
;

139 ()
p_g
;

141 
	`BSP_In
();

142 
	`CPU_In
();

144 
u_k_eq
 = 
	`BSP_CPU_ClkFq
();

145 
ts
 = 
u_k_eq
 / (
CPU_INT32U
)
OSCfg_TickRe_Hz
;

146 
	`OS_CPU_SysTickIn
(
ts
);

148 
	`Mem_In
();

150 #i
OS_CFG_STAT_TASK_EN
 > 0u

151 
	`OSStTaskCPUUgeIn
(&
r
);

154 
	`CPU_IDisMsMaxCurRet
();

156 #i(
APP_CFG_SERIAL_EN
 =
DEF_ENABLED
)

157 
	`BSP_S_In
(115200);

160 
	`APP_TRACE_INFO
(("Creating Application Tasks...\n\r"));

161 
	`ATaskCe
();

163 
	`APP_TRACE_INFO
(("Creating Application Events...\n\r"));

164 
	`AObjCe
();

166 
	`BSP_LED_Off
(0);

168 
DEF_TRUE
) {

169 
	`BSP_LED_Togg
(0);

170 
	`OSTimeDlyHMSM
(0, 0, 0, 100,

171 
OS_OPT_TIME_HMSM_STRICT
,

172 &
r
);

174 
	}
}

189 
	$ATaskCe
 ()

191 
	}
}

206 
	$AObjCe
 ()

208 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/app_cfg.h

32 #ide 
__APP_CFG_H__


33 
	#__APP_CFG_H__


	)

42 
	#APP_CFG_SERIAL_EN
 
DEF_ENABLED


	)

50 
	#APP_TASK_START_PRIO
 2

	)

60 
	#APP_TASK_START_STK_SIZE
 128

	)

69 
	#BSP_CFG_SER_COMM_SEL
 
BSP_SER_COMM_UART_02


	)

70 
	#BSP_CFG_TS_TMR_SEL
 2

	)

79 
	#TRACE_LEVEL_OFF
 0

	)

80 
	#TRACE_LEVEL_INFO
 1

	)

81 
	#TRACE_LEVEL_DEBUG
 2

	)

84 
	#APP_TRACE_LEVEL
 
TRACE_LEVEL_INFO


	)

85 
	#APP_TRACE
 
BSP_S_Prtf


	)

87 
	#APP_TRACE_INFO
(
x
((
APP_TRACE_LEVEL
 >
TRACE_LEVEL_INFO
? ()(
APP_TRACE
 x: ()0)

	)

88 
	#APP_TRACE_DEBUG
(
x
((
APP_TRACE_LEVEL
 >
TRACE_LEVEL_DEBUG
? ()(
APP_TRACE
 x: ()0)

	)

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/cpu_cfg.h

43 #ide 
CPU_CFG_MODULE_PRESENT


44 
	#CPU_CFG_MODULE_PRESENT


	)

64 
	#CPU_CFG_NAME_EN
 
DEF_ENABLED


	)

69 
	#CPU_CFG_NAME_SIZE
 16u

	)

99 
	#CPU_CFG_TS_32_EN
 
DEF_ENABLED


	)

100 
	#CPU_CFG_TS_64_EN
 
DEF_DISABLED


	)

106 
	#CPU_CFG_TS_TMR_SIZE
 
CPU_WORD_SIZE_32


	)

136 
	#CPU_CFG_INT_DIS_MEAS_EN


	)

140 
	#CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
 1u

	)

163 
	#CPU_CFG_LEAD_ZEROS_ASM_PRESENT


	)

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/includes.h

32 #ide 
INCLUDES_PRESENT


33 
	#INCLUDES_PRESENT


	)

42 
	~<dg.h
>

43 
	~<dio.h
>

44 
	~<dlib.h
>

45 
	~<mh.h
>

54 
	~<u.h
>

55 
	~<lib_def.h
>

56 
	~<lib_ascii.h
>

57 
	~<lib_mh.h
>

58 
	~<lib_mem.h
>

59 
	~<lib_r.h
>

68 
	~<b.h
>

77 
	~<os.h
>

86 
	~<m32f10x_lib.h
>

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/lib_cfg.h

47 #ide 
LIB_CFG_MODULE_PRESENT


48 
	#LIB_CFG_MODULE_PRESENT


	)

76 
	#LIB_MEM_CFG_ARG_CHK_EXT_EN
 
DEF_ENABLED


	)

90 
	#LIB_MEM_CFG_OPTIMIZE_ASM_EN
 
DEF_ENABLED


	)

115 
	#LIB_MEM_CFG_ALLOC_EN
 
DEF_ENABLED


	)

120 
	#LIB_MEM_CFG_HEAP_SIZE
 27u * 1024u

	)

123 
	#LIB_MEM_CFG_HEAP_BASE_ADDR
 0x00000000u

	)

150 
	#LIB_STR_CFG_FP_EN
 
DEF_DISABLED


	)

156 
	#LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
 
LIB_STR_FP_MAX_NBR_DIG_SIG_DFLT


	)

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/os_app_hooks.c

29 
	~<os.h
>

30 
	~<os_p_hooks.h
>

45 
	$A_OS_SAHooks
 ()

47 #i
OS_CFG_APP_HOOKS_EN
 > 0u

48 
	`CPU_SR_ALLOC
();

51 
	`CPU_CRITICAL_ENTER
();

52 
OS_ATaskCeHookP
 = 
A_OS_TaskCeHook
;

53 
OS_ATaskDHookP
 = 
A_OS_TaskDHook
;

54 
OS_ATaskRuHookP
 = 
A_OS_TaskRuHook
;

56 
OS_AIdTaskHookP
 = 
A_OS_IdTaskHook
;

57 
OS_AStTaskHookP
 = 
A_OS_StTaskHook
;

58 
OS_ATaskSwHookP
 = 
A_OS_TaskSwHook
;

59 
OS_ATimeTickHookP
 = 
A_OS_TimeTickHook
;

60 
	`CPU_CRITICAL_EXIT
();

62 
	}
}

77 
	$A_OS_CAHooks
 ()

79 #i
OS_CFG_APP_HOOKS_EN
 > 0u

80 
	`CPU_SR_ALLOC
();

83 
	`CPU_CRITICAL_ENTER
();

84 
OS_ATaskCeHookP
 = (
OS_APP_HOOK_TCB
)0;

85 
OS_ATaskDHookP
 = (
OS_APP_HOOK_TCB
)0;

86 
OS_ATaskRuHookP
 = (
OS_APP_HOOK_TCB
)0;

88 
OS_AIdTaskHookP
 = (
OS_APP_HOOK_VOID
)0;

89 
OS_AStTaskHookP
 = (
OS_APP_HOOK_VOID
)0;

90 
OS_ATaskSwHookP
 = (
OS_APP_HOOK_VOID
)0;

91 
OS_ATimeTickHookP
 = (
OS_APP_HOOK_VOID
)0;

92 
	`CPU_CRITICAL_EXIT
();

94 
	}
}

109 
	$A_OS_TaskCeHook
 (
OS_TCB
 *
p_tcb
)

111 ()&
p_tcb
;

112 
	}
}

127 
	$A_OS_TaskDHook
 (
OS_TCB
 *
p_tcb
)

129 ()&
p_tcb
;

130 
	}
}

146 
	$A_OS_TaskRuHook
 (
OS_TCB
 *
p_tcb
)

148 ()&
p_tcb
;

149 
	}
}

165 
	$A_OS_IdTaskHook
 ()

168 
	}
}

183 
	$A_OS_InHook
 ()

186 
	}
}

202 
	$A_OS_StTaskHook
 ()

205 
	}
}

224 
	$A_OS_TaskSwHook
 ()

227 
	}
}

242 
	$A_OS_TimeTickHook
 ()

245 
	}
}

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/os_app_hooks.h

29 #ide 
OS_APP_HOOKS_H


30 
	#OS_APP_HOOKS_H


	)

33 #ifde 
OS_APP_HOOKS_H_GLOBALS


34 
	#OS_APP_HOOKS_H_EXT


	)

36 
	#OS_APP_HOOKS_H_EXT
 

	)

45 
	~<os.h
>

53 
A_OS_SAHooks
 ();

54 
A_OS_CAHooks
 ();

58 
A_OS_TaskCeHook
(
OS_TCB
 *
p_tcb
);

59 
A_OS_TaskDHook
 (
OS_TCB
 *
p_tcb
);

60 
A_OS_TaskRuHook
(
OS_TCB
 *
p_tcb
);

62 
A_OS_IdTaskHook
 ();

63 
A_OS_InHook
 ();

64 
A_OS_StTaskHook
 ();

65 
A_OS_TaskSwHook
 ();

66 
A_OS_TimeTickHook
 ();

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/os_cfg.h

29 #ide
OS_CFG_H


30 
	#OS_CFG_H


	)

34 
	#OS_CFG_APP_HOOKS_EN
 1u

	)

35 
	#OS_CFG_ARG_CHK_EN
 1u

	)

36 
	#OS_CFG_CALLED_FROM_ISR_CHK_EN
 1u

	)

37 
	#OS_CFG_DBG_EN
 1u

	)

38 
	#OS_CFG_ISR_POST_DEFERRED_EN
 1u

	)

39 
	#OS_CFG_OBJ_TYPE_CHK_EN
 1u

	)

40 
	#OS_CFG_TS_EN
 1u

	)

42 
	#OS_CFG_PEND_MULTI_EN
 1u

	)

44 
	#OS_CFG_PRIO_MAX
 32u

	)

46 
	#OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 1u

	)

47 
	#OS_CFG_SCHED_ROUND_ROBIN_EN
 1u

	)

48 
	#OS_CFG_STK_SIZE_MIN
 64u

	)

52 
	#OS_CFG_FLAG_EN
 1u

	)

53 
	#OS_CFG_FLAG_DEL_EN
 1u

	)

54 
	#OS_CFG_FLAG_MODE_CLR_EN
 1u

	)

55 
	#OS_CFG_FLAG_PEND_ABORT_EN
 1u

	)

59 
	#OS_CFG_MEM_EN
 1u

	)

63 
	#OS_CFG_MUTEX_EN
 1u

	)

64 
	#OS_CFG_MUTEX_DEL_EN
 1u

	)

65 
	#OS_CFG_MUTEX_PEND_ABORT_EN
 1u

	)

69 
	#OS_CFG_Q_EN
 1u

	)

70 
	#OS_CFG_Q_DEL_EN
 1u

	)

71 
	#OS_CFG_Q_FLUSH_EN
 1u

	)

72 
	#OS_CFG_Q_PEND_ABORT_EN
 1u

	)

76 
	#OS_CFG_SEM_EN
 1u

	)

77 
	#OS_CFG_SEM_DEL_EN
 1u

	)

78 
	#OS_CFG_SEM_PEND_ABORT_EN
 1u

	)

79 
	#OS_CFG_SEM_SET_EN
 1u

	)

83 
	#OS_CFG_STAT_TASK_EN
 1u

	)

84 
	#OS_CFG_STAT_TASK_STK_CHK_EN
 1u

	)

86 
	#OS_CFG_TASK_CHANGE_PRIO_EN
 1u

	)

87 
	#OS_CFG_TASK_DEL_EN
 1u

	)

88 
	#OS_CFG_TASK_Q_EN
 1u

	)

89 
	#OS_CFG_TASK_Q_PEND_ABORT_EN
 1u

	)

90 
	#OS_CFG_TASK_PROFILE_EN
 1u

	)

91 
	#OS_CFG_TASK_REG_TBL_SIZE
 1u

	)

92 
	#OS_CFG_TASK_SEM_PEND_ABORT_EN
 1u

	)

93 
	#OS_CFG_TASK_SUSPEND_EN
 1u

	)

97 
	#OS_CFG_TIME_DLY_HMSM_EN
 1u

	)

98 
	#OS_CFG_TIME_DLY_RESUME_EN
 1u

	)

102 
	#OS_CFG_TMR_EN
 1u

	)

103 
	#OS_CFG_TMR_DEL_EN
 1u

	)

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/os_cfg_app.h

29 #ide
OS_CFG_APP_H


30 
	#OS_CFG_APP_H


	)

39 
	#OS_CFG_MSG_POOL_SIZE
 100u

	)

40 
	#OS_CFG_ISR_STK_SIZE
 128u

	)

41 
	#OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
 10u

	)

45 
	#OS_CFG_IDLE_TASK_STK_SIZE
 128u

	)

49 
	#OS_CFG_INT_Q_SIZE
 10u

	)

50 
	#OS_CFG_INT_Q_TASK_STK_SIZE
 128u

	)

54 
	#OS_CFG_STAT_TASK_PRIO
 11u

	)

55 
	#OS_CFG_STAT_TASK_RATE_HZ
 10u

	)

56 
	#OS_CFG_STAT_TASK_STK_SIZE
 128u

	)

60 
	#OS_CFG_TICK_RATE_HZ
 1000u

	)

61 
	#OS_CFG_TICK_TASK_PRIO
 10u

	)

62 
	#OS_CFG_TICK_TASK_STK_SIZE
 128u

	)

63 
	#OS_CFG_TICK_WHEEL_SIZE
 17u

	)

67 
	#OS_CFG_TMR_TASK_PRIO
 11u

	)

68 
	#OS_CFG_TMR_TASK_RATE_HZ
 10u

	)

69 
	#OS_CFG_TMR_TASK_STK_SIZE
 128u

	)

70 
	#OS_CFG_TMR_WHEEL_SIZE
 17u

	)

	@EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/stm32f10x_conf.h

17 #ide
__STM32F10x_CONF_H


18 
	#__STM32F10x_CONF_H


	)

21 
	~"m32f10x_ty.h
"

32 
	#_ADC


	)

33 
	#_ADC1


	)

34 
	#_ADC2


	)

35 
	#_ADC3


	)

38 
	#_BKP


	)

41 
	#_CAN


	)

42 
	#_CAN1


	)

43 
	#_CAN2


	)

46 
	#_CRC


	)

49 
	#_DAC


	)

52 
	#_DBGMCU


	)

55 
	#_DMA


	)

56 
	#_DMA1_Chl1


	)

57 
	#_DMA1_Chl2


	)

58 
	#_DMA1_Chl3


	)

59 
	#_DMA1_Chl4


	)

60 
	#_DMA1_Chl5


	)

61 
	#_DMA1_Chl6


	)

62 
	#_DMA1_Chl7


	)

63 
	#_DMA2_Chl1


	)

64 
	#_DMA2_Chl2


	)

65 
	#_DMA2_Chl3


	)

66 
	#_DMA2_Chl4


	)

67 
	#_DMA2_Chl5


	)

70 
	#_EXTI


	)

73 
	#_FLASH


	)

77 
	#_FLASH_PROG


	)

80 
	#_FSMC


	)

83 
	#_GPIO


	)

84 
	#_GPIOA


	)

85 
	#_GPIOB


	)

86 
	#_GPIOC


	)

87 
	#_GPIOD


	)

88 
	#_GPIOE


	)

89 
	#_GPIOF


	)

90 
	#_GPIOG


	)

91 
	#_AFIO


	)

94 
	#_I2C


	)

95 
	#_I2C1


	)

96 
	#_I2C2


	)

99 
	#_IWDG


	)

102 
	#_NVIC


	)

105 
	#_PWR


	)

108 
	#_RCC


	)

111 
	#_RTC


	)

114 
	#_SDIO


	)

117 
	#_SPI


	)

118 
	#_SPI1


	)

119 
	#_SPI2


	)

120 
	#_SPI3


	)

123 
	#_SysTick


	)

126 
	#_TIM


	)

127 
	#_TIM1


	)

128 
	#_TIM2


	)

129 
	#_TIM3


	)

130 
	#_TIM4


	)

131 
	#_TIM5


	)

132 
	#_TIM6


	)

133 
	#_TIM7


	)

134 
	#_TIM8


	)

137 
	#_USART


	)

138 
	#_USART1


	)

139 
	#_USART2


	)

140 
	#_USART3


	)

141 
	#_UART4


	)

142 
	#_UART5


	)

145 
	#_WWDG


	)

149 
	#HSE_Vue
 ((
u32
)25000000

	)

153 
	#HSESUp_TimeOut
 ((
u16
)0x0500

	)

156 #ifde 
DEBUG


167 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
u8
 *)
__FILE__
, 
__LINE__
))

	)

169 
as_ed
(
u8
* 
fe
, 
u32
 
le
);

171 
	#as_m
(
ex
(()0)

	)

	@uC-CPU/ARM-Cortex-M3/GNU/cpu.h

47 #ide 
CPU_MODULE_PRESENT


48 
	#CPU_MODULE_PRESENT


	)

84 
	~<u_def.h
>

85 
	~<u_cfg.h
>

117 
	tCPU_VOID
;

118 
	tCPU_CHAR
;

119 
	tCPU_BOOLEAN
;

120 
	tCPU_INT08U
;

121 sigd 
	tCPU_INT08S
;

122 
	tCPU_INT16U
;

123 sigd 
	tCPU_INT16S
;

124 
	tCPU_INT32U
;

125 sigd 
	tCPU_INT32S
;

126 
	tCPU_INT64U
;

127 sigd 
	tCPU_INT64S
;

129 
	tCPU_FP32
;

130 
	tCPU_FP64
;

133 vީ
	tCPU_INT08U
 
	tCPU_REG08
;

134 vީ
	tCPU_INT16U
 
	tCPU_REG16
;

135 vީ
	tCPU_INT32U
 
	tCPU_REG32
;

136 vީ
	tCPU_INT64U
 
	tCPU_REG64
;

139 (*
	tCPU_FNCT_VOID
)();

140 (*
	tCPU_FNCT_PTR
 )(*
	tp_obj
);

166 
	#CPU_CFG_ADDR_SIZE
 
CPU_WORD_SIZE_32


	)

167 
	#CPU_CFG_DATA_SIZE
 
CPU_WORD_SIZE_32


	)

168 
	#CPU_CFG_DATA_SIZE_MAX
 
CPU_WORD_SIZE_64


	)

170 
	#CPU_CFG_ENDIAN_TYPE
 
CPU_ENDIAN_TYPE_LITTLE


	)

180 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_32
)

181 
CPU_INT32U
 
	tCPU_ADDR
;

182 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_16
)

183 
CPU_INT16U
 
	tCPU_ADDR
;

185 
CPU_INT08U
 
	tCPU_ADDR
;

189 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
)

190 
CPU_INT32U
 
	tCPU_DATA
;

191 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

192 
CPU_INT16U
 
	tCPU_DATA
;

194 
CPU_INT08U
 
	tCPU_DATA
;

198 
CPU_DATA
 
	tCPU_ALIGN
;

199 
CPU_ADDR
 
	tCPU_SIZE_T
;

215 
	#CPU_CFG_STK_GROWTH
 
CPU_STK_GROWTH_HI_TO_LO


	)

217 
CPU_INT32U
 
	tCPU_STK
;

218 
CPU_ADDR
 
	tCPU_STK_SIZE
;

295 
	#CPU_CFG_CRITICAL_METHOD
 
CPU_CRITICAL_METHOD_STATUS_LOCAL


	)

297 
CPU_INT32U
 
	tCPU_SR
;

300 #i (
CPU_CFG_CRITICAL_METHOD
 =
CPU_CRITICAL_METHOD_STATUS_LOCAL
)

301 
	#CPU_SR_ALLOC
(
CPU_SR
 
u_
 = (CPU_SR)0

	)

303 
	#CPU_SR_ALLOC
()

	)

308 
	#CPU_INT_DIS
(d{ 
u_
 = 
	`CPU_SR_Save
(); 
	}
} 0

	)

309 
	#CPU_INT_EN
(d{ 
	`CPU_SR_Ree
(
u_
); } 0

	)

312 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


315 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); \

	)

316 
CPU_IDisMsS
(); } 0)

319 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_IDisMsSt
(); \

	)

320 
	`CPU_INT_EN
(); 
	}
} 0)

324 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); 
	}
} 0

	)

325 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_INT_EN
(); } 0

	)

356 
	#CPU_CFG_LEAD_ZEROS_ASM_PRESENT


	)

359 
	#CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


	)

369 
CPU_IDis
 ();

370 
CPU_IEn
 ();

372 
CPU_ISrcDis
 (
CPU_INT08U
 
pos
);

373 
CPU_ISrcEn
 (
CPU_INT08U
 
pos
);

374 
CPU_ISrcPdC
(
CPU_INT08U
 
pos
);

375 
CPU_INT16S
 
CPU_ISrcPrioG
(
CPU_INT08U
 
pos
);

376 
CPU_ISrcPrioS
(
CPU_INT08U
 
pos
,

377 
CPU_INT08U
 
io
);

380 
CPU_SR
 
CPU_SR_Save
 ();

381 
CPU_SR_Ree
 (
CPU_SR
 
u_
);

384 
CPU_WaFI
 ();

385 
CPU_WaFEx
();

388 
CPU_DATA
 
CPU_RevBs
 (CPU_DATA 
v
);

390 
CPU_BBdC
 (
CPU_ADDR
 
addr
,

391 
CPU_INT08U
 
b_nbr
);

392 
CPU_BBdS
 (
CPU_ADDR
 
addr
,

393 
CPU_INT08U
 
b_nbr
);

403 
	#CPU_INT_STK_PTR
 0u

	)

404 
	#CPU_INT_RESET
 1u

	)

405 
	#CPU_INT_NMI
 2u

	)

406 
	#CPU_INT_HFAULT
 3u

	)

407 
	#CPU_INT_MEM
 4u

	)

408 
	#CPU_INT_BUSFAULT
 5u

	)

409 
	#CPU_INT_USAGEFAULT
 6u

	)

410 
	#CPU_INT_RSVD_07
 7u

	)

411 
	#CPU_INT_RSVD_08
 8u

	)

412 
	#CPU_INT_RSVD_09
 9u

	)

413 
	#CPU_INT_RSVD_10
 10u

	)

414 
	#CPU_INT_SVCALL
 11u

	)

415 
	#CPU_INT_DBGMON
 12u

	)

416 
	#CPU_INT_RSVD_13
 13u

	)

417 
	#CPU_INT_PENDSV
 14u

	)

418 
	#CPU_INT_SYSTICK
 15u

	)

419 
	#CPU_INT_EXT0
 16u

	)

428 
	#CPU_REG_NVIC_NVIC
 (*((
CPU_REG32
 *)(0xE000E004))

	)

429 
	#CPU_REG_NVIC_ST_CTRL
 (*((
CPU_REG32
 *)(0xE000E010))

	)

430 
	#CPU_REG_NVIC_ST_RELOAD
 (*((
CPU_REG32
 *)(0xE000E014))

	)

431 
	#CPU_REG_NVIC_ST_CURRENT
 (*((
CPU_REG32
 *)(0xE000E018))

	)

432 
	#CPU_REG_NVIC_ST_CAL
 (*((
CPU_REG32
 *)(0xE000E01C))

	)

434 
	#CPU_REG_NVIC_SETEN
(
n
(*((
CPU_REG32
 *)(0xE000E100 + (n* 4u))

	)

435 
	#CPU_REG_NVIC_CLREN
(
n
(*((
CPU_REG32
 *)(0xE000E180 + (n* 4u))

	)

436 
	#CPU_REG_NVIC_SETPEND
(
n
(*((
CPU_REG32
 *)(0xE000E200 + (n* 4u))

	)

437 
	#CPU_REG_NVIC_CLRPEND
(
n
(*((
CPU_REG32
 *)(0xE000E280 + (n* 4u))

	)

438 
	#CPU_REG_NVIC_ACTIVE
(
n
(*((
CPU_REG32
 *)(0xE000E300 + (n* 4u))

	)

439 
	#CPU_REG_NVIC_PRIO
(
n
(*((
CPU_REG32
 *)(0xE000E400 + (n* 4u))

	)

441 
	#CPU_REG_NVIC_CPUID
 (*((
CPU_REG32
 *)(0xE000ED00))

	)

442 
	#CPU_REG_NVIC_ICSR
 (*((
CPU_REG32
 *)(0xE000ED04))

	)

443 
	#CPU_REG_NVIC_VTOR
 (*((
CPU_REG32
 *)(0xE000ED08))

	)

444 
	#CPU_REG_NVIC_AIRCR
 (*((
CPU_REG32
 *)(0xE000ED0C))

	)

445 
	#CPU_REG_NVIC_SCR
 (*((
CPU_REG32
 *)(0xE000ED10))

	)

446 
	#CPU_REG_NVIC_CCR
 (*((
CPU_REG32
 *)(0xE000ED14))

	)

447 
	#CPU_REG_NVIC_SHPRI1
 (*((
CPU_REG32
 *)(0xE000ED18))

	)

448 
	#CPU_REG_NVIC_SHPRI2
 (*((
CPU_REG32
 *)(0xE000ED1C))

	)

449 
	#CPU_REG_NVIC_SHPRI3
 (*((
CPU_REG32
 *)(0xE000ED20))

	)

450 
	#CPU_REG_NVIC_SHCSR
 (*((
CPU_REG32
 *)(0xE000ED24))

	)

451 
	#CPU_REG_NVIC_CFSR
 (*((
CPU_REG32
 *)(0xE000ED28))

	)

452 
	#CPU_REG_NVIC_HFSR
 (*((
CPU_REG32
 *)(0xE000ED2C))

	)

453 
	#CPU_REG_NVIC_DFSR
 (*((
CPU_REG32
 *)(0xE000ED30))

	)

454 
	#CPU_REG_NVIC_MMFAR
 (*((
CPU_REG32
 *)(0xE000ED34))

	)

455 
	#CPU_REG_NVIC_BFAR
 (*((
CPU_REG32
 *)(0xE000ED38))

	)

456 
	#CPU_REG_NVIC_AFSR
 (*((
CPU_REG32
 *)(0xE000ED3C))

	)

458 
	#CPU_REG_NVIC_PFR0
 (*((
CPU_REG32
 *)(0xE000ED40))

	)

459 
	#CPU_REG_NVIC_PFR1
 (*((
CPU_REG32
 *)(0xE000ED44))

	)

460 
	#CPU_REG_NVIC_DFR0
 (*((
CPU_REG32
 *)(0xE000ED48))

	)

461 
	#CPU_REG_NVIC_AFR0
 (*((
CPU_REG32
 *)(0xE000ED4C))

	)

462 
	#CPU_REG_NVIC_MMFR0
 (*((
CPU_REG32
 *)(0xE000ED50))

	)

463 
	#CPU_REG_NVIC_MMFR1
 (*((
CPU_REG32
 *)(0xE000ED54))

	)

464 
	#CPU_REG_NVIC_MMFR2
 (*((
CPU_REG32
 *)(0xE000ED58))

	)

465 
	#CPU_REG_NVIC_MMFR3
 (*((
CPU_REG32
 *)(0xE000ED5C))

	)

466 
	#CPU_REG_NVIC_ISAFR0
 (*((
CPU_REG32
 *)(0xE000ED60))

	)

467 
	#CPU_REG_NVIC_ISAFR1
 (*((
CPU_REG32
 *)(0xE000ED64))

	)

468 
	#CPU_REG_NVIC_ISAFR2
 (*((
CPU_REG32
 *)(0xE000ED68))

	)

469 
	#CPU_REG_NVIC_ISAFR3
 (*((
CPU_REG32
 *)(0xE000ED6C))

	)

470 
	#CPU_REG_NVIC_ISAFR4
 (*((
CPU_REG32
 *)(0xE000ED70))

	)

471 
	#CPU_REG_NVIC_SW_TRIG
 (*((
CPU_REG32
 *)(0xE000EF00))

	)

473 
	#CPU_REG_MPU_TYPE
 (*((
CPU_REG32
 *)(0xE000ED90))

	)

474 
	#CPU_REG_MPU_CTRL
 (*((
CPU_REG32
 *)(0xE000ED94))

	)

475 
	#CPU_REG_MPU_REG_NBR
 (*((
CPU_REG32
 *)(0xE000ED98))

	)

476 
	#CPU_REG_MPU_REG_BASE
 (*((
CPU_REG32
 *)(0xE000ED9C))

	)

477 
	#CPU_REG_MPU_REG_ATTR
 (*((
CPU_REG32
 *)(0xE000EDA0))

	)

479 
	#CPU_REG_DBG_CTRL
 (*((
CPU_REG32
 *)(0xE000EDF0))

	)

480 
	#CPU_REG_DBG_SELECT
 (*((
CPU_REG32
 *)(0xE000EDF4))

	)

481 
	#CPU_REG_DBG_DATA
 (*((
CPU_REG32
 *)(0xE000EDF8))

	)

482 
	#CPU_REG_DBG_INT
 (*((
CPU_REG32
 *)(0xE000EDFC))

	)

493 
	#CPU_REG_NVIC_ST_CTRL_COUNTFLAG
 0x00010000

	)

494 
	#CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 0x00000004

	)

495 
	#CPU_REG_NVIC_ST_CTRL_TICKINT
 0x00000002

	)

496 
	#CPU_REG_NVIC_ST_CTRL_ENABLE
 0x00000001

	)

500 
	#CPU_REG_NVIC_ST_CAL_NOREF
 0x80000000

	)

501 
	#CPU_REG_NVIC_ST_CAL_SKEW
 0x40000000

	)

504 
	#CPU_REG_NVIC_ICSR_NMIPENDSET
 0x80000000

	)

505 
	#CPU_REG_NVIC_ICSR_PENDSVSET
 0x10000000

	)

506 
	#CPU_REG_NVIC_ICSR_PENDSVCLR
 0x08000000

	)

507 
	#CPU_REG_NVIC_ICSR_PENDSTSET
 0x04000000

	)

508 
	#CPU_REG_NVIC_ICSR_PENDSTCLR
 0x02000000

	)

509 
	#CPU_REG_NVIC_ICSR_ISRPREEMPT
 0x00800000

	)

510 
	#CPU_REG_NVIC_ICSR_ISRPENDING
 0x00400000

	)

511 
	#CPU_REG_NVIC_ICSR_RETTOBASE
 0x00000800

	)

514 
	#CPU_REG_NVIC_VTOR_TBLBASE
 0x20000000

	)

517 
	#CPU_REG_NVIC_AIRCR_ENDIANNESS
 0x00008000

	)

518 
	#CPU_REG_NVIC_AIRCR_SYSRESETREQ
 0x00000004

	)

519 
	#CPU_REG_NVIC_AIRCR_VECTCLRACTIVE
 0x00000002

	)

520 
	#CPU_REG_NVIC_AIRCR_VECTRESET
 0x00000001

	)

523 
	#CPU_REG_NVIC_SCR_SEVONPEND
 0x00000010

	)

524 
	#CPU_REG_NVIC_SCR_SLEEPDEEP
 0x00000004

	)

525 
	#CPU_REG_NVIC_SCR_SLEEPONEXIT
 0x00000002

	)

528 
	#CPU_REG_NVIC_CCR_STKALIGN
 0x00000200

	)

529 
	#CPU_REG_NVIC_CCR_BFHFNMIGN
 0x00000100

	)

530 
	#CPU_REG_NVIC_CCR_DIV_0_TRP
 0x00000010

	)

531 
	#CPU_REG_NVIC_CCR_UNALIGN_TRP
 0x00000008

	)

532 
	#CPU_REG_NVIC_CCR_USERSETMPEND
 0x00000002

	)

533 
	#CPU_REG_NVIC_CCR_NONBASETHRDENA
 0x00000001

	)

536 
	#CPU_REG_NVIC_SHCSR_USGFAULTENA
 0x00040000

	)

537 
	#CPU_REG_NVIC_SHCSR_BUSFAULTENA
 0x00020000

	)

538 
	#CPU_REG_NVIC_SHCSR_MEMFAULTENA
 0x00010000

	)

539 
	#CPU_REG_NVIC_SHCSR_SVCALLPENDED
 0x00008000

	)

540 
	#CPU_REG_NVIC_SHCSR_BUSFAULTPENDED
 0x00004000

	)

541 
	#CPU_REG_NVIC_SHCSR_MEMFAULTPENDED
 0x00002000

	)

542 
	#CPU_REG_NVIC_SHCSR_USGFAULTPENDED
 0x00001000

	)

543 
	#CPU_REG_NVIC_SHCSR_SYSTICKACT
 0x00000800

	)

544 
	#CPU_REG_NVIC_SHCSR_PENDSVACT
 0x00000400

	)

545 
	#CPU_REG_NVIC_SHCSR_MONITORACT
 0x00000100

	)

546 
	#CPU_REG_NVIC_SHCSR_SVCALLACT
 0x00000080

	)

547 
	#CPU_REG_NVIC_SHCSR_USGFAULTACT
 0x00000008

	)

548 
	#CPU_REG_NVIC_SHCSR_BUSFAULTACT
 0x00000002

	)

549 
	#CPU_REG_NVIC_SHCSR_MEMFAULTACT
 0x00000001

	)

553 
	#CPU_REG_NVIC_CFSR_DIVBYZERO
 0x02000000

	)

554 
	#CPU_REG_NVIC_CFSR_UNALIGNED
 0x01000000

	)

555 
	#CPU_REG_NVIC_CFSR_NOCP
 0x00080000

	)

556 
	#CPU_REG_NVIC_CFSR_INVPC
 0x00040000

	)

557 
	#CPU_REG_NVIC_CFSR_INVSTATE
 0x00020000

	)

558 
	#CPU_REG_NVIC_CFSR_UNDEFINSTR
 0x00010000

	)

559 
	#CPU_REG_NVIC_CFSR_BFARVALID
 0x00008000

	)

560 
	#CPU_REG_NVIC_CFSR_STKERR
 0x00001000

	)

561 
	#CPU_REG_NVIC_CFSR_UNSTKERR
 0x00000800

	)

562 
	#CPU_REG_NVIC_CFSR_IMPRECISERR
 0x00000400

	)

563 
	#CPU_REG_NVIC_CFSR_PRECISERR
 0x00000200

	)

564 
	#CPU_REG_NVIC_CFSR_IBUSERR
 0x00000100

	)

565 
	#CPU_REG_NVIC_CFSR_MMARVALID
 0x00000080

	)

566 
	#CPU_REG_NVIC_CFSR_MSTKERR
 0x00000010

	)

567 
	#CPU_REG_NVIC_CFSR_MUNSTKERR
 0x00000008

	)

568 
	#CPU_REG_NVIC_CFSR_DACCVIOL
 0x00000002

	)

569 
	#CPU_REG_NVIC_CFSR_IACCVIOL
 0x00000001

	)

572 
	#CPU_REG_NVIC_HFSR_DEBUGEVT
 0x80000000

	)

573 
	#CPU_REG_NVIC_HFSR_FORCED
 0x40000000

	)

574 
	#CPU_REG_NVIC_HFSR_VECTTBL
 0x00000002

	)

577 
	#CPU_REG_NVIC_DFSR_EXTERNAL
 0x00000010

	)

578 
	#CPU_REG_NVIC_DFSR_VCATCH
 0x00000008

	)

579 
	#CPU_REG_NVIC_DFSR_DWTTRAP
 0x00000004

	)

580 
	#CPU_REG_NVIC_DFSR_BKPT
 0x00000002

	)

581 
	#CPU_REG_NVIC_DFSR_HALTED
 0x00000001

	)

590 
	#CPU_MSK_NVIC_ICSR_VECT_ACTIVE
 0x000001FF

	)

600 #ide 
CPU_CFG_ADDR_SIZE


607 #i ((
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_08
) && \

608 (
	gCPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_16
) && \

609 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_32
) && \

610 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_64
))

619 #ide 
CPU_CFG_DATA_SIZE


626 #i ((
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_08
) && \

627 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_16
) && \

628 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_32
) && \

629 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_64
))

638 #ide 
CPU_CFG_DATA_SIZE_MAX


645 #i ((
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_08
) && \

646 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_16
) && \

647 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_32
) && \

648 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_64
))

658 #i (
CPU_CFG_DATA_SIZE_MAX
 < 
CPU_CFG_DATA_SIZE
)

667 #ide 
CPU_CFG_ENDIAN_TYPE


672 #i ((
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_BIG
 ) && \

673 (
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_LITTLE
))

682 #ide 
CPU_CFG_STK_GROWTH


687 #i ((
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_LO_TO_HI
) && \

688 (
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_HI_TO_LO
))

697 #ide 
CPU_CFG_CRITICAL_METHOD


703 #i ((
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_INT_DIS_EN
 ) && \

704 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_STK
 ) && \

705 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_LOCAL
))

	@uC-CPU/ARM-Cortex-M3/GNU/cpu_c.c

44 
	#MICRIUM_SOURCE


	)

45 
	~<u.h
>

46 
	~<u_ce.h
>

48 
	~<lib_def.h
>

58 
	#CPU_INT_SRC_POS_MAX
 ((((
CPU_REG_NVIC_NVIC
 + 1& 0x1F* 32+ 16)

	)

60 
	#CPU_BIT_BAND_SRAM_REG_LO
 0x20000000

	)

61 
	#CPU_BIT_BAND_SRAM_REG_HI
 0x200FFFFF

	)

62 
	#CPU_BIT_BAND_SRAM_BASE
 0x22000000

	)

65 
	#CPU_BIT_BAND_PERIPH_REG_LO
 0x40000000

	)

66 
	#CPU_BIT_BAND_PERIPH_REG_HI
 0x400FFFFF

	)

67 
	#CPU_BIT_BAND_PERIPH_BASE
 0x42000000

	)

131 
	$CPU_BBdC
 (
CPU_ADDR
 
addr
,

132 
CPU_INT08U
 
b_nbr
)

134 
CPU_ADDR
 
b_wd_off
;

135 
CPU_ADDR
 
b_wd_addr
;

138 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

139 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

140 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

141 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

143 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

145 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

146 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

147 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

148 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

150 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

152 
	}
}

174 
	$CPU_BBdS
 (
CPU_ADDR
 
addr
,

175 
CPU_INT08U
 
b_nbr
)

177 
CPU_ADDR
 
b_wd_off
;

178 
CPU_ADDR
 
b_wd_addr
;

181 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

182 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

183 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

184 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

186 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

188 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

189 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

190 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

191 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

193 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

195 
	}
}

248 
	$CPU_ISrcDis
 (
CPU_INT08U
 
pos
)

250 
CPU_INT08U
 
group
;

251 
CPU_INT08U
 
pos_max
;

252 
CPU_INT08U
 
nbr
;

253 
	`CPU_SR_ALLOC
();

256 
pos
) {

257 
CPU_INT_STK_PTR
:

258 
CPU_INT_RSVD_07
:

259 
CPU_INT_RSVD_08
:

260 
CPU_INT_RSVD_09
:

261 
CPU_INT_RSVD_10
:

262 
CPU_INT_RSVD_13
:

267 
CPU_INT_RESET
:

268 
CPU_INT_NMI
:

269 
CPU_INT_HFAULT
:

270 
CPU_INT_SVCALL
:

271 
CPU_INT_DBGMON
:

272 
CPU_INT_PENDSV
:

275 
CPU_INT_MEM
:

276 
	`CPU_CRITICAL_ENTER
();

277 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

278 
	`CPU_CRITICAL_EXIT
();

281 
CPU_INT_BUSFAULT
:

282 
	`CPU_CRITICAL_ENTER
();

283 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

284 
	`CPU_CRITICAL_EXIT
();

287 
CPU_INT_USAGEFAULT
:

288 
	`CPU_CRITICAL_ENTER
();

289 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

290 
	`CPU_CRITICAL_EXIT
();

293 
CPU_INT_SYSTICK
:

294 
	`CPU_CRITICAL_ENTER
();

295 
CPU_REG_NVIC_ST_CTRL
 &~
CPU_REG_NVIC_ST_CTRL_ENABLE
;

296 
	`CPU_CRITICAL_EXIT
();

302 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

303 i(
pos
 < 
pos_max
) {

304 
group
 = (
pos
 - 16) / 32;

305 
nbr
 = (
pos
 - 16) % 32;

307 
	`CPU_CRITICAL_ENTER
();

308 
	`CPU_REG_NVIC_CLREN
(
group

	`DEF_BIT
(
nbr
);

309 
	`CPU_CRITICAL_EXIT
();

313 
	}
}

337 
	$CPU_ISrcEn
 (
CPU_INT08U
 
pos
)

339 
CPU_INT08U
 
group
;

340 
CPU_INT08U
 
nbr
;

341 
CPU_INT08U
 
pos_max
;

342 
	`CPU_SR_ALLOC
();

345 
pos
) {

346 
CPU_INT_STK_PTR
:

347 
CPU_INT_RSVD_07
:

348 
CPU_INT_RSVD_08
:

349 
CPU_INT_RSVD_09
:

350 
CPU_INT_RSVD_10
:

351 
CPU_INT_RSVD_13
:

356 
CPU_INT_RESET
:

357 
CPU_INT_NMI
:

358 
CPU_INT_HFAULT
:

359 
CPU_INT_SVCALL
:

360 
CPU_INT_DBGMON
:

361 
CPU_INT_PENDSV
:

364 
CPU_INT_MEM
:

365 
	`CPU_CRITICAL_ENTER
();

366 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

367 
	`CPU_CRITICAL_EXIT
();

370 
CPU_INT_BUSFAULT
:

371 
	`CPU_CRITICAL_ENTER
();

372 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

373 
	`CPU_CRITICAL_EXIT
();

376 
CPU_INT_USAGEFAULT
:

377 
	`CPU_CRITICAL_ENTER
();

378 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

379 
	`CPU_CRITICAL_EXIT
();

382 
CPU_INT_SYSTICK
:

383 
	`CPU_CRITICAL_ENTER
();

384 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_ENABLE
;

385 
	`CPU_CRITICAL_EXIT
();

391 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

392 i(
pos
 < 
pos_max
) {

393 
group
 = (
pos
 - 16) / 32;

394 
nbr
 = (
pos
 - 16) % 32;

396 
	`CPU_CRITICAL_ENTER
();

397 
	`CPU_REG_NVIC_SETEN
(
group

	`DEF_BIT
(
nbr
);

398 
	`CPU_CRITICAL_EXIT
();

402 
	}
}

436 
	$CPU_ISrcPdC
 (
CPU_INT08U
 
pos
)

439 
CPU_INT08U
 
group
;

440 
CPU_INT08U
 
nbr
;

441 
CPU_INT08U
 
pos_max
;

442 
	`CPU_SR_ALLOC
();

445 
pos
) {

446 
CPU_INT_STK_PTR
:

447 
CPU_INT_RSVD_07
:

448 
CPU_INT_RSVD_08
:

449 
CPU_INT_RSVD_09
:

450 
CPU_INT_RSVD_10
:

451 
CPU_INT_RSVD_13
:

454 
CPU_INT_RESET
:

455 
CPU_INT_NMI
:

456 
CPU_INT_HFAULT
:

457 
CPU_INT_MEM
:

458 
CPU_INT_SVCALL
:

459 
CPU_INT_DBGMON
:

460 
CPU_INT_PENDSV
:

461 
CPU_INT_BUSFAULT
:

462 
CPU_INT_USAGEFAULT
:

463 
CPU_INT_SYSTICK
:

467 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

468 i(
pos
 < 
pos_max
) {

469 
group
 = (
pos
 - 16) / 32;

470 
nbr
 = (
pos
 - 16) % 32;

472 
	`CPU_CRITICAL_ENTER
();

473 
	`CPU_REG_NVIC_CLRPEND
(
group

	`DEF_BIT
(
nbr
);

474 
	`CPU_CRITICAL_EXIT
();

478 
	}
}

508 
	$CPU_ISrcPrioS
 (
CPU_INT08U
 
pos
,

509 
CPU_INT08U
 
io
)

511 
CPU_INT08U
 
group
;

512 
CPU_INT08U
 
nbr
;

513 
CPU_INT08U
 
pos_max
;

514 
CPU_INT32U
 
io_32
;

515 
CPU_INT32U
 
mp
;

516 
	`CPU_SR_ALLOC
();

519 
io_32
 = 
	`CPU_RevBs
((
CPU_INT08U
)
io
);

520 
io
 = (
CPU_INT08U
)(
io_32
 >> (3 * 
DEF_OCTET_NBR_BITS
));

522 
pos
) {

523 
CPU_INT_STK_PTR
:

524 
CPU_INT_RSVD_07
:

525 
CPU_INT_RSVD_08
:

526 
CPU_INT_RSVD_09
:

527 
CPU_INT_RSVD_10
:

528 
CPU_INT_RSVD_13
:

533 
CPU_INT_RESET
:

534 
CPU_INT_NMI
:

535 
CPU_INT_HFAULT
:

538 
CPU_INT_MEM
:

539 
	`CPU_CRITICAL_ENTER
();

540 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

541 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

542 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

543 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

544 
	`CPU_CRITICAL_EXIT
();

547 
CPU_INT_BUSFAULT
:

548 
	`CPU_CRITICAL_ENTER
();

549 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

550 
mp
 &~(
DEF_OCTET_MASK
 << (1 * 
DEF_OCTET_NBR_BITS
));

551 
mp
 |(
io
 << (1 * 
DEF_OCTET_NBR_BITS
));

552 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

553 
	`CPU_CRITICAL_EXIT
();

556 
CPU_INT_USAGEFAULT
:

557 
	`CPU_CRITICAL_ENTER
();

558 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

559 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

560 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

561 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

562 
	`CPU_CRITICAL_EXIT
();

565 
CPU_INT_SVCALL
:

566 
	`CPU_CRITICAL_ENTER
();

567 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

568 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

569 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

570 
CPU_REG_NVIC_SHPRI2
 = 
mp
;

571 
	`CPU_CRITICAL_EXIT
();

574 
CPU_INT_DBGMON
:

575 
	`CPU_CRITICAL_ENTER
();

576 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

577 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

578 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

579 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

580 
	`CPU_CRITICAL_EXIT
();

583 
CPU_INT_PENDSV
:

584 
	`CPU_CRITICAL_ENTER
();

585 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

586 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

587 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

588 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

589 
	`CPU_CRITICAL_EXIT
();

592 
CPU_INT_SYSTICK
:

593 
	`CPU_CRITICAL_ENTER
();

594 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

595 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

596 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

597 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

598 
	`CPU_CRITICAL_EXIT
();

604 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

605 i(
pos
 < 
pos_max
) {

606 
group
 = (
pos
 - 16) / 4;

607 
nbr
 = (
pos
 - 16) % 4;

609 
	`CPU_CRITICAL_ENTER
();

610 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

611 
mp
 &~(
DEF_OCTET_MASK
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

612 
mp
 |(
io
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

613 
	`CPU_REG_NVIC_PRIO
(
group

mp
;

614 
	`CPU_CRITICAL_EXIT
();

618 
	}
}

643 
CPU_INT16S
 
	$CPU_ISrcPrioG
 (
CPU_INT08U
 
pos
)

645 
CPU_INT08U
 
group
;

646 
CPU_INT08U
 
nbr
;

647 
CPU_INT08U
 
pos_max
;

648 
CPU_INT16S
 
io
;

649 
CPU_INT32U
 
io_32
;

650 
CPU_INT32U
 
mp
;

651 
	`CPU_SR_ALLOC
();

654 
pos
) {

655 
CPU_INT_STK_PTR
:

656 
CPU_INT_RSVD_07
:

657 
CPU_INT_RSVD_08
:

658 
CPU_INT_RSVD_09
:

659 
CPU_INT_RSVD_10
:

660 
CPU_INT_RSVD_13
:

661 
io
 = 
DEF_INT_16S_MIN_VAL
;

666 
CPU_INT_RESET
:

667 
io
 = -3;

670 
CPU_INT_NMI
:

671 
io
 = -2;

674 
CPU_INT_HFAULT
:

675 
io
 = -1;

679 
CPU_INT_MEM
:

680 
	`CPU_CRITICAL_ENTER
();

681 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

682 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

683 
	`CPU_CRITICAL_EXIT
();

687 
CPU_INT_BUSFAULT
:

688 
	`CPU_CRITICAL_ENTER
();

689 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

690 
io
 = (
mp
 >> (1 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

691 
	`CPU_CRITICAL_EXIT
();

695 
CPU_INT_USAGEFAULT
:

696 
	`CPU_CRITICAL_ENTER
();

697 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

698 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

701 
CPU_INT_SVCALL
:

702 
	`CPU_CRITICAL_ENTER
();

703 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

704 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

705 
	`CPU_CRITICAL_EXIT
();

708 
CPU_INT_DBGMON
:

709 
	`CPU_CRITICAL_ENTER
();

710 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

711 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

712 
	`CPU_CRITICAL_EXIT
();

715 
CPU_INT_PENDSV
:

716 
	`CPU_CRITICAL_ENTER
();

717 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

718 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

719 
	`CPU_CRITICAL_EXIT
();

722 
CPU_INT_SYSTICK
:

723 
	`CPU_CRITICAL_ENTER
();

724 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

725 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

726 
	`CPU_CRITICAL_EXIT
();

732 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

733 i(
pos
 < 
pos_max
) {

734 
group
 = (
pos
 - 16) / 4;

735 
nbr
 = (
pos
 - 16) % 4;

737 
	`CPU_CRITICAL_ENTER
();

738 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

739 
	`CPU_CRITICAL_EXIT
();

741 
io
 = (
mp
 >> (
nbr
 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

743 
io
 = 
DEF_INT_16S_MIN_VAL
;

748 i(
io
 >= 0) {

749 
io_32
 = 
	`CPU_RevBs
((
CPU_INT32U
)
io
);

750 
io
 = (
CPU_INT16S
)(
io_32
 >> (3 * 
DEF_OCTET_NBR_BITS
));

753  (
io
);

754 
	}
}

	@uC-CPU/ARM-Cortex-M3/IAR/cpu.h

47 #ide 
CPU_MODULE_PRESENT


48 
	#CPU_MODULE_PRESENT


	)

84 
	~<u_def.h
>

85 
	~<u_cfg.h
>

117 
	tCPU_VOID
;

118 
	tCPU_CHAR
;

119 
	tCPU_BOOLEAN
;

120 
	tCPU_INT08U
;

121 sigd 
	tCPU_INT08S
;

122 
	tCPU_INT16U
;

123 sigd 
	tCPU_INT16S
;

124 
	tCPU_INT32U
;

125 sigd 
	tCPU_INT32S
;

126 
	tCPU_INT64U
;

127 sigd 
	tCPU_INT64S
;

129 
	tCPU_FP32
;

130 
	tCPU_FP64
;

133 vީ
	tCPU_INT08U
 
	tCPU_REG08
;

134 vީ
	tCPU_INT16U
 
	tCPU_REG16
;

135 vީ
	tCPU_INT32U
 
	tCPU_REG32
;

136 vީ
	tCPU_INT64U
 
	tCPU_REG64
;

139 (*
	tCPU_FNCT_VOID
)();

140 (*
	tCPU_FNCT_PTR
 )(*
	tp_obj
);

166 
	#CPU_CFG_ADDR_SIZE
 
CPU_WORD_SIZE_32


	)

167 
	#CPU_CFG_DATA_SIZE
 
CPU_WORD_SIZE_32


	)

168 
	#CPU_CFG_DATA_SIZE_MAX
 
CPU_WORD_SIZE_64


	)

170 
	#CPU_CFG_ENDIAN_TYPE
 
CPU_ENDIAN_TYPE_LITTLE


	)

180 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_32
)

181 
CPU_INT32U
 
	tCPU_ADDR
;

182 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_16
)

183 
CPU_INT16U
 
	tCPU_ADDR
;

185 
CPU_INT08U
 
	tCPU_ADDR
;

189 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
)

190 
CPU_INT32U
 
	tCPU_DATA
;

191 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

192 
CPU_INT16U
 
	tCPU_DATA
;

194 
CPU_INT08U
 
	tCPU_DATA
;

198 
CPU_DATA
 
	tCPU_ALIGN
;

199 
CPU_ADDR
 
	tCPU_SIZE_T
;

215 
	#CPU_CFG_STK_GROWTH
 
CPU_STK_GROWTH_HI_TO_LO


	)

217 
CPU_INT32U
 
	tCPU_STK
;

218 
CPU_ADDR
 
	tCPU_STK_SIZE
;

295 
	#CPU_CFG_CRITICAL_METHOD
 
CPU_CRITICAL_METHOD_STATUS_LOCAL


	)

297 
CPU_INT32U
 
	tCPU_SR
;

300 #i (
CPU_CFG_CRITICAL_METHOD
 =
CPU_CRITICAL_METHOD_STATUS_LOCAL
)

301 
	#CPU_SR_ALLOC
(
CPU_SR
 
u_
 = (CPU_SR)0

	)

303 
	#CPU_SR_ALLOC
()

	)

308 
	#CPU_INT_DIS
(d{ 
u_
 = 
	`CPU_SR_Save
(); 
	}
} 0

	)

309 
	#CPU_INT_EN
(d{ 
	`CPU_SR_Ree
(
u_
); } 0

	)

312 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


315 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); \

	)

316 
CPU_IDisMsS
(); } 0)

319 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_IDisMsSt
(); \

	)

320 
	`CPU_INT_EN
(); 
	}
} 0)

324 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); 
	}
} 0

	)

325 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_INT_EN
(); } 0

	)

356 
	#CPU_CFG_LEAD_ZEROS_ASM_PRESENT


	)

359 
	#CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


	)

369 
CPU_IDis
 ();

370 
CPU_IEn
 ();

372 
CPU_ISrcDis
 (
CPU_INT08U
 
pos
);

373 
CPU_ISrcEn
 (
CPU_INT08U
 
pos
);

374 
CPU_ISrcPdC
(
CPU_INT08U
 
pos
);

375 
CPU_INT16S
 
CPU_ISrcPrioG
(
CPU_INT08U
 
pos
);

376 
CPU_ISrcPrioS
(
CPU_INT08U
 
pos
,

377 
CPU_INT08U
 
io
);

380 
CPU_SR
 
CPU_SR_Save
 ();

381 
CPU_SR_Ree
 (
CPU_SR
 
u_
);

384 
CPU_WaFI
 ();

385 
CPU_WaFEx
();

388 
CPU_DATA
 
CPU_RevBs
 (CPU_DATA 
v
);

390 
CPU_BBdC
 (
CPU_ADDR
 
addr
,

391 
CPU_INT08U
 
b_nbr
);

392 
CPU_BBdS
 (
CPU_ADDR
 
addr
,

393 
CPU_INT08U
 
b_nbr
);

403 
	#CPU_INT_STK_PTR
 0u

	)

404 
	#CPU_INT_RESET
 1u

	)

405 
	#CPU_INT_NMI
 2u

	)

406 
	#CPU_INT_HFAULT
 3u

	)

407 
	#CPU_INT_MEM
 4u

	)

408 
	#CPU_INT_BUSFAULT
 5u

	)

409 
	#CPU_INT_USAGEFAULT
 6u

	)

410 
	#CPU_INT_RSVD_07
 7u

	)

411 
	#CPU_INT_RSVD_08
 8u

	)

412 
	#CPU_INT_RSVD_09
 9u

	)

413 
	#CPU_INT_RSVD_10
 10u

	)

414 
	#CPU_INT_SVCALL
 11u

	)

415 
	#CPU_INT_DBGMON
 12u

	)

416 
	#CPU_INT_RSVD_13
 13u

	)

417 
	#CPU_INT_PENDSV
 14u

	)

418 
	#CPU_INT_SYSTICK
 15u

	)

419 
	#CPU_INT_EXT0
 16u

	)

428 
	#CPU_REG_NVIC_NVIC
 (*((
CPU_REG32
 *)(0xE000E004))

	)

429 
	#CPU_REG_NVIC_ST_CTRL
 (*((
CPU_REG32
 *)(0xE000E010))

	)

430 
	#CPU_REG_NVIC_ST_RELOAD
 (*((
CPU_REG32
 *)(0xE000E014))

	)

431 
	#CPU_REG_NVIC_ST_CURRENT
 (*((
CPU_REG32
 *)(0xE000E018))

	)

432 
	#CPU_REG_NVIC_ST_CAL
 (*((
CPU_REG32
 *)(0xE000E01C))

	)

434 
	#CPU_REG_NVIC_SETEN
(
n
(*((
CPU_REG32
 *)(0xE000E100 + (n* 4u))

	)

435 
	#CPU_REG_NVIC_CLREN
(
n
(*((
CPU_REG32
 *)(0xE000E180 + (n* 4u))

	)

436 
	#CPU_REG_NVIC_SETPEND
(
n
(*((
CPU_REG32
 *)(0xE000E200 + (n* 4u))

	)

437 
	#CPU_REG_NVIC_CLRPEND
(
n
(*((
CPU_REG32
 *)(0xE000E280 + (n* 4u))

	)

438 
	#CPU_REG_NVIC_ACTIVE
(
n
(*((
CPU_REG32
 *)(0xE000E300 + (n* 4u))

	)

439 
	#CPU_REG_NVIC_PRIO
(
n
(*((
CPU_REG32
 *)(0xE000E400 + (n* 4u))

	)

441 
	#CPU_REG_NVIC_CPUID
 (*((
CPU_REG32
 *)(0xE000ED00))

	)

442 
	#CPU_REG_NVIC_ICSR
 (*((
CPU_REG32
 *)(0xE000ED04))

	)

443 
	#CPU_REG_NVIC_VTOR
 (*((
CPU_REG32
 *)(0xE000ED08))

	)

444 
	#CPU_REG_NVIC_AIRCR
 (*((
CPU_REG32
 *)(0xE000ED0C))

	)

445 
	#CPU_REG_NVIC_SCR
 (*((
CPU_REG32
 *)(0xE000ED10))

	)

446 
	#CPU_REG_NVIC_CCR
 (*((
CPU_REG32
 *)(0xE000ED14))

	)

447 
	#CPU_REG_NVIC_SHPRI1
 (*((
CPU_REG32
 *)(0xE000ED18))

	)

448 
	#CPU_REG_NVIC_SHPRI2
 (*((
CPU_REG32
 *)(0xE000ED1C))

	)

449 
	#CPU_REG_NVIC_SHPRI3
 (*((
CPU_REG32
 *)(0xE000ED20))

	)

450 
	#CPU_REG_NVIC_SHCSR
 (*((
CPU_REG32
 *)(0xE000ED24))

	)

451 
	#CPU_REG_NVIC_CFSR
 (*((
CPU_REG32
 *)(0xE000ED28))

	)

452 
	#CPU_REG_NVIC_HFSR
 (*((
CPU_REG32
 *)(0xE000ED2C))

	)

453 
	#CPU_REG_NVIC_DFSR
 (*((
CPU_REG32
 *)(0xE000ED30))

	)

454 
	#CPU_REG_NVIC_MMFAR
 (*((
CPU_REG32
 *)(0xE000ED34))

	)

455 
	#CPU_REG_NVIC_BFAR
 (*((
CPU_REG32
 *)(0xE000ED38))

	)

456 
	#CPU_REG_NVIC_AFSR
 (*((
CPU_REG32
 *)(0xE000ED3C))

	)

458 
	#CPU_REG_NVIC_PFR0
 (*((
CPU_REG32
 *)(0xE000ED40))

	)

459 
	#CPU_REG_NVIC_PFR1
 (*((
CPU_REG32
 *)(0xE000ED44))

	)

460 
	#CPU_REG_NVIC_DFR0
 (*((
CPU_REG32
 *)(0xE000ED48))

	)

461 
	#CPU_REG_NVIC_AFR0
 (*((
CPU_REG32
 *)(0xE000ED4C))

	)

462 
	#CPU_REG_NVIC_MMFR0
 (*((
CPU_REG32
 *)(0xE000ED50))

	)

463 
	#CPU_REG_NVIC_MMFR1
 (*((
CPU_REG32
 *)(0xE000ED54))

	)

464 
	#CPU_REG_NVIC_MMFR2
 (*((
CPU_REG32
 *)(0xE000ED58))

	)

465 
	#CPU_REG_NVIC_MMFR3
 (*((
CPU_REG32
 *)(0xE000ED5C))

	)

466 
	#CPU_REG_NVIC_ISAFR0
 (*((
CPU_REG32
 *)(0xE000ED60))

	)

467 
	#CPU_REG_NVIC_ISAFR1
 (*((
CPU_REG32
 *)(0xE000ED64))

	)

468 
	#CPU_REG_NVIC_ISAFR2
 (*((
CPU_REG32
 *)(0xE000ED68))

	)

469 
	#CPU_REG_NVIC_ISAFR3
 (*((
CPU_REG32
 *)(0xE000ED6C))

	)

470 
	#CPU_REG_NVIC_ISAFR4
 (*((
CPU_REG32
 *)(0xE000ED70))

	)

471 
	#CPU_REG_NVIC_SW_TRIG
 (*((
CPU_REG32
 *)(0xE000EF00))

	)

473 
	#CPU_REG_MPU_TYPE
 (*((
CPU_REG32
 *)(0xE000ED90))

	)

474 
	#CPU_REG_MPU_CTRL
 (*((
CPU_REG32
 *)(0xE000ED94))

	)

475 
	#CPU_REG_MPU_REG_NBR
 (*((
CPU_REG32
 *)(0xE000ED98))

	)

476 
	#CPU_REG_MPU_REG_BASE
 (*((
CPU_REG32
 *)(0xE000ED9C))

	)

477 
	#CPU_REG_MPU_REG_ATTR
 (*((
CPU_REG32
 *)(0xE000EDA0))

	)

479 
	#CPU_REG_DBG_CTRL
 (*((
CPU_REG32
 *)(0xE000EDF0))

	)

480 
	#CPU_REG_DBG_SELECT
 (*((
CPU_REG32
 *)(0xE000EDF4))

	)

481 
	#CPU_REG_DBG_DATA
 (*((
CPU_REG32
 *)(0xE000EDF8))

	)

482 
	#CPU_REG_DBG_INT
 (*((
CPU_REG32
 *)(0xE000EDFC))

	)

493 
	#CPU_REG_NVIC_ST_CTRL_COUNTFLAG
 0x00010000

	)

494 
	#CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 0x00000004

	)

495 
	#CPU_REG_NVIC_ST_CTRL_TICKINT
 0x00000002

	)

496 
	#CPU_REG_NVIC_ST_CTRL_ENABLE
 0x00000001

	)

500 
	#CPU_REG_NVIC_ST_CAL_NOREF
 0x80000000

	)

501 
	#CPU_REG_NVIC_ST_CAL_SKEW
 0x40000000

	)

504 
	#CPU_REG_NVIC_ICSR_NMIPENDSET
 0x80000000

	)

505 
	#CPU_REG_NVIC_ICSR_PENDSVSET
 0x10000000

	)

506 
	#CPU_REG_NVIC_ICSR_PENDSVCLR
 0x08000000

	)

507 
	#CPU_REG_NVIC_ICSR_PENDSTSET
 0x04000000

	)

508 
	#CPU_REG_NVIC_ICSR_PENDSTCLR
 0x02000000

	)

509 
	#CPU_REG_NVIC_ICSR_ISRPREEMPT
 0x00800000

	)

510 
	#CPU_REG_NVIC_ICSR_ISRPENDING
 0x00400000

	)

511 
	#CPU_REG_NVIC_ICSR_RETTOBASE
 0x00000800

	)

514 
	#CPU_REG_NVIC_VTOR_TBLBASE
 0x20000000

	)

517 
	#CPU_REG_NVIC_AIRCR_ENDIANNESS
 0x00008000

	)

518 
	#CPU_REG_NVIC_AIRCR_SYSRESETREQ
 0x00000004

	)

519 
	#CPU_REG_NVIC_AIRCR_VECTCLRACTIVE
 0x00000002

	)

520 
	#CPU_REG_NVIC_AIRCR_VECTRESET
 0x00000001

	)

523 
	#CPU_REG_NVIC_SCR_SEVONPEND
 0x00000010

	)

524 
	#CPU_REG_NVIC_SCR_SLEEPDEEP
 0x00000004

	)

525 
	#CPU_REG_NVIC_SCR_SLEEPONEXIT
 0x00000002

	)

528 
	#CPU_REG_NVIC_CCR_STKALIGN
 0x00000200

	)

529 
	#CPU_REG_NVIC_CCR_BFHFNMIGN
 0x00000100

	)

530 
	#CPU_REG_NVIC_CCR_DIV_0_TRP
 0x00000010

	)

531 
	#CPU_REG_NVIC_CCR_UNALIGN_TRP
 0x00000008

	)

532 
	#CPU_REG_NVIC_CCR_USERSETMPEND
 0x00000002

	)

533 
	#CPU_REG_NVIC_CCR_NONBASETHRDENA
 0x00000001

	)

536 
	#CPU_REG_NVIC_SHCSR_USGFAULTENA
 0x00040000

	)

537 
	#CPU_REG_NVIC_SHCSR_BUSFAULTENA
 0x00020000

	)

538 
	#CPU_REG_NVIC_SHCSR_MEMFAULTENA
 0x00010000

	)

539 
	#CPU_REG_NVIC_SHCSR_SVCALLPENDED
 0x00008000

	)

540 
	#CPU_REG_NVIC_SHCSR_BUSFAULTPENDED
 0x00004000

	)

541 
	#CPU_REG_NVIC_SHCSR_MEMFAULTPENDED
 0x00002000

	)

542 
	#CPU_REG_NVIC_SHCSR_USGFAULTPENDED
 0x00001000

	)

543 
	#CPU_REG_NVIC_SHCSR_SYSTICKACT
 0x00000800

	)

544 
	#CPU_REG_NVIC_SHCSR_PENDSVACT
 0x00000400

	)

545 
	#CPU_REG_NVIC_SHCSR_MONITORACT
 0x00000100

	)

546 
	#CPU_REG_NVIC_SHCSR_SVCALLACT
 0x00000080

	)

547 
	#CPU_REG_NVIC_SHCSR_USGFAULTACT
 0x00000008

	)

548 
	#CPU_REG_NVIC_SHCSR_BUSFAULTACT
 0x00000002

	)

549 
	#CPU_REG_NVIC_SHCSR_MEMFAULTACT
 0x00000001

	)

553 
	#CPU_REG_NVIC_CFSR_DIVBYZERO
 0x02000000

	)

554 
	#CPU_REG_NVIC_CFSR_UNALIGNED
 0x01000000

	)

555 
	#CPU_REG_NVIC_CFSR_NOCP
 0x00080000

	)

556 
	#CPU_REG_NVIC_CFSR_INVPC
 0x00040000

	)

557 
	#CPU_REG_NVIC_CFSR_INVSTATE
 0x00020000

	)

558 
	#CPU_REG_NVIC_CFSR_UNDEFINSTR
 0x00010000

	)

559 
	#CPU_REG_NVIC_CFSR_BFARVALID
 0x00008000

	)

560 
	#CPU_REG_NVIC_CFSR_STKERR
 0x00001000

	)

561 
	#CPU_REG_NVIC_CFSR_UNSTKERR
 0x00000800

	)

562 
	#CPU_REG_NVIC_CFSR_IMPRECISERR
 0x00000400

	)

563 
	#CPU_REG_NVIC_CFSR_PRECISERR
 0x00000200

	)

564 
	#CPU_REG_NVIC_CFSR_IBUSERR
 0x00000100

	)

565 
	#CPU_REG_NVIC_CFSR_MMARVALID
 0x00000080

	)

566 
	#CPU_REG_NVIC_CFSR_MSTKERR
 0x00000010

	)

567 
	#CPU_REG_NVIC_CFSR_MUNSTKERR
 0x00000008

	)

568 
	#CPU_REG_NVIC_CFSR_DACCVIOL
 0x00000002

	)

569 
	#CPU_REG_NVIC_CFSR_IACCVIOL
 0x00000001

	)

572 
	#CPU_REG_NVIC_HFSR_DEBUGEVT
 0x80000000

	)

573 
	#CPU_REG_NVIC_HFSR_FORCED
 0x40000000

	)

574 
	#CPU_REG_NVIC_HFSR_VECTTBL
 0x00000002

	)

577 
	#CPU_REG_NVIC_DFSR_EXTERNAL
 0x00000010

	)

578 
	#CPU_REG_NVIC_DFSR_VCATCH
 0x00000008

	)

579 
	#CPU_REG_NVIC_DFSR_DWTTRAP
 0x00000004

	)

580 
	#CPU_REG_NVIC_DFSR_BKPT
 0x00000002

	)

581 
	#CPU_REG_NVIC_DFSR_HALTED
 0x00000001

	)

590 
	#CPU_MSK_NVIC_ICSR_VECT_ACTIVE
 0x000001FF

	)

600 #ide 
CPU_CFG_ADDR_SIZE


607 #i ((
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_08
) && \

608 (
	gCPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_16
) && \

609 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_32
) && \

610 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_64
))

619 #ide 
CPU_CFG_DATA_SIZE


626 #i ((
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_08
) && \

627 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_16
) && \

628 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_32
) && \

629 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_64
))

638 #ide 
CPU_CFG_DATA_SIZE_MAX


645 #i ((
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_08
) && \

646 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_16
) && \

647 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_32
) && \

648 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_64
))

658 #i (
CPU_CFG_DATA_SIZE_MAX
 < 
CPU_CFG_DATA_SIZE
)

667 #ide 
CPU_CFG_ENDIAN_TYPE


672 #i ((
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_BIG
 ) && \

673 (
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_LITTLE
))

682 #ide 
CPU_CFG_STK_GROWTH


687 #i ((
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_LO_TO_HI
) && \

688 (
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_HI_TO_LO
))

697 #ide 
CPU_CFG_CRITICAL_METHOD


703 #i ((
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_INT_DIS_EN
 ) && \

704 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_STK
 ) && \

705 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_LOCAL
))

	@uC-CPU/ARM-Cortex-M3/IAR/cpu_c.c

44 
	#MICRIUM_SOURCE


	)

45 
	~<u.h
>

46 
	~<u_ce.h
>

48 
	~<lib_def.h
>

58 
	#CPU_INT_SRC_POS_MAX
 ((((
CPU_REG_NVIC_NVIC
 + 1& 0x1F* 32+ 16)

	)

60 
	#CPU_BIT_BAND_SRAM_REG_LO
 0x20000000

	)

61 
	#CPU_BIT_BAND_SRAM_REG_HI
 0x200FFFFF

	)

62 
	#CPU_BIT_BAND_SRAM_BASE
 0x22000000

	)

65 
	#CPU_BIT_BAND_PERIPH_REG_LO
 0x40000000

	)

66 
	#CPU_BIT_BAND_PERIPH_REG_HI
 0x400FFFFF

	)

67 
	#CPU_BIT_BAND_PERIPH_BASE
 0x42000000

	)

131 
	$CPU_BBdC
 (
CPU_ADDR
 
addr
,

132 
CPU_INT08U
 
b_nbr
)

134 
CPU_ADDR
 
b_wd_off
;

135 
CPU_ADDR
 
b_wd_addr
;

138 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

139 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

140 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

141 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

143 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

145 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

146 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

147 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

148 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

150 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

152 
	}
}

174 
	$CPU_BBdS
 (
CPU_ADDR
 
addr
,

175 
CPU_INT08U
 
b_nbr
)

177 
CPU_ADDR
 
b_wd_off
;

178 
CPU_ADDR
 
b_wd_addr
;

181 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

182 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

183 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

184 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

186 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

188 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

189 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

190 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

191 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

193 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

195 
	}
}

248 
	$CPU_ISrcDis
 (
CPU_INT08U
 
pos
)

250 
CPU_INT08U
 
group
;

251 
CPU_INT08U
 
pos_max
;

252 
CPU_INT08U
 
nbr
;

253 
	`CPU_SR_ALLOC
();

256 
pos
) {

257 
CPU_INT_STK_PTR
:

258 
CPU_INT_RSVD_07
:

259 
CPU_INT_RSVD_08
:

260 
CPU_INT_RSVD_09
:

261 
CPU_INT_RSVD_10
:

262 
CPU_INT_RSVD_13
:

267 
CPU_INT_RESET
:

268 
CPU_INT_NMI
:

269 
CPU_INT_HFAULT
:

270 
CPU_INT_SVCALL
:

271 
CPU_INT_DBGMON
:

272 
CPU_INT_PENDSV
:

275 
CPU_INT_MEM
:

276 
	`CPU_CRITICAL_ENTER
();

277 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

278 
	`CPU_CRITICAL_EXIT
();

281 
CPU_INT_BUSFAULT
:

282 
	`CPU_CRITICAL_ENTER
();

283 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

284 
	`CPU_CRITICAL_EXIT
();

287 
CPU_INT_USAGEFAULT
:

288 
	`CPU_CRITICAL_ENTER
();

289 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

290 
	`CPU_CRITICAL_EXIT
();

293 
CPU_INT_SYSTICK
:

294 
	`CPU_CRITICAL_ENTER
();

295 
CPU_REG_NVIC_ST_CTRL
 &~
CPU_REG_NVIC_ST_CTRL_ENABLE
;

296 
	`CPU_CRITICAL_EXIT
();

302 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

303 i(
pos
 < 
pos_max
) {

304 
group
 = (
pos
 - 16) / 32;

305 
nbr
 = (
pos
 - 16) % 32;

307 
	`CPU_CRITICAL_ENTER
();

308 
	`CPU_REG_NVIC_CLREN
(
group

	`DEF_BIT
(
nbr
);

309 
	`CPU_CRITICAL_EXIT
();

313 
	}
}

337 
	$CPU_ISrcEn
 (
CPU_INT08U
 
pos
)

339 
CPU_INT08U
 
group
;

340 
CPU_INT08U
 
nbr
;

341 
CPU_INT08U
 
pos_max
;

342 
	`CPU_SR_ALLOC
();

345 
pos
) {

346 
CPU_INT_STK_PTR
:

347 
CPU_INT_RSVD_07
:

348 
CPU_INT_RSVD_08
:

349 
CPU_INT_RSVD_09
:

350 
CPU_INT_RSVD_10
:

351 
CPU_INT_RSVD_13
:

356 
CPU_INT_RESET
:

357 
CPU_INT_NMI
:

358 
CPU_INT_HFAULT
:

359 
CPU_INT_SVCALL
:

360 
CPU_INT_DBGMON
:

361 
CPU_INT_PENDSV
:

364 
CPU_INT_MEM
:

365 
	`CPU_CRITICAL_ENTER
();

366 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

367 
	`CPU_CRITICAL_EXIT
();

370 
CPU_INT_BUSFAULT
:

371 
	`CPU_CRITICAL_ENTER
();

372 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

373 
	`CPU_CRITICAL_EXIT
();

376 
CPU_INT_USAGEFAULT
:

377 
	`CPU_CRITICAL_ENTER
();

378 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

379 
	`CPU_CRITICAL_EXIT
();

382 
CPU_INT_SYSTICK
:

383 
	`CPU_CRITICAL_ENTER
();

384 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_ENABLE
;

385 
	`CPU_CRITICAL_EXIT
();

391 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

392 i(
pos
 < 
pos_max
) {

393 
group
 = (
pos
 - 16) / 32;

394 
nbr
 = (
pos
 - 16) % 32;

396 
	`CPU_CRITICAL_ENTER
();

397 
	`CPU_REG_NVIC_SETEN
(
group

	`DEF_BIT
(
nbr
);

398 
	`CPU_CRITICAL_EXIT
();

402 
	}
}

436 
	$CPU_ISrcPdC
 (
CPU_INT08U
 
pos
)

439 
CPU_INT08U
 
group
;

440 
CPU_INT08U
 
nbr
;

441 
CPU_INT08U
 
pos_max
;

442 
	`CPU_SR_ALLOC
();

445 
pos
) {

446 
CPU_INT_STK_PTR
:

447 
CPU_INT_RSVD_07
:

448 
CPU_INT_RSVD_08
:

449 
CPU_INT_RSVD_09
:

450 
CPU_INT_RSVD_10
:

451 
CPU_INT_RSVD_13
:

454 
CPU_INT_RESET
:

455 
CPU_INT_NMI
:

456 
CPU_INT_HFAULT
:

457 
CPU_INT_MEM
:

458 
CPU_INT_SVCALL
:

459 
CPU_INT_DBGMON
:

460 
CPU_INT_PENDSV
:

461 
CPU_INT_BUSFAULT
:

462 
CPU_INT_USAGEFAULT
:

463 
CPU_INT_SYSTICK
:

467 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

468 i(
pos
 < 
pos_max
) {

469 
group
 = (
pos
 - 16) / 32;

470 
nbr
 = (
pos
 - 16) % 32;

472 
	`CPU_CRITICAL_ENTER
();

473 
	`CPU_REG_NVIC_CLRPEND
(
group

	`DEF_BIT
(
nbr
);

474 
	`CPU_CRITICAL_EXIT
();

478 
	}
}

508 
	$CPU_ISrcPrioS
 (
CPU_INT08U
 
pos
,

509 
CPU_INT08U
 
io
)

511 
CPU_INT08U
 
group
;

512 
CPU_INT08U
 
nbr
;

513 
CPU_INT08U
 
pos_max
;

514 
CPU_INT32U
 
io_32
;

515 
CPU_INT32U
 
mp
;

516 
	`CPU_SR_ALLOC
();

519 
io_32
 = 
	`CPU_RevBs
((
CPU_INT08U
)
io
);

520 
io
 = (
CPU_INT08U
)(
io_32
 >> (3 * 
DEF_OCTET_NBR_BITS
));

522 
pos
) {

523 
CPU_INT_STK_PTR
:

524 
CPU_INT_RSVD_07
:

525 
CPU_INT_RSVD_08
:

526 
CPU_INT_RSVD_09
:

527 
CPU_INT_RSVD_10
:

528 
CPU_INT_RSVD_13
:

533 
CPU_INT_RESET
:

534 
CPU_INT_NMI
:

535 
CPU_INT_HFAULT
:

538 
CPU_INT_MEM
:

539 
	`CPU_CRITICAL_ENTER
();

540 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

541 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

542 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

543 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

544 
	`CPU_CRITICAL_EXIT
();

547 
CPU_INT_BUSFAULT
:

548 
	`CPU_CRITICAL_ENTER
();

549 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

550 
mp
 &~(
DEF_OCTET_MASK
 << (1 * 
DEF_OCTET_NBR_BITS
));

551 
mp
 |(
io
 << (1 * 
DEF_OCTET_NBR_BITS
));

552 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

553 
	`CPU_CRITICAL_EXIT
();

556 
CPU_INT_USAGEFAULT
:

557 
	`CPU_CRITICAL_ENTER
();

558 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

559 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

560 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

561 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

562 
	`CPU_CRITICAL_EXIT
();

565 
CPU_INT_SVCALL
:

566 
	`CPU_CRITICAL_ENTER
();

567 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

568 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

569 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

570 
CPU_REG_NVIC_SHPRI2
 = 
mp
;

571 
	`CPU_CRITICAL_EXIT
();

574 
CPU_INT_DBGMON
:

575 
	`CPU_CRITICAL_ENTER
();

576 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

577 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

578 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

579 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

580 
	`CPU_CRITICAL_EXIT
();

583 
CPU_INT_PENDSV
:

584 
	`CPU_CRITICAL_ENTER
();

585 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

586 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

587 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

588 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

589 
	`CPU_CRITICAL_EXIT
();

592 
CPU_INT_SYSTICK
:

593 
	`CPU_CRITICAL_ENTER
();

594 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

595 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

596 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

597 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

598 
	`CPU_CRITICAL_EXIT
();

604 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

605 i(
pos
 < 
pos_max
) {

606 
group
 = (
pos
 - 16) / 4;

607 
nbr
 = (
pos
 - 16) % 4;

609 
	`CPU_CRITICAL_ENTER
();

610 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

611 
mp
 &~(
DEF_OCTET_MASK
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

612 
mp
 |(
io
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

613 
	`CPU_REG_NVIC_PRIO
(
group

mp
;

614 
	`CPU_CRITICAL_EXIT
();

618 
	}
}

643 
CPU_INT16S
 
	$CPU_ISrcPrioG
 (
CPU_INT08U
 
pos
)

645 
CPU_INT08U
 
group
;

646 
CPU_INT08U
 
nbr
;

647 
CPU_INT08U
 
pos_max
;

648 
CPU_INT16S
 
io
;

649 
CPU_INT32U
 
io_32
;

650 
CPU_INT32U
 
mp
;

651 
	`CPU_SR_ALLOC
();

654 
pos
) {

655 
CPU_INT_STK_PTR
:

656 
CPU_INT_RSVD_07
:

657 
CPU_INT_RSVD_08
:

658 
CPU_INT_RSVD_09
:

659 
CPU_INT_RSVD_10
:

660 
CPU_INT_RSVD_13
:

661 
io
 = 
DEF_INT_16S_MIN_VAL
;

666 
CPU_INT_RESET
:

667 
io
 = -3;

670 
CPU_INT_NMI
:

671 
io
 = -2;

674 
CPU_INT_HFAULT
:

675 
io
 = -1;

679 
CPU_INT_MEM
:

680 
	`CPU_CRITICAL_ENTER
();

681 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

682 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

683 
	`CPU_CRITICAL_EXIT
();

687 
CPU_INT_BUSFAULT
:

688 
	`CPU_CRITICAL_ENTER
();

689 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

690 
io
 = (
mp
 >> (1 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

691 
	`CPU_CRITICAL_EXIT
();

695 
CPU_INT_USAGEFAULT
:

696 
	`CPU_CRITICAL_ENTER
();

697 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

698 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

701 
CPU_INT_SVCALL
:

702 
	`CPU_CRITICAL_ENTER
();

703 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

704 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

705 
	`CPU_CRITICAL_EXIT
();

708 
CPU_INT_DBGMON
:

709 
	`CPU_CRITICAL_ENTER
();

710 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

711 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

712 
	`CPU_CRITICAL_EXIT
();

715 
CPU_INT_PENDSV
:

716 
	`CPU_CRITICAL_ENTER
();

717 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

718 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

719 
	`CPU_CRITICAL_EXIT
();

722 
CPU_INT_SYSTICK
:

723 
	`CPU_CRITICAL_ENTER
();

724 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

725 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

726 
	`CPU_CRITICAL_EXIT
();

732 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

733 i(
pos
 < 
pos_max
) {

734 
group
 = (
pos
 - 16) / 4;

735 
nbr
 = (
pos
 - 16) % 4;

737 
	`CPU_CRITICAL_ENTER
();

738 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

739 
	`CPU_CRITICAL_EXIT
();

741 
io
 = (
mp
 >> (
nbr
 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

743 
io
 = 
DEF_INT_16S_MIN_VAL
;

748 i(
io
 >= 0) {

749 
io_32
 = 
	`CPU_RevBs
((
CPU_INT32U
)
io
);

750 
io
 = (
CPU_INT16S
)(
io_32
 >> (3 * 
DEF_OCTET_NBR_BITS
));

753  (
io
);

754 
	}
}

	@uC-CPU/ARM-Cortex-M3/RealView/cpu.h

50 #ide 
CPU_MODULE_PRESENT


51 
	#CPU_MODULE_PRESENT


	)

87 
	~<u_def.h
>

88 
	~<u_cfg.h
>

120 
	tCPU_VOID
;

121 
	tCPU_CHAR
;

122 
	tCPU_BOOLEAN
;

123 
	tCPU_INT08U
;

124 sigd 
	tCPU_INT08S
;

125 
	tCPU_INT16U
;

126 sigd 
	tCPU_INT16S
;

127 
	tCPU_INT32U
;

128 sigd 
	tCPU_INT32S
;

129 
	tCPU_INT64U
;

130 sigd 
	tCPU_INT64S
;

132 
	tCPU_FP32
;

133 
	tCPU_FP64
;

136 vީ
	tCPU_INT08U
 
	tCPU_REG08
;

137 vީ
	tCPU_INT16U
 
	tCPU_REG16
;

138 vީ
	tCPU_INT32U
 
	tCPU_REG32
;

139 vީ
	tCPU_INT64U
 
	tCPU_REG64
;

142 (*
	tCPU_FNCT_VOID
)();

143 (*
	tCPU_FNCT_PTR
 )(*
	tp_obj
);

169 
	#CPU_CFG_ADDR_SIZE
 
CPU_WORD_SIZE_32


	)

170 
	#CPU_CFG_DATA_SIZE
 
CPU_WORD_SIZE_32


	)

171 
	#CPU_CFG_DATA_SIZE_MAX
 
CPU_WORD_SIZE_64


	)

173 
	#CPU_CFG_ENDIAN_TYPE
 
CPU_ENDIAN_TYPE_LITTLE


	)

183 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_32
)

184 
CPU_INT32U
 
	tCPU_ADDR
;

185 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_16
)

186 
CPU_INT16U
 
	tCPU_ADDR
;

188 
CPU_INT08U
 
	tCPU_ADDR
;

192 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
)

193 
CPU_INT32U
 
	tCPU_DATA
;

194 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

195 
CPU_INT16U
 
	tCPU_DATA
;

197 
CPU_INT08U
 
	tCPU_DATA
;

201 
CPU_DATA
 
	tCPU_ALIGN
;

202 
CPU_ADDR
 
	tCPU_SIZE_T
;

218 
	#CPU_CFG_STK_GROWTH
 
CPU_STK_GROWTH_HI_TO_LO


	)

220 
CPU_INT32U
 
	tCPU_STK
;

221 
CPU_ADDR
 
	tCPU_STK_SIZE
;

298 
	#CPU_CFG_CRITICAL_METHOD
 
CPU_CRITICAL_METHOD_STATUS_LOCAL


	)

300 
CPU_INT32U
 
	tCPU_SR
;

303 #i (
CPU_CFG_CRITICAL_METHOD
 =
CPU_CRITICAL_METHOD_STATUS_LOCAL
)

304 
	#CPU_SR_ALLOC
(
CPU_SR
 
u_
 = (CPU_SR)0

	)

306 
	#CPU_SR_ALLOC
()

	)

311 
	#CPU_INT_DIS
(d{ 
u_
 = 
	`CPU_SR_Save
(); 
	}
} 0

	)

312 
	#CPU_INT_EN
(d{ 
	`CPU_SR_Ree
(
u_
); } 0

	)

315 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


318 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); \

	)

319 
CPU_IDisMsS
(); } 0)

322 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_IDisMsSt
(); \

	)

323 
	`CPU_INT_EN
(); 
	}
} 0)

327 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); 
	}
} 0

	)

328 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_INT_EN
(); } 0

	)

359 
	#CPU_CFG_LEAD_ZEROS_ASM_PRESENT


	)

362 
	#CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


	)

372 
CPU_IDis
 ();

373 
CPU_IEn
 ();

375 
CPU_ISrcDis
 (
CPU_INT08U
 
pos
);

376 
CPU_ISrcEn
 (
CPU_INT08U
 
pos
);

377 
CPU_ISrcPdC
(
CPU_INT08U
 
pos
);

378 
CPU_INT16S
 
CPU_ISrcPrioG
(
CPU_INT08U
 
pos
);

379 
CPU_ISrcPrioS
(
CPU_INT08U
 
pos
,

380 
CPU_INT08U
 
io
);

383 
CPU_SR
 
CPU_SR_Save
 ();

384 
CPU_SR_Ree
 (
CPU_SR
 
u_
);

387 
CPU_WaFI
 ();

388 
CPU_WaFEx
();

391 
CPU_DATA
 
CPU_RevBs
 (CPU_DATA 
v
);

393 
CPU_BBdC
 (
CPU_ADDR
 
addr
,

394 
CPU_INT08U
 
b_nbr
);

395 
CPU_BBdS
 (
CPU_ADDR
 
addr
,

396 
CPU_INT08U
 
b_nbr
);

406 
	#CPU_INT_STK_PTR
 0u

	)

407 
	#CPU_INT_RESET
 1u

	)

408 
	#CPU_INT_NMI
 2u

	)

409 
	#CPU_INT_HFAULT
 3u

	)

410 
	#CPU_INT_MEM
 4u

	)

411 
	#CPU_INT_BUSFAULT
 5u

	)

412 
	#CPU_INT_USAGEFAULT
 6u

	)

413 
	#CPU_INT_RSVD_07
 7u

	)

414 
	#CPU_INT_RSVD_08
 8u

	)

415 
	#CPU_INT_RSVD_09
 9u

	)

416 
	#CPU_INT_RSVD_10
 10u

	)

417 
	#CPU_INT_SVCALL
 11u

	)

418 
	#CPU_INT_DBGMON
 12u

	)

419 
	#CPU_INT_RSVD_13
 13u

	)

420 
	#CPU_INT_PENDSV
 14u

	)

421 
	#CPU_INT_SYSTICK
 15u

	)

422 
	#CPU_INT_EXT0
 16u

	)

431 
	#CPU_REG_NVIC_NVIC
 (*((
CPU_REG32
 *)(0xE000E004))

	)

432 
	#CPU_REG_NVIC_ST_CTRL
 (*((
CPU_REG32
 *)(0xE000E010))

	)

433 
	#CPU_REG_NVIC_ST_RELOAD
 (*((
CPU_REG32
 *)(0xE000E014))

	)

434 
	#CPU_REG_NVIC_ST_CURRENT
 (*((
CPU_REG32
 *)(0xE000E018))

	)

435 
	#CPU_REG_NVIC_ST_CAL
 (*((
CPU_REG32
 *)(0xE000E01C))

	)

437 
	#CPU_REG_NVIC_SETEN
(
n
(*((
CPU_REG32
 *)(0xE000E100 + (n* 4u))

	)

438 
	#CPU_REG_NVIC_CLREN
(
n
(*((
CPU_REG32
 *)(0xE000E180 + (n* 4u))

	)

439 
	#CPU_REG_NVIC_SETPEND
(
n
(*((
CPU_REG32
 *)(0xE000E200 + (n* 4u))

	)

440 
	#CPU_REG_NVIC_CLRPEND
(
n
(*((
CPU_REG32
 *)(0xE000E280 + (n* 4u))

	)

441 
	#CPU_REG_NVIC_ACTIVE
(
n
(*((
CPU_REG32
 *)(0xE000E300 + (n* 4u))

	)

442 
	#CPU_REG_NVIC_PRIO
(
n
(*((
CPU_REG32
 *)(0xE000E400 + (n* 4u))

	)

444 
	#CPU_REG_NVIC_CPUID
 (*((
CPU_REG32
 *)(0xE000ED00))

	)

445 
	#CPU_REG_NVIC_ICSR
 (*((
CPU_REG32
 *)(0xE000ED04))

	)

446 
	#CPU_REG_NVIC_VTOR
 (*((
CPU_REG32
 *)(0xE000ED08))

	)

447 
	#CPU_REG_NVIC_AIRCR
 (*((
CPU_REG32
 *)(0xE000ED0C))

	)

448 
	#CPU_REG_NVIC_SCR
 (*((
CPU_REG32
 *)(0xE000ED10))

	)

449 
	#CPU_REG_NVIC_CCR
 (*((
CPU_REG32
 *)(0xE000ED14))

	)

450 
	#CPU_REG_NVIC_SHPRI1
 (*((
CPU_REG32
 *)(0xE000ED18))

	)

451 
	#CPU_REG_NVIC_SHPRI2
 (*((
CPU_REG32
 *)(0xE000ED1C))

	)

452 
	#CPU_REG_NVIC_SHPRI3
 (*((
CPU_REG32
 *)(0xE000ED20))

	)

453 
	#CPU_REG_NVIC_SHCSR
 (*((
CPU_REG32
 *)(0xE000ED24))

	)

454 
	#CPU_REG_NVIC_CFSR
 (*((
CPU_REG32
 *)(0xE000ED28))

	)

455 
	#CPU_REG_NVIC_HFSR
 (*((
CPU_REG32
 *)(0xE000ED2C))

	)

456 
	#CPU_REG_NVIC_DFSR
 (*((
CPU_REG32
 *)(0xE000ED30))

	)

457 
	#CPU_REG_NVIC_MMFAR
 (*((
CPU_REG32
 *)(0xE000ED34))

	)

458 
	#CPU_REG_NVIC_BFAR
 (*((
CPU_REG32
 *)(0xE000ED38))

	)

459 
	#CPU_REG_NVIC_AFSR
 (*((
CPU_REG32
 *)(0xE000ED3C))

	)

461 
	#CPU_REG_NVIC_PFR0
 (*((
CPU_REG32
 *)(0xE000ED40))

	)

462 
	#CPU_REG_NVIC_PFR1
 (*((
CPU_REG32
 *)(0xE000ED44))

	)

463 
	#CPU_REG_NVIC_DFR0
 (*((
CPU_REG32
 *)(0xE000ED48))

	)

464 
	#CPU_REG_NVIC_AFR0
 (*((
CPU_REG32
 *)(0xE000ED4C))

	)

465 
	#CPU_REG_NVIC_MMFR0
 (*((
CPU_REG32
 *)(0xE000ED50))

	)

466 
	#CPU_REG_NVIC_MMFR1
 (*((
CPU_REG32
 *)(0xE000ED54))

	)

467 
	#CPU_REG_NVIC_MMFR2
 (*((
CPU_REG32
 *)(0xE000ED58))

	)

468 
	#CPU_REG_NVIC_MMFR3
 (*((
CPU_REG32
 *)(0xE000ED5C))

	)

469 
	#CPU_REG_NVIC_ISAFR0
 (*((
CPU_REG32
 *)(0xE000ED60))

	)

470 
	#CPU_REG_NVIC_ISAFR1
 (*((
CPU_REG32
 *)(0xE000ED64))

	)

471 
	#CPU_REG_NVIC_ISAFR2
 (*((
CPU_REG32
 *)(0xE000ED68))

	)

472 
	#CPU_REG_NVIC_ISAFR3
 (*((
CPU_REG32
 *)(0xE000ED6C))

	)

473 
	#CPU_REG_NVIC_ISAFR4
 (*((
CPU_REG32
 *)(0xE000ED70))

	)

474 
	#CPU_REG_NVIC_SW_TRIG
 (*((
CPU_REG32
 *)(0xE000EF00))

	)

476 
	#CPU_REG_MPU_TYPE
 (*((
CPU_REG32
 *)(0xE000ED90))

	)

477 
	#CPU_REG_MPU_CTRL
 (*((
CPU_REG32
 *)(0xE000ED94))

	)

478 
	#CPU_REG_MPU_REG_NBR
 (*((
CPU_REG32
 *)(0xE000ED98))

	)

479 
	#CPU_REG_MPU_REG_BASE
 (*((
CPU_REG32
 *)(0xE000ED9C))

	)

480 
	#CPU_REG_MPU_REG_ATTR
 (*((
CPU_REG32
 *)(0xE000EDA0))

	)

482 
	#CPU_REG_DBG_CTRL
 (*((
CPU_REG32
 *)(0xE000EDF0))

	)

483 
	#CPU_REG_DBG_SELECT
 (*((
CPU_REG32
 *)(0xE000EDF4))

	)

484 
	#CPU_REG_DBG_DATA
 (*((
CPU_REG32
 *)(0xE000EDF8))

	)

485 
	#CPU_REG_DBG_INT
 (*((
CPU_REG32
 *)(0xE000EDFC))

	)

496 
	#CPU_REG_NVIC_ST_CTRL_COUNTFLAG
 0x00010000

	)

497 
	#CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 0x00000004

	)

498 
	#CPU_REG_NVIC_ST_CTRL_TICKINT
 0x00000002

	)

499 
	#CPU_REG_NVIC_ST_CTRL_ENABLE
 0x00000001

	)

503 
	#CPU_REG_NVIC_ST_CAL_NOREF
 0x80000000

	)

504 
	#CPU_REG_NVIC_ST_CAL_SKEW
 0x40000000

	)

507 
	#CPU_REG_NVIC_ICSR_NMIPENDSET
 0x80000000

	)

508 
	#CPU_REG_NVIC_ICSR_PENDSVSET
 0x10000000

	)

509 
	#CPU_REG_NVIC_ICSR_PENDSVCLR
 0x08000000

	)

510 
	#CPU_REG_NVIC_ICSR_PENDSTSET
 0x04000000

	)

511 
	#CPU_REG_NVIC_ICSR_PENDSTCLR
 0x02000000

	)

512 
	#CPU_REG_NVIC_ICSR_ISRPREEMPT
 0x00800000

	)

513 
	#CPU_REG_NVIC_ICSR_ISRPENDING
 0x00400000

	)

514 
	#CPU_REG_NVIC_ICSR_RETTOBASE
 0x00000800

	)

517 
	#CPU_REG_NVIC_VTOR_TBLBASE
 0x20000000

	)

520 
	#CPU_REG_NVIC_AIRCR_ENDIANNESS
 0x00008000

	)

521 
	#CPU_REG_NVIC_AIRCR_SYSRESETREQ
 0x00000004

	)

522 
	#CPU_REG_NVIC_AIRCR_VECTCLRACTIVE
 0x00000002

	)

523 
	#CPU_REG_NVIC_AIRCR_VECTRESET
 0x00000001

	)

526 
	#CPU_REG_NVIC_SCR_SEVONPEND
 0x00000010

	)

527 
	#CPU_REG_NVIC_SCR_SLEEPDEEP
 0x00000004

	)

528 
	#CPU_REG_NVIC_SCR_SLEEPONEXIT
 0x00000002

	)

531 
	#CPU_REG_NVIC_CCR_STKALIGN
 0x00000200

	)

532 
	#CPU_REG_NVIC_CCR_BFHFNMIGN
 0x00000100

	)

533 
	#CPU_REG_NVIC_CCR_DIV_0_TRP
 0x00000010

	)

534 
	#CPU_REG_NVIC_CCR_UNALIGN_TRP
 0x00000008

	)

535 
	#CPU_REG_NVIC_CCR_USERSETMPEND
 0x00000002

	)

536 
	#CPU_REG_NVIC_CCR_NONBASETHRDENA
 0x00000001

	)

539 
	#CPU_REG_NVIC_SHCSR_USGFAULTENA
 0x00040000

	)

540 
	#CPU_REG_NVIC_SHCSR_BUSFAULTENA
 0x00020000

	)

541 
	#CPU_REG_NVIC_SHCSR_MEMFAULTENA
 0x00010000

	)

542 
	#CPU_REG_NVIC_SHCSR_SVCALLPENDED
 0x00008000

	)

543 
	#CPU_REG_NVIC_SHCSR_BUSFAULTPENDED
 0x00004000

	)

544 
	#CPU_REG_NVIC_SHCSR_MEMFAULTPENDED
 0x00002000

	)

545 
	#CPU_REG_NVIC_SHCSR_USGFAULTPENDED
 0x00001000

	)

546 
	#CPU_REG_NVIC_SHCSR_SYSTICKACT
 0x00000800

	)

547 
	#CPU_REG_NVIC_SHCSR_PENDSVACT
 0x00000400

	)

548 
	#CPU_REG_NVIC_SHCSR_MONITORACT
 0x00000100

	)

549 
	#CPU_REG_NVIC_SHCSR_SVCALLACT
 0x00000080

	)

550 
	#CPU_REG_NVIC_SHCSR_USGFAULTACT
 0x00000008

	)

551 
	#CPU_REG_NVIC_SHCSR_BUSFAULTACT
 0x00000002

	)

552 
	#CPU_REG_NVIC_SHCSR_MEMFAULTACT
 0x00000001

	)

556 
	#CPU_REG_NVIC_CFSR_DIVBYZERO
 0x02000000

	)

557 
	#CPU_REG_NVIC_CFSR_UNALIGNED
 0x01000000

	)

558 
	#CPU_REG_NVIC_CFSR_NOCP
 0x00080000

	)

559 
	#CPU_REG_NVIC_CFSR_INVPC
 0x00040000

	)

560 
	#CPU_REG_NVIC_CFSR_INVSTATE
 0x00020000

	)

561 
	#CPU_REG_NVIC_CFSR_UNDEFINSTR
 0x00010000

	)

562 
	#CPU_REG_NVIC_CFSR_BFARVALID
 0x00008000

	)

563 
	#CPU_REG_NVIC_CFSR_STKERR
 0x00001000

	)

564 
	#CPU_REG_NVIC_CFSR_UNSTKERR
 0x00000800

	)

565 
	#CPU_REG_NVIC_CFSR_IMPRECISERR
 0x00000400

	)

566 
	#CPU_REG_NVIC_CFSR_PRECISERR
 0x00000200

	)

567 
	#CPU_REG_NVIC_CFSR_IBUSERR
 0x00000100

	)

568 
	#CPU_REG_NVIC_CFSR_MMARVALID
 0x00000080

	)

569 
	#CPU_REG_NVIC_CFSR_MSTKERR
 0x00000010

	)

570 
	#CPU_REG_NVIC_CFSR_MUNSTKERR
 0x00000008

	)

571 
	#CPU_REG_NVIC_CFSR_DACCVIOL
 0x00000002

	)

572 
	#CPU_REG_NVIC_CFSR_IACCVIOL
 0x00000001

	)

575 
	#CPU_REG_NVIC_HFSR_DEBUGEVT
 0x80000000

	)

576 
	#CPU_REG_NVIC_HFSR_FORCED
 0x40000000

	)

577 
	#CPU_REG_NVIC_HFSR_VECTTBL
 0x00000002

	)

580 
	#CPU_REG_NVIC_DFSR_EXTERNAL
 0x00000010

	)

581 
	#CPU_REG_NVIC_DFSR_VCATCH
 0x00000008

	)

582 
	#CPU_REG_NVIC_DFSR_DWTTRAP
 0x00000004

	)

583 
	#CPU_REG_NVIC_DFSR_BKPT
 0x00000002

	)

584 
	#CPU_REG_NVIC_DFSR_HALTED
 0x00000001

	)

593 
	#CPU_MSK_NVIC_ICSR_VECT_ACTIVE
 0x000001FF

	)

603 #ide 
CPU_CFG_ADDR_SIZE


610 #i ((
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_08
) && \

611 (
	gCPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_16
) && \

612 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_32
) && \

613 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_64
))

622 #ide 
CPU_CFG_DATA_SIZE


629 #i ((
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_08
) && \

630 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_16
) && \

631 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_32
) && \

632 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_64
))

641 #ide 
CPU_CFG_DATA_SIZE_MAX


648 #i ((
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_08
) && \

649 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_16
) && \

650 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_32
) && \

651 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_64
))

661 #i (
CPU_CFG_DATA_SIZE_MAX
 < 
CPU_CFG_DATA_SIZE
)

670 #ide 
CPU_CFG_ENDIAN_TYPE


675 #i ((
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_BIG
 ) && \

676 (
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_LITTLE
))

685 #ide 
CPU_CFG_STK_GROWTH


690 #i ((
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_LO_TO_HI
) && \

691 (
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_HI_TO_LO
))

700 #ide 
CPU_CFG_CRITICAL_METHOD


706 #i ((
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_INT_DIS_EN
 ) && \

707 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_STK
 ) && \

708 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_LOCAL
))

	@uC-CPU/ARM-Cortex-M3/RealView/cpu_c.c

48 
	#MICRIUM_SOURCE


	)

49 
	~<u.h
>

50 
	~<u_ce.h
>

52 
	~<lib_def.h
>

62 
	#CPU_INT_SRC_POS_MAX
 ((((
CPU_REG_NVIC_NVIC
 + 1& 0x1F* 32+ 16)

	)

64 
	#CPU_BIT_BAND_SRAM_REG_LO
 0x20000000

	)

65 
	#CPU_BIT_BAND_SRAM_REG_HI
 0x200FFFFF

	)

66 
	#CPU_BIT_BAND_SRAM_BASE
 0x22000000

	)

69 
	#CPU_BIT_BAND_PERIPH_REG_LO
 0x40000000

	)

70 
	#CPU_BIT_BAND_PERIPH_REG_HI
 0x400FFFFF

	)

71 
	#CPU_BIT_BAND_PERIPH_BASE
 0x42000000

	)

135 
	$CPU_BBdC
 (
CPU_ADDR
 
addr
,

136 
CPU_INT08U
 
b_nbr
)

138 
CPU_ADDR
 
b_wd_off
;

139 
CPU_ADDR
 
b_wd_addr
;

142 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

143 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

144 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

145 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

147 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

149 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

150 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

151 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

152 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

154 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

156 
	}
}

178 
	$CPU_BBdS
 (
CPU_ADDR
 
addr
,

179 
CPU_INT08U
 
b_nbr
)

181 
CPU_ADDR
 
b_wd_off
;

182 
CPU_ADDR
 
b_wd_addr
;

185 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

186 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

187 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

188 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

190 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

192 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

193 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

194 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

195 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

197 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

199 
	}
}

252 
	$CPU_ISrcDis
 (
CPU_INT08U
 
pos
)

254 
CPU_INT08U
 
group
;

255 
CPU_INT08U
 
pos_max
;

256 
CPU_INT08U
 
nbr
;

257 
	`CPU_SR_ALLOC
();

260 
pos
) {

261 
CPU_INT_STK_PTR
:

262 
CPU_INT_RSVD_07
:

263 
CPU_INT_RSVD_08
:

264 
CPU_INT_RSVD_09
:

265 
CPU_INT_RSVD_10
:

266 
CPU_INT_RSVD_13
:

271 
CPU_INT_RESET
:

272 
CPU_INT_NMI
:

273 
CPU_INT_HFAULT
:

274 
CPU_INT_SVCALL
:

275 
CPU_INT_DBGMON
:

276 
CPU_INT_PENDSV
:

279 
CPU_INT_MEM
:

280 
	`CPU_CRITICAL_ENTER
();

281 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

282 
	`CPU_CRITICAL_EXIT
();

285 
CPU_INT_BUSFAULT
:

286 
	`CPU_CRITICAL_ENTER
();

287 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

288 
	`CPU_CRITICAL_EXIT
();

291 
CPU_INT_USAGEFAULT
:

292 
	`CPU_CRITICAL_ENTER
();

293 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

294 
	`CPU_CRITICAL_EXIT
();

297 
CPU_INT_SYSTICK
:

298 
	`CPU_CRITICAL_ENTER
();

299 
CPU_REG_NVIC_ST_CTRL
 &~
CPU_REG_NVIC_ST_CTRL_ENABLE
;

300 
	`CPU_CRITICAL_EXIT
();

306 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

307 i(
pos
 < 
pos_max
) {

308 
group
 = (
pos
 - 16) / 32;

309 
nbr
 = (
pos
 - 16) % 32;

311 
	`CPU_CRITICAL_ENTER
();

312 
	`CPU_REG_NVIC_CLREN
(
group

	`DEF_BIT
(
nbr
);

313 
	`CPU_CRITICAL_EXIT
();

317 
	}
}

341 
	$CPU_ISrcEn
 (
CPU_INT08U
 
pos
)

343 
CPU_INT08U
 
group
;

344 
CPU_INT08U
 
nbr
;

345 
CPU_INT08U
 
pos_max
;

346 
	`CPU_SR_ALLOC
();

349 
pos
) {

350 
CPU_INT_STK_PTR
:

351 
CPU_INT_RSVD_07
:

352 
CPU_INT_RSVD_08
:

353 
CPU_INT_RSVD_09
:

354 
CPU_INT_RSVD_10
:

355 
CPU_INT_RSVD_13
:

360 
CPU_INT_RESET
:

361 
CPU_INT_NMI
:

362 
CPU_INT_HFAULT
:

363 
CPU_INT_SVCALL
:

364 
CPU_INT_DBGMON
:

365 
CPU_INT_PENDSV
:

368 
CPU_INT_MEM
:

369 
	`CPU_CRITICAL_ENTER
();

370 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

371 
	`CPU_CRITICAL_EXIT
();

374 
CPU_INT_BUSFAULT
:

375 
	`CPU_CRITICAL_ENTER
();

376 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

377 
	`CPU_CRITICAL_EXIT
();

380 
CPU_INT_USAGEFAULT
:

381 
	`CPU_CRITICAL_ENTER
();

382 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

383 
	`CPU_CRITICAL_EXIT
();

386 
CPU_INT_SYSTICK
:

387 
	`CPU_CRITICAL_ENTER
();

388 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_ENABLE
;

389 
	`CPU_CRITICAL_EXIT
();

395 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

396 i(
pos
 < 
pos_max
) {

397 
group
 = (
pos
 - 16) / 32;

398 
nbr
 = (
pos
 - 16) % 32;

400 
	`CPU_CRITICAL_ENTER
();

401 
	`CPU_REG_NVIC_SETEN
(
group

	`DEF_BIT
(
nbr
);

402 
	`CPU_CRITICAL_EXIT
();

406 
	}
}

440 
	$CPU_ISrcPdC
 (
CPU_INT08U
 
pos
)

443 
CPU_INT08U
 
group
;

444 
CPU_INT08U
 
nbr
;

445 
CPU_INT08U
 
pos_max
;

446 
	`CPU_SR_ALLOC
();

449 
pos
) {

450 
CPU_INT_STK_PTR
:

451 
CPU_INT_RSVD_07
:

452 
CPU_INT_RSVD_08
:

453 
CPU_INT_RSVD_09
:

454 
CPU_INT_RSVD_10
:

455 
CPU_INT_RSVD_13
:

458 
CPU_INT_RESET
:

459 
CPU_INT_NMI
:

460 
CPU_INT_HFAULT
:

461 
CPU_INT_MEM
:

462 
CPU_INT_SVCALL
:

463 
CPU_INT_DBGMON
:

464 
CPU_INT_PENDSV
:

465 
CPU_INT_BUSFAULT
:

466 
CPU_INT_USAGEFAULT
:

467 
CPU_INT_SYSTICK
:

471 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

472 i(
pos
 < 
pos_max
) {

473 
group
 = (
pos
 - 16) / 32;

474 
nbr
 = (
pos
 - 16) % 32;

476 
	`CPU_CRITICAL_ENTER
();

477 
	`CPU_REG_NVIC_CLRPEND
(
group

	`DEF_BIT
(
nbr
);

478 
	`CPU_CRITICAL_EXIT
();

482 
	}
}

512 
	$CPU_ISrcPrioS
 (
CPU_INT08U
 
pos
,

513 
CPU_INT08U
 
io
)

515 
CPU_INT08U
 
group
;

516 
CPU_INT08U
 
nbr
;

517 
CPU_INT08U
 
pos_max
;

518 
CPU_INT32U
 
io_32
;

519 
CPU_INT32U
 
mp
;

520 
	`CPU_SR_ALLOC
();

523 
io_32
 = 
	`CPU_RevBs
((
CPU_INT08U
)
io
);

524 
io
 = (
CPU_INT08U
)(
io_32
 >> (3 * 
DEF_OCTET_NBR_BITS
));

526 
pos
) {

527 
CPU_INT_STK_PTR
:

528 
CPU_INT_RSVD_07
:

529 
CPU_INT_RSVD_08
:

530 
CPU_INT_RSVD_09
:

531 
CPU_INT_RSVD_10
:

532 
CPU_INT_RSVD_13
:

537 
CPU_INT_RESET
:

538 
CPU_INT_NMI
:

539 
CPU_INT_HFAULT
:

542 
CPU_INT_MEM
:

543 
	`CPU_CRITICAL_ENTER
();

544 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

545 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

546 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

547 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

548 
	`CPU_CRITICAL_EXIT
();

551 
CPU_INT_BUSFAULT
:

552 
	`CPU_CRITICAL_ENTER
();

553 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

554 
mp
 &~(
DEF_OCTET_MASK
 << (1 * 
DEF_OCTET_NBR_BITS
));

555 
mp
 |(
io
 << (1 * 
DEF_OCTET_NBR_BITS
));

556 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

557 
	`CPU_CRITICAL_EXIT
();

560 
CPU_INT_USAGEFAULT
:

561 
	`CPU_CRITICAL_ENTER
();

562 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

563 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

564 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

565 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

566 
	`CPU_CRITICAL_EXIT
();

569 
CPU_INT_SVCALL
:

570 
	`CPU_CRITICAL_ENTER
();

571 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

572 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

573 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

574 
CPU_REG_NVIC_SHPRI2
 = 
mp
;

575 
	`CPU_CRITICAL_EXIT
();

578 
CPU_INT_DBGMON
:

579 
	`CPU_CRITICAL_ENTER
();

580 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

581 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

582 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

583 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

584 
	`CPU_CRITICAL_EXIT
();

587 
CPU_INT_PENDSV
:

588 
	`CPU_CRITICAL_ENTER
();

589 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

590 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

591 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

592 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

593 
	`CPU_CRITICAL_EXIT
();

596 
CPU_INT_SYSTICK
:

597 
	`CPU_CRITICAL_ENTER
();

598 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

599 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

600 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

601 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

602 
	`CPU_CRITICAL_EXIT
();

608 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

609 i(
pos
 < 
pos_max
) {

610 
group
 = (
pos
 - 16) / 4;

611 
nbr
 = (
pos
 - 16) % 4;

613 
	`CPU_CRITICAL_ENTER
();

614 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

615 
mp
 &~(
DEF_OCTET_MASK
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

616 
mp
 |(
io
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

617 
	`CPU_REG_NVIC_PRIO
(
group

mp
;

618 
	`CPU_CRITICAL_EXIT
();

622 
	}
}

647 
CPU_INT16S
 
	$CPU_ISrcPrioG
 (
CPU_INT08U
 
pos
)

649 
CPU_INT08U
 
group
;

650 
CPU_INT08U
 
nbr
;

651 
CPU_INT08U
 
pos_max
;

652 
CPU_INT16S
 
io
;

653 
CPU_INT32U
 
io_32
;

654 
CPU_INT32U
 
mp
;

655 
	`CPU_SR_ALLOC
();

658 
pos
) {

659 
CPU_INT_STK_PTR
:

660 
CPU_INT_RSVD_07
:

661 
CPU_INT_RSVD_08
:

662 
CPU_INT_RSVD_09
:

663 
CPU_INT_RSVD_10
:

664 
CPU_INT_RSVD_13
:

665 
io
 = 
DEF_INT_16S_MIN_VAL
;

670 
CPU_INT_RESET
:

671 
io
 = -3;

674 
CPU_INT_NMI
:

675 
io
 = -2;

678 
CPU_INT_HFAULT
:

679 
io
 = -1;

683 
CPU_INT_MEM
:

684 
	`CPU_CRITICAL_ENTER
();

685 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

686 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

687 
	`CPU_CRITICAL_EXIT
();

691 
CPU_INT_BUSFAULT
:

692 
	`CPU_CRITICAL_ENTER
();

693 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

694 
io
 = (
mp
 >> (1 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

695 
	`CPU_CRITICAL_EXIT
();

699 
CPU_INT_USAGEFAULT
:

700 
	`CPU_CRITICAL_ENTER
();

701 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

702 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

705 
CPU_INT_SVCALL
:

706 
	`CPU_CRITICAL_ENTER
();

707 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

708 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

709 
	`CPU_CRITICAL_EXIT
();

712 
CPU_INT_DBGMON
:

713 
	`CPU_CRITICAL_ENTER
();

714 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

715 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

716 
	`CPU_CRITICAL_EXIT
();

719 
CPU_INT_PENDSV
:

720 
	`CPU_CRITICAL_ENTER
();

721 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

722 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

723 
	`CPU_CRITICAL_EXIT
();

726 
CPU_INT_SYSTICK
:

727 
	`CPU_CRITICAL_ENTER
();

728 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

729 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

730 
	`CPU_CRITICAL_EXIT
();

736 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

737 i(
pos
 < 
pos_max
) {

738 
group
 = (
pos
 - 16) / 4;

739 
nbr
 = (
pos
 - 16) % 4;

741 
	`CPU_CRITICAL_ENTER
();

742 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

743 
	`CPU_CRITICAL_EXIT
();

745 
io
 = (
mp
 >> (
nbr
 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

747 
io
 = 
DEF_INT_16S_MIN_VAL
;

752 i(
io
 >= 0) {

753 
io_32
 = 
	`CPU_RevBs
((
CPU_INT32U
)
io
);

754 
io
 = (
CPU_INT16S
)(
io_32
 >> (3 * 
DEF_OCTET_NBR_BITS
));

757  (
io
);

758 
	}
}

	@uC-CPU/cpu_core.c

41 
	#MICRIUM_SOURCE


	)

42 
	#CPU_CORE_MODULE


	)

43 
	~<u_ce.h
>

94 #i(!(
defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) || \

95 (
	gCPU_CFG_DATA_SIZE_MAX
 > 
	gCPU_CFG_DATA_SIZE
))

96 cڡ 
CPU_INT08U
 
	gCPU_CLdZosTbl
[256] = {

132 #i (
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

133 
CPU_NameIn
 ();

138 #i ((
CPU_CFG_TS_EN
 =
DEF_ENABLED
) || \

139 (
	gCPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
))

140 
CPU_TS_In
 ();

144 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


145 
CPU_IDisMsIn
 ();

147 
CPU_TS_TMR
 
CPU_IDisMsMaxCc
(CPU_TS_TMR 
time_t_ts
);

193 
	$CPU_In
 ()

196 #i((
CPU_CFG_TS_EN
 =
DEF_ENABLED
) || \

197 (
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
))

198 
	`CPU_TS_In
();

201 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


202 
	`CPU_IDisMsIn
();

206 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

207 
	`CPU_NameIn
();

209 
	}
}

233 
	$CPU_SW_Exi
 ()

235 
DEF_ON
) {

238 
	}
}

262 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

263 
	$CPU_NameC
 ()

265 
	`CPU_SR_ALLOC
();

268 
	`CPU_CRITICAL_ENTER
();

269 
	`Mem_C
((*)&
CPU_Name
[0],

270 (
CPU_SIZE_T

CPU_CFG_NAME_SIZE
);

271 
	`CPU_CRITICAL_EXIT
();

272 
	}
}

307 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

308 
	$CPU_NameG
 (
CPU_CHAR
 *
p_me
,

309 
CPU_ERR
 *
p_r
)

311 
	`CPU_SR_ALLOC
();

314 i(
p_r
 =(
CPU_ERR
 *)0) {

315 
	`CPU_SW_EXCEPTION
(;);

318 i(
p_me
 =(
CPU_CHAR
 *)0) {

319 *
p_r
 = 
CPU_ERR_NULL_PTR
;

323 
	`CPU_CRITICAL_ENTER
();

324 ()
	`S_Cy_N
(
p_me
,

325 &
CPU_Name
[0],

326 
CPU_CFG_NAME_SIZE
);

327 
	`CPU_CRITICAL_EXIT
();

329 *
p_r
 = 
CPU_ERR_NONE
;

330 
	}
}

361 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

362 
	$CPU_NameS
 (cڡ 
CPU_CHAR
 *
p_me
,

363 
CPU_ERR
 *
p_r
)

365 
CPU_SIZE_T
 
n
;

366 
	`CPU_SR_ALLOC
();

369 i(
p_r
 =(
CPU_ERR
 *)0) {

370 
	`CPU_SW_EXCEPTION
(;);

373 i(
p_me
 =(cڡ 
CPU_CHAR
 *)0) {

374 *
p_r
 = 
CPU_ERR_NULL_PTR
;

378 
n
 = 
	`S_L_N
(
p_me
,

379 
CPU_CFG_NAME_SIZE
);

380 i(
n
 < 
CPU_CFG_NAME_SIZE
) {

381 
	`CPU_CRITICAL_ENTER
();

382 ()
	`S_Cy_N
(&
CPU_Name
[0],

383 
p_me
,

384 
CPU_CFG_NAME_SIZE
);

385 
	`CPU_CRITICAL_EXIT
();

386 *
p_r
 = 
CPU_ERR_NONE
;

389 *
p_r
 = 
CPU_ERR_NAME_SIZE
;

391 
	}
}

448 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
)

449 
CPU_TS32
 
	$CPU_TS_G32
 ()

451 
CPU_TS32
 
ts
;

452 #i(
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)

453 
CPU_TS_TMR
 
tmr_cur
;

454 
CPU_TS_TMR
 
tmr_d
;

455 
	`CPU_SR_ALLOC
();

459 #i(
CPU_CFG_TS_TMR_SIZE
 >
CPU_WORD_SIZE_32
)

460 
ts
 = (
CPU_TS32
)
	`CPU_TS_TmrRd
();

463 
	`CPU_INT_DIS
();

464 
tmr_cur
 = (
CPU_TS_TMR

	`CPU_TS_TmrRd
();

465 
tmr_d
 = (
CPU_TS_TMR
)(
tmr_cur
 - 
CPU_TS_32_TmrPv
);

466 
CPU_TS_32_Accum
 +(
CPU_TS32
 ) 
tmr_d
;

467 
CPU_TS_32_TmrPv
 = (
CPU_TS_TMR

tmr_cur
;

468 
ts
 = (
CPU_TS32
 ) 
CPU_TS_32_Accum
;

469 
	`CPU_INT_EN
();

472  (
ts
);

473 
	}
}

530 #i(
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
)

531 
CPU_TS64
 
	$CPU_TS_G64
 ()

533 
CPU_TS64
 
ts
;

534 #i(
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
)

535 
CPU_TS_TMR
 
tmr_cur
;

536 
CPU_TS_TMR
 
tmr_d
;

537 
	`CPU_SR_ALLOC
();

541 #i(
CPU_CFG_TS_TMR_SIZE
 >
CPU_WORD_SIZE_64
)

542 
ts
 = (
CPU_TS64
)
	`CPU_TS_TmrRd
();

545 
	`CPU_INT_DIS
();

546 
tmr_cur
 = (
CPU_TS_TMR

	`CPU_TS_TmrRd
();

547 
tmr_d
 = (
CPU_TS_TMR
)(
tmr_cur
 - 
CPU_TS_64_TmrPv
);

548 
CPU_TS_64_Accum
 +(
CPU_TS64
 ) 
tmr_d
;

549 
CPU_TS_64_TmrPv
 = (
CPU_TS_TMR

tmr_cur
;

550 
ts
 = (
CPU_TS64
 ) 
CPU_TS_64_Accum
;

551 
	`CPU_INT_EN
();

554  (
ts
);

555 
	}
}

585 #i(
CPU_CFG_TS_EN
 =
DEF_ENABLED
)

586 
	$CPU_TS_Upde
 ()

588 #i((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

589 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
))

590 ()
	`CPU_TS_G32
();

593 #i((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
) && \

594 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
))

595 ()
	`CPU_TS_G64
();

597 
	}
}

628 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

629 
CPU_TS_TMR_FREQ
 
	$CPU_TS_TmrFqG
 (
CPU_ERR
 *
p_r
)

631 
CPU_TS_TMR_FREQ
 
eq_hz
;

634 i(
p_r
 =(
CPU_ERR
 *)0) {

635 
	`CPU_SW_EXCEPTION
(;);

638 
eq_hz
 = 
CPU_TS_TmrFq_Hz
;

639 *
p_r
 = (
eq_hz
 !0u? 
CPU_ERR_NONE
 : 
CPU_ERR_TS_FREQ_INVALID
;

641  (
eq_hz
);

642 
	}
}

680 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

681 
	$CPU_TS_TmrFqS
 (
CPU_TS_TMR_FREQ
 
eq_hz
)

683 
CPU_TS_TmrFq_Hz
 = 
eq_hz
;

684 
	}
}

712 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


713 
CPU_TS_TMR
 
	$CPU_IDisMsMaxCurRet
 ()

715 
CPU_TS_TMR
 
time_max_ts
;

716 
	`CPU_SR_ALLOC
();

719 
time_max_ts
 = 
	`CPU_IDisMsMaxCurG
();

720 
	`CPU_INT_DIS
();

721 
CPU_IDisMsMaxCur_ts
 = 0u;

722 
	`CPU_INT_EN
();

724  (
time_max_ts
);

725 
	}
}

754 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


755 
CPU_TS_TMR
 
	$CPU_IDisMsMaxCurG
 ()

757 
CPU_TS_TMR
 
time_t_ts
;

758 
CPU_TS_TMR
 
time_max_ts
;

759 
	`CPU_SR_ALLOC
();

762 
	`CPU_INT_DIS
();

763 
time_t_ts
 = 
CPU_IDisMsMaxCur_ts
;

764 
	`CPU_INT_EN
();

765 
time_max_ts
 = 
	`CPU_IDisMsMaxCc
(
time_t_ts
);

767  (
time_max_ts
);

768 
	}
}

797 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


798 
CPU_TS_TMR
 
	$CPU_IDisMsMaxG
 ()

800 
CPU_TS_TMR
 
time_t_ts
;

801 
CPU_TS_TMR
 
time_max_ts
;

802 
	`CPU_SR_ALLOC
();

805 
	`CPU_INT_DIS
();

806 
time_t_ts
 = 
CPU_IDisMsMax_ts
;

807 
	`CPU_INT_EN
();

808 
time_max_ts
 = 
	`CPU_IDisMsMaxCc
(
time_t_ts
);

810  (
time_max_ts
);

811 
	}
}

835 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


836 
	$CPU_IDisMsS
 ()

838 
CPU_IDisMsC
++;

839 i(
CPU_IDisNeC
 == 0u) {

840 
CPU_IDisMsS_ts
 = 
	`CPU_TS_TmrRd
();

842 
CPU_IDisNeC
++;

843 
	}
}

1022 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


1023 
	$CPU_IDisMsSt
 ()

1025 
CPU_TS_TMR
 
time_ts_disd_ts
;

1028 
CPU_IDisNeC
--;

1029 i(
CPU_IDisNeC
 == 0u) {

1030 
CPU_IDisMsSt_ts
 = 
	`CPU_TS_TmrRd
();

1032 
time_ts_disd_ts
 = 
CPU_IDisMsSt_ts
 -

1033 
CPU_IDisMsS_ts
;

1035 i(
CPU_IDisMsMaxCur_ts
 < 
time_ts_disd_ts
) {

1036 
CPU_IDisMsMaxCur_ts
 = 
time_ts_disd_ts
;

1038 i(
CPU_IDisMsMax_ts
 < 
time_ts_disd_ts
) {

1039 
CPU_IDisMsMax_ts
 = 
time_ts_disd_ts
;

1042 
	}
}

1144 #ide 
CPU_CFG_LEAD_ZEROS_ASM_PRESENT


1145 
CPU_DATA
 
	$CPU_CLdZos
 (
CPU_DATA
 
v
)

1147 
CPU_DATA
 
nbr_ad_zos
;

1150 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_08
)

1151 
nbr_ad_zos
 = 
	`CPU_CLdZos08
((
CPU_INT08U
)
v
);

1153 #i(
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

1154 
nbr_ad_zos
 = 
	`CPU_CLdZos16
((
CPU_INT16U
)
v
);

1156 #i(
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
)

1157 
nbr_ad_zos
 = 
	`CPU_CLdZos32
((
CPU_INT32U
)
v
);

1159 #i(
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_64
)

1160 
nbr_ad_zos
 = 
	`CPU_CLdZos64
((
CPU_INT64U
)
v
);

1163 
nbr_ad_zos
 = 
DEF_INT_CPU_U_MAX_VAL
;

1167  (
nbr_ad_zos
);

1168 
	}
}

1209 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_08
)

1210 
CPU_DATA
 
	$CPU_CLdZos08
 (
CPU_INT08U
 
v
)

1212 #i (!((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1213 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_08
)))

1214 
CPU_DATA
 
ix
;

1216 
CPU_DATA
 
nbr_ad_zos
;

1219 #i((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1220 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_08
))

1221 
nbr_ad_zos
 = 
	`CPU_CLdZos
((
CPU_DATA
)
v
);

1222 
nbr_ad_zos
 -(
CPU_CFG_DATA_SIZE
 - 
CPU_WORD_SIZE_08
* 
DEF_OCTET_NBR_BITS
;

1228 
ix
 = (
CPU_DATA
)(
v
 >> 0u);

1229 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 0u);

1233  (
nbr_ad_zos
);

1234 
	}
}

1277 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_16
)

1278 
CPU_DATA
 
	$CPU_CLdZos16
 (
CPU_INT16U
 
v
)

1280 #i (!((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1281 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_16
)))

1282 
CPU_DATA
 
ix
;

1284 
CPU_DATA
 
nbr_ad_zos
;

1287 #i((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1288 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_16
))

1289 
nbr_ad_zos
 = 
	`CPU_CLdZos
((
CPU_DATA
)
v
);

1290 
nbr_ad_zos
 -(
CPU_CFG_DATA_SIZE
 - 
CPU_WORD_SIZE_16
* 
DEF_OCTET_NBR_BITS
;

1294 i(
v
 > 0x00FFu) {

1296 
ix
 = (
CPU_DATA
)(
v
 >> 8u);

1297 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 0u);

1301 
ix
 = (
CPU_DATA
)(
v
 >> 0u);

1302 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 8u);

1307  (
nbr_ad_zos
);

1308 
	}
}

1351 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_32
)

1352 
CPU_DATA
 
	$CPU_CLdZos32
 (
CPU_INT32U
 
v
)

1354 #i (!((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1355 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_32
)))

1356 
CPU_DATA
 
ix
;

1358 
CPU_DATA
 
nbr_ad_zos
;

1361 #i((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1362 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_32
))

1363 
nbr_ad_zos
 = 
	`CPU_CLdZos
((
CPU_DATA
)
v
);

1364 
nbr_ad_zos
 -(
CPU_CFG_DATA_SIZE
 - 
CPU_WORD_SIZE_32
* 
DEF_OCTET_NBR_BITS
;

1368 i(
v
 > 0x0000FFFFu) {

1369 i(
v
 > 0x00FFFFFFu) {

1371 
ix
 = (
CPU_DATA
)(
v
 >> 24u);

1372 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 0u);

1376 
ix
 = (
CPU_DATA
)(
v
 >> 16u);

1377 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 8u);

1381 i(
v
 > 0x000000FFu) {

1383 
ix
 = (
CPU_DATA
)(
v
 >> 8u);

1384 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 16u);

1388 
ix
 = (
CPU_DATA
)(
v
 >> 0u);

1389 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 24u);

1395  (
nbr_ad_zos
);

1396 
	}
}

1439 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_64
)

1440 
CPU_DATA
 
	$CPU_CLdZos64
 (
CPU_INT64U
 
v
)

1442 #i (!((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1443 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_64
)))

1444 
CPU_DATA
 
ix
;

1446 
CPU_DATA
 
nbr_ad_zos
;

1449 #i((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1450 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_64
))

1451 
nbr_ad_zos
 = 
	`CPU_CLdZos
((
CPU_DATA
)
v
);

1452 
nbr_ad_zos
 -(
CPU_CFG_DATA_SIZE
 - 
CPU_WORD_SIZE_64
* 
DEF_OCTET_NBR_BITS
;

1456 i(
v
 > 0x00000000FFFFFFFFu) {

1457 i(
v
 > 0x0000FFFFFFFFFFFFu) {

1458 i(
v
 > 0x00FFFFFFFFFFFFFFu) {

1460 
ix
 = (
CPU_DATA
)(
v
 >> 56u);

1461 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 0u);

1465 
ix
 = (
CPU_DATA
)(
v
 >> 48u);

1466 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 8u);

1470 i(
v
 > 0x000000FFFFFFFFFFu) {

1472 
ix
 = (
CPU_DATA
)(
v
 >> 40u);

1473 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 16u);

1477 
ix
 = (
CPU_DATA
)(
v
 >> 32u);

1478 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 24u);

1483 i(
v
 > 0x000000000000FFFFu) {

1484 i(
v
 > 0x0000000000FFFFFFu) {

1486 
ix
 = (
CPU_DATA
)(
v
 >> 24u);

1487 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 32u);

1491 
ix
 = (
CPU_DATA
)(
v
 >> 16u);

1492 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 40u);

1496 i(
v
 > 0x00000000000000FFu) {

1498 
ix
 = (
CPU_DATA
)(
v
 >> 8u);

1499 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 48u);

1503 
ix
 = (
CPU_DATA
)(
v
 >> 0u);

1504 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 56u);

1511  (
nbr_ad_zos
);

1512 
	}
}

1627 #ide 
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


1628 
CPU_DATA
 
	$CPU_CTZos
 (
CPU_DATA
 
v
)

1630 
CPU_DATA
 
v_b_mask
;

1631 
CPU_DATA
 
nbr_ad_zos
;

1632 
CPU_DATA
 
nbr_a_zos
;

1635 i(
v
 == 0u) {

1636  (
CPU_CFG_DATA_SIZE
 * 
DEF_OCTET_NBR_BITS
);

1640 
v_b_mask
 = 
v
 & ((
CPU_DATA
)~val + 1u);

1641 
nbr_ad_zos
 = 
	`CPU_CLdZos
(
v_b_mask
);

1643 
nbr_a_zos
 = ((
CPU_CFG_DATA_SIZE
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

1646  (
nbr_a_zos
);

1647 
	}
}

1721 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_08
)

1722 
CPU_DATA
 
	$CPU_CTZos08
 (
CPU_INT08U
 
v
)

1724 #i (!((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1725 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_08
)))

1726 
CPU_INT08U
 
v_b_mask
;

1727 
CPU_DATA
 
nbr_ad_zos
;

1729 
CPU_DATA
 
nbr_a_zos
;

1732 i(
v
 == 0u) {

1733  (
CPU_WORD_SIZE_08
 * 
DEF_OCTET_NBR_BITS
);

1737 #i((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1738 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_08
))

1739 
nbr_a_zos
 = 
	`CPU_CTZos
((
CPU_DATA
)
v
);

1742 
v_b_mask
 = 
v
 & ((
CPU_INT08U
)~val + 1u);

1743 
nbr_ad_zos
 = 
	`CPU_CLdZos08
(
v_b_mask
);

1745 
nbr_a_zos
 = ((
CPU_WORD_SIZE_08
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

1749  (
nbr_a_zos
);

1750 
	}
}

1826 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_16
)

1827 
CPU_DATA
 
	$CPU_CTZos16
 (
CPU_INT16U
 
v
)

1829 #i (!((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1830 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_16
)))

1831 
CPU_INT16U
 
v_b_mask
;

1832 
CPU_DATA
 
nbr_ad_zos
;

1834 
CPU_DATA
 
nbr_a_zos
;

1837 i(
v
 == 0u) {

1838  (
CPU_WORD_SIZE_16
 * 
DEF_OCTET_NBR_BITS
);

1842 #i((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1843 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_16
))

1844 
nbr_a_zos
 = 
	`CPU_CTZos
((
CPU_DATA
)
v
);

1847 
v_b_mask
 = 
v
 & ((
CPU_INT16U
)~val + 1u);

1848 
nbr_ad_zos
 = 
	`CPU_CLdZos16
(
v_b_mask
);

1850 
nbr_a_zos
 = ((
CPU_WORD_SIZE_16
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

1854  (
nbr_a_zos
);

1855 
	}
}

1931 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_32
)

1932 
CPU_DATA
 
	$CPU_CTZos32
 (
CPU_INT32U
 
v
)

1934 #i (!((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1935 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_32
)))

1936 
CPU_INT32U
 
v_b_mask
;

1937 
CPU_DATA
 
nbr_ad_zos
;

1939 
CPU_DATA
 
nbr_a_zos
;

1942 i(
v
 == 0u) {

1943  (
CPU_WORD_SIZE_32
 * 
DEF_OCTET_NBR_BITS
);

1947 #i((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1948 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_32
))

1949 
nbr_a_zos
 = 
	`CPU_CTZos
((
CPU_DATA
)
v
);

1952 
v_b_mask
 = 
v
 & ((
CPU_INT32U
)~val + 1u);

1953 
nbr_ad_zos
 = 
	`CPU_CLdZos32
(
v_b_mask
);

1955 
nbr_a_zos
 = ((
CPU_WORD_SIZE_32
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

1959  (
nbr_a_zos
);

1960 
	}
}

2036 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_64
)

2037 
CPU_DATA
 
	$CPU_CTZos64
 (
CPU_INT64U
 
v
)

2039 #i (!((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

2040 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_64
)))

2041 
CPU_INT64U
 
v_b_mask
;

2042 
CPU_DATA
 
nbr_ad_zos
;

2044 
CPU_DATA
 
nbr_a_zos
;

2047 i(
v
 == 0u) {

2048  (
CPU_WORD_SIZE_64
 * 
DEF_OCTET_NBR_BITS
);

2052 #i((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

2053 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_64
))

2054 
nbr_a_zos
 = 
	`CPU_CTZos
((
CPU_DATA
)
v
);

2057 
v_b_mask
 = 
v
 & ((
CPU_INT64U
)~val + 1u);

2058 
nbr_ad_zos
 = 
	`CPU_CLdZos64
(
v_b_mask
);

2060 
nbr_a_zos
 = ((
CPU_WORD_SIZE_64
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

2064  (
nbr_a_zos
);

2065 
	}
}

2094 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

2095 
	$CPU_NameIn
 ()

2097 
	`CPU_NameC
();

2098 
	}
}

2130 #i((
CPU_CFG_TS_EN
 =
DEF_ENABLED
) || \

2131 (
	gCPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
))

2132 
	$CPU_TS_In
 ()

2134 #i(((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
 ) && \

2135 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)) || \

2136 ((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
 ) && \

2137 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
)))

2138 
CPU_TS_TMR
 
ts_tmr_ts
;

2143 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

2144 
CPU_TS_TmrFq_Hz
 = 0u;

2145 
	`CPU_TS_TmrIn
();

2150 #i(((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
 ) && \

2151 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)) || \

2152 ((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
 ) && \

2153 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
)))

2154 
ts_tmr_ts
 = 
	`CPU_TS_TmrRd
();

2157 #i ((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

2158 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
))

2159 
CPU_TS_32_Accum
 = 0u;

2160 
CPU_TS_32_TmrPv
 = 
ts_tmr_ts
;

2163 #i ((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
) && \

2164 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
))

2165 
CPU_TS_64_Accum
 = 0u;

2166 
CPU_TS_64_TmrPv
 = 
ts_tmr_ts
;

2168 
	}
}

2211 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


2212 
	$CPU_IDisMsIn
 ()

2214 
CPU_TS_TMR
 
time_ms_t_ts
;

2215 
CPU_INT16U
 
i
;

2216 
	`CPU_SR_ALLOC
();

2219 
CPU_IDisMsC
 = 0u;

2220 
CPU_IDisNeC
 = 0u;

2221 
CPU_IDisMsS_ts
 = 0u;

2222 
CPU_IDisMsSt_ts
 = 0u;

2223 
CPU_IDisMsMaxCur_ts
 = 0u;

2224 
CPU_IDisMsMax_ts
 = 0u;

2225 
CPU_IDisMsOvrhd_ts
 = 0u;

2228 
time_ms_t_ts
 = 0u;

2229 
	`CPU_INT_DIS
();

2230 
i
 = 0u; i < 
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
; i++) {

2231 
CPU_IDisMsMaxCur_ts
 = 0u;

2232 
	`CPU_IDisMsS
();

2233 
	`CPU_IDisMsSt
();

2234 
time_ms_t_ts
 +
CPU_IDisMsMaxCur_ts
;

2237 
CPU_IDisMsOvrhd_ts
 = (
time_ms_t_ts
 + (
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
 / 2u))

2238 / 
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
;

2239 
CPU_IDisMsMaxCur_ts
 = 0u;

2240 
CPU_IDisMsMax_ts
 = 0u;

2241 
	`CPU_INT_EN
();

2242 
	}
}

2345 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


2346 
CPU_TS_TMR
 
	$CPU_IDisMsMaxCc
 (
CPU_TS_TMR
 
time_t_ts
)

2348 
CPU_TS_TMR
 
time_max_ts
;

2351 
time_max_ts
 = 
time_t_ts
;

2352 i(
time_max_ts
 > 
CPU_IDisMsOvrhd_ts
) {

2353 
time_max_ts
 -
CPU_IDisMsOvrhd_ts
;

2355 
time_max_ts
 = 0u;

2358  (
time_max_ts
);

2359 
	}
}

	@uC-CPU/cpu_core.h

49 #ide 
CPU_CORE_MODULE_PRESENT


50 
	#CPU_CORE_MODULE_PRESENT


	)

59 #ifde 
CPU_CORE_MODULE


60 
	#CPU_CORE_EXT


	)

62 
	#CPU_CORE_EXT
 

	)

104 
	~<u.h
>

105 
	~<lib_def.h
>

106 
	~<u_cfg.h
>

108 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

109 
	~<lib_mem.h
>

110 
	~<lib_r.h
>

131 #ifde 
CPU_CFG_TS_EN


132 #unde
CPU_CFG_TS_EN


136 #i ((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) || \

137 (
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
))

138 
	#CPU_CFG_TS_EN
 
DEF_ENABLED


	)

140 
	#CPU_CFG_TS_EN
 
DEF_DISABLED


	)

143 #i ((
CPU_CFG_TS_EN
 =
DEF_ENABLED
) || \

144 (
	$defed
(
CPU_CFG_INT_DIS_MEAS_EN
)))

145 
	#CPU_CFG_TS_TMR_EN
 
DEF_ENABLED


	)

147 
	#CPU_CFG_TS_TMR_EN
 
DEF_DISABLED


	)

157 
	#CPU_TIME_MEAS_NBR_MIN
 1u

	)

158 
	#CPU_TIME_MEAS_NBR_MAX
 128u

	)

175 
	eu_r
 {

177 
CPU_ERR_NONE
 = 0u,

178 
CPU_ERR_NULL_PTR
 = 10u,

180 
CPU_ERR_NAME_SIZE
 = 1000u,

182 
CPU_ERR_TS_FREQ_INVALID
 = 2000u

184 } 
	tCPU_ERR
;

196 
CPU_INT32U
 
	tCPU_TS32
;

197 
CPU_INT64U
 
	tCPU_TS64
;

199 
CPU_TS32
 
	tCPU_TS
;

202 #i (
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

203 #i (
CPU_CFG_TS_TMR_SIZE
 =
CPU_WORD_SIZE_08
)

204 
CPU_INT08U
 
	tCPU_TS_TMR
;

205 #i (
CPU_CFG_TS_TMR_SIZE
 =
CPU_WORD_SIZE_16
)

206 
CPU_INT16U
 
	tCPU_TS_TMR
;

207 #i (
CPU_CFG_TS_TMR_SIZE
 =
CPU_WORD_SIZE_64
)

208 
CPU_INT64U
 
	tCPU_TS_TMR
;

210 
CPU_INT32U
 
	tCPU_TS_TMR
;

221 
CPU_INT32U
 
	tCPU_TS_TMR_FREQ
;

230 #i (
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

231 
CPU_CORE_EXT
 
CPU_CHAR
 
CPU_Name
[
CPU_CFG_NAME_SIZE
];

235 #i((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

236 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
))

237 
CPU_CORE_EXT
 
CPU_TS32
 
CPU_TS_32_Accum
;

238 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_TS_32_TmrPv
;

241 #i((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
) && \

242 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
))

243 
CPU_CORE_EXT
 
CPU_TS64
 
CPU_TS_64_Accum
;

244 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_TS_64_TmrPv
;

247 #i (
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

248 
CPU_CORE_EXT
 
CPU_TS_TMR_FREQ
 
CPU_TS_TmrFq_Hz
;

252 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


253 
CPU_CORE_EXT
 
CPU_INT16U
 
CPU_IDisMsC
;

254 
CPU_CORE_EXT
 
CPU_INT16U
 
CPU_IDisNeC
;

256 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsS_ts
;

257 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsSt_ts
;

258 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsOvrhd_ts
;

259 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsMaxCur_ts
;

260 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsMax_ts
;

381 #ide 
CPU_SW_EXCEPTION


382 
	#CPU_SW_EXCEPTION
(
r_n_v
d{ \

	)

383 
	`CPU_SW_Exi
(); \

384 
	}
} 0)

406 
	#CPU_VAL_UNUSED
(
v
(()&(v));

	)

409 
	#CPU_VAL_IGNORED
(
v

	`CPU_VAL_UNUSED
(v)

	)

453 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

454 
	#CPU_TYPE_CREATE
(
ch_1
, 
ch_2
, 
ch_3
, 
ch_4
(((
CPU_INT32U
)((
CPU_INT08U
)(ch_1)<< (3u * 
DEF_OCTET_NBR_BITS
)| \

	)

455 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_2
)<< (2u * 
DEF_OCTET_NBR_BITS
)) | \

456 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_3
)<< (1u * 
DEF_OCTET_NBR_BITS
)) | \

457 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_4
)<< (0u * 
DEF_OCTET_NBR_BITS
)))

461 #i ((
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_64
) || \

462 (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
))

463 
	#CPU_TYPE_CREATE
(
ch_1
, 
ch_2
, 
ch_3
, 
ch_4
(((
CPU_INT32U
)((
CPU_INT08U
)(ch_1)<< (0u * 
DEF_OCTET_NBR_BITS
)| \

	)

464 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_2
)<< (1u * 
DEF_OCTET_NBR_BITS
)) | \

465 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_3
)<< (2u * 
DEF_OCTET_NBR_BITS
)) | \

466 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_4
)<< (3u * 
DEF_OCTET_NBR_BITS
)))

469 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

470 
	#CPU_TYPE_CREATE
(
ch_1
, 
ch_2
, 
ch_3
, 
ch_4
(((
CPU_INT32U
)((
CPU_INT08U
)(ch_1)<< (2u * 
DEF_OCTET_NBR_BITS
)| \

	)

471 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_2
)<< (3u * 
DEF_OCTET_NBR_BITS
)) | \

472 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_3
)<< (0u * 
DEF_OCTET_NBR_BITS
)) | \

473 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_4
)<< (1u * 
DEF_OCTET_NBR_BITS
)))

476 
	#CPU_TYPE_CREATE
(
ch_1
, 
ch_2
, 
ch_3
, 
ch_4
(((
CPU_INT32U
)((
CPU_INT08U
)(ch_1)<< (3u * 
DEF_OCTET_NBR_BITS
)| \

	)

477 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_2
)<< (2u * 
DEF_OCTET_NBR_BITS
)) | \

478 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_3
)<< (1u * 
DEF_OCTET_NBR_BITS
)) | \

479 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_4
)<< (0u * 
DEF_OCTET_NBR_BITS
)))

510 
	`CPU_In
 ();

512 
	`CPU_SW_Exi
 ();

516 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

517 
	`CPU_NameC
 ();

519 
	`CPU_NameG
 ( 
CPU_CHAR
 *
p_me
,

520 
CPU_ERR
 *
p_r
);

522 
	`CPU_NameS
 (cڡ 
CPU_CHAR
 *
p_me
,

523 
CPU_ERR
 *
p_r
);

529 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
)

530 
CPU_TS32
 
	`CPU_TS_G32
 ();

533 #i(
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
)

534 
CPU_TS64
 
	`CPU_TS_G64
 ();

537 #i(
CPU_CFG_TS_EN
 =
DEF_ENABLED
)

538 
	`CPU_TS_Upde
 ();

542 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

543 
CPU_TS_TMR_FREQ
 
	`CPU_TS_TmrFqG
 (
CPU_ERR
 *
p_r
);

545 
	`CPU_TS_TmrFqS
 (
CPU_TS_TMR_FREQ
 
eq_hz
);

550 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


552 
CPU_TS_TMR
 
	`CPU_IDisMsMaxCurRet
();

554 
CPU_TS_TMR
 
	`CPU_IDisMsMaxCurG
 ();

556 
CPU_TS_TMR
 
	`CPU_IDisMsMaxG
 ();

559 
	`CPU_IDisMsS
 ();

561 
	`CPU_IDisMsSt
 ();

567 
CPU_DATA
 
	`CPU_CLdZos
 (CPU_DATA 
v
);

569 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_08
)

570 
CPU_DATA
 
	`CPU_CLdZos08
 (
CPU_INT08U
 
v
);

572 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_16
)

573 
CPU_DATA
 
	`CPU_CLdZos16
 (
CPU_INT16U
 
v
);

575 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_32
)

576 
CPU_DATA
 
	`CPU_CLdZos32
 (
CPU_INT32U
 
v
);

578 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_64
)

579 
CPU_DATA
 
	`CPU_CLdZos64
 (
CPU_INT64U
 
v
);

583 
CPU_DATA
 
	`CPU_CTZos
 (CPU_DATA 
v
);

585 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_08
)

586 
CPU_DATA
 
	`CPU_CTZos08
 (
CPU_INT08U
 
v
);

588 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_16
)

589 
CPU_DATA
 
	`CPU_CTZos16
 (
CPU_INT16U
 
v
);

591 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_32
)

592 
CPU_DATA
 
	`CPU_CTZos32
 (
CPU_INT32U
 
v
);

594 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_64
)

595 
CPU_DATA
 
	`CPU_CTZos64
 (
CPU_INT64U
 
v
);

659 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

660 
	`CPU_TS_TmrIn
();

747 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

748 
CPU_TS_TMR
 
	`CPU_TS_TmrRd
();

809 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
)

810 
CPU_INT64U
 
	`CPU_TS32_to_uSec
(
CPU_TS32
 
ts_ts
);

813 #i(
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
)

814 
CPU_INT64U
 
	`CPU_TS64_to_uSec
(
CPU_TS64
 
ts_ts
);

825 #ide 
CPU_CFG_NAME_EN


830 #i ((
CPU_CFG_NAME_EN
 !
DEF_ENABLED
 ) && \

831 (
CPU_CFG_NAME_EN
 !
DEF_DISABLED
))

837 #i (
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

839 #ide 
CPU_CFG_NAME_SIZE


844 #i (
	`DEF_CHK_VAL
(
CPU_CFG_NAME_SIZE
, \

846 
DEF_INT_08U_MAX_VAL
!
DEF_OK
)

857 #ide 
CPU_CFG_TS_32_EN


862 #i ((
CPU_CFG_TS_32_EN
 !
DEF_DISABLED
) && \

863 (
CPU_CFG_TS_32_EN
 !
DEF_ENABLED
 ))

871 #ide 
CPU_CFG_TS_64_EN


876 #i ((
CPU_CFG_TS_64_EN
 !
DEF_DISABLED
) && \

877 (
CPU_CFG_TS_64_EN
 !
DEF_ENABLED
 ))

885 #ide 
CPU_CFG_TS_EN


890 #i ((
CPU_CFG_TS_EN
 !
DEF_DISABLED
) && \

891 (
CPU_CFG_TS_EN
 !
DEF_ENABLED
 ))

901 #ide 
CPU_CFG_TS_TMR_EN


906 #i ((
CPU_CFG_TS_TMR_EN
 !
DEF_DISABLED
) && \

907 (
CPU_CFG_TS_TMR_EN
 !
DEF_ENABLED
 ))

913 #i (
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

915 #ide 
CPU_CFG_TS_TMR_SIZE


922 #i ((
CPU_CFG_TS_TMR_SIZE
 !
CPU_WORD_SIZE_08
) && \

923 (
CPU_CFG_TS_TMR_SIZE
 !
CPU_WORD_SIZE_16
) && \

924 (
CPU_CFG_TS_TMR_SIZE
 !
CPU_WORD_SIZE_32
) && \

925 (
CPU_CFG_TS_TMR_SIZE
 !
CPU_WORD_SIZE_64
))

937 #ide 
CPU_CFG_INT_DIS_MEAS_EN


944 #ide 
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR


949 #i (
	`DEF_CHK_VAL
(
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
, \

950 
CPU_TIME_MEAS_NBR_MIN
, \

951 
CPU_TIME_MEAS_NBR_MAX
!
DEF_OK
)

963 #ide 
CPU_CFG_LEAD_ZEROS_ASM_PRESENT


970 #ide 
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


984 #ide 
CPU_CFG_ADDR_SIZE


988 #ide 
CPU_CFG_DATA_SIZE


992 #ide 
CPU_CFG_DATA_SIZE_MAX


1004 #i (
LIB_VERSION
 < 13500u)

	@uC-CPU/cpu_def.h

43 #ide 
CPU_DEF_MODULE_PRESENT


44 
	#CPU_DEF_MODULE_PRESENT


	)

74 
	#CPU_CORE_VERSION
 12901u

	)

99 
	#CPU_WORD_SIZE_08
 1

	)

100 
	#CPU_WORD_SIZE_16
 2

	)

101 
	#CPU_WORD_SIZE_32
 4

	)

102 
	#CPU_WORD_SIZE_64
 8

	)

106 
	#CPU_ENDIAN_TYPE_NONE
 0u

	)

107 
	#CPU_ENDIAN_TYPE_BIG
 1u

	)

108 
	#CPU_ENDIAN_TYPE_LITTLE
 2u

	)

125 
	#CPU_STK_GROWTH_NONE
 0u

	)

126 
	#CPU_STK_GROWTH_LO_TO_HI
 1u

	)

127 
	#CPU_STK_GROWTH_HI_TO_LO
 2u

	)

205 
	#CPU_CRITICAL_METHOD_NONE
 0u

	)

206 
	#CPU_CRITICAL_METHOD_INT_DIS_EN
 1u

	)

207 
	#CPU_CRITICAL_METHOD_STATUS_STK
 2u

	)

208 
	#CPU_CRITICAL_METHOD_STATUS_LOCAL
 3u

	)

	@uC-LIB/lib_ascii.c

80 
	#MICRIUM_SOURCE


	)

81 
	#LIB_ASCII_MODULE


	)

82 
	~<lib_ascii.h
>

155 
CPU_BOOLEAN
 
	$ASCII_IsAha
 (
CPU_CHAR
 
c
)

157 
CPU_BOOLEAN
 
pha
;

160 
pha
 = 
	`ASCII_IS_ALPHA
(
c
);

162  (
pha
);

163 
	}
}

185 
CPU_BOOLEAN
 
	$ASCII_IsAhaNum
 (
CPU_CHAR
 
c
)

187 
CPU_BOOLEAN
 
pha_num
;

190 
pha_num
 = 
	`ASCII_IS_ALPHA_NUM
(
c
);

192  (
pha_num
);

193 
	}
}

216 
CPU_BOOLEAN
 
	$ASCII_IsLow
 (
CPU_CHAR
 
c
)

218 
CPU_BOOLEAN
 
low
;

221 
low
 = 
	`ASCII_IS_LOWER
(
c
);

223  (
low
);

224 
	}
}

246 
CPU_BOOLEAN
 
	$ASCII_IsU
 (
CPU_CHAR
 
c
)

248 
CPU_BOOLEAN
 
u
;

251 
u
 = 
	`ASCII_IS_UPPER
(
c
);

253  (
u
);

254 
	}
}

277 
CPU_BOOLEAN
 
	$ASCII_IsDig
 (
CPU_CHAR
 
c
)

279 
CPU_BOOLEAN
 
dig
;

282 
dig
 = 
	`ASCII_IS_DIG
(
c
);

284  (
dig
);

285 
	}
}

306 
CPU_BOOLEAN
 
	$ASCII_IsDigO
 (
CPU_CHAR
 
c
)

308 
CPU_BOOLEAN
 
dig_o
;

311 
dig_o
 = 
	`ASCII_IS_DIG_OCT
(
c
);

313  (
dig_o
);

314 
	}
}

336 
CPU_BOOLEAN
 
	$ASCII_IsDigHex
 (
CPU_CHAR
 
c
)

338 
CPU_BOOLEAN
 
dig_hex
;

341 
dig_hex
 = 
	`ASCII_IS_DIG_HEX
(
c
);

343  (
dig_hex
);

344 
	}
}

370 
CPU_BOOLEAN
 
	$ASCII_IsBnk
 (
CPU_CHAR
 
c
)

372 
CPU_BOOLEAN
 
bnk
;

375 
bnk
 = 
	`ASCII_IS_BLANK
(
c
);

377  (
bnk
);

378 
	}
}

404 
CPU_BOOLEAN
 
	$ASCII_IsS
 (
CPU_CHAR
 
c
)

406 
CPU_BOOLEAN
 
a
;

409 
a
 = 
	`ASCII_IS_SPACE
(
c
);

411  (
a
);

412 
	}
}

439 
CPU_BOOLEAN
 
	$ASCII_IsPrt
 (
CPU_CHAR
 
c
)

441 
CPU_BOOLEAN
 
t
;

444 
t
 = 
	`ASCII_IS_PRINT
(
c
);

446  (
t
);

447 
	}
}

473 
CPU_BOOLEAN
 
	$ASCII_IsGph
 (
CPU_CHAR
 
c
)

475 
CPU_BOOLEAN
 
gph
;

478 
gph
 = 
	`ASCII_IS_GRAPH
(
c
);

480  (
gph
);

481 
	}
}

504 
CPU_BOOLEAN
 
	$ASCII_IsPun
 (
CPU_CHAR
 
c
)

506 
CPU_BOOLEAN
 
pun
;

509 
pun
 = 
	`ASCII_IS_PUNCT
(
c
);

511  (
pun
);

512 
	}
}

538 
CPU_BOOLEAN
 
	$ASCII_IsCl
 (
CPU_CHAR
 
c
)

540 
CPU_BOOLEAN
 

;

543 

 = 
	`ASCII_IS_CTRL
(
c
);

545  (

);

546 
	}
}

577 
CPU_CHAR
 
	$ASCII_ToLow
 (
CPU_CHAR
 
c
)

579 
CPU_CHAR
 
low
;

582 
low
 = 
	`ASCII_TO_LOWER
(
c
);

584  (
low
);

585 
	}
}

615 
CPU_CHAR
 
	$ASCII_ToU
 (
CPU_CHAR
 
c
)

617 
CPU_CHAR
 
u
;

620 
u
 = 
	`ASCII_TO_UPPER
(
c
);

622  (
u
);

623 
	}
}

647 
CPU_BOOLEAN
 
	$ASCII_Cmp
 (
CPU_CHAR
 
c1
,

648 
CPU_CHAR
 
c2
)

650 
CPU_CHAR
 
c1_u
;

651 
CPU_CHAR
 
c2_u
;

652 
CPU_BOOLEAN
 
cmp
;

655 
c1_u
 = 
	`ASCII_ToU
(
c1
);

656 
c2_u
 = 
	`ASCII_ToU
(
c2
);

657 
cmp
 = (
c1_u
 =
c2_u
? (
DEF_YES
: (
DEF_NO
);

659  (
cmp
);

660 
	}
}

	@uC-LIB/lib_ascii.h

82 #ide 
LIB_ASCII_MODULE_PRESENT


83 
	#LIB_ASCII_MODULE_PRESENT


	)

119 
	~<u.h
>

120 
	~<lib_def.h
>

129 #ifde 
LIB_ASCII_MODULE


130 
	#LIB_ASCII_EXT


	)

132 
	#LIB_ASCII_EXT
 

	)

150 
	#ASCII_CHAR_NULL
 0x00

	)

151 
	#ASCII_CHAR_START_OF_HEADING
 0x01

	)

152 
	#ASCII_CHAR_START_OF_TEXT
 0x02

	)

153 
	#ASCII_CHAR_END_OF_TEXT
 0x03

	)

154 
	#ASCII_CHAR_END_OF_TRANSMISSION
 0x04

	)

155 
	#ASCII_CHAR_ENQUIRY
 0x05

	)

156 
	#ASCII_CHAR_ACKNOWLEDGE
 0x06

	)

157 
	#ASCII_CHAR_BELL
 0x07

	)

158 
	#ASCII_CHAR_BACKSPACE
 0x08

	)

159 
	#ASCII_CHAR_CHARACTER_TABULATION
 0x09

	)

160 
	#ASCII_CHAR_LINE_FEED
 0x0A

	)

161 
	#ASCII_CHAR_LINE_TABULATION
 0x0B

	)

162 
	#ASCII_CHAR_FORM_FEED
 0x0C

	)

163 
	#ASCII_CHAR_CARRIAGE_RETURN
 0x0D

	)

164 
	#ASCII_CHAR_SHIFT_OUT
 0x0E

	)

165 
	#ASCII_CHAR_SHIFT_IN
 0x0F

	)

166 
	#ASCII_CHAR_DATA_LINK_ESCAPE
 0x10

	)

167 
	#ASCII_CHAR_DEVICE_CONTROL_ONE
 0x11

	)

168 
	#ASCII_CHAR_DEVICE_CONTROL_TWO
 0x12

	)

169 
	#ASCII_CHAR_DEVICE_CONTROL_THREE
 0x13

	)

170 
	#ASCII_CHAR_DEVICE_CONTROL_FOUR
 0x14

	)

171 
	#ASCII_CHAR_NEGATIVE_ACKNOWLEDGE
 0x15

	)

172 
	#ASCII_CHAR_SYNCHRONOUS_IDLE
 0x16

	)

173 
	#ASCII_CHAR_END_OF_TRANSMISSION_BLOCK
 0x17

	)

174 
	#ASCII_CHAR_CANCEL
 0x18

	)

175 
	#ASCII_CHAR_END_OF_MEDIUM
 0x19

	)

176 
	#ASCII_CHAR_SUBSITUTE
 0x1A

	)

177 
	#ASCII_CHAR_ESCAPE
 0x1B

	)

178 
	#ASCII_CHAR_INFO_SEPARATOR_FOUR
 0x1C

	)

179 
	#ASCII_CHAR_INFO_SEPARATOR_THREE
 0x1D

	)

180 
	#ASCII_CHAR_INFO_SEPARATOR_TWO
 0x1E

	)

181 
	#ASCII_CHAR_INFO_SEPARATOR_ONE
 0x1F

	)

183 
	#ASCII_CHAR_NUL
 
ASCII_CHAR_NULL


	)

184 
	#ASCII_CHAR_SOH
 
ASCII_CHAR_START_OF_HEADING


	)

185 
	#ASCII_CHAR_START_HEADING
 
ASCII_CHAR_START_OF_HEADING


	)

186 
	#ASCII_CHAR_STX
 
ASCII_CHAR_START_OF_TEXT


	)

187 
	#ASCII_CHAR_START_TEXT
 
ASCII_CHAR_START_OF_TEXT


	)

188 
	#ASCII_CHAR_ETX
 
ASCII_CHAR_END_OF_TEXT


	)

189 
	#ASCII_CHAR_END_TEXT
 
ASCII_CHAR_END_OF_TEXT


	)

190 
	#ASCII_CHAR_EOT
 
ASCII_CHAR_END_OF_TRANSMISSION


	)

191 
	#ASCII_CHAR_END_TRANSMISSION
 
ASCII_CHAR_END_OF_TRANSMISSION


	)

192 
	#ASCII_CHAR_ENQ
 
ASCII_CHAR_ENQUIRY


	)

193 
	#ASCII_CHAR_ACK
 
ASCII_CHAR_ACKNOWLEDGE


	)

194 
	#ASCII_CHAR_BEL
 
ASCII_CHAR_BELL


	)

195 
	#ASCII_CHAR_BS
 
ASCII_CHAR_BACKSPACE


	)

196 
	#ASCII_CHAR_HT
 
ASCII_CHAR_CHARACTER_TABULATION


	)

197 
	#ASCII_CHAR_TAB
 
ASCII_CHAR_CHARACTER_TABULATION


	)

198 
	#ASCII_CHAR_LF
 
ASCII_CHAR_LINE_FEED


	)

199 
	#ASCII_CHAR_VT
 
ASCII_CHAR_LINE_TABULATION


	)

200 
	#ASCII_CHAR_FF
 
ASCII_CHAR_FORM_FEED


	)

201 
	#ASCII_CHAR_CR
 
ASCII_CHAR_CARRIAGE_RETURN


	)

202 
	#ASCII_CHAR_SO
 
ASCII_CHAR_SHIFT_OUT


	)

203 
	#ASCII_CHAR_SI
 
ASCII_CHAR_SHIFT_IN


	)

204 
	#ASCII_CHAR_DLE
 
ASCII_CHAR_DATA_LINK_ESCAPE


	)

205 
	#ASCII_CHAR_DC1
 
ASCII_CHAR_DEVICE_CONTROL_ONE


	)

206 
	#ASCII_CHAR_DC2
 
ASCII_CHAR_DEVICE_CONTROL_TWO


	)

207 
	#ASCII_CHAR_DC3
 
ASCII_CHAR_DEVICE_CONTROL_THREE


	)

208 
	#ASCII_CHAR_DC4
 
ASCII_CHAR_DEVICE_CONTROL_FOUR


	)

209 
	#ASCII_CHAR_DEV_CTRL_ONE
 
ASCII_CHAR_DEVICE_CONTROL_ONE


	)

210 
	#ASCII_CHAR_DEV_CTRL_TWO
 
ASCII_CHAR_DEVICE_CONTROL_TWO


	)

211 
	#ASCII_CHAR_DEV_CTRL_THREE
 
ASCII_CHAR_DEVICE_CONTROL_THREE


	)

212 
	#ASCII_CHAR_DEV_CTRL_FOUR
 
ASCII_CHAR_DEVICE_CONTROL_FOUR


	)

213 
	#ASCII_CHAR_NAK
 
ASCII_CHAR_NEGATIVE_ACKNOWLEDGE


	)

214 
	#ASCII_CHAR_NEG_ACK
 
ASCII_CHAR_NEGATIVE_ACKNOWLEDGE


	)

215 
	#ASCII_CHAR_SYN
 
ASCII_CHAR_SYNCHRONOUS_IDLE


	)

216 
	#ASCII_CHAR_SYNC_IDLE
 
ASCII_CHAR_SYNCHRONOUS_IDLE


	)

217 
	#ASCII_CHAR_ETB
 
ASCII_CHAR_END_OF_TRANSMISSION_BLOCK


	)

218 
	#ASCII_CHAR_END_TRANSMISSION_BLK
 
ASCII_CHAR_END_OF_TRANSMISSION_BLOCK


	)

219 
	#ASCII_CHAR_CAN
 
ASCII_CHAR_CANCEL


	)

220 
	#ASCII_CHAR_EM
 
ASCII_CHAR_END_OF_MEDIUM


	)

221 
	#ASCII_CHAR_END_MEDIUM
 
ASCII_CHAR_END_OF_MEDIUM


	)

222 
	#ASCII_CHAR_SUB
 
ASCII_CHAR_SUBSITUTE


	)

223 
	#ASCII_CHAR_ESC
 
ASCII_CHAR_ESCAPE


	)

224 
	#ASCII_CHAR_IS1
 
ASCII_CHAR_INFO_SEPARATOR_ONE


	)

225 
	#ASCII_CHAR_IS2
 
ASCII_CHAR_INFO_SEPARATOR_TWO


	)

226 
	#ASCII_CHAR_IS3
 
ASCII_CHAR_INFO_SEPARATOR_THREE


	)

227 
	#ASCII_CHAR_IS4
 
ASCII_CHAR_INFO_SEPARATOR_FOUR


	)

232 
	#ASCII_CHAR_SPACE
 0x20

	)

233 
	#ASCII_CHAR_EXCLAMATION_MARK
 0x21

	)

234 
	#ASCII_CHAR_QUOTATION_MARK
 0x22

	)

235 
	#ASCII_CHAR_NUMBER_SIGN
 0x23

	)

236 
	#ASCII_CHAR_DOLLAR_SIGN
 0x24

	)

237 
	#ASCII_CHAR_PERCENTAGE_SIGN
 0x25

	)

238 
	#ASCII_CHAR_AMPERSAND
 0x26

	)

239 
	#ASCII_CHAR_APOSTROPHE
 0x27

	)

240 
	#ASCII_CHAR_LEFT_PARENTHESIS
 0x28

	)

241 
	#ASCII_CHAR_RIGHT_PARENTHESIS
 0x29

	)

242 
	#ASCII_CHAR_ASTERISK
 0x2A

	)

243 
	#ASCII_CHAR_PLUS_SIGN
 0x2B

	)

244 
	#ASCII_CHAR_COMMA
 0x2C

	)

245 
	#ASCII_CHAR_HYPHEN_MINUS
 0x2D

	)

246 
	#ASCII_CHAR_FULL_STOP
 0x2E

	)

247 
	#ASCII_CHAR_SOLIDUS
 0x2F

	)

249 
	#ASCII_CHAR_PAREN_LEFT
 
ASCII_CHAR_LEFT_PARENTHESIS


	)

250 
	#ASCII_CHAR_PAREN_RIGHT
 
ASCII_CHAR_RIGHT_PARENTHESIS


	)

254 
	#ASCII_CHAR_DIGIT_ZERO
 0x30

	)

255 
	#ASCII_CHAR_DIGIT_ONE
 0x31

	)

256 
	#ASCII_CHAR_DIGIT_TWO
 0x32

	)

257 
	#ASCII_CHAR_DIGIT_THREE
 0x33

	)

258 
	#ASCII_CHAR_DIGIT_FOUR
 0x34

	)

259 
	#ASCII_CHAR_DIGIT_FIVE
 0x35

	)

260 
	#ASCII_CHAR_DIGIT_SIX
 0x36

	)

261 
	#ASCII_CHAR_DIGIT_SEVEN
 0x37

	)

262 
	#ASCII_CHAR_DIGIT_EIGHT
 0x38

	)

263 
	#ASCII_CHAR_DIGIT_NINE
 0x39

	)

265 
	#ASCII_CHAR_DIG_ZERO
 
ASCII_CHAR_DIGIT_ZERO


	)

266 
	#ASCII_CHAR_DIG_ONE
 
ASCII_CHAR_DIGIT_ONE


	)

267 
	#ASCII_CHAR_DIG_TWO
 
ASCII_CHAR_DIGIT_TWO


	)

268 
	#ASCII_CHAR_DIG_THREE
 
ASCII_CHAR_DIGIT_THREE


	)

269 
	#ASCII_CHAR_DIG_FOUR
 
ASCII_CHAR_DIGIT_FOUR


	)

270 
	#ASCII_CHAR_DIG_FIVE
 
ASCII_CHAR_DIGIT_FIVE


	)

271 
	#ASCII_CHAR_DIG_SIX
 
ASCII_CHAR_DIGIT_SIX


	)

272 
	#ASCII_CHAR_DIG_SEVEN
 
ASCII_CHAR_DIGIT_SEVEN


	)

273 
	#ASCII_CHAR_DIG_EIGHT
 
ASCII_CHAR_DIGIT_EIGHT


	)

274 
	#ASCII_CHAR_DIG_NINE
 
ASCII_CHAR_DIGIT_NINE


	)

278 
	#ASCII_CHAR_COLON
 0x3A

	)

279 
	#ASCII_CHAR_SEMICOLON
 0x3B

	)

280 
	#ASCII_CHAR_LESS_THAN_SIGN
 0x3C

	)

281 
	#ASCII_CHAR_EQUALS_SIGN
 0x3D

	)

282 
	#ASCII_CHAR_GREATER_THAN_SIGN
 0x3E

	)

283 
	#ASCII_CHAR_QUESTION_MARK
 0x3F

	)

284 
	#ASCII_CHAR_COMMERCIAL_AT
 0x40

	)

286 
	#ASCII_CHAR_AT_SIGN
 
ASCII_CHAR_COMMERCIAL_AT


	)

291 
	#ASCII_CHAR_LATIN_UPPER_A
 0x41

	)

292 
	#ASCII_CHAR_LATIN_UPPER_B
 0x42

	)

293 
	#ASCII_CHAR_LATIN_UPPER_C
 0x43

	)

294 
	#ASCII_CHAR_LATIN_UPPER_D
 0x44

	)

295 
	#ASCII_CHAR_LATIN_UPPER_E
 0x45

	)

296 
	#ASCII_CHAR_LATIN_UPPER_F
 0x46

	)

297 
	#ASCII_CHAR_LATIN_UPPER_G
 0x47

	)

298 
	#ASCII_CHAR_LATIN_UPPER_H
 0x48

	)

299 
	#ASCII_CHAR_LATIN_UPPER_I
 0x49

	)

300 
	#ASCII_CHAR_LATIN_UPPER_J
 0x4A

	)

301 
	#ASCII_CHAR_LATIN_UPPER_K
 0x4B

	)

302 
	#ASCII_CHAR_LATIN_UPPER_L
 0x4C

	)

303 
	#ASCII_CHAR_LATIN_UPPER_M
 0x4D

	)

304 
	#ASCII_CHAR_LATIN_UPPER_N
 0x4E

	)

305 
	#ASCII_CHAR_LATIN_UPPER_O
 0x4F

	)

306 
	#ASCII_CHAR_LATIN_UPPER_P
 0x50

	)

307 
	#ASCII_CHAR_LATIN_UPPER_Q
 0x51

	)

308 
	#ASCII_CHAR_LATIN_UPPER_R
 0x52

	)

309 
	#ASCII_CHAR_LATIN_UPPER_S
 0x53

	)

310 
	#ASCII_CHAR_LATIN_UPPER_T
 0x54

	)

311 
	#ASCII_CHAR_LATIN_UPPER_U
 0x55

	)

312 
	#ASCII_CHAR_LATIN_UPPER_V
 0x56

	)

313 
	#ASCII_CHAR_LATIN_UPPER_W
 0x57

	)

314 
	#ASCII_CHAR_LATIN_UPPER_X
 0x58

	)

315 
	#ASCII_CHAR_LATIN_UPPER_Y
 0x59

	)

316 
	#ASCII_CHAR_LATIN_UPPER_Z
 0x5A

	)

320 
	#ASCII_CHAR_LEFT_SQUARE_BRACKET
 0x5B

	)

321 
	#ASCII_CHAR_REVERSE_SOLIDUS
 0x5C

	)

322 
	#ASCII_CHAR_RIGHT_SQUARE_BRACKET
 0x5D

	)

323 
	#ASCII_CHAR_CIRCUMFLEX_ACCENT
 0x5E

	)

324 
	#ASCII_CHAR_LOW_LINE
 0x5F

	)

325 
	#ASCII_CHAR_GRAVE_ACCENT
 0x60

	)

327 
	#ASCII_CHAR_BRACKET_SQUARE_LEFT
 
ASCII_CHAR_LEFT_SQUARE_BRACKET


	)

328 
	#ASCII_CHAR_BRACKET_SQUARE_RIGHT
 
ASCII_CHAR_RIGHT_SQUARE_BRACKET


	)

332 
	#ASCII_CHAR_LATIN_LOWER_A
 0x61

	)

333 
	#ASCII_CHAR_LATIN_LOWER_B
 0x62

	)

334 
	#ASCII_CHAR_LATIN_LOWER_C
 0x63

	)

335 
	#ASCII_CHAR_LATIN_LOWER_D
 0x64

	)

336 
	#ASCII_CHAR_LATIN_LOWER_E
 0x65

	)

337 
	#ASCII_CHAR_LATIN_LOWER_F
 0x66

	)

338 
	#ASCII_CHAR_LATIN_LOWER_G
 0x67

	)

339 
	#ASCII_CHAR_LATIN_LOWER_H
 0x68

	)

340 
	#ASCII_CHAR_LATIN_LOWER_I
 0x69

	)

341 
	#ASCII_CHAR_LATIN_LOWER_J
 0x6A

	)

342 
	#ASCII_CHAR_LATIN_LOWER_K
 0x6B

	)

343 
	#ASCII_CHAR_LATIN_LOWER_L
 0x6C

	)

344 
	#ASCII_CHAR_LATIN_LOWER_M
 0x6D

	)

345 
	#ASCII_CHAR_LATIN_LOWER_N
 0x6E

	)

346 
	#ASCII_CHAR_LATIN_LOWER_O
 0x6F

	)

347 
	#ASCII_CHAR_LATIN_LOWER_P
 0x70

	)

348 
	#ASCII_CHAR_LATIN_LOWER_Q
 0x71

	)

349 
	#ASCII_CHAR_LATIN_LOWER_R
 0x72

	)

350 
	#ASCII_CHAR_LATIN_LOWER_S
 0x73

	)

351 
	#ASCII_CHAR_LATIN_LOWER_T
 0x74

	)

352 
	#ASCII_CHAR_LATIN_LOWER_U
 0x75

	)

353 
	#ASCII_CHAR_LATIN_LOWER_V
 0x76

	)

354 
	#ASCII_CHAR_LATIN_LOWER_W
 0x77

	)

355 
	#ASCII_CHAR_LATIN_LOWER_X
 0x78

	)

356 
	#ASCII_CHAR_LATIN_LOWER_Y
 0x79

	)

357 
	#ASCII_CHAR_LATIN_LOWER_Z
 0x7A

	)

361 
	#ASCII_CHAR_LEFT_CURLY_BRACKET
 0x7B

	)

362 
	#ASCII_CHAR_VERTICAL_LINE
 0x7C

	)

363 
	#ASCII_CHAR_RIGHT_CURLY_BRACKET
 0x7D

	)

364 
	#ASCII_CHAR_TILDE
 0x7E

	)

366 
	#ASCII_CHAR_BRACKET_CURLY_LEFT
 
ASCII_CHAR_LEFT_CURLY_BRACKET


	)

367 
	#ASCII_CHAR_BRACKET_CURLY_RIGHT
 
ASCII_CHAR_RIGHT_CURLY_BRACKET


	)

371 
	#ASCII_CHAR_DELETE
 0x7F

	)

373 
	#ASCII_CHAR_DEL
 
ASCII_CHAR_DELETE


	)

427 
	#ASCII_IS_DIG
(
c
((((c>
ASCII_CHAR_DIG_ZERO
&& ((c<
ASCII_CHAR_DIG_NINE
)? (
DEF_YES
: (
DEF_NO
))

	)

448 
	#ASCII_IS_DIG_OCT
(
c
((((c>
ASCII_CHAR_DIG_ZERO
&& ((c<
ASCII_CHAR_DIG_SEVEN
)? (
DEF_YES
: (
DEF_NO
))

	)

470 
	#ASCII_IS_DIG_HEX
(
c
(((((c>
ASCII_CHAR_DIG_ZERO
 ) && ((c<
ASCII_CHAR_DIG_NINE
 )|| \

	)

471 (((
c
>
ASCII_CHAR_LATIN_UPPER_A
&& ((c<
ASCII_CHAR_LATIN_UPPER_F
)) || \

472 (((
c
>
ASCII_CHAR_LATIN_LOWER_A
&& ((c<
ASCII_CHAR_LATIN_LOWER_F
))? (
DEF_YES
: (
DEF_NO
))

495 
	#ASCII_IS_LOWER
(
c
((((c>
ASCII_CHAR_LATIN_LOWER_A
&& ((c<
ASCII_CHAR_LATIN_LOWER_Z
)? (
DEF_YES
: (
DEF_NO
))

	)

517 
	#ASCII_IS_UPPER
(
c
((((c>
ASCII_CHAR_LATIN_UPPER_A
&& ((c<
ASCII_CHAR_LATIN_UPPER_Z
)? (
DEF_YES
: (
DEF_NO
))

	)

540 
	#ASCII_IS_ALPHA
(
c
((((
	`ASCII_IS_UPPER
(c)=
DEF_YES
|| \

	)

541 ((
ASCII_IS_LOWER
(
c
)=
DEF_YES
)? (DEF_YES: (
DEF_NO
))

563 
	#ASCII_IS_ALPHA_NUM
(
c
((((
	`ASCII_IS_ALPHA
(c)=
DEF_YES
|| \

	)

564 ((
ASCII_IS_DIG
 (
c
)=
DEF_YES
)? (DEF_YES: (
DEF_NO
))

590 
	#ASCII_IS_BLANK
(
c
((((c=
ASCII_CHAR_SPACE
|| ((c=
ASCII_CHAR_HT
)? (
DEF_YES
: (
DEF_NO
))

	)

616 
	#ASCII_IS_SPACE
(
c
((((c=
ASCII_CHAR_SPACE
|| ((c=
ASCII_CHAR_CR
|| \

	)

617 ((
c
=
ASCII_CHAR_LF
 ) || ((c=
ASCII_CHAR_FF
) || \

618 ((
c
=
ASCII_CHAR_HT
 ) || ((c=
ASCII_CHAR_VT
)? (
DEF_YES
: (
DEF_NO
))

645 
	#ASCII_IS_PRINT
(
c
((((c>
ASCII_CHAR_SPACE
&& ((c<
ASCII_CHAR_TILDE
)? (
DEF_YES
: (
DEF_NO
))

	)

671 
	#ASCII_IS_GRAPH
(
c
((((c>
ASCII_CHAR_EXCLAMATION_MARK
&& ((c<
ASCII_CHAR_TILDE
)? (
DEF_YES
: (
DEF_NO
))

	)

694 
	#ASCII_IS_PUNCT
(
c
((((
	`ASCII_IS_PRINT
(c)=
DEF_YES
&& \

	)

695 ((
ASCII_IS_SPACE
(
c
)=
DEF_NO
 ) && \

696 ((
ASCII_IS_ALPHA_NUM
(
c
)=
DEF_NO
 )? (
DEF_YES
) : (DEF_NO))

722 
	#ASCII_IS_CTRL
(
c
(((((
CPU_INT08S
)(c>
ASCII_CHAR_NULL
 ) && ((c<
ASCII_CHAR_IS1
)|| \

	)

723 ((
c
=
ASCII_CHAR_DEL
)? (
DEF_YES
: (
DEF_NO
))

760 
	#ASCII_TO_LOWER
(
c
(((
	`ASCII_IS_UPPER
(c)=
DEF_YES
? ((c+ (
ASCII_CHAR_LATIN_LOWER_A
 - 
ASCII_CHAR_LATIN_UPPER_A
): (c))

	)

790 
	#ASCII_TO_UPPER
(
c
(((
	`ASCII_IS_LOWER
(c)=
DEF_YES
? ((c- (
ASCII_CHAR_LATIN_LOWER_A
 - 
ASCII_CHAR_LATIN_UPPER_A
): (c))

	)

800 
CPU_BOOLEAN
 
ASCII_IsAha
 (
CPU_CHAR
 
c
);

802 
CPU_BOOLEAN
 
ASCII_IsAhaNum
(
CPU_CHAR
 
c
);

804 
CPU_BOOLEAN
 
ASCII_IsLow
 (
CPU_CHAR
 
c
);

806 
CPU_BOOLEAN
 
ASCII_IsU
 (
CPU_CHAR
 
c
);

808 
CPU_BOOLEAN
 
ASCII_IsDig
 (
CPU_CHAR
 
c
);

810 
CPU_BOOLEAN
 
ASCII_IsDigO
 (
CPU_CHAR
 
c
);

812 
CPU_BOOLEAN
 
ASCII_IsDigHex
 (
CPU_CHAR
 
c
);

814 
CPU_BOOLEAN
 
ASCII_IsBnk
 (
CPU_CHAR
 
c
);

816 
CPU_BOOLEAN
 
ASCII_IsS
 (
CPU_CHAR
 
c
);

818 
CPU_BOOLEAN
 
ASCII_IsPrt
 (
CPU_CHAR
 
c
);

820 
CPU_BOOLEAN
 
ASCII_IsGph
 (
CPU_CHAR
 
c
);

822 
CPU_BOOLEAN
 
ASCII_IsPun
 (
CPU_CHAR
 
c
);

824 
CPU_BOOLEAN
 
ASCII_IsCl
 (
CPU_CHAR
 
c
);

827 
CPU_CHAR
 
ASCII_ToLow
 (CPU_CHAR 
c
);

829 
CPU_CHAR
 
ASCII_ToU
 (CPU_CHAR 
c
);

832 
CPU_BOOLEAN
 
ASCII_Cmp
 (
CPU_CHAR
 
c1
,

833 
CPU_CHAR
 
c2
);

	@uC-LIB/lib_def.h

65 #ide 
LIB_DEF_MODULE_PRESENT


66 
	#LIB_DEF_MODULE_PRESENT


	)

97 
	#LIB_VERSION
 13700u

	)

130 
	~<u_def.h
>

131 
	~<u.h
>

141 
	#DEF_NULL
 ((*)0)

	)

145 
	#DEF_FALSE
 0u

	)

146 
	#DEF_TRUE
 1u

	)

148 
	#DEF_NO
 0u

	)

149 
	#DEF_YES
 1u

	)

151 
	#DEF_DISABLED
 0u

	)

152 
	#DEF_ENABLED
 1u

	)

154 
	#DEF_INACTIVE
 0u

	)

155 
	#DEF_ACTIVE
 1u

	)

157 
	#DEF_INVALID
 0u

	)

158 
	#DEF_VALID
 1u

	)

160 
	#DEF_OFF
 0u

	)

161 
	#DEF_ON
 1u

	)

163 
	#DEF_CLR
 0u

	)

164 
	#DEF_SET
 1u

	)

166 
	#DEF_FAIL
 0u

	)

167 
	#DEF_OK
 1u

	)

171 
	#DEF_BIT_NONE
 0x00u

	)

173 
	#DEF_BIT_00
 0x01u

	)

174 
	#DEF_BIT_01
 0x02u

	)

175 
	#DEF_BIT_02
 0x04u

	)

176 
	#DEF_BIT_03
 0x08u

	)

177 
	#DEF_BIT_04
 0x10u

	)

178 
	#DEF_BIT_05
 0x20u

	)

179 
	#DEF_BIT_06
 0x40u

	)

180 
	#DEF_BIT_07
 0x80u

	)

182 
	#DEF_BIT_08
 0x0100u

	)

183 
	#DEF_BIT_09
 0x0200u

	)

184 
	#DEF_BIT_10
 0x0400u

	)

185 
	#DEF_BIT_11
 0x0800u

	)

186 
	#DEF_BIT_12
 0x1000u

	)

187 
	#DEF_BIT_13
 0x2000u

	)

188 
	#DEF_BIT_14
 0x4000u

	)

189 
	#DEF_BIT_15
 0x8000u

	)

191 
	#DEF_BIT_16
 0x00010000u

	)

192 
	#DEF_BIT_17
 0x00020000u

	)

193 
	#DEF_BIT_18
 0x00040000u

	)

194 
	#DEF_BIT_19
 0x00080000u

	)

195 
	#DEF_BIT_20
 0x00100000u

	)

196 
	#DEF_BIT_21
 0x00200000u

	)

197 
	#DEF_BIT_22
 0x00400000u

	)

198 
	#DEF_BIT_23
 0x00800000u

	)

200 
	#DEF_BIT_24
 0x01000000u

	)

201 
	#DEF_BIT_25
 0x02000000u

	)

202 
	#DEF_BIT_26
 0x04000000u

	)

203 
	#DEF_BIT_27
 0x08000000u

	)

204 
	#DEF_BIT_28
 0x10000000u

	)

205 
	#DEF_BIT_29
 0x20000000u

	)

206 
	#DEF_BIT_30
 0x40000000u

	)

207 
	#DEF_BIT_31
 0x80000000u

	)

209 
	#DEF_BIT_32
 0x0000000100000000u

	)

210 
	#DEF_BIT_33
 0x0000000200000000u

	)

211 
	#DEF_BIT_34
 0x0000000400000000u

	)

212 
	#DEF_BIT_35
 0x0000000800000000u

	)

213 
	#DEF_BIT_36
 0x0000001000000000u

	)

214 
	#DEF_BIT_37
 0x0000002000000000u

	)

215 
	#DEF_BIT_38
 0x0000004000000000u

	)

216 
	#DEF_BIT_39
 0x0000008000000000u

	)

218 
	#DEF_BIT_40
 0x0000010000000000u

	)

219 
	#DEF_BIT_41
 0x0000020000000000u

	)

220 
	#DEF_BIT_42
 0x0000040000000000u

	)

221 
	#DEF_BIT_43
 0x0000080000000000u

	)

222 
	#DEF_BIT_44
 0x0000100000000000u

	)

223 
	#DEF_BIT_45
 0x0000200000000000u

	)

224 
	#DEF_BIT_46
 0x0000400000000000u

	)

225 
	#DEF_BIT_47
 0x0000800000000000u

	)

227 
	#DEF_BIT_48
 0x0001000000000000u

	)

228 
	#DEF_BIT_49
 0x0002000000000000u

	)

229 
	#DEF_BIT_50
 0x0004000000000000u

	)

230 
	#DEF_BIT_51
 0x0008000000000000u

	)

231 
	#DEF_BIT_52
 0x0010000000000000u

	)

232 
	#DEF_BIT_53
 0x0020000000000000u

	)

233 
	#DEF_BIT_54
 0x0040000000000000u

	)

234 
	#DEF_BIT_55
 0x0080000000000000u

	)

236 
	#DEF_BIT_56
 0x0100000000000000u

	)

237 
	#DEF_BIT_57
 0x0200000000000000u

	)

238 
	#DEF_BIT_58
 0x0400000000000000u

	)

239 
	#DEF_BIT_59
 0x0800000000000000u

	)

240 
	#DEF_BIT_60
 0x1000000000000000u

	)

241 
	#DEF_BIT_61
 0x2000000000000000u

	)

242 
	#DEF_BIT_62
 0x4000000000000000u

	)

243 
	#DEF_BIT_63
 0x8000000000000000u

	)

247 
	#DEF_ALIGN_MAX_NBR_OCTETS
 4096u

	)

251 
	#DEF_OCTET_NBR_BITS
 8u

	)

252 
	#DEF_OCTET_MASK
 0xFFu

	)

254 
	#DEF_OCTET_TO_BIT_NBR_BITS
 3u

	)

255 
	#DEF_OCTET_TO_BIT_SHIFT
 
DEF_OCTET_TO_BIT_NBR_BITS


	)

256 
	#DEF_OCTET_TO_BIT_MASK
 0x07u

	)

259 
	#DEF_NIBBLE_NBR_BITS
 4u

	)

260 
	#DEF_NIBBLE_MASK
 0x0Fu

	)

264 
	#DEF_NBR_BASE_BIN
 2u

	)

265 
	#DEF_NBR_BASE_OCT
 8u

	)

266 
	#DEF_NBR_BASE_DEC
 10u

	)

267 
	#DEF_NBR_BASE_HEX
 16u

	)

272 
	#DEF_INT_08_NBR_BITS
 8u

	)

273 
	#DEF_INT_08_MASK
 0xFFu

	)

275 
	#DEF_INT_08U_MIN_VAL
 0u

	)

276 
	#DEF_INT_08U_MAX_VAL
 255u

	)

278 
	#DEF_INT_08S_MIN_VAL_ONES_CPL
 (-127)

	)

279 
	#DEF_INT_08S_MAX_VAL_ONES_CPL
 127

	)

281 
	#DEF_INT_08S_MIN_VAL
 (
DEF_INT_08S_MIN_VAL_ONES_CPL
 - 1)

	)

282 
	#DEF_INT_08S_MAX_VAL
 
DEF_INT_08S_MAX_VAL_ONES_CPL


	)

284 
	#DEF_INT_08U_NBR_DIG_MIN
 1u

	)

285 
	#DEF_INT_08U_NBR_DIG_MAX
 3u

	)

287 
	#DEF_INT_08S_NBR_DIG_MIN
 3u

	)

288 
	#DEF_INT_08S_NBR_DIG_MAX
 3u

	)

292 
	#DEF_INT_16_NBR_BITS
 16u

	)

293 
	#DEF_INT_16_MASK
 0xFFFFu

	)

295 
	#DEF_INT_16U_MIN_VAL
 0u

	)

296 
	#DEF_INT_16U_MAX_VAL
 65535u

	)

298 
	#DEF_INT_16S_MIN_VAL_ONES_CPL
 (-32767)

	)

299 
	#DEF_INT_16S_MAX_VAL_ONES_CPL
 32767

	)

301 
	#DEF_INT_16S_MIN_VAL
 (
DEF_INT_16S_MIN_VAL_ONES_CPL
 - 1)

	)

302 
	#DEF_INT_16S_MAX_VAL
 
DEF_INT_16S_MAX_VAL_ONES_CPL


	)

304 
	#DEF_INT_16U_NBR_DIG_MIN
 1u

	)

305 
	#DEF_INT_16U_NBR_DIG_MAX
 5u

	)

307 
	#DEF_INT_16S_NBR_DIG_MIN
 5u

	)

308 
	#DEF_INT_16S_NBR_DIG_MAX
 5u

	)

312 
	#DEF_INT_32_NBR_BITS
 32u

	)

313 
	#DEF_INT_32_MASK
 0xFFFFFFFFu

	)

315 
	#DEF_INT_32U_MIN_VAL
 0u

	)

316 
	#DEF_INT_32U_MAX_VAL
 4294967295u

	)

318 
	#DEF_INT_32S_MIN_VAL_ONES_CPL
 (-2147483647)

	)

319 
	#DEF_INT_32S_MAX_VAL_ONES_CPL
 2147483647

	)

321 
	#DEF_INT_32S_MIN_VAL
 (
DEF_INT_32S_MIN_VAL_ONES_CPL
 - 1)

	)

322 
	#DEF_INT_32S_MAX_VAL
 
DEF_INT_32S_MAX_VAL_ONES_CPL


	)

324 
	#DEF_INT_32U_NBR_DIG_MIN
 1u

	)

325 
	#DEF_INT_32U_NBR_DIG_MAX
 10u

	)

327 
	#DEF_INT_32S_NBR_DIG_MIN
 10u

	)

328 
	#DEF_INT_32S_NBR_DIG_MAX
 10u

	)

332 
	#DEF_INT_64_NBR_BITS
 64u

	)

333 
	#DEF_INT_64_MASK
 0xFFFFFFFFFFFFFFFFu

	)

335 
	#DEF_INT_64U_MIN_VAL
 0u

	)

336 
	#DEF_INT_64U_MAX_VAL
 18446744073709551615u

	)

338 
	#DEF_INT_64S_MIN_VAL_ONES_CPL
 (-9223372036854775807)

	)

339 
	#DEF_INT_64S_MAX_VAL_ONES_CPL
 9223372036854775807

	)

341 
	#DEF_INT_64S_MIN_VAL
 (
DEF_INT_64S_MIN_VAL_ONES_CPL
 - 1)

	)

342 
	#DEF_INT_64S_MAX_VAL
 
DEF_INT_64S_MAX_VAL_ONES_CPL


	)

344 
	#DEF_INT_64U_NBR_DIG_MIN
 1u

	)

345 
	#DEF_INT_64U_NBR_DIG_MAX
 20u

	)

347 
	#DEF_INT_64S_NBR_DIG_MIN
 19u

	)

348 
	#DEF_INT_64S_NBR_DIG_MAX
 19u

	)

354 
	#DEF_INT_CPU_NBR_BITS
 (
CPU_CFG_DATA_SIZE
 * 
DEF_OCTET_NBR_BITS
)

	)

355 
	#DEF_INT_CPU_NBR_BITS_MAX
 (
CPU_CFG_DATA_SIZE_MAX
 * 
DEF_OCTET_NBR_BITS
)

	)

359 #i (
DEF_INT_CPU_NBR_BITS
 =
DEF_INT_08_NBR_BITS
)

362 
	#DEF_INT_CPU_MASK
 
DEF_INT_08_MASK


	)

364 
	#DEF_INT_CPU_U_MIN_VAL
 
DEF_INT_08U_MIN_VAL


	)

365 
	#DEF_INT_CPU_U_MAX_VAL
 
DEF_INT_08U_MAX_VAL


	)

367 
	#DEF_INT_CPU_S_MIN_VAL
 
DEF_INT_08S_MIN_VAL


	)

368 
	#DEF_INT_CPU_S_MAX_VAL
 
DEF_INT_08S_MAX_VAL


	)

370 
	#DEF_INT_CPU_S_MIN_VAL_ONES_CPL
 
DEF_INT_08S_MIN_VAL_ONES_CPL


	)

371 
	#DEF_INT_CPU_S_MAX_VAL_ONES_CPL
 
DEF_INT_08S_MAX_VAL_ONES_CPL


	)

375 #i (
DEF_INT_CPU_NBR_BITS
 =
DEF_INT_16_NBR_BITS
)

378 
	#DEF_INT_CPU_MASK
 
DEF_INT_16_MASK


	)

380 
	#DEF_INT_CPU_U_MIN_VAL
 
DEF_INT_16U_MIN_VAL


	)

381 
	#DEF_INT_CPU_U_MAX_VAL
 
DEF_INT_16U_MAX_VAL


	)

383 
	#DEF_INT_CPU_S_MIN_VAL
 
DEF_INT_16S_MIN_VAL


	)

384 
	#DEF_INT_CPU_S_MAX_VAL
 
DEF_INT_16S_MAX_VAL


	)

386 
	#DEF_INT_CPU_S_MIN_VAL_ONES_CPL
 
DEF_INT_16S_MIN_VAL_ONES_CPL


	)

387 
	#DEF_INT_CPU_S_MAX_VAL_ONES_CPL
 
DEF_INT_16S_MAX_VAL_ONES_CPL


	)

391 #i (
DEF_INT_CPU_NBR_BITS
 =
DEF_INT_32_NBR_BITS
)

394 
	#DEF_INT_CPU_MASK
 
DEF_INT_32_MASK


	)

396 
	#DEF_INT_CPU_U_MIN_VAL
 
DEF_INT_32U_MIN_VAL


	)

397 
	#DEF_INT_CPU_U_MAX_VAL
 
DEF_INT_32U_MAX_VAL


	)

399 
	#DEF_INT_CPU_S_MIN_VAL
 
DEF_INT_32S_MIN_VAL


	)

400 
	#DEF_INT_CPU_S_MAX_VAL
 
DEF_INT_32S_MAX_VAL


	)

402 
	#DEF_INT_CPU_S_MIN_VAL_ONES_CPL
 
DEF_INT_32S_MIN_VAL_ONES_CPL


	)

403 
	#DEF_INT_CPU_S_MAX_VAL_ONES_CPL
 
DEF_INT_32S_MAX_VAL_ONES_CPL


	)

407 #i (
DEF_INT_CPU_NBR_BITS
 =
DEF_INT_64_NBR_BITS
)

410 
	#DEF_INT_CPU_MASK
 
DEF_INT_64_MASK


	)

412 
	#DEF_INT_CPU_U_MIN_VAL
 
DEF_INT_64U_MIN_VAL


	)

413 
	#DEF_INT_CPU_U_MAX_VAL
 
DEF_INT_64U_MAX_VAL


	)

415 
	#DEF_INT_CPU_S_MIN_VAL
 
DEF_INT_64S_MIN_VAL


	)

416 
	#DEF_INT_CPU_S_MAX_VAL
 
DEF_INT_64S_MAX_VAL


	)

418 
	#DEF_INT_CPU_S_MIN_VAL_ONES_CPL
 
DEF_INT_64S_MIN_VAL_ONES_CPL


	)

419 
	#DEF_INT_CPU_S_MAX_VAL_ONES_CPL
 
DEF_INT_64S_MAX_VAL_ONES_CPL


	)

434 
	#DEF_TIME_NBR_DAY_PER_WK
 7u

	)

435 
	#DEF_TIME_NBR_DAY_PER_YR
 365u

	)

436 
	#DEF_TIME_NBR_DAY_PER_YR_LEAP
 366u

	)

438 
	#DEF_TIME_NBR_HR_PER_DAY
 24u

	)

439 
	#DEF_TIME_NBR_HR_PER_WK
 (
DEF_TIME_NBR_HR_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_WK
 )

	)

440 
	#DEF_TIME_NBR_HR_PER_YR
 (
DEF_TIME_NBR_HR_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR
 )

	)

441 
	#DEF_TIME_NBR_HR_PER_YR_LEAP
 (
DEF_TIME_NBR_HR_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR_LEAP
)

	)

443 
	#DEF_TIME_NBR_MIN_PER_HR
 60u

	)

444 
	#DEF_TIME_NBR_MIN_PER_DAY
 (
DEF_TIME_NBR_MIN_PER_HR
 * 
DEF_TIME_NBR_HR_PER_DAY
 )

	)

445 
	#DEF_TIME_NBR_MIN_PER_WK
 (
DEF_TIME_NBR_MIN_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_WK
 )

	)

446 
	#DEF_TIME_NBR_MIN_PER_YR
 (
DEF_TIME_NBR_MIN_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR
 )

	)

447 
	#DEF_TIME_NBR_MIN_PER_YR_LEAP
 (
DEF_TIME_NBR_MIN_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR_LEAP
)

	)

449 
	#DEF_TIME_NBR_SEC_PER_MIN
 60u

	)

450 
	#DEF_TIME_NBR_SEC_PER_HR
 (
DEF_TIME_NBR_SEC_PER_MIN
 * 
DEF_TIME_NBR_MIN_PER_HR
 )

	)

451 
	#DEF_TIME_NBR_SEC_PER_DAY
 (
DEF_TIME_NBR_SEC_PER_HR
 * 
DEF_TIME_NBR_HR_PER_DAY
 )

	)

452 
	#DEF_TIME_NBR_SEC_PER_WK
 (
DEF_TIME_NBR_SEC_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_WK
 )

	)

453 
	#DEF_TIME_NBR_SEC_PER_YR
 (
DEF_TIME_NBR_SEC_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR
 )

	)

454 
	#DEF_TIME_NBR_SEC_PER_YR_LEAP
 (
DEF_TIME_NBR_SEC_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR_LEAP
)

	)

456 
	#DEF_TIME_NBR_mS_PER_SEC
 1000u

	)

457 
	#DEF_TIME_NBR_uS_PER_SEC
 1000000u

	)

458 
	#DEF_TIME_NBR_nS_PER_SEC
 1000000000u

	)

470 
	elib_r
 {

472 
	mLIB_ERR_NONE
 = 0u,

474 
	mLIB_MEM_ERR_NONE
 = 10000u,

475 
	mLIB_MEM_ERR_NULL_PTR
 = 10001u,

477 
	mLIB_MEM_ERR_INVALID_MEM_SIZE
 = 10100u,

478 
	mLIB_MEM_ERR_INVALID_MEM_ALIGN
 = 10101u,

479 
	mLIB_MEM_ERR_INVALID_SEG_SIZE
 = 10110u,

480 
	mLIB_MEM_ERR_INVALID_SEG_OVERLAP
 = 10111u,

481 
	mLIB_MEM_ERR_INVALID_POOL
 = 10120u,

482 
	mLIB_MEM_ERR_INVALID_BLK_NBR
 = 10130u,

483 
	mLIB_MEM_ERR_INVALID_BLK_SIZE
 = 10131u,

484 
	mLIB_MEM_ERR_INVALID_BLK_ALIGN
 = 10132u,

485 
	mLIB_MEM_ERR_INVALID_BLK_IX
 = 10133u,

486 
	mLIB_MEM_ERR_INVALID_BLK_ADDR
 = 10135u,

487 
	mLIB_MEM_ERR_INVALID_BLK_ADDR_IN_POOL
 = 10136u,

489 
	mLIB_MEM_ERR_SEG_EMPTY
 = 10200u,

490 
	mLIB_MEM_ERR_SEG_OVF
 = 10201u,

491 
	mLIB_MEM_ERR_POOL_FULL
 = 10205u,

492 
	mLIB_MEM_ERR_POOL_EMPTY
 = 10206u,

494 
	mLIB_MEM_ERR_HEAP_EMPTY
 = 10210u,

495 
	mLIB_MEM_ERR_HEAP_OVF
 = 10211u,

496 
	mLIB_MEM_ERR_HEAP_NOT_FOUND
 = 10215u

498 } 
	tLIB_ERR
;

523 #ide 
TRACE_LEVEL_OFF


524 
	#TRACE_LEVEL_OFF
 0u

	)

527 #ide 
TRACE_LEVEL_INFO


528 
	#TRACE_LEVEL_INFO
 1u

	)

531 #ide 
TRACE_LEVEL_DBG


532 
	#TRACE_LEVEL_DBG
 2u

	)

535 #ide 
TRACE_LEVEL_LOG


536 
	#TRACE_LEVEL_LOG
 3u

	)

566 
	#DEF_BIT
(
b
(1u << (b))

	)

594 
	#DEF_BIT08
(
b
((
CPU_INT08U
)((CPU_INT08U)1u << (b)))

	)

596 
	#DEF_BIT16
(
b
((
CPU_INT16U
)((CPU_INT16U)1u << (b)))

	)

598 
	#DEF_BIT32
(
b
((
CPU_INT32U
)((CPU_INT32U)1u << (b)))

	)

600 
	#DEF_BIT64
(
b
((
CPU_INT64U
)((CPU_INT64U)1u << (b)))

	)

627 
	#DEF_BIT_MASK
(
b_mask
, 
b_shi
((b_mask<< (b_shi))

	)

653 
	#DEF_BIT_MASK_08
(
b_mask
, 
b_shi
((
CPU_INT08U
)((CPU_INT08U)(b_mask<< (b_shi)))

	)

655 
	#DEF_BIT_MASK_16
(
b_mask
, 
b_shi
((
CPU_INT16U
)((CPU_INT16U)(b_mask<< (b_shi)))

	)

657 
	#DEF_BIT_MASK_32
(
b_mask
, 
b_shi
((
CPU_INT32U
)((CPU_INT32U)(b_mask<< (b_shi)))

	)

659 
	#DEF_BIT_MASK_64
(
b_mask
, 
b_shi
((
CPU_INT64U
)((CPU_INT64U)(b_mask<< (b_shi)))

	)

696 
	#DEF_BIT_FIELD
(
b_fld
, 
b_shi
((((b_fld>
DEF_INT_CPU_NBR_BITS
? (
DEF_INT_CPU_U_MAX_VAL
\

	)

697 : (
DEF_BIT
(
b_fld
) - 1uL)) \

698 << (
b_shi
))

725 
	#DEF_BIT_FIELD_08
(
b_fld
, 
b_shi
((
CPU_INT08U
)((((CPU_INT08U)(b_fld>(CPU_INT08U)
DEF_INT_08_NBR_BITS
? (CPU_INT08U)(
DEF_INT_08U_MAX_VAL
\

	)

726 : (
CPU_INT08U
)(
DEF_BIT08
(
b_fld
) - (CPU_INT08U)1u)) \

727 << (
b_shi
)))

729 
	#DEF_BIT_FIELD_16
(
b_fld
, 
b_shi
((
CPU_INT16U
)((((CPU_INT16U)(b_fld>(CPU_INT16U)
DEF_INT_16_NBR_BITS
? (CPU_INT16U)(
DEF_INT_16U_MAX_VAL
\

	)

730 : (
CPU_INT16U
)(
DEF_BIT16
(
b_fld
) - (CPU_INT16U)1u)) \

731 << (
b_shi
)))

733 
	#DEF_BIT_FIELD_32
(
b_fld
, 
b_shi
((
CPU_INT32U
)((((CPU_INT32U)(b_fld>(CPU_INT32U)
DEF_INT_32_NBR_BITS
? (CPU_INT32U)(
DEF_INT_32U_MAX_VAL
\

	)

734 : (
CPU_INT32U
)(
DEF_BIT32
(
b_fld
) - (CPU_INT32U)1u)) \

735 << (
b_shi
)))

737 
	#DEF_BIT_FIELD_64
(
b_fld
, 
b_shi
((
CPU_INT64U
)((((CPU_INT64U)(b_fld>(CPU_INT64U)
DEF_INT_64_NBR_BITS
? (CPU_INT64U)(
DEF_INT_64U_MAX_VAL
\

	)

738 : (
CPU_INT64U
)(
DEF_BIT64
(
b_fld
) - (CPU_INT64U)1u)) \

739 << (
b_shi
)))

760 
	#DEF_BIT_SET_08
(
v
, 
mask
((v(
CPU_INT08U
)(((CPU_INT08U)(v)| ((CPU_INT08U(mask))))

	)

762 
	#DEF_BIT_SET_16
(
v
, 
mask
((v(
CPU_INT16U
)(((CPU_INT16U)(v)| ((CPU_INT16U(mask))))

	)

764 
	#DEF_BIT_SET_32
(
v
, 
mask
((v(
CPU_INT32U
)(((CPU_INT32U)(v)| ((CPU_INT32U(mask))))

	)

766 
	#DEF_BIT_SET_64
(
v
, 
mask
((v(
CPU_INT64U
)(((CPU_INT64U)(v)| ((CPU_INT64U(mask))))

	)

787 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_08
)

789 
	#DEF_BIT_SET
(
v
, 
mask
(((v=
CPU_WORD_SIZE_08
? 
	`DEF_BIT_SET_08
(v, mask: 0)

	)

792 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_16
)

794 
	#DEF_BIT_SET
(
v
, 
mask
(((v=
CPU_WORD_SIZE_08
? 
	`DEF_BIT_SET_08
(v, mask: \

	)

795 (((
	gv
=
CPU_WORD_SIZE_16
? 
	$DEF_BIT_SET_16
(
v
, 
mask
) : 0))

798 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_32
)

800 
	#DEF_BIT_SET
(
v
, 
mask
(((v=
CPU_WORD_SIZE_08
? 
	`DEF_BIT_SET_08
(v, mask: \

	)

801 (((
v
=
CPU_WORD_SIZE_16
? 
	$DEF_BIT_SET_16
(
v
, 
mask
) : \

802 (((
v
=
CPU_WORD_SIZE_32
? 
	$DEF_BIT_SET_32
(
v
, 
mask
) : 0)))

805 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_64
)

807 
	#DEF_BIT_SET
(
v
, 
mask
(((v=
CPU_WORD_SIZE_08
? 
	`DEF_BIT_SET_08
(v, mask: \

	)

808 (((
v
=
CPU_WORD_SIZE_16
? 
	$DEF_BIT_SET_16
(
v
, 
mask
) : \

809 (((
v
=
CPU_WORD_SIZE_32
? 
	$DEF_BIT_SET_32
(
v
, 
mask
) : \

810 (((
v
=
CPU_WORD_SIZE_64
? 
	$DEF_BIT_SET_64
(
v
, 
mask
) : 0))))

839 
	#DEF_BIT_CLR_08
(
v
, 
mask
((v(
CPU_INT08U
)(((CPU_INT08U)(v)& ((CPU_INT08U)~(mask))))

	)

841 
	#DEF_BIT_CLR_16
(
v
, 
mask
((v(
CPU_INT16U
)(((CPU_INT16U)(v)& ((CPU_INT16U)~(mask))))

	)

843 
	#DEF_BIT_CLR_32
(
v
, 
mask
((v(
CPU_INT32U
)(((CPU_INT32U)(v)& ((CPU_INT32U)~(mask))))

	)

845 
	#DEF_BIT_CLR_64
(
v
, 
mask
((v(
CPU_INT64U
)(((CPU_INT64U)(v)& ((CPU_INT64U)~(mask))))

	)

866 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_08
)

868 
	#DEF_BIT_CLR
(
v
, 
mask
(((v=
CPU_WORD_SIZE_08
? 
	`DEF_BIT_CLR_08
(v, mask: 0)

	)

871 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_16
)

873 
	#DEF_BIT_CLR
(
v
, 
mask
(((v=
CPU_WORD_SIZE_08
? 
	`DEF_BIT_CLR_08
(v, mask: \

	)

874 (((
v
=
CPU_WORD_SIZE_16
? 
	$DEF_BIT_CLR_16
(
v
, 
mask
) : 0))

877 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_32
)

879 
	#DEF_BIT_CLR
(
v
, 
mask
(((v=
CPU_WORD_SIZE_08
? 
	`DEF_BIT_CLR_08
(v, mask: \

	)

880 (((
v
=
CPU_WORD_SIZE_16
? 
	$DEF_BIT_CLR_16
(
v
, 
mask
) : \

881 (((
v
=
CPU_WORD_SIZE_32
? 
	$DEF_BIT_CLR_32
(
v
, 
mask
) : 0)))

884 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_64
)

886 
	#DEF_BIT_CLR
(
v
, 
mask
(((v=
CPU_WORD_SIZE_08
? 
	`DEF_BIT_CLR_08
(v, mask: \

	)

887 (((
v
=
CPU_WORD_SIZE_16
? 
	$DEF_BIT_CLR_16
(
v
, 
mask
) : \

888 (((
v
=
CPU_WORD_SIZE_32
? 
	$DEF_BIT_CLR_32
(
v
, 
mask
) : \

889 (((
v
=
CPU_WORD_SIZE_64
? 
	$DEF_BIT_CLR_64
(
v
, 
mask
) : 0))))

922 
	#DEF_BIT_IS_SET
(
v
, 
mask
((((mask!0u&& \

	)

923 (((
v
& (
mask
)=(mask))? (
DEF_YES
: (
DEF_NO
 ))

948 
	#DEF_BIT_IS_CLR
(
v
, 
mask
((((mask!0u&& \

	)

949 (((
v
& (
mask
)=0u)? (
DEF_YES
: (
DEF_NO
 ))

975 
	#DEF_BIT_IS_SET_ANY
(
v
, 
mask
((((v& (mask)=0u? (
DEF_NO
 ) : (
DEF_YES
))

	)

998 
	#DEF_BIT_IS_CLR_ANY
(
v
, 
mask
((((v& (mask)=(mask)? (
DEF_NO
 ) : (
DEF_YES
))

	)

1052 
	#DEF_CHK_VAL_MIN
(
v
, 
v_m
(((!(((v>1&& ((v_m< 1))&& \

	)

1053 ((((
v_m
>1&& ((
v
) < 1)) || \

1054 ((
v
< (
v_m
)))? 
DEF_FAIL
 : 
DEF_OK
)

1102 
	#DEF_CHK_VAL_MAX
(
v
, 
v_max
(((!(((v_max>1&& ((v< 1))&& \

	)

1103 ((((
v
>1&& ((
v_max
) < 1)) || \

1104 ((
v
> (
v_max
)))? 
DEF_FAIL
 : 
DEF_OK
)

1156 
	#DEF_CHK_VAL
(
v
, 
v_m
, 
v_max
(((
	`DEF_CHK_VAL_MIN
(v, v_m=
DEF_FAIL
|| \

	)

1157 (
	`DEF_CHK_VAL_MAX
(
v
, 
v_max
=
DEF_FAIL
)? DEF_FAIL : 
DEF_OK
)

1181 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_08
)

1183 
	#DEF_GET_U_MAX_VAL
(
obj
(((obj=
CPU_WORD_SIZE_08
? 
DEF_INT_08U_MAX_VAL
 : 0)

	)

1186 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_16
)

1188 
	#DEF_GET_U_MAX_VAL
(
obj
(((obj=
CPU_WORD_SIZE_08
? 
DEF_INT_08U_MAX_VAL
 : \

	)

1189 (((
obj
=
CPU_WORD_SIZE_16
? 
DEF_INT_16U_MAX_VAL
 : 0))

1192 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_32
)

1194 
	#DEF_GET_U_MAX_VAL
(
obj
(((obj=
CPU_WORD_SIZE_08
? 
DEF_INT_08U_MAX_VAL
 : \

	)

1195 (((
obj
=
CPU_WORD_SIZE_16
? 
DEF_INT_16U_MAX_VAL
 : \

1196 (((
obj
=
CPU_WORD_SIZE_32
? 
DEF_INT_32U_MAX_VAL
 : 0)))

1199 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_64
)

1201 
	#DEF_GET_U_MAX_VAL
(
obj
(((obj=
CPU_WORD_SIZE_08
? 
DEF_INT_08U_MAX_VAL
 : \

	)

1202 (((
obj
=
CPU_WORD_SIZE_16
? 
DEF_INT_16U_MAX_VAL
 : \

1203 (((
obj
=
CPU_WORD_SIZE_32
? 
DEF_INT_32U_MAX_VAL
 : \

1204 (((
obj
=
CPU_WORD_SIZE_64
? 
DEF_INT_64U_MAX_VAL
 : 0))))

1245 
	#DEF_MIN
(
a
, 
b
((< (b)? (a: (b))

	)

1264 
	#DEF_MAX
(
a
, 
b
((> (b)? (a: (b))

	)

1284 
	#DEF_ABS
(
a
((< 0? (-): (a))

	)

1309 #i (
CPU_CORE_VERSION
 < 12900u)

	@uC-LIB/lib_math.c

67 
	#MICRIUM_SOURCE


	)

68 
	#LIB_MATH_MODULE


	)

69 
	~<lib_mh.h
>

107 
RAND_NBR
 
	gMh_RdSdCur
;

146 
	$Mh_In
 ()

148 
	`Mh_RdSSd
((
RAND_NBR
)
RAND_SEED_INIT_VAL
);

149 
	}
}

175 
	$Mh_RdSSd
 (
RAND_NBR
 
ed
)

177 
	`CPU_SR_ALLOC
();

180 
	`CPU_CRITICAL_ENTER
();

181 
Mh_RdSdCur
 = 
ed
;

182 
	`CPU_CRITICAL_EXIT
();

183 
	}
}

216 
RAND_NBR
 
	$Mh_Rd
 ()

218 
RAND_NBR
 
ed
;

219 
RAND_NBR
 
nd_nbr
;

220 
	`CPU_SR_ALLOC
();

223 
	`CPU_CRITICAL_ENTER
();

224 
ed
 = 
Mh_RdSdCur
;

225 
nd_nbr
 = 
	`Mh_RdSd
(
ed
);

226 
Mh_RdSdCur
 = 
nd_nbr
;

227 
	`CPU_CRITICAL_EXIT
();

229  (
nd_nbr
);

230 
	}
}

274 
RAND_NBR
 
	$Mh_RdSd
 (
RAND_NBR
 
ed
)

276 
RAND_NBR
 
nd_nbr
;

279 
nd_nbr
 = (((
RAND_NBR
)
RAND_LCG_PARAM_A
 * 
ed
+ (RAND_NBR)
RAND_LCG_PARAM_B
% ((RAND_NBR)
RAND_LCG_PARAM_M
 + 1u);

281  (
nd_nbr
);

282 
	}
}

	@uC-LIB/lib_math.h

70 #ide 
LIB_MATH_MODULE_PRESENT


71 
	#LIB_MATH_MODULE_PRESENT


	)

107 
	~<u.h
>

108 
	~<u_ce.h
>

110 
	~<lib_def.h
>

119 #ifde 
LIB_MATH_MODULE


120 
	#LIB_MATH_EXT


	)

122 
	#LIB_MATH_EXT
 

	)

167 
	#RAND_SEED_INIT_VAL
 1u

	)

169 
	#RAND_LCG_PARAM_M
 0x7FFFFFFFu

	)

170 
	#RAND_LCG_PARAM_A
 1103515245u

	)

171 
	#RAND_LCG_PARAM_B
 12345u

	)

187 
CPU_INT32U
 
	tRAND_NBR
;

203 
Mh_In
 ();

206 
Mh_RdSSd
(
RAND_NBR
 
ed
);

208 
RAND_NBR
 
Mh_Rd
 ();

210 
RAND_NBR
 
Mh_RdSd
 (RAND_NBR 
ed
);

	@uC-LIB/lib_mem.c

58 
	#MICRIUM_SOURCE


	)

59 
	#LIB_MEM_MODULE


	)

60 
	~<lib_mem.h
>

98 #i (
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

99 
MEM_POOL
 *
	gMem_PoTbl
;

100 
MEM_POOL
 
	gMem_PoHp
;

102 #ide 
LIB_MEM_CFG_HEAP_BASE_ADDR


103 
CPU_INT08U
 
	gMem_Hp
[
LIB_MEM_CFG_HEAP_SIZE
];

114 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

116 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

117 
CPU_BOOLEAN
 
Mem_PoBlkIsVidAddr
(
MEM_POOL
 *
pmem_po
,

118 *
pmem_blk
);

122 
CPU_SIZE_T
 
Mem_SegCcTSize
 (*
pmem_addr
,

123 
MEM_POOL_BLK_QTY
 
blk_nbr
,

124 
CPU_SIZE_T
 
blk_size
,

125 
CPU_SIZE_T
 
blk_ign
);

127 *
Mem_SegAoc
 (
MEM_POOL
 *
pmem_po
,

128 
CPU_SIZE_T
 
size
,

129 
CPU_SIZE_T
 
ign
);

165 
	$Mem_In
 ()

167 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

168 
MEM_POOL
 *
pmem_po
;

171 
pmem_po
 = (
MEM_POOL
 *)&
Mem_PoHp
;

172 
pmem_po
->
Ty
 = (
LIB_MEM_TYPE

LIB_MEM_TYPE_HEAP
;

173 
pmem_po
->
SegHdP
 = (
MEM_POOL
 *)&
Mem_PoHp
;

174 
pmem_po
->
SegPvP
 = (
MEM_POOL
 *) 0;

175 
pmem_po
->
SegNextP
 = (
MEM_POOL
 *) 0;

176 
pmem_po
->
PoPvP
 = (
MEM_POOL
 *) 0;

177 
pmem_po
->
PoNextP
 = (
MEM_POOL
 *) 0;

178 
pmem_po
->
PoAddrS
 = (*) 0;

179 
pmem_po
->
PoAddrEnd
 = (*) 0;

180 
pmem_po
->
PoPs
 = (**) 0;

181 
pmem_po
->
BlkSize
 = (
CPU_SIZE_T
 ) 0u;

182 
pmem_po
->
BlkNbr
 = (
CPU_SIZE_T
 ) 0u;

183 
pmem_po
->
BlkIx
 = (
MEM_POOL_IX
 ) 0u;

185 #ifde 
LIB_MEM_CFG_HEAP_BASE_ADDR


186 
pmem_po
->
SegAddr
 = (*
LIB_MEM_CFG_HEAP_BASE_ADDR
;

187 
pmem_po
->
SegAddrNextAva
 = (*
LIB_MEM_CFG_HEAP_BASE_ADDR
;

189 
pmem_po
->
SegAddr
 = (*)&
Mem_Hp
[0];

190 
pmem_po
->
SegAddrNextAva
 = (*)&
Mem_Hp
[0];

193 
pmem_po
->
SegSizeT
 = (
CPU_SIZE_T
 ) 
LIB_MEM_CFG_HEAP_SIZE
;

194 
pmem_po
->
SegSizeRem
 = (
CPU_SIZE_T
 ) 
LIB_MEM_CFG_HEAP_SIZE
;

197 
Mem_PoTbl
 = &
Mem_PoHp
;

199 
	}
}

225 
	$Mem_C
 (*
pmem
,

226 
CPU_SIZE_T
 
size
)

228 
	`Mem_S
(
pmem
,

230 
size
);

231 
	}
}

269 
	$Mem_S
 (*
pmem
,

270 
CPU_INT08U
 
da_v
,

271 
CPU_SIZE_T
 
size
)

273 
CPU_SIZE_T
 
size_m
;

274 
CPU_ALIGN
 
da_ign
;

275 
CPU_ALIGN
 *
pmem_ign
;

276 
CPU_INT08U
 *
pmem_08
;

277 
CPU_DATA
 
mem_ign_mod
;

278 
CPU_DATA
 
i
;

281 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

282 i(
size
 < 1) {

285 i(
pmem
 == (*)0) {

291 
da_ign
 = 0u;

292 
i
 = 0u; i < (
CPU_ALIGN
); i++) {

293 
da_ign
 <<
DEF_OCTET_NBR_BITS
;

294 
da_ign
 |(
CPU_ALIGN
)
da_v
;

297 
size_m
 = 
size
;

298 
mem_ign_mod
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem
 % (
CPU_ALIGN
));

300 
pmem_08
 = (
CPU_INT08U
 *)
pmem
;

301 i(
mem_ign_mod
 != 0u) {

302 
i
 = 
mem_ign_mod
;

303 (
size_m
 > 0) &&

304 (
i
 < (
CPU_ALIGN
 ))) {

305 *
pmem_08
++ = 
da_v
;

306 
size_m
 -(
CPU_INT08U
);

307 
i
++;

311 
pmem_ign
 = (
CPU_ALIGN
 *)
pmem_08
;

312 
size_m
 >(
CPU_ALIGN
)) {

313 *
pmem_ign
++ = 
da_ign
;

314 
size_m
 -(
CPU_ALIGN
);

317 
pmem_08
 = (
CPU_INT08U
 *)
pmem_ign
;

318 
size_m
 > 0) {

319 *
pmem_08
++ = 
da_v
;

320 
size_m
 -(
CPU_INT08U
);

322 
	}
}

379 #i(
LIB_MEM_CFG_OPTIMIZE_ASM_EN
 !
DEF_ENABLED
)

380 
	$Mem_Cy
 ( *
pde
,

381 cڡ *
pc
,

382 
CPU_SIZE_T
 
size
)

384 
CPU_SIZE_T
 
size_m
;

385 
CPU_SIZE_T
 
mem_g_os
;

386 
CPU_ALIGN
 *
pmem_ign_de
;

387 cڡ 
CPU_ALIGN
 *
pmem_ign_c
;

388 
CPU_INT08U
 *
pmem_08_de
;

389 cڡ 
CPU_INT08U
 *
pmem_08_c
;

390 
CPU_DATA
 
i
;

391 
CPU_DATA
 
mem_ign_mod_de
;

392 
CPU_DATA
 
mem_ign_mod_c
;

393 
CPU_BOOLEAN
 
mem_igd
;

396 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

397 i(
size
 < 1) {

400 i(
pde
 == (*)0) {

403 i(
pc
 == (*)0) {

409 
size_m
 = 
size
;

411 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pde
;

412 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pc
;

414 
mem_g_os
 = 
pmem_08_c
 - 
pmem_08_de
;

417 i(
mem_g_os
 >(
CPU_ALIGN
)) {

419 
mem_ign_mod_de
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem_08_de
 % (
CPU_ALIGN
));

420 
mem_ign_mod_c
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem_08_c
 % (
CPU_ALIGN
));

422 
mem_igd
 = (
mem_ign_mod_de
 =
mem_ign_mod_c
? 
DEF_YES
 : 
DEF_NO
;

424 i(
mem_igd
 =
DEF_YES
) {

426 i(
mem_ign_mod_de
 != 0u) {

427 
i
 = 
mem_ign_mod_de
;

428 (
size_m
 > 0) &&

429 (
i
 < (
CPU_ALIGN
 ))) {

430 *
pmem_08_de
++ = *
pmem_08_c
++;

431 
size_m
 -(
CPU_INT08U
);

432 
i
++;

436 
pmem_ign_de
 = ( 
CPU_ALIGN
 *)
pmem_08_de
;

437 
pmem_ign_c
 = (cڡ 
CPU_ALIGN
 *)
pmem_08_c
;

438 
size_m
 >(
CPU_ALIGN
)) {

439 *
pmem_ign_de
++ = *
pmem_ign_c
++;

440 
size_m
 -(
CPU_ALIGN
);

443 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pmem_ign_de
;

444 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pmem_ign_c
;

448 
size_m
 > 0) {

449 *
pmem_08_de
++ = *
pmem_08_c
++;

450 
size_m
 -(
CPU_INT08U
);

452 
	}
}

494 
	$Mem_Move
 ( *
pde
,

495 cڡ *
pc
,

496 
CPU_SIZE_T
 
size
)

498 
CPU_SIZE_T
 
size_m
;

499 
CPU_SIZE_T
 
mem_g_os
;

500 
CPU_ALIGN
 *
pmem_ign_de
;

501 cڡ 
CPU_ALIGN
 *
pmem_ign_c
;

502 
CPU_INT08U
 *
pmem_08_de
;

503 cڡ 
CPU_INT08U
 *
pmem_08_c
;

504 
CPU_INT08S
 
i
;

505 
CPU_DATA
 
mem_ign_mod_de
;

506 
CPU_DATA
 
mem_ign_mod_c
;

507 
CPU_BOOLEAN
 
mem_igd
;

510 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

511 i(
size
 < 1) {

514 i(
pde
 == (*)0) {

517 i(
pc
 == (*)0) {

522 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pc
;

523 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pde
;

524 i(
pmem_08_c
 > 
pmem_08_de
) {

525 
	`Mem_Cy
(
pde
, 
pc
, 
size
);

529 
size_m
 = 
size
;

531 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pde
 + 
size
 - 1;

532 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pc
 + 
size
 - 1;

534 
mem_g_os
 = 
pmem_08_de
 - 
pmem_08_c
;

537 i(
mem_g_os
 >(
CPU_ALIGN
)) {

540 
mem_ign_mod_de
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem_08_de
 % (
CPU_ALIGN
));

541 
mem_ign_mod_c
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem_08_c
 % (
CPU_ALIGN
));

543 
mem_igd
 = (
mem_ign_mod_de
 =
mem_ign_mod_c
? 
DEF_YES
 : 
DEF_NO
;

545 i(
mem_igd
 =
DEF_YES
) {

547 i(
mem_ign_mod_de
 !((
CPU_ALIGN
) - 1)) {

548 
i
 = 
mem_ign_mod_de
;

549 (
size_m
 > 0) &&

550 (
i
 >= 0)) {

551 *
pmem_08_de
-- = *
pmem_08_c
--;

552 
size_m
 -(
CPU_INT08U
);

553 
i
--;

558 
pmem_ign_de
 = ( 
CPU_ALIGN
 *)((
CPU_INT08U
 *)
pmem_08_de
 - (CPU_ALIGN) + 1);

559 
pmem_ign_c
 = (cڡ 
CPU_ALIGN
 *)((
CPU_INT08U
 *)
pmem_08_c
 - (CPU_ALIGN) + 1);

560 
size_m
 >(
CPU_ALIGN
)) {

561 *
pmem_ign_de
-- = *
pmem_ign_c
--;

562 
size_m
 -(
CPU_ALIGN
);

565 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pmem_ign_de
 + (
CPU_ALIGN
) - 1;

566 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pmem_ign_c
 + (
CPU_ALIGN
) - 1;

571 
size_m
 > 0) {

572 *
pmem_08_de
-- = *
pmem_08_c
--;

573 
size_m
 -(
CPU_INT08U
);

575 
	}
}

621 
CPU_BOOLEAN
 
	$Mem_Cmp
 (cڡ *
p1_mem
,

622 cڡ *
p2_mem
,

623 
CPU_SIZE_T
 
size
)

625 
CPU_SIZE_T
 
size_m
;

626 
CPU_ALIGN
 *
p1_mem_ign
;

627 
CPU_ALIGN
 *
p2_mem_ign
;

628 cڡ 
CPU_INT08U
 *
p1_mem_08
;

629 cڡ 
CPU_INT08U
 *
p2_mem_08
;

630 
CPU_DATA
 
i
;

631 
CPU_DATA
 
mem_ign_mod_1
;

632 
CPU_DATA
 
mem_ign_mod_2
;

633 
CPU_BOOLEAN
 
mem_igd
;

634 
CPU_BOOLEAN
 
mem_cmp
;

637 i(
size
 < 1) {

638  (
DEF_YES
);

640 i(
p1_mem
 == (*)0) {

641  (
DEF_NO
);

643 i(
p2_mem
 == (*)0) {

644  (
DEF_NO
);

648 
mem_cmp
 = 
DEF_YES
;

649 
size_m
 = 
size
;

651 
p1_mem_08
 = (cڡ 
CPU_INT08U
 *)
p1_mem
 + 
size
;

652 
p2_mem_08
 = (cڡ 
CPU_INT08U
 *)
p2_mem
 + 
size
;

654 
mem_ign_mod_1
 = (
CPU_INT08U
)((
CPU_ADDR
)
p1_mem_08
 % (
CPU_ALIGN
));

655 
mem_ign_mod_2
 = (
CPU_INT08U
)((
CPU_ADDR
)
p2_mem_08
 % (
CPU_ALIGN
));

657 
mem_igd
 = (
mem_ign_mod_1
 =
mem_ign_mod_2
? 
DEF_YES
 : 
DEF_NO
;

659 i(
mem_igd
 =
DEF_YES
) {

661 i(
mem_ign_mod_1
 != 0u) {

662 
i
 = 
mem_ign_mod_1
;

663 (
mem_cmp
 =
DEF_YES
) &&

664 (
size_m
 > 0) &&

665 (
i
 > 0)) {

666 
p1_mem_08
--;

667 
p2_mem_08
--;

668 i(*
p1_mem_08
 !*
p2_mem_08
) {

669 
mem_cmp
 = 
DEF_NO
;

671 
size_m
 -(
CPU_INT08U
);

672 
i
--;

676 i(
mem_cmp
 =
DEF_YES
) {

677 
p1_mem_ign
 = (
CPU_ALIGN
 *)
p1_mem_08
;

678 
p2_mem_ign
 = (
CPU_ALIGN
 *)
p2_mem_08
;

680 (
mem_cmp
 =
DEF_YES
) &&

681 (
size_m
 >(
CPU_ALIGN
))) {

682 
p1_mem_ign
--;

683 
p2_mem_ign
--;

684 i(*
p1_mem_ign
 !*
p2_mem_ign
) {

685 
mem_cmp
 = 
DEF_NO
;

687 
size_m
 -(
CPU_ALIGN
);

690 
p1_mem_08
 = (
CPU_INT08U
 *)
p1_mem_ign
;

691 
p2_mem_08
 = (
CPU_INT08U
 *)
p2_mem_ign
;

695 (
mem_cmp
 =
DEF_YES
) &&

696 (
size_m
 > 0)) {

697 
p1_mem_08
--;

698 
p2_mem_08
--;

699 i(*
p1_mem_08
 !*
p2_mem_08
) {

700 
mem_cmp
 = 
DEF_NO
;

702 
size_m
 -(
CPU_INT08U
);

705  (
mem_cmp
);

706 
	}
}

748 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

749 *
	$Mem_HpAoc
 (
CPU_SIZE_T
 
size
,

750 
CPU_SIZE_T
 
ign
,

751 
CPU_SIZE_T
 *
pos_qd
,

752 
LIB_ERR
 *

)

754 
MEM_POOL
 *
pmem_po_hp
;

755 *
pmem_addr
;

756 *
pmem_blk
;

757 
CPU_SIZE_T
 
os_qd_unud
;

758 
CPU_SIZE_T
 
size_m
;

759 
CPU_SIZE_T
 
size_q
;

760 
	`CPU_SR_ALLOC
();

763 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

764 i(

 =(
LIB_ERR
 *)0) {

765 
	`CPU_SW_EXCEPTION
((*)0);

770 i(
pos_qd
 =(
CPU_SIZE_T
 *) 0) {

771 
pos_qd
 = (
CPU_SIZE_T
 *)&
os_qd_unud
;

772 ()&
os_qd_unud
;

774 *
pos_qd
 = 0u;

777 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

778 i(
size
 < 1) {

779 *

 = 
LIB_MEM_ERR_INVALID_MEM_SIZE
;

783 i(
ign
 < 1) {

784 *

 = 
LIB_MEM_ERR_INVALID_MEM_ALIGN
;

790 
pmem_po_hp
 = &
Mem_PoHp
;

792 
	`CPU_CRITICAL_ENTER
();

794 
pmem_addr
 = 
pmem_po_hp
->
SegAddrNextAva
;

795 
size_m
 = 
pmem_po_hp
->
SegSizeRem
;

796 
size_q
 = 
	`Mem_SegCcTSize
(
pmem_addr
,

798 
size
,

799 
ign
);

800 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

801 i(
size_q
 < 1) {

802 
	`CPU_CRITICAL_EXIT
();

803 *
pos_qd
 = 
size
;

804 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

809 i(
size_q
 > 
size_m
) {

810 
	`CPU_CRITICAL_EXIT
();

811 *
pos_qd
 = 
size_q
 - 
size_m
;

812 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

816 
pmem_blk
 = 
	`Mem_SegAoc
(
pmem_po_hp
, 
size
, 
ign
);

817 i(
pmem_blk
 == (*)0) {

818 
	`CPU_CRITICAL_EXIT
();

819 *
pos_qd
 = 
size_q
;

820 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

824 
	`CPU_CRITICAL_EXIT
();

826 *

 = 
LIB_MEM_ERR_NONE
;

828  (
pmem_blk
);

829 
	}
}

861 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

862 
CPU_SIZE_T
 
	$Mem_HpGSizeRem
 (
CPU_SIZE_T
 
ign
,

863 
LIB_ERR
 *

)

865 
CPU_SIZE_T
 
size_m
;

868 
size_m
 = 
	`Mem_SegGSizeRem
(&
Mem_PoHp
, 
ign
, 

);

870  (
size_m
);

871 
	}
}

909 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

910 
CPU_SIZE_T
 
	$Mem_SegGSizeRem
 (
MEM_POOL
 *
pmem_po
,

911 
CPU_SIZE_T
 
ign
,

912 
LIB_ERR
 *

)

914 
MEM_POOL
 *
pmem_g
;

915 
MEM_POOL
 *
pmem_g_size
;

916 
CPU_SIZE_T
 
size_m
;

917 
CPU_SIZE_T
 
size_m_mod
;

918 
CPU_SIZE_T
 
g_addr_mod
;

919 
CPU_ADDR
 
g_addr
;

920 
	`CPU_SR_ALLOC
();

923 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

925 i(

 =(
LIB_ERR
 *)0) {

926 
	`CPU_SW_EXCEPTION
(0u);

929 i(
ign
 < 1) {

930 *

 = 
LIB_MEM_ERR_INVALID_MEM_ALIGN
;

933 i(
ign
 > 
DEF_ALIGN_MAX_NBR_OCTETS
) {

934 *

 = 
LIB_MEM_ERR_INVALID_MEM_ALIGN
;

938 i(
pmem_po
 =(
MEM_POOL
 *)0) {

939 *

 = 
LIB_MEM_ERR_NULL_PTR
;

944 
	`CPU_CRITICAL_ENTER
();

946 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

947 
pmem_po
->
Ty
) {

948 
LIB_MEM_TYPE_HEAP
:

949 
LIB_MEM_TYPE_POOL
:

953 
LIB_MEM_TYPE_NONE
:

955 
	`CPU_CRITICAL_EXIT
();

956 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

962 
pmem_g
 = 
pmem_po
->
SegHdP
;

963 
pmem_g_size
 = (
pmem_g
->
SegAddr
 != (*)0)

964 ? 
pmem_g
 : &
Mem_PoHp
;

965 
size_m
 = 
pmem_g_size
->
SegSizeRem
;

966 
g_addr
 = (
CPU_ADDR
)
pmem_g_size
->
SegAddrNextAva
;

968 
	`CPU_CRITICAL_EXIT
();

970 i(
ign
 > 1) {

971 
g_addr_mod
 = 
g_addr
 % 
ign
;

972 
size_m_mod
 = (
g_addr_mod
 > 0u? (
ign
 - seg_addr_mod) : 0u;

973 
size_m
 -
size_m_mod
;

977 *

 = 
LIB_MEM_ERR_NONE
;

979  (
size_m
);

980 
	}
}

1014 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1015 
	$Mem_PoC
 (
MEM_POOL
 *
pmem_po
,

1016 
LIB_ERR
 *

)

1019 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1020 i(

 =(
LIB_ERR
 *)0) {

1021 
	`CPU_SW_EXCEPTION
(;);

1026 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1027 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1032 
pmem_po
->
Ty
 = (
LIB_MEM_TYPE
)
LIB_MEM_TYPE_NONE
;

1033 
pmem_po
->
SegHdP
 = (
MEM_POOL
 *)0;

1034 
pmem_po
->
SegPvP
 = (
MEM_POOL
 *)0;

1035 
pmem_po
->
SegNextP
 = (
MEM_POOL
 *)0;

1036 
pmem_po
->
PoPvP
 = (
MEM_POOL
 *)0;

1037 
pmem_po
->
PoNextP
 = (
MEM_POOL
 *)0;

1038 
pmem_po
->
PoAddrS
 = (*)0;

1039 
pmem_po
->
PoAddrEnd
 = (*)0;

1040 
pmem_po
->
PoPs
 = (**)0;

1041 
pmem_po
->
PoSize
 = (
CPU_SIZE_T
 )0u;

1042 
pmem_po
->
BlkAlign
 = (
CPU_SIZE_T
 )0u;

1043 
pmem_po
->
BlkSize
 = (
CPU_SIZE_T
 )0u;

1044 
pmem_po
->
BlkNbr
 = (
CPU_SIZE_T
 )0u;

1045 
pmem_po
->
BlkIx
 = (
MEM_POOL_IX
 )0u;

1046 
pmem_po
->
SegAddr
 = (*)0;

1047 
pmem_po
->
SegAddrNextAva
 = (*)0;

1048 
pmem_po
->
SegSizeT
 = (
CPU_SIZE_T
 )0u;

1049 
pmem_po
->
SegSizeRem
 = (
CPU_SIZE_T
 )0u;

1052 *

 = 
LIB_MEM_ERR_NONE
;

1053 
	}
}

1209 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1210 
	$Mem_PoCe
 (
MEM_POOL
 *
pmem_po
,

1211 *
pmem_ba_addr
,

1212 
CPU_SIZE_T
 
mem_size
,

1213 
MEM_POOL_BLK_QTY
 
blk_nbr
,

1214 
CPU_SIZE_T
 
blk_size
,

1215 
CPU_SIZE_T
 
blk_ign
,

1216 
CPU_SIZE_T
 *
pos_qd
,

1217 
LIB_ERR
 *

)

1219 
MEM_POOL
 *
pmem_po_hp
;

1220 
MEM_POOL
 *
pmem_po_xt
;

1221 
MEM_POOL
 *
pmem_g
;

1222 
MEM_POOL
 *
pmem_g_ev
;

1223 
MEM_POOL
 *
pmem_g_xt
;

1224 **
o_r
;

1225 *
pmem_blk
;

1226 
CPU_INT08U
 *
pmem_addr_rs
;

1227 
CPU_INT08U
 *
pmem_addr_po
;

1228 
CPU_INT08U
 *
pmem_ba_addr_t
;

1229 
CPU_INT08U
 *
pmem_ba_addr_d
;

1230 
CPU_INT08U
 *
pmem_g_addr_t
;

1231 
CPU_INT08U
 *
pmem_g_addr_d
;

1232 
MEM_POOL_BLK_QTY
 
blk_m
;

1233 
CPU_SIZE_T
 
os_qd_unud
;

1234 
CPU_SIZE_T
 
size_t
;

1235 
CPU_SIZE_T
 
size_t_rs
;

1236 
CPU_SIZE_T
 
size_t_po
;

1237 
CPU_SIZE_T
 
size_m
;

1238 
CPU_SIZE_T
 
size_po_rs
;

1239 
CPU_SIZE_T
 
i
;

1240 
	`CPU_SR_ALLOC
();

1243 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1244 i(

 =(
LIB_ERR
 *)0) {

1245 
	`CPU_SW_EXCEPTION
(;);

1250 i(
pos_qd
 =(
CPU_SIZE_T
 *) 0) {

1251 
pos_qd
 = (
CPU_SIZE_T
 *)&
os_qd_unud
;

1252 ()&
os_qd_unud
;

1254 *
pos_qd
 = 0u;

1258 
	`Mem_PoC
(
pmem_po
, 

);

1259 i(*

 !
LIB_MEM_ERR_NONE
) {

1265 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1266 i(
pmem_ba_addr
 != (*)0) {

1267 i(
mem_size
 < 1) {

1268 *

 = 
LIB_MEM_ERR_INVALID_SEG_SIZE
;

1273 i(
blk_nbr
 < 1) {

1274 *

 = 
LIB_MEM_ERR_INVALID_BLK_NBR
;

1278 i(
blk_size
 < 1) {

1279 *

 = 
LIB_MEM_ERR_INVALID_BLK_SIZE
;

1283 i(
blk_ign
 < 1) {

1284 *

 = 
LIB_MEM_ERR_INVALID_BLK_ALIGN
;

1291 i(
Mem_PoTbl
 =(
MEM_POOL
 *)0) {

1292 *

 = 
LIB_MEM_ERR_HEAP_NOT_FOUND
;

1300 
pmem_po_hp
 = (
MEM_POOL
 *)&
Mem_PoHp
;

1301 
size_t
 = (
CPU_SIZE_T
) 0u;

1303 
	`CPU_CRITICAL_ENTER
();

1305 i(
pmem_ba_addr
 == (*)0) {

1306 
pmem_g
 = 
pmem_po_hp
;

1307 
pmem_g_ev
 = 
pmem_po_hp
;

1308 
pmem_g_xt
 = 
pmem_po_hp
;

1312 
pmem_addr_rs
 = (
CPU_INT08U
 *)
pmem_po_hp
->
SegAddrNextAva
;

1313 
size_t_rs
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_rs
,

1314 (
CPU_SIZE_T
)
blk_nbr
,

1315 (
CPU_SIZE_T
)(*),

1316 (
CPU_SIZE_T
)(*));

1317 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1318 i(
size_t_rs
 < 1) {

1319 
	`CPU_CRITICAL_EXIT
();

1320 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

1325 
pmem_addr_po
 = 
pmem_addr_rs
 + 
size_t_rs
;

1326 
size_t_po
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_po
,

1327 (
CPU_SIZE_T
)
blk_nbr
,

1328 (
CPU_SIZE_T
)
blk_size
,

1329 (
CPU_SIZE_T
)
blk_ign
);

1330 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1331 i(
size_t_po
 < 1) {

1332 
	`CPU_CRITICAL_EXIT
();

1333 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

1338 
size_t
 = 
size_t_rs
 + 
size_t_po
;

1340 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1341 i((
size_t
 < 
size_t_rs
) ||

1342 (
size_t
 < 
size_t_po
)) {

1343 
	`CPU_CRITICAL_EXIT
();

1344 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

1349 
size_m
 = 
pmem_po_hp
->
SegSizeRem
;

1350 i(
size_t
 > 
size_m
) {

1351 
	`CPU_CRITICAL_EXIT
();

1352 *
pos_qd
 = 
size_t
 - 
size_m
;

1353 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

1360 
pmem_ba_addr_t
 = (
CPU_INT08U
 *)
pmem_ba_addr
;

1361 
pmem_ba_addr_d
 = (
CPU_INT08U
 *)
pmem_ba_addr
 + 
mem_size
 - 1;

1363 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1364 i(
pmem_ba_addr_d
 < 
pmem_ba_addr_t
) {

1365 
	`CPU_CRITICAL_EXIT
();

1366 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR
;

1371 
pmem_g
 = (
MEM_POOL
 *)0;

1372 
pmem_g_ev
 = (
MEM_POOL
 *)0;

1373 
pmem_g_xt
 = 
Mem_PoTbl
;

1375 
pmem_g_xt
 !(
MEM_POOL
 *)0) {

1377 i((
pmem_ba_addr
 =
pmem_g_xt
->
SegAddr
) &&

1378 (
mem_size
 =
pmem_g_xt
->
SegSizeT
)) {

1380 
pmem_g
 = 
pmem_g_xt
;

1384 
pmem_g_addr_t
 = (
CPU_INT08U
 *)
pmem_g_xt
->
SegAddr
;

1385 
pmem_g_addr_d
 = (
CPU_INT08U
 *)
pmem_g_xt
->
SegAddr
 +mem_g_xt->
SegSizeT
 - 1;

1388 i(
pmem_ba_addr_d
 < 
pmem_g_addr_t
) {

1392 } i(((
pmem_ba_addr_t
 <
pmem_g_addr_t
) &&

1393 (
pmem_ba_addr_d
 >
pmem_g_addr_t
)) ||

1394 ((
pmem_ba_addr_t
 >
pmem_g_addr_t
) &&

1395 (
pmem_ba_addr_d
 <
pmem_g_addr_d
 )) ||

1396 ((
pmem_ba_addr_t
 <
pmem_g_addr_d
 ) &&

1397 (
pmem_ba_addr_d
 >
pmem_g_addr_d
 ))) {

1398 
	`CPU_CRITICAL_EXIT
();

1399 *

 = 
LIB_MEM_ERR_INVALID_SEG_OVERLAP
;

1404 
pmem_g_ev
 = 
pmem_g_xt
;

1405 
pmem_g_xt
 =mem_g_xt->
SegNextP
;

1408 i(
pmem_g
 =(
MEM_POOL
 *)0) {

1409 
pmem_g
 = 
pmem_po
;

1410 
pmem_po
->
SegAddr
 = 
pmem_ba_addr
;

1411 
pmem_po
->
SegAddrNextAva
 = 
pmem_ba_addr
;

1412 
pmem_po
->
SegSizeT
 = 
mem_size
;

1413 
pmem_po
->
SegSizeRem
 = 
mem_size
;

1419 
pmem_addr_rs
 = (
CPU_INT08U
 *)
pmem_po_hp
->
SegAddrNextAva
;

1420 
size_t_rs
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_rs
,

1421 (
CPU_SIZE_T
)
blk_nbr
,

1422 (
CPU_SIZE_T
)(*),

1423 (
CPU_SIZE_T
)(*));

1424 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1425 i(
size_t_rs
 < 1) {

1426 
	`CPU_CRITICAL_EXIT
();

1427 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

1432 
size_m
 = 
pmem_po_hp
->
SegSizeRem
;

1433 i(
size_t_rs
 > 
size_m
) {

1434 
	`CPU_CRITICAL_EXIT
();

1435 *
pos_qd
 = 
size_t_rs
 - 
size_m
;

1436 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

1441 
pmem_addr_po
 = (
CPU_INT08U
 *)
pmem_g
->
SegAddrNextAva
;

1442 
size_t_po
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_po
,

1443 (
CPU_SIZE_T
)
blk_nbr
,

1444 (
CPU_SIZE_T
)
blk_size
,

1445 (
CPU_SIZE_T
)
blk_ign
);

1446 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1447 i(
size_t_po
 < 1) {

1448 
	`CPU_CRITICAL_EXIT
();

1449 *

 = 
LIB_MEM_ERR_SEG_OVF
;

1454 
size_m
 = 
pmem_g
->
SegSizeRem
;

1455 i(
size_t_po
 > 
size_m
) {

1456 
	`CPU_CRITICAL_EXIT
();

1457 *
pos_qd
 = 
size_t_po
 - 
size_m
;

1458 *

 = 
LIB_MEM_ERR_SEG_EMPTY
;

1466 
size_po_rs
 = (
CPU_SIZE_T
)(
blk_nbr
 * (*));

1468 
o_r
 = (**)
	`Mem_SegAoc
((
MEM_POOL
 *)
pmem_po_hp
,

1469 (
CPU_SIZE_T
)
size_po_rs
,

1470 (
CPU_SIZE_T
)(*));

1471 i(
o_r
 == (**)0) {

1472 
size_m
 = 
pmem_po_hp
->
SegSizeRem
;

1473 
	`CPU_CRITICAL_EXIT
();

1475 i(
pmem_ba_addr
 == (*)0) {

1476 i(
size_t
 > 
size_m
) {

1477 *
pos_qd
 = 
size_t
 - 
size_m
;

1479 *
pos_qd
 = 
size_t
;

1482 i(
size_po_rs
 > 
size_m
) {

1483 *
pos_qd
 = 
size_po_rs
 - 
size_m
;

1485 *
pos_qd
 = 
size_po_rs
;

1488 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

1492 
i
 = 0u; i < (
CPU_SIZE_T
)
blk_nbr
; i++) {

1493 
pmem_blk
 = (*)
	`Mem_SegAoc
(
pmem_g
, 
blk_size
, 
blk_ign
);

1494 i(
pmem_blk
 == (*)0) {

1495 
pmem_addr_po
 = (
CPU_INT08U
 *)
pmem_g
->
SegAddrNextAva
;

1496 
size_m
 = (
CPU_SIZE_T
 )
pmem_g
->
SegSizeRem
;

1497 
	`CPU_CRITICAL_EXIT
();

1498 
blk_m
 = 
blk_nbr
 - (
MEM_POOL_BLK_QTY
)
i
;

1499 
size_t
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_po
,

1500 (
MEM_POOL_BLK_QTY
)
blk_m
,

1501 (
CPU_SIZE_T
 )
blk_size
,

1502 (
CPU_SIZE_T
 )
blk_ign
);

1504 i(
size_t
 > 
size_m
) {

1505 *
pos_qd
 = 
size_t
 - 
size_m
;

1507 *
pos_qd
 = 
size_t
;

1509 *

 = 
LIB_MEM_ERR_SEG_EMPTY
;

1512 
o_r
[
i
] = 
pmem_blk
;

1518 i(
pmem_g
 =
pmem_po
) {

1520 
pmem_po
->
SegPvP
 = 
pmem_g_ev
;

1521 
pmem_po
->
SegNextP
 = 
pmem_g_xt
;

1523 i(
pmem_g_ev
 !(
MEM_POOL
 *)0) {

1524 
pmem_g_ev
->
SegNextP
 = 
pmem_po
;

1526 
Mem_PoTbl
 = 
pmem_po
;

1529 i(
pmem_g_xt
 !(
MEM_POOL
 *)0) {

1530 
pmem_g_xt
->
SegPvP
 = 
pmem_po
;

1535 
pmem_po_xt
 = 
pmem_g
->
PoNextP
;

1536 
pmem_po
->
PoPvP
 = 
pmem_g
;

1537 
pmem_po
->
PoNextP
 = 
pmem_po_xt
;

1539 
pmem_g
->
PoNextP
 = 
pmem_po
;

1541 i(
pmem_po_xt
 !(
MEM_POOL
 *)0) {

1542 
pmem_po_xt
->
PoPvP
 = 
pmem_po
;

1549 
pmem_po
->
Ty
 = (
LIB_MEM_TYPE
 ) 
LIB_MEM_TYPE_POOL
;

1550 
pmem_po
->
SegHdP
 = (
MEM_POOL
 *
pmem_g
;

1551 
pmem_po
->
PoAddrS
 = (*
pmem_addr_po
;

1552 
pmem_po
->
PoAddrEnd
 = (*)(
pmem_addr_po
 + 
size_t_po
 - 1);

1553 
pmem_po
->
PoPs
 = (**
o_r
;

1554 
pmem_po
->
PoSize
 = (
CPU_SIZE_T
 ) 
size_t_po
;

1555 
pmem_po
->
BlkAlign
 = (
CPU_SIZE_T
 ) 
blk_ign
;

1556 
pmem_po
->
BlkSize
 = (
CPU_SIZE_T
 ) 
blk_size
;

1557 
pmem_po
->
BlkNbr
 = (
MEM_POOL_BLK_QTY

blk_nbr
;

1558 
pmem_po
->
BlkIx
 = (
MEM_POOL_IX
 ) 
blk_nbr
;

1561 
	`CPU_CRITICAL_EXIT
();

1563 *

 = 
LIB_MEM_ERR_NONE
;

1564 
	}
}

1597 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1598 
MEM_POOL_BLK_QTY
 
	$Mem_PoBlkGNbrAva
 (
MEM_POOL
 *
pmem_po
,

1599 
LIB_ERR
 *

)

1601 
MEM_POOL_BLK_QTY
 
nbr_blk_m
;

1602 
	`CPU_SR_ALLOC
();

1605 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1607 i(

 =(
LIB_ERR
 *)0) {

1608 
	`CPU_SW_EXCEPTION
(0u);

1611 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1612 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1617 
	`CPU_CRITICAL_ENTER
();

1619 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1620 
pmem_po
->
Ty
) {

1621 
LIB_MEM_TYPE_POOL
:

1625 
LIB_MEM_TYPE_NONE
:

1626 
LIB_MEM_TYPE_HEAP
:

1628 
	`CPU_CRITICAL_EXIT
();

1629 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1635 
nbr_blk_m
 = 
pmem_po
->
BlkIx
;

1637 
	`CPU_CRITICAL_EXIT
();

1640 *

 = 
LIB_MEM_ERR_NONE
;

1642  (
nbr_blk_m
);

1643 
	}
}

1678 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1679 *
	$Mem_PoBlkG
 (
MEM_POOL
 *
pmem_po
,

1680 
CPU_SIZE_T
 
size
,

1681 
LIB_ERR
 *

)

1683 *
pmem_blk
;

1684 
	`CPU_SR_ALLOC
();

1687 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1688 i(

 =(
LIB_ERR
 *)0) {

1689 
	`CPU_SW_EXCEPTION
((*)0);

1694 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1695 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1696 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1700 i(
size
 < 1) {

1701 *

 = 
LIB_MEM_ERR_INVALID_BLK_SIZE
;

1706 
	`CPU_CRITICAL_ENTER
();

1708 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1709 i(
pmem_po
->
Ty
 !
LIB_MEM_TYPE_POOL
) {

1710 
	`CPU_CRITICAL_EXIT
();

1711 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1715 i(
size
 > 
pmem_po
->
BlkSize
) {

1716 
	`CPU_CRITICAL_EXIT
();

1717 *

 = 
LIB_MEM_ERR_INVALID_BLK_SIZE
;

1722 ()&
size
;

1724 i(
pmem_po
->
BlkIx
 < 1) {

1725 
	`CPU_CRITICAL_EXIT
();

1726 *

 = 
LIB_MEM_ERR_POOL_EMPTY
;

1730 i(
pmem_po
->
BlkIx
 >mem_po->
BlkNbr
) {

1731 
	`CPU_CRITICAL_EXIT
();

1732 *

 = 
LIB_MEM_ERR_INVALID_BLK_IX
;

1737 
pmem_po
->
BlkIx
--;

1738 
pmem_blk
 = 
pmem_po
->
PoPs
[pmem_po->
BlkIx
];

1740 
	`CPU_CRITICAL_EXIT
();

1742 *

 = 
LIB_MEM_ERR_NONE
;

1744  (
pmem_blk
);

1745 
	}
}

1783 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1784 *
	$Mem_PoBlkGUdAtIx
 (
MEM_POOL
 *
pmem_po
,

1785 
MEM_POOL_IX
 
ud_ix
,

1786 
LIB_ERR
 *

)

1788 
MEM_POOL_IX
 
blk_ix
;

1789 *
pmem_blk
;

1790 
	`CPU_SR_ALLOC
();

1793 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1794 i(

 =(
LIB_ERR
 *)0) {

1795 
	`CPU_SW_EXCEPTION
((*)0);

1800 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1801 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1802 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1807 
	`CPU_CRITICAL_ENTER
();

1809 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1810 i(
pmem_po
->
Ty
 !
LIB_MEM_TYPE_POOL
) {

1811 
	`CPU_CRITICAL_EXIT
();

1812 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1816 i(
pmem_po
->
BlkIx
 >pmem_po->
BlkNbr
) {

1817 
	`CPU_CRITICAL_EXIT
();

1818 *

 = 
LIB_MEM_ERR_INVALID_BLK_IX
;

1823 
blk_ix
 = 
pmem_po
->
BlkNbr
 - 
ud_ix
 - 1u;

1825 i(
blk_ix
 >
pmem_po
->
BlkNbr
) {

1826 
	`CPU_CRITICAL_EXIT
();

1827 *

 = 
LIB_MEM_ERR_INVALID_BLK_IX
;

1831 i(
blk_ix
 < 
pmem_po
->
BlkIx
) {

1832 
	`CPU_CRITICAL_EXIT
();

1833 *

 = 
LIB_MEM_ERR_INVALID_BLK_IX
;

1837 
pmem_blk
 = 
pmem_po
->
PoPs
[
blk_ix
];

1839 
	`CPU_CRITICAL_EXIT
();

1841 *

 = 
LIB_MEM_ERR_NONE
;

1843  (
pmem_blk
);

1844 
	}
}

1880 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1881 
	$Mem_PoBlkFe
 (
MEM_POOL
 *
pmem_po
,

1882 *
pmem_blk
,

1883 
LIB_ERR
 *

)

1885 *
p_addr
;

1886 
CPU_BOOLEAN
 
addr_vid
;

1887 
MEM_POOL_IX
 
i
;

1888 
	`CPU_SR_ALLOC
();

1891 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1892 i(

 =(
LIB_ERR
 *)0) {

1893 
	`CPU_SW_EXCEPTION
(;);

1898 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1899 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1900 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1904 i(
pmem_blk
 == (*)0) {

1905 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1910 
	`CPU_CRITICAL_ENTER
();

1912 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1913 i(
pmem_po
->
Ty
 !
LIB_MEM_TYPE_POOL
) {

1914 
	`CPU_CRITICAL_EXIT
();

1915 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1919 
addr_vid
 = 
	`Mem_PoBlkIsVidAddr
(
pmem_po
, 
pmem_blk
);

1920 i(
addr_vid
 !
DEF_OK
) {

1921 
	`CPU_CRITICAL_EXIT
();

1922 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR
;

1926 
i
 = 0u; i < 
pmem_po
->
BlkIx
; i++) {

1927 i(
pmem_blk
 =
pmem_po
->
PoPs
[
i
]) {

1928 
	`CPU_CRITICAL_EXIT
();

1929 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR_IN_POOL
;

1935 i(
pmem_po
->
BlkIx
 >pmem_po->
BlkNbr
) {

1936 
	`CPU_CRITICAL_EXIT
();

1937 *

 = 
LIB_MEM_ERR_POOL_FULL
;

1942 
addr_vid
 = 
DEF_NO
;

1943 
i
 = 
pmem_po
->
BlkIx
; i <mem_po->
BlkNbr
; i++) {

1944 
p_addr
 = 
pmem_po
->
PoPs
[
i
];

1945 i(
p_addr
 =
pmem_blk
) {

1946 
addr_vid
 = 
DEF_YES
;

1951 i(
addr_vid
 =
DEF_YES
) {

1952 
pmem_po
->
PoPs
[
i
] =mem_po->PoPs[pmem_po->
BlkIx
];

1954 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1955 
	`CPU_CRITICAL_EXIT
();

1956 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1962 
pmem_po
->
PoPs
[pmem_po->
BlkIx
] = 
pmem_blk
;

1963 
pmem_po
->
BlkIx
++;

1965 
	`CPU_CRITICAL_EXIT
();

1967 *

 = 
LIB_MEM_ERR_NONE
;

1968 
	}
}

2008 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

2009 
MEM_POOL_IX
 
	$Mem_PoBlkIxG
 (
MEM_POOL
 *
pmem_po
,

2010 *
pmem_blk
,

2011 
LIB_ERR
 *

)

2013 *
p_addr
;

2014 
CPU_BOOLEAN
 
addr_vid
;

2015 
MEM_POOL_IX
 
i
;

2016 
MEM_POOL_IX
 
po_ix
;

2017 
MEM_POOL_IX
 
vid_ix
;

2018 
	`CPU_SR_ALLOC
();

2021 
vid_ix
 = 
	`DEF_GET_U_MAX_VAL
(
MEM_POOL_IX
);

2022 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2023 i(

 =(
LIB_ERR
 *)0) {

2024 
	`CPU_SW_EXCEPTION
(
vid_ix
);

2029 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2030 i(
pmem_po
 =(
MEM_POOL
 *)0) {

2031 *

 = 
LIB_MEM_ERR_NULL_PTR
;

2032  (
vid_ix
);

2035 i(
pmem_blk
 == (*)0) {

2036 *

 = 
LIB_MEM_ERR_NULL_PTR
;

2037  (
vid_ix
);

2041 
	`CPU_CRITICAL_ENTER
();

2043 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2044 i(
pmem_po
->
Ty
 !
LIB_MEM_TYPE_POOL
) {

2045 
	`CPU_CRITICAL_EXIT
();

2046 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

2047 (
vid_ix
);

2050 
addr_vid
 = 
	`Mem_PoBlkIsVidAddr
(
pmem_po
, 
pmem_blk
);

2051 i(
addr_vid
 !
DEF_OK
) {

2052 
	`CPU_CRITICAL_EXIT
();

2053 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR
;

2054  (
vid_ix
);

2057 
i
 = 0u; i < 
pmem_po
->
BlkIx
; i++) {

2058 i(
pmem_blk
 =
pmem_po
->
PoPs
[
i
]) {

2059 
	`CPU_CRITICAL_EXIT
();

2060 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR_IN_POOL
;

2061  (
vid_ix
);

2066 i(
pmem_po
->
BlkIx
 >pmem_po->
BlkNbr
) {

2067 
	`CPU_CRITICAL_EXIT
();

2068 *

 = 
LIB_MEM_ERR_POOL_FULL
;

2069  (
vid_ix
);

2072 
addr_vid
 = 
DEF_NO
;

2073 
i
 = 
pmem_po
->
BlkIx
; i <mem_po->
BlkNbr
; i++) {

2074 
p_addr
 = 
pmem_po
->
PoPs
[
i
];

2075 i(
p_addr
 =
pmem_blk
) {

2076 
addr_vid
 = 
DEF_YES
;

2081 i(
addr_vid
 =
DEF_YES
) {

2082 
po_ix
 = 
pmem_po
->
BlkNbr
 - 1 - 
i
;

2083 
	`CPU_CRITICAL_EXIT
();

2084 *

 = 
LIB_MEM_ERR_NONE
;

2085  (
po_ix
);

2087 
	`CPU_CRITICAL_EXIT
();

2088 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

2089  (
vid_ix
);

2092 
	}
}

2127 #i((
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
) && \

2128 (
	gLIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
))

2129 
CPU_BOOLEAN
 
	$Mem_PoBlkIsVidAddr
 (
MEM_POOL
 *
pmem_po
,

2130 *
pmem_blk
)

2132 
CPU_INT08U
 *
o_addr_f
;

2133 *
o_addr_t
;

2134 *
o_addr_d
;

2135 
CPU_SIZE_T
 
ign_offt
;

2136 
CPU_SIZE_T
 
blk_ign
;

2137 
CPU_SIZE_T
 
blk_ign_offt
;

2138 
CPU_SIZE_T
 
blk_size
;

2139 
CPU_SIZE_T
 
mem_ign
;

2140 
CPU_SIZE_T
 
mem_ign_offt
;

2141 
CPU_SIZE_T
 
mem_diff
;

2142 
CPU_BOOLEAN
 
addr_vid
;

2145 
o_addr_t
 = 
pmem_po
->
PoAddrS
;

2146 
o_addr_d
 = 
pmem_po
->
PoAddrEnd
;

2148 i((
pmem_blk
 < 
o_addr_t
) ||

2149 (
pmem_blk
 > 
o_addr_d
)) {

2150  (
DEF_NO
);

2153 
blk_ign
 = (
CPU_SIZE_T
)
pmem_po
->
BlkAlign
;

2154 
ign_offt
 = (
CPU_SIZE_T
)((
CPU_ADDR
)
o_addr_t
 % 
blk_ign
);

2155 i(
ign_offt
 != 0u) {

2156 
mem_ign_offt
 = 
blk_ign
 - 
ign_offt
;

2158 
mem_ign_offt
 = 0u;

2161 
blk_size
 = 
pmem_po
->
BlkSize
;

2162 
ign_offt
 = 
blk_size
 % 
blk_ign
;

2163 i(
ign_offt
 != 0u) {

2164 
blk_ign_offt
 = 
blk_ign
 - 
ign_offt
;

2166 
blk_ign_offt
 = 0u;

2169 
o_addr_f
 = (
CPU_INT08U
 *)((CPU_INT08U *)
o_addr_t
 + 
mem_ign_offt
);

2170 
mem_diff
 = (
CPU_SIZE_T
 )((
CPU_INT08U
 *)
pmem_blk
 - 
o_addr_f
);

2171 
mem_ign
 = (
CPU_SIZE_T
 )
blk_size
 + 
blk_ign_offt
);

2173 
addr_vid
 = ((
mem_diff
 % 
mem_ign
=0u? 
DEF_YES
 : 
DEF_NO
;

2175  (
addr_vid
);

2176 
	}
}

2284 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

2285 
CPU_SIZE_T
 
	$Mem_SegCcTSize
 (*
pmem_addr
,

2286 
MEM_POOL_BLK_QTY
 
blk_nbr
,

2287 
CPU_SIZE_T
 
blk_size
,

2288 
CPU_SIZE_T
 
blk_ign
)

2290 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2291 
CPU_SIZE_T
 
blk_size_mem_igd
;

2292 
CPU_SIZE_T
 
blk_size_igd
;

2293 
CPU_SIZE_T
 
blk_size_igd_nbr
;

2294 
CPU_SIZE_T
 
blk_size_t
;

2296 
CPU_SIZE_T
 
ign_offt
;

2297 
CPU_SIZE_T
 
mem_ign_offt
;

2298 
CPU_SIZE_T
 
blk_ign_offt
;

2299 
CPU_SIZE_T
 
size_t
;

2302 
ign_offt
 = (
CPU_ADDR
)
pmem_addr
 % 
blk_ign
;

2303 i(
ign_offt
 != 0u) {

2304 
mem_ign_offt
 = 
blk_ign
 - 
ign_offt
;

2306 
mem_ign_offt
 = 0u;

2309 
ign_offt
 = 
blk_size
 % 
blk_ign
;

2310 i(
ign_offt
 != 0u) {

2311 
blk_ign_offt
 = 
blk_ign
 - 
ign_offt
;

2313 
blk_ign_offt
 = 0u;

2316 
size_t
 = 
mem_ign_offt
 + ((
blk_size
 + 
blk_ign_offt
* ((
CPU_SIZE_T
)
blk_nbr
 - 1)) + blk_size;

2318 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2319 
blk_size_mem_igd
 = 
mem_ign_offt
 + 
blk_size
;

2320 i((
blk_size_mem_igd
 < 
mem_ign_offt
) ||

2321 (
blk_size_mem_igd
 < 
blk_size
)) {

2325 i(
blk_nbr
 > 1) {

2326 
blk_size_igd
 = 
blk_size
 + 
blk_ign_offt
;

2327 i((
blk_size_igd
 < 
blk_ign_offt
) ||

2328 (
blk_size_igd
 < 
blk_size
)) {

2332 
blk_size_igd_nbr
 = 
blk_size_igd
 * ((
CPU_SIZE_T
)
blk_nbr
 - 1);

2333 i((
blk_size_igd_nbr
 < 
blk_size_igd
) ||

2334 (
blk_size_igd_nbr
 < 
blk_ign_offt
) ||

2335 (
blk_size_igd_nbr
 < 
blk_size
)) {

2339 
blk_size_t
 = 
blk_size_igd_nbr
 + 
blk_size
;

2340 i((
blk_size_t
 < 
blk_size_igd_nbr
) ||

2341 (
blk_size_t
 < 
blk_size
)) {

2345 i((
size_t
 < 
blk_size_mem_igd
) ||

2346 (
size_t
 < 
blk_size_igd_nbr
) ||

2347 (
size_t
 < 
blk_size_t
)) {

2353  (
size_t
);

2354 
	}
}

2392 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

2393 *
	$Mem_SegAoc
 (
MEM_POOL
 *
pmem_po
,

2394 
CPU_SIZE_T
 
size
,

2395 
CPU_SIZE_T
 
ign
)

2397 
CPU_INT08U
 *
pmem_addr
;

2398 
CPU_INT08U
 *
pmem_addr_xt
;

2399 
CPU_SIZE_T
 
mem_ign
;

2400 
CPU_SIZE_T
 
ign_offt
;

2401 
CPU_SIZE_T
 
size_t
;

2404 
pmem_addr
 = (
CPU_INT08U
 *)
pmem_po
->
SegAddrNextAva
;

2406 
mem_ign
 = (
CPU_SIZE_T
)((
CPU_ADDR
)
pmem_addr
 % 
ign
);

2408 i(
mem_ign
 != 0u) {

2409 
ign_offt
 = 
ign
 - 
mem_ign
;

2411 
ign_offt
 = 0u;

2414 
size_t
 = 
ign_offt
 + 
size
;

2415 i(
size_t
 > 
pmem_po
->
SegSizeRem
) {

2419 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2420 i((
size_t
 < 
ign_offt
) ||

2421 (
size_t
 < 
size
)) {

2426 
pmem_addr_xt
 = 
pmem_addr
 + 
size_t
;

2428 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2429 i(
pmem_addr_xt
 < 
pmem_addr
) {

2434 
pmem_addr
 +
ign_offt
;

2436 
pmem_po
->
SegAddrNextAva
 = (*)
pmem_addr_xt
;

2437 
pmem_po
->
SegSizeRem
 -(
CPU_SIZE_T
)
size_t
;

2439  ((*)
pmem_addr
);

2440 
	}
}

	@uC-LIB/lib_mem.h

64 #ide 
LIB_MEM_MODULE_PRESENT


65 
	#LIB_MEM_MODULE_PRESENT


	)

106 
	~<u.h
>

107 
	~<u_ce.h
>

109 
	~<lib_def.h
>

110 
	~<lib_cfg.h
>

119 #ifde 
LIB_MEM_MODULE


120 
	#LIB_MEM_EXT


	)

122 
	#LIB_MEM_EXT
 

	)

149 #ide 
LIB_MEM_CFG_ARG_CHK_EXT_EN


150 
	#LIB_MEM_CFG_ARG_CHK_EXT_EN
 
DEF_DISABLED


	)

165 #ide 
LIB_MEM_CFG_OPTIMIZE_ASM_EN


166 
	#LIB_MEM_CFG_OPTIMIZE_ASM_EN
 
DEF_DISABLED


	)

181 #ide 
LIB_MEM_CFG_ALLOC_EN


182 
	#LIB_MEM_CFG_ALLOC_EN
 
DEF_DISABLED


	)

206 
	#LIB_MEM_TYPE_NONE
 
	`CPU_TYPE_CREATE
('N', 'O', 'N', 'E')

	)

207 
	#LIB_MEM_TYPE_HEAP
 
	`CPU_TYPE_CREATE
('H', 'E', 'A', 'P')

	)

208 
	#LIB_MEM_TYPE_POOL
 
	`CPU_TYPE_CREATE
('P', 'O', 'O', 'L')

	)

227 
CPU_INT32U
 
	tLIB_MEM_TYPE
;

236 
CPU_SIZE_T
 
	tMEM_POOL_BLK_QTY
;

245 
MEM_POOL_BLK_QTY
 
	tMEM_POOL_IX
;

293 
mem_po
 
	tMEM_POOL
;

296 
	smem_po
 {

297 
LIB_MEM_TYPE
 
	mTy
;

299 
MEM_POOL
 *
	mSegHdP
;

300 
MEM_POOL
 *
	mSegPvP
;

301 
MEM_POOL
 *
	mSegNextP
;

302 
MEM_POOL
 *
	mPoPvP
;

303 
MEM_POOL
 *
	mPoNextP
;

305 *
	mPoAddrS
;

306 *
	mPoAddrEnd
;

307 **
	mPoPs
;

308 
MEM_POOL_IX
 
	mBlkIx
;

309 
CPU_SIZE_T
 
	mPoSize
;

310 
MEM_POOL_BLK_QTY
 
	mBlkNbr
;

311 
CPU_SIZE_T
 
	mBlkSize
;

312 
CPU_SIZE_T
 
	mBlkAlign
;

315 *
	mSegAddr
;

316 *
	mSegAddrNextAva
;

317 
CPU_SIZE_T
 
	mSegSizeT
;

318 
CPU_SIZE_T
 
	mSegSizeRem
;

412 #i ((
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_64
) || \

413 (
	gCPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
))

415 
	#MEM_VAL_BIG_TO_LITTLE_16
(
v
((
CPU_INT16U
)(((CPU_INT16U)((((CPU_INT16U)(v)& (CPU_INT16U0xFF00u>> (1u * 
DEF_OCTET_NBR_BITS
))| \

	)

416 ((
CPU_INT16U
)((((CPU_INT16U)(
v
)& (CPU_INT16U0x00FFu<< (1u * 
DEF_OCTET_NBR_BITS
)))))

418 
	#MEM_VAL_BIG_TO_LITTLE_32
(
v
((
CPU_INT32U
)(((CPU_INT32U)((((CPU_INT32U)(v)& (CPU_INT32U)0xFF000000u>> (3u * 
DEF_OCTET_NBR_BITS
))| \

	)

419 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x00FF0000u>> (1u * 
DEF_OCTET_NBR_BITS
))) | \

420 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x0000FF00u<< (1u * 
DEF_OCTET_NBR_BITS
))) | \

421 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x000000FFu<< (3u * 
DEF_OCTET_NBR_BITS
)))))

423 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

425 
	#MEM_VAL_BIG_TO_LITTLE_16
(
v
((
CPU_INT16U
)(((CPU_INT16U)((((CPU_INT16U)(v)& (CPU_INT16U0xFF00u>> (1u * 
DEF_OCTET_NBR_BITS
))| \

	)

426 ((
CPU_INT16U
)((((CPU_INT16U)(
v
)& (CPU_INT16U0x00FFu<< (1u * 
DEF_OCTET_NBR_BITS
)))))

428 
	#MEM_VAL_BIG_TO_LITTLE_32
(
v
((
CPU_INT32U
)(((CPU_INT32U)((((CPU_INT32U)(v)& (CPU_INT32U)0xFF000000u>> (1u * 
DEF_OCTET_NBR_BITS
))| \

	)

429 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x00FF0000u<< (1u * 
DEF_OCTET_NBR_BITS
))) | \

430 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x0000FF00u>> (1u * 
DEF_OCTET_NBR_BITS
))) | \

431 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x000000FFu<< (1u * 
DEF_OCTET_NBR_BITS
)))))

435 
	#MEM_VAL_BIG_TO_LITTLE_16
(
v
(v)

	)

436 
	#MEM_VAL_BIG_TO_LITTLE_32
(
v
(v)

	)

441 
	#MEM_VAL_LITTLE_TO_BIG_16
(
v

	`MEM_VAL_BIG_TO_LITTLE_16
(v)

	)

442 
	#MEM_VAL_LITTLE_TO_BIG_32
(
v

	`MEM_VAL_BIG_TO_LITTLE_32
(v)

	)

446 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

448 
	#MEM_VAL_BIG_TO_HOST_16
(
v
(v)

	)

449 
	#MEM_VAL_BIG_TO_HOST_32
(
v
(v)

	)

450 
	#MEM_VAL_LITTLE_TO_HOST_16
(
v

	`MEM_VAL_LITTLE_TO_BIG_16
(v)

	)

451 
	#MEM_VAL_LITTLE_TO_HOST_32
(
v

	`MEM_VAL_LITTLE_TO_BIG_32
(v)

	)

453 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

455 
	#MEM_VAL_BIG_TO_HOST_16
(
v

	`MEM_VAL_BIG_TO_LITTLE_16
(v)

	)

456 
	#MEM_VAL_BIG_TO_HOST_32
(
v

	`MEM_VAL_BIG_TO_LITTLE_32
(v)

	)

457 
	#MEM_VAL_LITTLE_TO_HOST_16
(
v
(v)

	)

458 
	#MEM_VAL_LITTLE_TO_HOST_32
(
v
(v)

	)

468 
	#MEM_VAL_HOST_TO_BIG_16
(
v

	`MEM_VAL_BIG_TO_HOST_16
(v)

	)

469 
	#MEM_VAL_HOST_TO_BIG_32
(
v

	`MEM_VAL_BIG_TO_HOST_32
(v)

	)

470 
	#MEM_VAL_HOST_TO_LITTLE_16
(
v

	`MEM_VAL_LITTLE_TO_HOST_16
(v)

	)

471 
	#MEM_VAL_HOST_TO_LITTLE_32
(
v

	`MEM_VAL_LITTLE_TO_HOST_32
(v)

	)

527 
	#MEM_VAL_GET_INT08U_BIG
(
addr
((
CPU_INT08U
((CPU_INT08U)(((CPU_INT08U)(*(((CPU_INT08U *)ddr)+ 0))<< (0u * 
DEF_OCTET_NBR_BITS
))))

	)

529 
	#MEM_VAL_GET_INT16U_BIG
(
addr
((
CPU_INT16U
)(((CPU_INT16U)(((CPU_INT16U)(*(((
CPU_INT08U
 *)ddr)+ 0))<< (1u * 
DEF_OCTET_NBR_BITS
))+ \

	)

530 ((
CPU_INT16U
)(((CPU_INT16U)(*(((
CPU_INT08U
 *)(
addr
)+ 1))<< (0u * 
DEF_OCTET_NBR_BITS
)))))

532 
	#MEM_VAL_GET_INT32U_BIG
(
addr
((
CPU_INT32U
)(((CPU_INT32U)(((CPU_INT32U)(*(((
CPU_INT08U
 *)ddr)+ 0))<< (3u * 
DEF_OCTET_NBR_BITS
))+ \

	)

533 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 1))<< (2u * 
DEF_OCTET_NBR_BITS
))) + \

534 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 2))<< (1u * 
DEF_OCTET_NBR_BITS
))) + \

535 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 3))<< (0u * 
DEF_OCTET_NBR_BITS
)))))

539 
	#MEM_VAL_GET_INT08U_LITTLE
(
addr
((
CPU_INT08U
((CPU_INT08U)(((CPU_INT08U)(*(((CPU_INT08U *)ddr)+ 0))<< (0u * 
DEF_OCTET_NBR_BITS
))))

	)

541 
	#MEM_VAL_GET_INT16U_LITTLE
(
addr
((
CPU_INT16U
)(((CPU_INT16U)(((CPU_INT16U)(*(((
CPU_INT08U
 *)ddr)+ 0))<< (0u * 
DEF_OCTET_NBR_BITS
))+ \

	)

542 ((
CPU_INT16U
)(((CPU_INT16U)(*(((
CPU_INT08U
 *)(
addr
)+ 1))<< (1u * 
DEF_OCTET_NBR_BITS
)))))

544 
	#MEM_VAL_GET_INT32U_LITTLE
(
addr
((
CPU_INT32U
)(((CPU_INT32U)(((CPU_INT32U)(*(((
CPU_INT08U
 *)ddr)+ 0))<< (0u * 
DEF_OCTET_NBR_BITS
))+ \

	)

545 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 1))<< (1u * 
DEF_OCTET_NBR_BITS
))) + \

546 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 2))<< (2u * 
DEF_OCTET_NBR_BITS
))) + \

547 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 3))<< (3u * 
DEF_OCTET_NBR_BITS
)))))

551 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

553 
	#MEM_VAL_GET_INT08U
(
addr

	`MEM_VAL_GET_INT08U_BIG
ddr)

	)

554 
	#MEM_VAL_GET_INT16U
(
addr

	`MEM_VAL_GET_INT16U_BIG
ddr)

	)

555 
	#MEM_VAL_GET_INT32U
(
addr

	`MEM_VAL_GET_INT32U_BIG
ddr)

	)

557 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

559 
	#MEM_VAL_GET_INT08U
(
addr

	`MEM_VAL_GET_INT08U_LITTLE
ddr)

	)

560 
	#MEM_VAL_GET_INT16U
(
addr

	`MEM_VAL_GET_INT16U_LITTLE
ddr)

	)

561 
	#MEM_VAL_GET_INT32U
(
addr

	`MEM_VAL_GET_INT32U_LITTLE
ddr)

	)

625 
	#MEM_VAL_SET_INT08U_BIG
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((CPU_INT08U)(v)& (CPU_INT08U0xFFu>> (0u * 
DEF_OCTET_NBR_BITS
))); } 0)

	)

627 
	#MEM_VAL_SET_INT16U_BIG
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((
CPU_INT16U
)(v)& (CPU_INT16U0xFF00u>> (1u * 
DEF_OCTET_NBR_BITS
))); \

	)

628 (*(((
	gCPU_INT08U
 *)(
	gaddr
)+ 1)((
CPU_INT08U
)((((
CPU_INT16U
)(
v
)& (CPU_INT16U0x00FFu>> (0u * 
DEF_OCTET_NBR_BITS
))); } 0)

630 
	#MEM_VAL_SET_INT32U_BIG
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((
CPU_INT32U
)(v)& (CPU_INT32U)0xFF000000u>> (3u * 
DEF_OCTET_NBR_BITS
))); \

	)

631 (*(((
CPU_INT08U
 *)(
addr
)+ 1)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x00FF0000u>> (2u * 
DEF_OCTET_NBR_BITS
))); \

632 (*(((
CPU_INT08U
 *)(
addr
)+ 2)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x0000FF00u>> (1u * 
DEF_OCTET_NBR_BITS
))); \

633 (*(((
CPU_INT08U
 *)(
addr
)+ 3)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x000000FFu>> (0u * 
DEF_OCTET_NBR_BITS
))); 
	}
} 0)

637 
	#MEM_VAL_SET_INT08U_LITTLE
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((CPU_INT08U)(v)& (CPU_INT08U0xFFu>> (0u * 
DEF_OCTET_NBR_BITS
))); 
	}
} 0)

	)

639 
	#MEM_VAL_SET_INT16U_LITTLE
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((
CPU_INT16U
)(v)& (CPU_INT16U0x00FFu>> (0u * 
DEF_OCTET_NBR_BITS
))); \

	)

640 (*(((
	gCPU_INT08U
 *)(
	gaddr
)+ 1)((
CPU_INT08U
)((((
CPU_INT16U
)(
v
)& (CPU_INT16U0xFF00u>> (1u * 
DEF_OCTET_NBR_BITS
))); } 0)

642 
	#MEM_VAL_SET_INT32U_LITTLE
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((
CPU_INT32U
)(v)& (CPU_INT32U)0x000000FFu>> (0u * 
DEF_OCTET_NBR_BITS
))); \

	)

643 (*(((
CPU_INT08U
 *)(
addr
)+ 1)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x0000FF00u>> (1u * 
DEF_OCTET_NBR_BITS
))); \

644 (*(((
CPU_INT08U
 *)(
addr
)+ 2)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x00FF0000u>> (2u * 
DEF_OCTET_NBR_BITS
))); \

645 (*(((
CPU_INT08U
 *)(
addr
)+ 3)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0xFF000000u>> (3u * 
DEF_OCTET_NBR_BITS
))); 
	}
} 0)

649 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

651 
	#MEM_VAL_SET_INT08U
(
addr
, 
v

	`MEM_VAL_SET_INT08U_BIG
ddr, v)

	)

652 
	#MEM_VAL_SET_INT16U
(
addr
, 
v

	`MEM_VAL_SET_INT16U_BIG
ddr, v)

	)

653 
	#MEM_VAL_SET_INT32U
(
addr
, 
v

	`MEM_VAL_SET_INT32U_BIG
ddr, v)

	)

655 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

657 
	#MEM_VAL_SET_INT08U
(
addr
, 
v

	`MEM_VAL_SET_INT08U_LITTLE
ddr, v)

	)

658 
	#MEM_VAL_SET_INT16U
(
addr
, 
v

	`MEM_VAL_SET_INT16U_LITTLE
ddr, v)

	)

659 
	#MEM_VAL_SET_INT32U
(
addr
, 
v

	`MEM_VAL_SET_INT32U_LITTLE
ddr, v)

	)

733 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

736 
	#MEM_VAL_COPY_GET_INT08U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

738 
	#MEM_VAL_COPY_GET_INT16U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

739 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 1)); } 0)

741 
	#MEM_VAL_COPY_GET_INT32U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

742 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

743 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

744 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 3)); 
	}
} 0)

748 
	#MEM_VAL_COPY_GET_INT08U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

750 
	#MEM_VAL_COPY_GET_INT16U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 1)); \

	)

751 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 0)); } 0)

753 
	#MEM_VAL_COPY_GET_INT32U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 3)); \

	)

754 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

755 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

756 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 0)); 
	}
} 0)

760 
	#MEM_VAL_COPY_GET_INT08U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U_BIG
ddr_de,ddr_c)

	)

761 
	#MEM_VAL_COPY_GET_INT16U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U_BIG
ddr_de,ddr_c)

	)

762 
	#MEM_VAL_COPY_GET_INT32U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U_BIG
ddr_de,ddr_c)

	)

767 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

770 
	#MEM_VAL_COPY_GET_INT08U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

772 
	#MEM_VAL_COPY_GET_INT16U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 1)); \

	)

773 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 0)); } 0)

775 
	#MEM_VAL_COPY_GET_INT32U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 3)); \

	)

776 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

777 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

778 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 0)); 
	}
} 0)

782 
	#MEM_VAL_COPY_GET_INT08U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

784 
	#MEM_VAL_COPY_GET_INT16U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

785 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 1)); } 0)

787 
	#MEM_VAL_COPY_GET_INT32U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

788 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

789 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

790 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 3)); 
	}
} 0)

794 
	#MEM_VAL_COPY_GET_INT08U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U_LITTLE
ddr_de,ddr_c)

	)

795 
	#MEM_VAL_COPY_GET_INT16U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U_LITTLE
ddr_de,ddr_c)

	)

796 
	#MEM_VAL_COPY_GET_INT32U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U_LITTLE
ddr_de,ddr_c)

	)

883 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

886 
	#MEM_VAL_COPY_GET_INTU_BIG
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

887 
CPU_SIZE_T
 
_i
; \

889 
_i
 = 0; _< (
v_size
); _i++) { \

890 (*(((
CPU_INT08U
 *)(
addr_de
)+ 
_i
)(*(((CPU_INT08U *)(
addr_c
)) + _i)); \

892 
	}
} 0)

895 
	#MEM_VAL_COPY_GET_INTU_LITTLE
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

896 
CPU_SIZE_T
 
_i
; \

897 
CPU_SIZE_T
 
_j
; \

900 
_j
 = (
v_size
) - 1; \

902 
_i
 = 0; _< (
v_size
); _i++) { \

903 (*(((
CPU_INT08U
 *)(
addr_de
)+ 
_i
)(*(((CPU_INT08U *)(
addr_c
)+ 
_j
)); \

904 
_j
--; \

906 
	}
} 0)

909 
	#MEM_VAL_COPY_GET_INTU
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU_BIG
ddr_de,ddr_c, v_size)

	)

914 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

917 
	#MEM_VAL_COPY_GET_INTU_BIG
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

918 
CPU_SIZE_T
 
_i
; \

919 
CPU_SIZE_T
 
_j
; \

922 
_j
 = (
v_size
) - 1; \

924 
_i
 = 0; _< (
v_size
); _i++) { \

925 (*(((
CPU_INT08U
 *)(
addr_de
)+ 
_i
)(*(((CPU_INT08U *)(
addr_c
)+ 
_j
)); \

926 
_j
--; \

928 
	}
} 0)

931 
	#MEM_VAL_COPY_GET_INTU_LITTLE
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

932 
CPU_SIZE_T
 
_i
; \

934 
_i
 = 0; _< (
v_size
); _i++) { \

935 (*(((
CPU_INT08U
 *)(
addr_de
)+ 
_i
)(*(((CPU_INT08U *)(
addr_c
)) + _i)); \

937 
	}
} 0)

940 
	#MEM_VAL_COPY_GET_INTU
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU_LITTLE
ddr_de,ddr_c, v_size)

	)

1011 
	#MEM_VAL_COPY_SET_INT08U_BIG
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U_BIG
ddr_de,ddr_c)

	)

1012 
	#MEM_VAL_COPY_SET_INT16U_BIG
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U_BIG
ddr_de,ddr_c)

	)

1013 
	#MEM_VAL_COPY_SET_INT32U_BIG
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U_BIG
ddr_de,ddr_c)

	)

1015 
	#MEM_VAL_COPY_SET_INT08U_LITTLE
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U_LITTLE
ddr_de,ddr_c)

	)

1016 
	#MEM_VAL_COPY_SET_INT16U_LITTLE
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U_LITTLE
ddr_de,ddr_c)

	)

1017 
	#MEM_VAL_COPY_SET_INT32U_LITTLE
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U_LITTLE
ddr_de,ddr_c)

	)

1020 
	#MEM_VAL_COPY_SET_INT08U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U
ddr_de,ddr_c)

	)

1021 
	#MEM_VAL_COPY_SET_INT16U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U
ddr_de,ddr_c)

	)

1022 
	#MEM_VAL_COPY_SET_INT32U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U
ddr_de,ddr_c)

	)

1086 
	#MEM_VAL_COPY_SET_INTU_BIG
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU_BIG
ddr_de,ddr_c, v_size)

	)

1087 
	#MEM_VAL_COPY_SET_INTU_LITTLE
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU_LITTLE
ddr_de,ddr_c, v_size)

	)

1088 
	#MEM_VAL_COPY_SET_INTU
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU
ddr_de,ddr_c, v_size)

	)

1140 
	#MEM_VAL_COPY_08
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

1142 
	#MEM_VAL_COPY_16
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

1143 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 1)); } 0)

1145 
	#MEM_VAL_COPY_32
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

1146 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

1147 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

1148 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 3)); 
	}
} 0)

1151 
	#MEM_VAL_COPY
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

1152 
CPU_SIZE_T
 
_i
; \

1154 
_i
 = 0; _< (
v_size
); _i++) { \

1155 (*(((
CPU_INT08U
 *)(
addr_de
)+
_i
)(*(((CPU_INT08U *)(
addr_c
)) +_i)); \

1157 
	}
} 0)

1167 
	`Mem_In
 ( );

1170 
	`Mem_C
 ( *
pmem
,

1171 
CPU_SIZE_T
 
size
);

1173 
	`Mem_S
 ( *
pmem
,

1174 
CPU_INT08U
 
da_v
,

1175 
CPU_SIZE_T
 
size
);

1177 
	`Mem_Cy
 ( *
pde
,

1178 cڡ *
pc
,

1179 
CPU_SIZE_T
 
size
);

1181 
	`Mem_Move
 ( *
pde
,

1182 cڡ *
pc
,

1183 
CPU_SIZE_T
 
size
);

1185 
CPU_BOOLEAN
 
	`Mem_Cmp
 (cڡ *
p1_mem
,

1186 cڡ *
p2_mem
,

1187 
CPU_SIZE_T
 
size
);

1191 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1193 *
	`Mem_HpAoc
 ( 
CPU_SIZE_T
 
size
,

1194 
CPU_SIZE_T
 
ign
,

1195 
CPU_SIZE_T
 *
pos_qd
,

1196 
LIB_ERR
 *

);

1198 
CPU_SIZE_T
 
	`Mem_HpGSizeRem
 ( CPU_SIZE_T 
ign
,

1199 
LIB_ERR
 *

);

1202 
CPU_SIZE_T
 
	`Mem_SegGSizeRem
 ( 
MEM_POOL
 *
pmem_po
,

1203 
CPU_SIZE_T
 
ign
,

1204 
LIB_ERR
 *

);

1207 
	`Mem_PoC
 ( 
MEM_POOL
 *
pmem_po
,

1208 
LIB_ERR
 *

);

1210 
	`Mem_PoCe
 ( 
MEM_POOL
 *
pmem_po
,

1211 *
pmem_ba_addr
,

1212 
CPU_SIZE_T
 
mem_size
,

1213 
MEM_POOL_BLK_QTY
 
blk_nbr
,

1214 
CPU_SIZE_T
 
blk_size
,

1215 
CPU_SIZE_T
 
blk_ign
,

1216 
CPU_SIZE_T
 *
pos_qd
,

1217 
LIB_ERR
 *

);

1220 
MEM_POOL_BLK_QTY
 
	`Mem_PoBlkGNbrAva

MEM_POOL
 *
pmem_po
,

1221 
LIB_ERR
 *

);

1223 *
	`Mem_PoBlkG
 ( 
MEM_POOL
 *
pmem_po
,

1224 
CPU_SIZE_T
 
size
,

1225 
LIB_ERR
 *

);

1227 *
	`Mem_PoBlkGUdAtIx

MEM_POOL
 *
pmem_po
,

1228 
MEM_POOL_IX
 
ud_ix
,

1229 
LIB_ERR
 *

);

1231 
	`Mem_PoBlkFe
 ( 
MEM_POOL
 *
pmem_po
,

1232 *
pmem_blk
,

1233 
LIB_ERR
 *

);

1235 
MEM_POOL_IX
 
	`Mem_PoBlkIxG
 ( 
MEM_POOL
 *
pmem_po
,

1236 *
pmem_blk
,

1237 
LIB_ERR
 *

);

1249 #ide 
LIB_MEM_CFG_ARG_CHK_EXT_EN


1254 #i ((
LIB_MEM_CFG_ARG_CHK_EXT_EN
 !
DEF_DISABLED
) && \

1255 (
LIB_MEM_CFG_ARG_CHK_EXT_EN
 !
DEF_ENABLED
 ))

1263 #ide 
LIB_MEM_CFG_OPTIMIZE_ASM_EN


1268 #i ((
LIB_MEM_CFG_OPTIMIZE_ASM_EN
 !
DEF_DISABLED
) && \

1269 (
LIB_MEM_CFG_OPTIMIZE_ASM_EN
 !
DEF_ENABLED
 ))

1278 #ide 
LIB_MEM_CFG_ALLOC_EN


1283 #i ((
LIB_MEM_CFG_ALLOC_EN
 !
DEF_DISABLED
) && \

1284 (
LIB_MEM_CFG_ALLOC_EN
 !
DEF_ENABLED
 ))

1290 #i (
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1293 #ide 
LIB_MEM_CFG_HEAP_SIZE


1297 #i (
	`DEF_CHK_VAL_MIN
(
LIB_MEM_CFG_HEAP_SIZE
, 1!
DEF_OK
)

1303 #ifde 
LIB_MEM_CFG_HEAP_BASE_ADDR


1304 #i (
LIB_MEM_CFG_HEAP_BASE_ADDR
 == 0x0)

1321 #i (
CPU_CORE_VERSION
 < 127u)

	@uC-LIB/lib_str.c

68 
	#MICRIUM_SOURCE


	)

69 
	#LIB_STR_MODULE


	)

70 
	~<lib_r.h
>

101 cڡ 
CPU_INT32U
 
	gS_MuOvfThTbl_I32U
[] = {

102 (
CPU_INT32U

DEF_INT_32U_MAX_VAL
,

103 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 1u),

104 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 2u),

105 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 3u),

106 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 4u),

107 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 5u),

108 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 6u),

109 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 7u),

110 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 8u),

111 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 9u),

112 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 10u),

113 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 11u),

114 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 12u),

115 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 13u),

116 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 14u),

117 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 15u),

118 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 16u),

119 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 17u),

120 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 18u),

121 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 19u),

122 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 20u),

123 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 21u),

124 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 22u),

125 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 23u),

126 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 24u),

127 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 25u),

128 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 26u),

129 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 27u),

130 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 28u),

131 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 29u),

132 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 30u),

133 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 31u),

134 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 32u),

135 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 33u),

136 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 34u),

137 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 35u),

138 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 36u)

156 
CPU_CHAR
 *
S_FmtNbr_I32
 ( 
CPU_INT32U
 
nbr
,

157 
CPU_INT08U
 
nbr_dig
,

158 
CPU_INT08U
 
nbr_ba
,

159 
CPU_BOOLEAN
 
nbr_g
,

160 
CPU_CHAR
 
ad_ch
,

161 
CPU_BOOLEAN
 
low_
,

162 
CPU_BOOLEAN
 
nul
,

163 
CPU_CHAR
 *
pr
);

165 
CPU_INT32U
 
S_PNbr_I32
(cڡ 
CPU_CHAR
 *
pr
,

166 
CPU_CHAR
 **
pr_xt
,

167 
CPU_INT08U
 
nbr_ba
,

168 
CPU_BOOLEAN
 
nbr_sigd
,

169 
CPU_BOOLEAN
 *
br_g
);

219 
CPU_SIZE_T
 
	$S_L
 (cڡ 
CPU_CHAR
 *
pr
)

221 
CPU_SIZE_T
 
n
;

224 
n
 = 
	`S_L_N
(
pr
,

225 
DEF_INT_CPU_U_MAX_VAL
);

227  (
n
);

228 
	}
}

279 
CPU_SIZE_T
 
	$S_L_N
 (cڡ 
CPU_CHAR
 *
pr
,

280 
CPU_SIZE_T
 
n_max
)

282 cڡ 
CPU_CHAR
 *
pr_n
;

283 
CPU_SIZE_T
 
n
;

286 
pr_n
 = 
pr
;

287 
n
 = 0u;

288 
pr_n
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

289 (*
pr_n
 !
CPU_CHAR
 )'\0') &&

290 
n
 < ( 
CPU_SIZE_T
)
n_max
)) {

291 
pr_n
++;

292 
n
++;

295  (
n
);

296 
	}
}

352 
CPU_CHAR
 *
	$S_Cy
 ( 
CPU_CHAR
 *
pr_de
,

353 cڡ 
CPU_CHAR
 *
pr_c
)

355 
CPU_CHAR
 *
pr_n
;

358 
pr_n
 = 
	`S_Cy_N
(
pr_de
,

359 
pr_c
,

360 
DEF_INT_CPU_U_MAX_VAL
);

362  (
pr_n
);

363 
	}
}

443 
CPU_CHAR
 *
	$S_Cy_N
 ( 
CPU_CHAR
 *
pr_de
,

444 cڡ 
CPU_CHAR
 *
pr_c
,

445 
CPU_SIZE_T
 
n_max
)

447 
CPU_CHAR
 *
pr_cy_de
;

448 cڡ 
CPU_CHAR
 *
pr_cy_c
;

449 
CPU_SIZE_T
 
n_cy
;

452 i(
pr_de
 =(
CPU_CHAR
 *)0) {

453  ((
CPU_CHAR
 *)0);

455 i(
pr_c
 =(cڡ 
CPU_CHAR
 *)0) {

456  ((
CPU_CHAR
 *)0);

460 
pr_cy_de
 = 
pr_de
;

461 
pr_cy_c
 = 
pr_c
;

462 
n_cy
 = 0u;

464 
pr_cy_de
 !
CPU_CHAR
 *) 0 ) &&

465 
pr_cy_c
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

466 (*
pr_cy_c
 !
CPU_CHAR
 )'\0') &&

467 
n_cy
 < ( 
CPU_SIZE_T
)
n_max
)) {

468 *
pr_cy_de
 = *
pr_cy_c
;

469 
pr_cy_de
++;

470 
pr_cy_c
++;

471 
n_cy
++;

474 i((
pr_cy_de
 =
CPU_CHAR
 *)0) ||

475 (
pr_cy_c
 =(cڡ 
CPU_CHAR
 *)0)) {

476  ((
CPU_CHAR
 *)0);

479 i(
n_cy
 < 
n_max
) {

480 *
pr_cy_de
 = (
CPU_CHAR
)'\0';

484  (
pr_de
);

485 
	}
}

545 
CPU_CHAR
 *
	$S_C
 ( 
CPU_CHAR
 *
pr_de
,

546 cڡ 
CPU_CHAR
 *
pr_t
)

548 
CPU_CHAR
 *
pr_n
;

551 
pr_n
 = 
	`S_C_N
(
pr_de
,

552 
pr_t
,

553 
DEF_INT_CPU_U_MAX_VAL
);

555  (
pr_n
);

556 
	}
}

628 
CPU_CHAR
 *
	$S_C_N
 ( 
CPU_CHAR
 *
pr_de
,

629 cڡ 
CPU_CHAR
 *
pr_t
,

630 
CPU_SIZE_T
 
n_max
)

632 
CPU_CHAR
 *
pr_t_de
;

633 cڡ 
CPU_CHAR
 *
pr_t_c
;

634 
CPU_SIZE_T
 
n_t
;

637 i(
pr_de
 =(
CPU_CHAR
 *)0) {

638  ((
CPU_CHAR
 *)0);

640 i(
pr_t
 =(cڡ 
CPU_CHAR
 *)0) {

641  ((
CPU_CHAR
 *)0);

644 i(
n_max
 < 1) {

645  ((
CPU_CHAR
 *)
pr_de
);

649 
pr_t_de
 = 
pr_de
;

650 
pr_t_de
 !(
CPU_CHAR
 *) 0 ) &&

651 (*
pr_t_de
 !(
CPU_CHAR
 )'\0')) {

652 
pr_t_de
++;

654 i(
pr_t_de
 =(
CPU_CHAR
 *)0) {

655  ((
CPU_CHAR
 *)0);

658 
pr_t_c
 = 
pr_t
;

659 
n_t
 = 0u;

661 
pr_t_de
 !
CPU_CHAR
 *) 0 ) &&

662 
pr_t_c
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

663 (*
pr_t_c
 !
CPU_CHAR
 )'\0') &&

664 
n_t
 < ( 
CPU_SIZE_T
)
n_max
)) {

665 *
pr_t_de
 = *
pr_t_c
;

666 
pr_t_de
++;

667 
pr_t_c
++;

668 
n_t
++;

671 i((
pr_t_de
 =
CPU_CHAR
 *)0) ||

672 (
pr_t_c
 =(cڡ 
CPU_CHAR
 *)0)) {

673  ((
CPU_CHAR
 *)0);

676 *
pr_t_de
 = (
CPU_CHAR
)'\0';

679  (
pr_de
);

680 
	}
}

759 
CPU_INT16S
 
	$S_Cmp
 (cڡ 
CPU_CHAR
 *
p1_r
,

760 cڡ 
CPU_CHAR
 *
p2_r
)

762 
CPU_INT16S
 
cmp_v
;

765 
cmp_v
 = 
	`S_Cmp_N
(
p1_r
,

766 
p2_r
,

767 
DEF_INT_CPU_U_MAX_VAL
);

769  (
cmp_v
);

770 
	}
}

861 
CPU_INT16S
 
	$S_Cmp_N
 (cڡ 
CPU_CHAR
 *
p1_r
,

862 cڡ 
CPU_CHAR
 *
p2_r
,

863 
CPU_SIZE_T
 
n_max
)

865 cڡ 
CPU_CHAR
 *
p1_r_cmp
;

866 cڡ 
CPU_CHAR
 *
p2_r_cmp
;

867 cڡ 
CPU_CHAR
 *
p1_r_cmp_xt
;

868 cڡ 
CPU_CHAR
 *
p2_r_cmp_xt
;

869 
CPU_INT16S
 
cmp_v
;

870 
CPU_SIZE_T
 
cmp_n
;

873 i(
n_max
 < 1) {

877 i(
p1_r
 =(cڡ 
CPU_CHAR
 *)0) {

878 i(
p2_r
 =(cڡ 
CPU_CHAR
 *)0) {

881 
cmp_v
 = (
CPU_INT16S
)0 - (CPU_INT16S)(*
p2_r
);

882  (
cmp_v
);

884 i(
p2_r
 =(cڡ 
CPU_CHAR
 *)0) {

885 
cmp_v
 = (
CPU_INT16S
)(*
p1_r
);

886  (
cmp_v
);

890 
p1_r_cmp
 = 
p1_r
;

891 
p2_r_cmp
 = 
p2_r
;

892 
p1_r_cmp_xt
 = 
p1_r_cmp
;

893 
p2_r_cmp_xt
 = 
p2_r_cmp
;

894 
p1_r_cmp_xt
++;

895 
p2_r_cmp_xt
++;

896 
cmp_n
 = 0u;

898 (*
p1_r_cmp
 =*
p2_r_cmp
) &&

899 (*
p1_r_cmp
 !
CPU_CHAR
 )'\0') &&

900 
p1_r_cmp_xt
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

901 
p2_r_cmp_xt
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

902 
cmp_n
 < ( 
CPU_SIZE_T
)
n_max
)) {

903 
p1_r_cmp
++;

904 
p2_r_cmp
++;

905 
p1_r_cmp_xt
++;

906 
p2_r_cmp_xt
++;

907 
cmp_n
++;

911 i(
cmp_n
 =
n_max
) {

915 i(*
p1_r_cmp
 !*
p2_r_cmp
) {

917 
cmp_v
 = (
CPU_INT16S
)(*
p1_r_cmp
- (CPU_INT16S)(*
p2_r_cmp
);

919 } i(*
p1_r_cmp
 =(
CPU_CHAR
)'\0') {

920 
cmp_v
 = (
CPU_INT16S
)0;

923 i(
p1_r_cmp_xt
 =(cڡ 
CPU_CHAR
 *)0) {

924 i(
p2_r_cmp_xt
 =(cڡ 
CPU_CHAR
 *)0) {

925 
cmp_v
 = (
CPU_INT16S
)0;

928 
cmp_v
 = (
CPU_INT16S
)0 - (CPU_INT16S)(*
p2_r_cmp_xt
);

931 
cmp_v
 = (
CPU_INT16S
)(*
p1_r_cmp_xt
);

936  (
cmp_v
);

937 
	}
}

1026 
CPU_INT16S
 
	$S_CmpIgneCa
 (cڡ 
CPU_CHAR
 *
p1_r
,

1027 cڡ 
CPU_CHAR
 *
p2_r
)

1029 
CPU_INT16S
 
cmp_v
;

1032 
cmp_v
 = 
	`S_CmpIgneCa_N
(
p1_r
,

1033 
p2_r
,

1034 
DEF_INT_CPU_U_MAX_VAL
);

1036  (
cmp_v
);

1037 
	}
}

1138 
CPU_INT16S
 
	$S_CmpIgneCa_N
 (cڡ 
CPU_CHAR
 *
p1_r
,

1139 cڡ 
CPU_CHAR
 *
p2_r
,

1140 
CPU_SIZE_T
 
n_max
)

1142 cڡ 
CPU_CHAR
 *
p1_r_cmp
;

1143 cڡ 
CPU_CHAR
 *
p2_r_cmp
;

1144 cڡ 
CPU_CHAR
 *
p1_r_cmp_xt
;

1145 cڡ 
CPU_CHAR
 *
p2_r_cmp_xt
;

1146 
CPU_CHAR
 
ch_1
;

1147 
CPU_CHAR
 
ch_2
;

1148 
CPU_INT16S
 
cmp_v
;

1149 
CPU_SIZE_T
 
cmp_n
;

1152 i(
n_max
 < 1) {

1156 i(
p1_r
 =(cڡ 
CPU_CHAR
 *)0) {

1157 i(
p2_r
 =(cڡ 
CPU_CHAR
 *)0) {

1160 
ch_2
 = 
	`ASCII_ToLow
(*
p2_r
);

1161 
cmp_v
 = (
CPU_INT16S
)0 - (CPU_INT16S)
ch_2
;

1162  (
cmp_v
);

1164 i(
p2_r
 =(cڡ 
CPU_CHAR
 *)0) {

1165 
ch_1
 = 
	`ASCII_ToLow
(*
p1_r
);

1166 
cmp_v
 = (
CPU_INT16S
)
ch_1
;

1167  (
cmp_v
);

1171 
p1_r_cmp
 = 
p1_r
;

1172 
p2_r_cmp
 = 
p2_r
;

1173 
p1_r_cmp_xt
 = 
p1_r_cmp
;

1174 
p2_r_cmp_xt
 = 
p2_r_cmp
;

1175 
p1_r_cmp_xt
++;

1176 
p2_r_cmp_xt
++;

1177 
ch_1
 = 
	`ASCII_ToLow
(*
p1_r_cmp
);

1178 
ch_2
 = 
	`ASCII_ToLow
(*
p2_r_cmp
);

1179 
cmp_n
 = 0u;

1181 
ch_1
 =
ch_2
) &&

1182 (*
p1_r_cmp
 !
CPU_CHAR
 )'\0') &&

1183 
p1_r_cmp_xt
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

1184 
p2_r_cmp_xt
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

1185 
cmp_n
 < ( 
CPU_SIZE_T
)
n_max
)) {

1186 
p1_r_cmp
++;

1187 
p2_r_cmp
++;

1188 
p1_r_cmp_xt
++;

1189 
p2_r_cmp_xt
++;

1190 
cmp_n
++;

1191 
ch_1
 = 
	`ASCII_ToLow
(*
p1_r_cmp
);

1192 
ch_2
 = 
	`ASCII_ToLow
(*
p2_r_cmp
);

1196 i(
cmp_n
 =
n_max
) {

1200 i(
ch_1
 !
ch_2
) {

1201 
cmp_v
 = (
CPU_INT16S
)
ch_1
 - (CPU_INT16S)
ch_2
;

1203 } i(
ch_1
 =(
CPU_CHAR
)'\0') {

1204 
cmp_v
 = (
CPU_INT16S
)0;

1207 i(
p1_r_cmp_xt
 =(cڡ 
CPU_CHAR
 *)0) {

1208 i(
p2_r_cmp_xt
 =(cڡ 
CPU_CHAR
 *)0) {

1209 
cmp_v
 = (
CPU_INT16S
)0;

1211 
ch_2
 = 
	`ASCII_ToLow
(*
p2_r_cmp_xt
);

1212 
cmp_v
 = (
CPU_INT16S
)0 - (CPU_INT16S)
ch_2
;

1215 
ch_1
 = 
	`ASCII_ToLow
(*
p1_r_cmp_xt
);

1216 
cmp_v
 = (
CPU_INT16S
)
ch_1
;

1221  (
cmp_v
);

1222 
	}
}

1278 
CPU_CHAR
 *
	$S_Ch
 (cڡ 
CPU_CHAR
 *
pr
,

1279 
CPU_CHAR
 
ch_ch
)

1281 
CPU_CHAR
 *
pr_n
;

1284 
pr_n
 = 
	`S_Ch_N
(
pr
,

1285 
DEF_INT_CPU_U_MAX_VAL
,

1286 
ch_ch
);

1288  (
pr_n
);

1289 
	}
}

1359 
CPU_CHAR
 *
	$S_Ch_N
 (cڡ 
CPU_CHAR
 *
pr
,

1360 
CPU_SIZE_T
 
n_max
,

1361 
CPU_CHAR
 
ch_ch
)

1363 cڡ 
CPU_CHAR
 *
pr_ch
;

1364 
CPU_SIZE_T
 
n_ch
;

1367 i(
pr
 =(cڡ 
CPU_CHAR
 *)0) {

1368  ((
CPU_CHAR
 *)0);

1371 i(
n_max
 < 1) {

1372  ((
CPU_CHAR
 *)0);

1376 
pr_ch
 = 
pr
;

1377 
n_ch
 = 0u;

1379 
pr_ch
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

1380 (*
pr_ch
 !
CPU_CHAR
 )'\0') &&

1381 (*
pr_ch
 !
CPU_CHAR
 )
ch_ch
) &&

1382 
n_ch
 < ( 
CPU_SIZE_T
)
n_max
)) {

1383 
pr_ch
++;

1384 
n_ch
++;

1388 i(
pr_ch
 =(cڡ 
CPU_CHAR
 *)0) {

1389  ((
CPU_CHAR
 *)0);

1392 i(
n_ch
 >
n_max
) {

1393  ((
CPU_CHAR
 *)0);

1396 i(*
pr_ch
 !
ch_ch
) {

1397  ((
CPU_CHAR
 *)0);

1401  ((
CPU_CHAR
 *)
pr_ch
);

1402 
	}
}

1457 
CPU_CHAR
 *
	$S_Ch_La
 (cڡ 
CPU_CHAR
 *
pr
,

1458 
CPU_CHAR
 
ch_ch
)

1460 
CPU_CHAR
 *
pr_n
;

1463 
pr_n
 = 
	`S_Ch_La_N
(
pr
,

1464 
DEF_INT_CPU_U_MAX_VAL
,

1465 
ch_ch
);

1467  (
pr_n
);

1468 
	}
}

1540 
CPU_CHAR
 *
	$S_Ch_La_N
 (cڡ 
CPU_CHAR
 *
pr
,

1541 
CPU_SIZE_T
 
n_max
,

1542 
CPU_CHAR
 
ch_ch
)

1544 cڡ 
CPU_CHAR
 *
pr_ch
;

1545 
CPU_SIZE_T
 
r_n_max
;

1546 
CPU_SIZE_T
 
r_n
;

1549 i(
pr
 =(cڡ 
CPU_CHAR
 *)0) {

1550  ((
CPU_CHAR
 *)0);

1553 i(
n_max
 < 1) {

1554  ((
CPU_CHAR
 *)0);

1558 
pr_ch
 = 
pr
;

1559 
r_n_max
 = 
n_max
 - ((
CPU_CHAR
)'\0');

1560 
r_n
 = 
	`S_L_N
(
pr_ch
, 
r_n_max
);

1561 
pr_ch
 +
r_n
;

1563 i(
pr_ch
 =(cڡ 
CPU_CHAR
 *)0) {

1564  ((
CPU_CHAR
 *)0);

1567 
pr_ch
 !
pr
) &&

1568 (*
pr_ch
 !
ch_ch
)) {

1569 
pr_ch
--;

1573 i(*
pr_ch
 !
ch_ch
) {

1574  ((
CPU_CHAR
 *)0);

1578  ((
CPU_CHAR
 *)
pr_ch
);

1579 
	}
}

1620 
CPU_CHAR
 *
	$S_Ch_R
 (
CPU_CHAR
 *
pr
,

1621 
CPU_CHAR
 
ch_ch
,

1622 
CPU_CHAR
 
ch_a
)

1624 
CPU_CHAR
 *
pr_n
;

1627 
pr_n
 = 
	`S_Ch_R_N
(
pr
,

1628 
ch_ch
,

1629 
ch_a
,

1630 
DEF_INT_CPU_U_MAX_VAL
);

1632  (
pr_n
);

1633 
	}
}

1683 
CPU_CHAR
 *
	$S_Ch_R_N
 (
CPU_CHAR
 *
pr
,

1684 
CPU_CHAR
 
ch_ch
,

1685 
CPU_CHAR
 
ch_a
,

1686 
CPU_SIZE_T
 
n_max
)

1688 
CPU_CHAR
 *
pr_ch
;

1689 
CPU_SIZE_T
 
n
;

1692 i(
pr
 =(cڡ 
CPU_CHAR
 *)0) {

1693  ((
CPU_CHAR
 *)0);

1696 i(
n_max
 < 1) {

1697  ((
CPU_CHAR
 *)0);

1700 
pr_ch
 = 
pr
;

1701 
n
 = 
n_max
;

1703 
pr_ch
 !(cڡ 
CPU_CHAR
 *)0) &&

1704 (*
pr_ch
 !
ASCII_CHAR_NULL
 ) &&

1705 
n
 > 0)) {

1707 i(*
pr_ch
 =
ch_ch
) {

1708 *
pr_ch
 = 
ch_a
;

1711 
pr_ch
++;

1712 
n
--;

1715  (
pr
);

1716 
	}
}

1780 
CPU_CHAR
 *
	$S_S
 (cڡ 
CPU_CHAR
 *
pr
,

1781 cڡ 
CPU_CHAR
 *
pr_ch
)

1783 
CPU_CHAR
 *
pr_n
;

1786 
pr_n
 = 
	`S_S_N
(
pr
,

1787 
pr_ch
,

1788 
DEF_INT_CPU_U_MAX_VAL
);

1790  (
pr_n
);

1791 
	}
}

1865 
CPU_CHAR
 *
	$S_S_N
 (cڡ 
CPU_CHAR
 *
pr
,

1866 cڡ 
CPU_CHAR
 *
pr_ch
,

1867 
CPU_SIZE_T
 
n_max
)

1869 
CPU_SIZE_T
 
r_n
;

1870 
CPU_SIZE_T
 
r_n_ch
;

1871 
CPU_SIZE_T
 
n_max_ch
;

1872 
CPU_SIZE_T
 
ch_n
;

1873 
CPU_SIZE_T
 
ch_ix
;

1874 
CPU_BOOLEAN
 
ch_de
;

1875 
CPU_INT16S
 
ch_cmp
;

1876 cڡ 
CPU_CHAR
 *
pr_r
;

1877 cڡ 
CPU_CHAR
 *
pr_ch_ix
;

1880 i(
pr
 =(cڡ 
CPU_CHAR
 *)0) {

1881  ((
CPU_CHAR
 *)0);

1883 i(
pr_ch
 =(cڡ 
CPU_CHAR
 *)0) {

1884  ((
CPU_CHAR
 *)0);

1887 i(
n_max
 < 1) {

1888  ((
CPU_CHAR
 *)0);

1892 
n_max_ch
 = (
n_max
 < 
DEF_INT_CPU_U_MAX_VAL
)

1893 ? (
n_max
 + 1u: 
DEF_INT_CPU_U_MAX_VAL
;

1895 
r_n
 = 
	`S_L_N
(
pr
, 
n_max
);

1896 
r_n_ch
 = 
	`S_L_N
(
pr_ch
, 
n_max_ch
);

1897 i(
r_n_ch
 < 1) {

1898  ((
CPU_CHAR
 *)
pr
);

1900 i(
r_n_ch
 > 
r_n
) {

1901  ((
CPU_CHAR
 *)0);

1904 
pr_r
 = 
pr
 + 
r_n
;

1905 i(
pr_r
 =(cڡ 
CPU_CHAR
 *)0) {

1906  ((
CPU_CHAR
 *)0);

1908 
pr_r
 = 
pr_ch
 + 
r_n_ch
;

1909 i(
pr_r
 =(cڡ 
CPU_CHAR
 *)0) {

1910  ((
CPU_CHAR
 *)0);

1914 
ch_n
 = 
r_n
 - 
r_n_ch
;

1915 
ch_ix
 = 0u;

1916 
ch_de
 = 
DEF_NO
;

1919 
pr_ch_ix
 = (cڡ 
CPU_CHAR
 *)(
pr
 + 
ch_ix
);

1920 
ch_cmp
 = 
	`S_Cmp_N
(
pr_ch_ix
, 
pr_ch
, 
r_n_ch
);

1921 
ch_de
 = (
ch_cmp
 =0? 
DEF_YES
 : 
DEF_NO
;

1922 
ch_ix
++;

1923 } (
ch_de
 =
DEF_NO
&& (
ch_ix
 <
ch_n
));

1926 i(
ch_cmp
 != 0) {

1927  ((
CPU_CHAR
 *)0);

1930  ((
CPU_CHAR
 *)
pr_ch_ix
);

1931 
	}
}

2059 
CPU_CHAR
 *
	$S_FmtNbr_I32U
 (
CPU_INT32U
 
nbr
,

2060 
CPU_INT08U
 
nbr_dig
,

2061 
CPU_INT08U
 
nbr_ba
,

2062 
CPU_CHAR
 
ad_ch
,

2063 
CPU_BOOLEAN
 
low_
,

2064 
CPU_BOOLEAN
 
nul
,

2065 
CPU_CHAR
 *
pr
)

2067 
CPU_CHAR
 *
pr_fmt
;

2070 
pr_fmt
 = 
	`S_FmtNbr_I32
(
nbr
,

2071 
nbr_dig
,

2072 
nbr_ba
,

2073 
DEF_NO
,

2074 
ad_ch
,

2075 
low_
,

2076 
nul
,

2077 
pr
);

2079  (
pr_fmt
);

2080 
	}
}

2276 
CPU_CHAR
 *
	$S_FmtNbr_I32S
 (
CPU_INT32S
 
nbr
,

2277 
CPU_INT08U
 
nbr_dig
,

2278 
CPU_INT08U
 
nbr_ba
,

2279 
CPU_CHAR
 
ad_ch
,

2280 
CPU_BOOLEAN
 
low_
,

2281 
CPU_BOOLEAN
 
nul
,

2282 
CPU_CHAR
 *
pr
)

2284 
CPU_CHAR
 *
pr_fmt
;

2285 
CPU_INT32S
 
nbr_fmt
;

2286 
CPU_BOOLEAN
 
nbr_g
;

2289 i(
nbr
 < 0) {

2290 
nbr_fmt
 = -
nbr
;

2291 
nbr_g
 = 
DEF_YES
;

2293 
nbr_fmt
 = 
nbr
;

2294 
nbr_g
 = 
DEF_NO
;

2297 
pr_fmt
 = 
	`S_FmtNbr_I32
((
CPU_INT32U
)
nbr_fmt
,

2298 
nbr_dig
,

2299 
nbr_ba
,

2300 
nbr_g
,

2301 
ad_ch
,

2302 
low_
,

2303 
nul
,

2304 
pr
);

2306  (
pr_fmt
);

2307 
	}
}

2590 #i(
LIB_STR_CFG_FP_EN
 =
DEF_ENABLED
)

2591 
CPU_CHAR
 *
	$S_FmtNbr_32
 (
CPU_FP32
 
nbr
,

2592 
CPU_INT08U
 
nbr_dig
,

2593 
CPU_INT08U
 
nbr_dp
,

2594 
CPU_CHAR
 
ad_ch
,

2595 
CPU_BOOLEAN
 
nul
,

2596 
CPU_CHAR
 *
pr
)

2598 
CPU_CHAR
 *
pr_fmt
;

2599 
CPU_DATA
 
i
;

2600 
CPU_FP32
 
nbr_fmt
;

2601 
CPU_FP32
 
nbr_log
;

2602 
CPU_INT32U
 
nbr_shid
;

2603 
CPU_INT16U
 
nbr_dig_max
;

2604 
CPU_INT16U
 
nbr_dig_sig
;

2605 
CPU_INT08U
 
nbr_g_sign
;

2606 
CPU_INT08U
 
dig_v
;

2607 
CPU_FP32
 
dig_exp
;

2608 
CPU_FP32
 
dp_exp
;

2609 
CPU_BOOLEAN
 
ad_ch_dig
;

2610 
CPU_BOOLEAN
 
ad_ch_fmtd
;

2611 
CPU_BOOLEAN
 
ad_ch_0
;

2612 
CPU_BOOLEAN
 
fmt_vid
;

2613 
CPU_BOOLEAN
 
t_ch
;

2614 
CPU_BOOLEAN
 
nbr_g
;

2615 
CPU_BOOLEAN
 
nbr_g_fmtd
;

2620 i(
pr
 =(
CPU_CHAR
 *)0) {

2621  ((
CPU_CHAR
 *)0);

2624 
fmt_vid
 = 
DEF_NO
;

2626 i((
nbr_dig
 < 1&& (
nbr_dp
 < 1)) {

2627 
fmt_vid
 = 
DEF_YES
;

2630 i(
ad_ch
 !(
CPU_CHAR
)'\0') {

2631 
t_ch
 = 
	`ASCII_IsPrt
(
ad_ch
);

2632 i(
t_ch
 !
DEF_YES
) {

2633 
fmt_vid
 = 
DEF_YES
;

2635 } i(
ad_ch
 != '0') {

2636 
ad_ch_dig
 = 
	`ASCII_IsDig
(
ad_ch
);

2637 i(
ad_ch_dig
 =
DEF_YES
) {

2638 
fmt_vid
 = 
DEF_YES
;

2645 
pr_fmt
 = 
pr
;

2647 i(
fmt_vid
 =
DEF_NO
) {

2648 i(
nbr
 < 0.0f) {

2649 
nbr_fmt
 = -
nbr
;

2650 
nbr_g_sign
 = 1u;

2651 
nbr_g
 = 
DEF_YES
;

2653 
nbr_fmt
 = 
nbr
;

2654 
nbr_g_sign
 = 0u;

2655 
nbr_g
 = 
DEF_NO
;

2658 
nbr_log
 = 
nbr_fmt
;

2659 
nbr_dig_max
 = 0u;

2660 
nbr_log
 >= 1.0f) {

2661 
nbr_dig_max
++;

2662 
nbr_log
 /= 10.0f;

2665 i(((
nbr_dig
 >(
nbr_dig_max
 + 
nbr_g_sign
)) ||

2666 (
nbr_dig_max
 < 1)) &&

2667 ((
nbr_dig
 > 1) ||

2668 (
nbr_dp
 > 0) ||

2669 (
nbr_g
 =
DEF_NO
))) {

2671 
dig_exp
 = 1.0f;

2672 
i
 = 1u; i < 
nbr_dig
; i++) {

2673 
dig_exp
 *= 10.0f;

2676 
nbr_g_fmtd
 = 
DEF_NO
;

2677 
nbr_dig_sig
 = 0u;

2678 
ad_ch_fmtd
 = 
DEF_NO
;

2679 
ad_ch_0
 = (
ad_ch
 == '0')

2680 ? 
DEF_YES
 : 
DEF_NO
;

2683 
fmt_vid
 = 
DEF_YES
;

2690 
i
 = 
nbr_dig
; i > 0; i--) {

2691 i(
fmt_vid
 =
DEF_NO
) {

2692 i(
nbr_dig_sig
 < 
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
) {

2693 
nbr_shid
 = (
CPU_INT32U
)(
nbr_fmt
 / 
dig_exp
);

2694 i((
nbr_shid
 > 0) ||

2695 (
i
 == 1u)) {

2697 i((
nbr_g
 =
DEF_YES
) &&

2698 (
nbr_g_fmtd
 =
DEF_NO
 )) {

2700 i(
ad_ch_fmtd
 =
DEF_YES
) {

2701 
pr_fmt
--;

2703 *
pr_fmt
++ = '-';

2704 
nbr_g_fmtd
 = 
DEF_YES
;

2707 i(
nbr_shid
 > 0) {

2708 
dig_v
 = (
CPU_INT08U
)(
nbr_shid
 % 10u);

2709 *
pr_fmt
++ = (
CPU_CHAR
 )(
dig_v
 + '0');

2711 
nbr_dig_sig
++;

2713 } i((
nbr_dig
 > 1) ||

2714 (
nbr_g
 =
DEF_NO
)) {

2715 *
pr_fmt
++ = '0';

2718 } i((
nbr_g
 =
DEF_YES
) &&

2719 (
ad_ch_0
 =
DEF_YES
) &&

2720 (
nbr_g_fmtd
 =
DEF_NO
 )) {

2722 *
pr_fmt
++ = '-';

2723 
nbr_g_fmtd
 = 
DEF_YES
;

2725 } i(
ad_ch
 !(
CPU_CHAR
)'\0') {

2726 *
pr_fmt
++ = 
ad_ch
;

2727 
ad_ch_fmtd
 = 
DEF_YES
;

2730 
dig_exp
 /= 10.0f;

2733 *
pr_fmt
++ = '0';

2737 *
pr_fmt
++ = '?';

2743 i(
nbr_dp
 > 0) {

2744 i(
nbr_dig
 < 1) {

2745 i(
fmt_vid
 =
DEF_NO
) {

2746 i((
nbr_g
 =
DEF_YES
) &&

2747 (
nbr_g_fmtd
 =
DEF_NO
 )) {

2748 *
pr_fmt
++ = '-';

2750 *
pr_fmt
++ = '0';

2753 *
pr_fmt
++ = '?';

2757 i(
fmt_vid
 =
DEF_NO
) {

2758 *
pr_fmt
++ = '.';

2760 *
pr_fmt
++ = '?';

2763 
dp_exp
 = 10.0f;

2764 
i
 = 0u; i < 
nbr_dp
; i++) {

2765 i(
fmt_vid
 =
DEF_NO
) {

2767 i(
nbr_dig_sig
 < 
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
) {

2768 
nbr_shid
 = (
CPU_INT32U
)(
nbr_fmt
 * 
dp_exp
);

2769 
dig_v
 = (
CPU_INT32U
)(
nbr_shid
 % 10u);

2770 *
pr_fmt
++ = (
CPU_CHAR
 )(
dig_v
 + '0');

2771 
dp_exp
 *= 10.0f;

2773 i((
nbr_shid
 > 0) ||

2774 (
nbr_dig_sig
 > 0)) {

2775 
nbr_dig_sig
++;

2779 *
pr_fmt
++ = '0';

2783 *
pr_fmt
++ = '?';

2789 i(
nul
 !
DEF_NO
) {

2790 *
pr_fmt
 = (
CPU_CHAR
)'\0';

2794 i(
fmt_vid
 !
DEF_NO
) {

2795  ((
CPU_CHAR
 *)0);

2799  (
pr
);

2800 
	}
}

2999 
CPU_INT32U
 
	$S_PNbr_I32U
 (cڡ 
CPU_CHAR
 *
pr
,

3000 
CPU_CHAR
 **
pr_xt
,

3001 
CPU_INT08U
 
nbr_ba
)

3003 
CPU_INT32U
 
nbr
;

3006 
nbr
 = 
	`S_PNbr_I32

pr
,

3007 
pr_xt
,

3008 
nbr_ba
,

3009 
DEF_NO
,

3010 (
CPU_BOOLEAN
 *)0);

3012  (
nbr
);

3013 
	}
}

3216 
CPU_INT32S
 
	$S_PNbr_I32S
 (cڡ 
CPU_CHAR
 *
pr
,

3217 
CPU_CHAR
 **
pr_xt
,

3218 
CPU_INT08U
 
nbr_ba
)

3220 
CPU_INT32S
 
nbr
;

3221 
CPU_INT32U
 
nbr_abs
;

3222 
CPU_BOOLEAN
 
nbr_g
;

3225 
nbr_abs
 = 
	`S_PNbr_I32
(
pr
,

3226 
pr_xt
,

3227 
nbr_ba
,

3228 
DEF_YES
,

3229 &
nbr_g
);

3231 i(
nbr_g
 =
DEF_NO
) {

3232 
nbr
 = (
nbr_abs
 > (
CPU_INT32U

DEF_INT_32S_MAX_VAL
? (
CPU_INT32S
)DEF_INT_32S_MAX_VAL

3233 : (
CPU_INT32S
)
nbr_abs
;

3235 
nbr
 = (
nbr_abs
 > (
CPU_INT32U
)-
DEF_INT_32S_MIN_VAL_ONES_CPL
? (
CPU_INT32S
)
DEF_INT_32S_MIN_VAL


3236 : -(
CPU_INT32S
)
nbr_abs
;

3239  (
nbr
);

3240 
	}
}

3472 
CPU_CHAR
 *
	$S_FmtNbr_I32
 (
CPU_INT32U
 
nbr
,

3473 
CPU_INT08U
 
nbr_dig
,

3474 
CPU_INT08U
 
nbr_ba
,

3475 
CPU_BOOLEAN
 
nbr_g
,

3476 
CPU_CHAR
 
ad_ch
,

3477 
CPU_BOOLEAN
 
low_
,

3478 
CPU_BOOLEAN
 
nul
,

3479 
CPU_CHAR
 *
pr
)

3481 
CPU_CHAR
 *
pr_fmt
;

3482 
CPU_DATA
 
i
;

3483 
CPU_INT32U
 
nbr_fmt
;

3484 
CPU_INT32U
 
nbr_log
;

3485 
CPU_INT08U
 
nbr_dig_max
;

3486 
CPU_INT08U
 
nbr_dig_m
;

3487 
CPU_INT08U
 
nbr_dig_fmtd
;

3488 
CPU_INT08U
 
nbr_g_sign
;

3489 
CPU_INT08U
 
nbr_ad_ch
;

3490 
CPU_INT08U
 
dig_v
;

3491 
CPU_INT08U
 
ad_ch_d_0
;

3492 
CPU_INT08U
 
ad_ch_d_a
;

3493 
CPU_BOOLEAN
 
ad_ch_dig
;

3494 
CPU_BOOLEAN
 
ad_ch_0
;

3495 
CPU_BOOLEAN
 
fmt_vid
;

3496 
CPU_BOOLEAN
 
t_ch
;

3497 
CPU_BOOLEAN
 
nbr_g_fmtd
;

3502 i(
pr
 =(
CPU_CHAR
 *)0) {

3503  ((
CPU_CHAR
 *)0);

3506 
fmt_vid
 = 
DEF_NO
;

3508 i(
nbr_dig
 < 1) {

3509 
fmt_vid
 = 
DEF_YES
;

3512 i((
nbr_ba
 < 2u) ||

3513 (
nbr_ba
 > 36u)) {

3514 
fmt_vid
 = 
DEF_YES
;

3517 i(
ad_ch
 !(
CPU_CHAR
)'\0') {

3518 
t_ch
 = 
	`ASCII_IsPrt
(
ad_ch
);

3519 i(
t_ch
 !
DEF_YES
) {

3520 
fmt_vid
 = 
DEF_YES
;

3522 } i(
ad_ch
 != '0') {

3523 
ad_ch_d_0
 = (
CPU_INT08U
)(
ad_ch
 - '0');

3524 i(
low_
 !
DEF_YES
) {

3525 
ad_ch_d_a
 = (
CPU_INT08U
)(
ad_ch
 - 'A');

3527 
ad_ch_d_a
 = (
CPU_INT08U
)(
ad_ch
 - 'a');

3530 
ad_ch_dig
 = (((
nbr_ba
 <10u&& (
ad_ch_d_0
 <br_base)) ||

3531 ((
nbr_ba
 > 10u&& ((
ad_ch_d_0
 < 10u) ||

3532 (
ad_ch_d_a
 < (
nbr_ba
 - 10u))))? 
DEF_YES
 : 
DEF_NO
;

3534 i(
ad_ch_dig
 =
DEF_YES
) {

3535 
fmt_vid
 = 
DEF_YES
;

3542 
pr_fmt
 = 
pr
;

3544 i(
fmt_vid
 =
DEF_NO
) {

3545 
nbr_fmt
 = 
nbr
;

3546 
nbr_log
 = 
nbr
;

3547 
nbr_dig_max
 = 1u;

3548 
nbr_log
 >
nbr_ba
) {

3549 
nbr_dig_max
++;

3550 
nbr_log
 /
nbr_ba
;

3553 
nbr_g_sign
 = (
nbr_g
 =
DEF_YES
) ? 1u : 0u;

3554 i(
nbr_dig
 >(
nbr_dig_max
 + 
nbr_g_sign
)) {

3555 
nbr_g_fmtd
 = 
DEF_NO
;

3556 
nbr_dig_m
 = 
	`DEF_MIN
(
nbr_dig_max
, 
nbr_dig
);

3558 i(
ad_ch
 !(
CPU_CHAR
)'\0') {

3559 
nbr_dig_fmtd
 = 
nbr_dig
;

3560 
nbr_ad_ch
 = 
nbr_dig
 -

3561 
nbr_dig_m
 - 
nbr_g_sign
;

3563 
nbr_dig_fmtd
 = 
nbr_dig_m
 + 
nbr_g_sign
;

3564 
nbr_ad_ch
 = 0u;

3567 i(
nbr_ad_ch
 > 0) {

3568 
ad_ch_0
 = (
ad_ch
 == '0')

3569 ? 
DEF_YES
 : 
DEF_NO
;

3571 
ad_ch_0
 = 
DEF_NO
;

3575 
fmt_vid
 = 
DEF_YES
;

3579 i(
fmt_vid
 !
DEF_NO
) {

3580 
nbr_dig_fmtd
 = 
nbr_dig
;

3586 
pr_fmt
 +
nbr_dig_fmtd
;

3588 i(
nul
 !
DEF_NO
) {

3589 *
pr_fmt
 = (
CPU_CHAR
)'\0';

3591 
pr_fmt
--;

3594 
i
 = 0u; i < 
nbr_dig_fmtd
; i++) {

3595 i(
fmt_vid
 =
DEF_NO
) {

3596 i((
nbr_fmt
 > 0) ||

3597 (
i
 == 0u)) {

3599 
dig_v
 = (
CPU_INT08U
)(
nbr_fmt
 % 
nbr_ba
);

3600 i(
dig_v
 < 10u) {

3601 *
pr_fmt
-- = (
CPU_CHAR
)(
dig_v
 + '0');

3603 i(
low_
 !
DEF_YES
) {

3604 *
pr_fmt
-- = (
CPU_CHAR
)((
dig_v
 - 10u) + 'A');

3606 *
pr_fmt
-- = (
CPU_CHAR
)((
dig_v
 - 10u) + 'a');

3610 
nbr_fmt
 /
nbr_ba
;

3612 } i((
nbr_g
 =
DEF_YES
) &&

3613 (((
ad_ch_0
 =
DEF_NO
 ) &&

3614 (
nbr_g_fmtd
 =
DEF_NO
 )) ||

3615 ((
ad_ch_0
 !
DEF_NO
 ) &&

3616 (
i
 =(
nbr_dig_fmtd
 - 1u))))) {

3618 *
pr_fmt
-- = '-';

3619 
nbr_g_fmtd
 = 
DEF_YES
;

3621 } i(
ad_ch
 !(
CPU_CHAR
)'\0') {

3622 *
pr_fmt
-- = 
ad_ch
;

3626 *
pr_fmt
-- = '?';

3631 i(
fmt_vid
 !
DEF_NO
) {

3632  ((
CPU_CHAR
 *)0);

3636  (
pr
);

3637 
	}
}

3867 
CPU_INT32U
 
	$S_PNbr_I32
 (cڡ 
CPU_CHAR
 *
pr
,

3868 
CPU_CHAR
 **
pr_xt
,

3869 
CPU_INT08U
 
nbr_ba
,

3870 
CPU_BOOLEAN
 
nbr_sigd
,

3871 
CPU_BOOLEAN
 *
br_g
)

3873 cڡ 
CPU_CHAR
 *
pr_r
;

3874 cڡ 
CPU_CHAR
 *
pr_r_nbr
;

3875 
CPU_CHAR
 *
pr_r_unud
;

3876 
CPU_CHAR
 
r_ch
;

3877 
CPU_INT08U
 
r_dig
;

3878 
CPU_INT32U
 
nbr
;

3879 
CPU_BOOLEAN
 
nbr_g_unud
;

3880 
CPU_BOOLEAN
 
nbr_dig
;

3881 
CPU_BOOLEAN
 
nbr_pha
;

3882 
CPU_BOOLEAN
 
nbr_hex
;

3883 
CPU_BOOLEAN
 
nbr_hex_low
;

3884 
CPU_BOOLEAN
 
whea
;

3885 
CPU_BOOLEAN
 
g
;

3886 
CPU_BOOLEAN
 
ovf
;

3887 
CPU_BOOLEAN
 
de
;

3890 i(
pr_xt
 =(
CPU_CHAR
 **) 0) {

3891 
pr_xt
 = (
CPU_CHAR
 **)&
pr_r_unud
;

3892 ()&
pr_r_unud
;

3894 *
pr_xt
 = (
CPU_CHAR
 *)
pr
;

3896 i(
br_g
 =(
CPU_BOOLEAN
 *) 0) {

3897 
br_g
 = (
CPU_BOOLEAN
 *)&
nbr_g_unud
;

3898 ()&
nbr_g_unud
;

3900 *
br_g
 = 
DEF_NO
;

3903 i(
pr
 =(
CPU_CHAR
 *)0) {

3907 i((
nbr_ba
 == 1u) ||

3908 (
nbr_ba
 > 36u)) {

3914 
pr_r
 = 
pr
;

3916 
whea
 = 
	`ASCII_IsS
(*
pr_r
);

3917 
whea
 =
DEF_YES
) {

3918 
pr_r
++;

3919 
whea
 = 
	`ASCII_IsS
(*
pr_r
);

3922 *
pr_r
) {

3924 
pr_r
++;

3925 
g
 = 
DEF_NO
;

3930 i(
nbr_sigd
 =
DEF_YES
) {

3931 
pr_r
++;

3933 
g
 = 
DEF_YES
;

3938 
g
 = 
DEF_NO
;

3945 
pr_r_nbr
 = 
pr_r
;

3947 
nbr_ba
) {

3949 i(*
pr_r
 == '0') {

3950 
pr_r
++;

3951 *
pr_r
) {

3954 
nbr_ba
 = 16u;

3955 
r_ch
 = (
CPU_CHAR
)(*(
pr_r
 + 1));

3956 
nbr_hex
 = 
	`ASCII_IsDigHex
(
r_ch
);

3957 i(
nbr_hex
 =
DEF_YES
) {

3958 
pr_r
++;

3964 
nbr_ba
 = 8u;

3969 
nbr_ba
 = 10u;

3975 i(*
pr_r
 == '0') {

3976 
pr_r
++;

3982 i(*
pr_r
 == '0') {

3983 
pr_r
++;

3984 *
pr_r
) {

3987 
r_ch
 = (
CPU_CHAR
)(*(
pr_r
 + 1));

3988 
nbr_hex
 = 
	`ASCII_IsDigHex
(
r_ch
);

3989 i(
nbr_hex
 =
DEF_YES
) {

3990 
pr_r
++;

4009 
nbr
 = 0u;

4010 
ovf
 = 
DEF_NO
;

4011 
de
 = 
DEF_NO
;

4013 
de
 =
DEF_NO
) {

4014 
r_ch
 = (
CPU_CHAR
)*
pr_r
;

4015 
nbr_pha
 = 
	`ASCII_IsAhaNum
(
r_ch
);

4016 i(
nbr_pha
 =
DEF_YES
) {

4018 
nbr_dig
 = 
	`ASCII_IsDig
(
r_ch
);

4019 i(
nbr_dig
 =
DEF_YES
) {

4020 
r_dig
 = (
CPU_INT08U
)(
r_ch
 - '0');

4022 
nbr_hex_low
 = 
	`ASCII_IsLow
(
r_ch
);

4023 i(
nbr_hex_low
 =
DEF_YES
) {

4024 
r_dig
 = (
CPU_INT08U
)((
r_ch
 - 'a') + 10u);

4026 
r_dig
 = (
CPU_INT08U
)((
r_ch
 - 'A') + 10u);

4030 i(
r_dig
 < 
nbr_ba
) {

4031 i(
ovf
 =
DEF_NO
) {

4032 i(
nbr
 <
S_MuOvfThTbl_I32U
[
nbr_ba
]) {

4034 
nbr
 *
nbr_ba
;

4035 
nbr
 +
r_dig
;

4036 i(
nbr
 < 
r_dig
) {

4037 
ovf
 = 
DEF_YES
;

4040 
ovf
 = 
DEF_YES
;

4043 
pr_r
++;

4046 
de
 = 
DEF_YES
;

4050 
de
 = 
DEF_YES
;

4054 i(
ovf
 =
DEF_YES
) {

4055 
nbr
 = 
DEF_INT_32U_MAX_VAL
;

4059 i(
pr_r
 !
pr_r_nbr
) {

4060 *
pr_xt
 = (
CPU_CHAR
 *)
pr_r
;

4062 *
pr_xt
 = (
CPU_CHAR
 *)
pr
;

4065 *
br_g
 = 
g
;

4068  (
nbr
);

4069 
	}
}

	@uC-LIB/lib_str.h

59 #ide 
LIB_STR_MODULE_PRESENT


60 
	#LIB_STR_MODULE_PRESENT


	)

107 
	#LIB_STR_FP_MAX_NBR_DIG_SIG_MIN
 1u

	)

108 
	#LIB_STR_FP_MAX_NBR_DIG_SIG_MAX
 9u

	)

109 
	#LIB_STR_FP_MAX_NBR_DIG_SIG_DFLT
 7u

	)

155 
	~<u.h
>

157 
	~<lib_def.h
>

158 
	~<lib_ascii.h
>

160 
	~<lib_cfg.h
>

163 
	~<dio.h
>

173 #ifde 
LIB_STR_MODULE


174 
	#LIB_STR_EXT


	)

176 
	#LIB_STR_EXT
 

	)

201 #ide 
LIB_STR_CFG_FP_EN


202 
	#LIB_STR_CFG_FP_EN
 
DEF_DISABLED


	)

209 #ide 
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG


210 
	#LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
 
LIB_STR_FP_MAX_NBR_DIG_SIG_DFLT


	)

220 
	#STR_CR_LF
 "\r\n"

	)

221 
	#STR_LF_CR
 "\n\r"

	)

222 
	#STR_NEW_LINE
 
STR_CR_LF


	)

223 
	#STR_PARENT_PATH
 ".."

	)

225 
	#STR_CR_LF_LEN
 ((
STR_CR_LF
- 1)

	)

226 
	#STR_LF_CR_LEN
 ((
STR_LF_CR
- 1)

	)

227 
	#STR_NEW_LINE_LEN
 ((
STR_NEW_LINE
- 1)

	)

228 
	#STR_PARENT_PATH_LEN
 ((
STR_PARENT_PATH
- 1)

	)

266 
	#S_FmtPrt
 
tf


	)

267 
	#S_FmtSn
 
ssnf


	)

278 
CPU_SIZE_T
 
S_L
 (cڡ 
CPU_CHAR
 *
pr
);

280 
CPU_SIZE_T
 
S_L_N
 (cڡ 
CPU_CHAR
 *
pr
,

281 
CPU_SIZE_T
 
n_max
);

285 
CPU_CHAR
 *
S_Cy
 ( CPU_CHAR *
pr_de
,

286 cڡ 
CPU_CHAR
 *
pr_c
);

288 
CPU_CHAR
 *
S_Cy_N
 ( CPU_CHAR *
pr_de
,

289 cڡ 
CPU_CHAR
 *
pr_c
,

290 
CPU_SIZE_T
 
n_max
);

293 
CPU_CHAR
 *
S_C
 ( CPU_CHAR *
pr_de
,

294 cڡ 
CPU_CHAR
 *
pr_t
);

296 
CPU_CHAR
 *
S_C_N
 ( CPU_CHAR *
pr_de
,

297 cڡ 
CPU_CHAR
 *
pr_t
,

298 
CPU_SIZE_T
 
n_max
);

302 
CPU_INT16S
 
S_Cmp
 (cڡ 
CPU_CHAR
 *
p1_r
,

303 cڡ 
CPU_CHAR
 *
p2_r
);

305 
CPU_INT16S
 
S_Cmp_N
 (cڡ 
CPU_CHAR
 *
p1_r
,

306 cڡ 
CPU_CHAR
 *
p2_r
,

307 
CPU_SIZE_T
 
n_max
);

309 
CPU_INT16S
 
S_CmpIgneCa
 (cڡ 
CPU_CHAR
 *
p1_r
,

310 cڡ 
CPU_CHAR
 *
p2_r
);

312 
CPU_INT16S
 
S_CmpIgneCa_N
(cڡ 
CPU_CHAR
 *
p1_r
,

313 cڡ 
CPU_CHAR
 *
p2_r
,

314 
CPU_SIZE_T
 
n_max
);

318 
CPU_CHAR
 *
S_Ch
 (cڡ CPU_CHAR *
pr
,

319 
CPU_CHAR
 
ch_ch
);

321 
CPU_CHAR
 *
S_Ch_N
 (cڡ CPU_CHAR *
pr
,

322 
CPU_SIZE_T
 
n_max
,

323 
CPU_CHAR
 
ch_ch
);

325 
CPU_CHAR
 *
S_Ch_La
 (cڡ CPU_CHAR *
pr
,

326 
CPU_CHAR
 
ch_ch
);

328 
CPU_CHAR
 *
S_Ch_La_N
 (cڡ CPU_CHAR *
pr
,

329 
CPU_SIZE_T
 
n_max
,

330 
CPU_CHAR
 
ch_ch
);

332 
CPU_CHAR
 *
S_Ch_R
 ( CPU_CHAR *
pr
,

333 
CPU_CHAR
 
ch_ch
,

334 
CPU_CHAR
 
ch_a
);

336 
CPU_CHAR
 *
S_Ch_R_N
 ( CPU_CHAR *
pr
,

337 
CPU_CHAR
 
ch_ch
,

338 
CPU_CHAR
 
ch_a
,

339 
CPU_SIZE_T
 
n_max
);

341 
CPU_CHAR
 *
S_S
 (cڡ CPU_CHAR *
pr
,

342 cڡ 
CPU_CHAR
 *
pr_ch
);

344 
CPU_CHAR
 *
S_S_N
 (cڡ CPU_CHAR *
pr
,

345 cڡ 
CPU_CHAR
 *
pr_ch
,

346 
CPU_SIZE_T
 
n_max
);

351 
CPU_CHAR
 *
S_FmtNbr_I32U
 ( 
CPU_INT32U
 
nbr
,

352 
CPU_INT08U
 
nbr_dig
,

353 
CPU_INT08U
 
nbr_ba
,

354 
CPU_CHAR
 
ad_ch
,

355 
CPU_BOOLEAN
 
low_
,

356 
CPU_BOOLEAN
 
nul
,

357 
CPU_CHAR
 *
pr
);

359 
CPU_CHAR
 *
S_FmtNbr_I32S
 ( 
CPU_INT32S
 
nbr
,

360 
CPU_INT08U
 
nbr_dig
,

361 
CPU_INT08U
 
nbr_ba
,

362 
CPU_CHAR
 
ad_ch
,

363 
CPU_BOOLEAN
 
low_
,

364 
CPU_BOOLEAN
 
nul
,

365 
CPU_CHAR
 *
pr
);

367 #i(
LIB_STR_CFG_FP_EN
 =
DEF_ENABLED
)

368 
CPU_CHAR
 *
S_FmtNbr_32
 ( 
CPU_FP32
 
nbr
,

369 
CPU_INT08U
 
nbr_dig
,

370 
CPU_INT08U
 
nbr_dp
,

371 
CPU_CHAR
 
ad_ch
,

372 
CPU_BOOLEAN
 
nul
,

373 
CPU_CHAR
 *
pr
);

378 
CPU_INT32U
 
S_PNbr_I32U
(cڡ 
CPU_CHAR
 *
pr
,

379 
CPU_CHAR
 **
pr_xt
,

380 
CPU_INT08U
 
nbr_ba
);

382 
CPU_INT32S
 
S_PNbr_I32S
(cڡ 
CPU_CHAR
 *
pr
,

383 
CPU_CHAR
 **
pr_xt
,

384 
CPU_INT08U
 
nbr_ba
);

394 #ide 
LIB_STR_CFG_FP_EN


399 #i ((
LIB_STR_CFG_FP_EN
 !
DEF_DISABLED
) && \

400 (
	gLIB_STR_CFG_FP_EN
 !
DEF_ENABLED
 ))

406 #i (
LIB_STR_CFG_FP_EN
 =
DEF_ENABLED
)

408 #ide 
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG


413 #i (
DEF_CHK_VAL
(
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
, \

414 
LIB_STR_FP_MAX_NBR_DIG_SIG_MIN
, \

415 
LIB_STR_FP_MAX_NBR_DIG_SIG_MAX
!
DEF_OK
)

	@uCOS-III/Ports/ARM-Cortex-M3/Generic/GNU/os_cpu.h

34 #ide 
OS_CPU_H


35 
	#OS_CPU_H


	)

37 #ifde 
OS_CPU_GLOBALS


38 
	#OS_CPU_EXT


	)

40 
	#OS_CPU_EXT
 

	)

49 #ide 
NVIC_INT_CTRL


50 
	#NVIC_INT_CTRL
 *((
CPU_REG32
 *)0xE000ED04)

	)

53 #ide 
NVIC_PENDSVSET


54 
	#NVIC_PENDSVSET
 0x10000000

	)

57 
	#OS_TASK_SW
(
NVIC_INT_CTRL
 = 
NVIC_PENDSVSET


	)

58 
	#OSICtxSw
(
NVIC_INT_CTRL
 = 
NVIC_PENDSVSET


	)

79 #i 
OS_CFG_TS_EN
 == 1u

80 
	#OS_TS_GET
((
CPU_TS
)
	`CPU_TS_TmrRd
(

	)

82 
	#OS_TS_GET
((
CPU_TS
)0u

	)

85 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

86 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)

115 
	#OS_CPU_CFG_SYSTICK_PRIO
 0u

	)

123 
OS_CPU_EXT
 
CPU_STK
 *
OS_CPU_ExStkBa
;

131 
OSSHighRdy
 ();

133 
OS_CPU_PdSVHdr
 ();

136 
OS_CPU_SysTickHdr
();

137 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
);

	@uCOS-III/Ports/ARM-Cortex-M3/Generic/GNU/os_cpu_c.c

35 
	#OS_CPU_GLOBALS


	)

37 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


38 cڡ 
CPU_CHAR
 *
	gos_u_c__c
 = "$Id: $";

48 
	~<os.h
>

63 
	$OSIdTaskHook
 ()

65 #i
OS_CFG_APP_HOOKS_EN
 > 0u

66 i(
OS_AIdTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

67 (*
OS_AIdTaskHookP
)();

70 
	}
}

86 
	$OSInHook
 ()

88 
CPU_STK_SIZE
 
i
;

89 
CPU_STK
 *
p_k
;

92 
p_k
 = 
OSCfg_ISRStkBaP
;

93 
i
 = 0u; i < 
OSCfg_ISRStkSize
; i++) {

94 *
p_k
++ = (
CPU_STK
)0u;

96 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)(
OSCfg_ISRStkBaP
 + 
OSCfg_ISRStkSize
 - 1u);

97 
	}
}

114 
	$OSStTaskHook
 ()

116 #i
OS_CFG_APP_HOOKS_EN
 > 0u

117 i(
OS_AStTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

118 (*
OS_AStTaskHookP
)();

121 
	}
}

137 
	$OSTaskCeHook
 (
OS_TCB
 *
p_tcb
)

139 #i
OS_CFG_APP_HOOKS_EN
 > 0u

140 i(
OS_ATaskCeHookP
 !(
OS_APP_HOOK_TCB
)0) {

141 (*
OS_ATaskCeHookP
)(
p_tcb
);

144 ()
p_tcb
;

146 
	}
}

162 
	$OSTaskDHook
 (
OS_TCB
 *
p_tcb
)

164 #i
OS_CFG_APP_HOOKS_EN
 > 0u

165 i(
OS_ATaskDHookP
 !(
OS_APP_HOOK_TCB
)0) {

166 (*
OS_ATaskDHookP
)(
p_tcb
);

169 ()
p_tcb
;

171 
	}
}

188 
	$OSTaskRuHook
 (
OS_TCB
 *
p_tcb
)

190 #i
OS_CFG_APP_HOOKS_EN
 > 0u

191 i(
OS_ATaskRuHookP
 !(
OS_APP_HOOK_TCB
)0) {

192 (*
OS_ATaskRuHookP
)(
p_tcb
);

195 ()
p_tcb
;

197 
	}
}

229 
CPU_STK
 *
	$OSTaskStkIn
 (
OS_TASK_PTR
 
p_sk
,

230 *
p_g
,

231 
CPU_STK
 *
p_k_ba
,

232 
CPU_STK
 *
p_k_lim
,

233 
CPU_STK_SIZE
 
k_size
,

234 
OS_OPT
 
t
)

236 
CPU_STK
 *
p_k
;

239 ()
t
;

241 
p_k
 = &
p_k_ba
[
k_size
];

243 *--
p_k
 = (
CPU_STK
)0x01000000u;

244 *--
p_k
 = (
CPU_STK
)
p_sk
;

245 *--
p_k
 = (
CPU_STK
)
OS_TaskRu
;

246 *--
p_k
 = (
CPU_STK
)0x12121212u;

247 *--
p_k
 = (
CPU_STK
)0x03030303u;

248 *--
p_k
 = (
CPU_STK
)0x02020202u;

249 *--
p_k
 = (
CPU_STK
)
p_k_lim
;

250 *--
p_k
 = (
CPU_STK
)
p_g
;

252 *--
p_k
 = (
CPU_STK
)0x11111111u;

253 *--
p_k
 = (
CPU_STK
)0x10101010u;

254 *--
p_k
 = (
CPU_STK
)0x09090909u;

255 *--
p_k
 = (
CPU_STK
)0x08080808u;

256 *--
p_k
 = (
CPU_STK
)0x07070707u;

257 *--
p_k
 = (
CPU_STK
)0x06060606u;

258 *--
p_k
 = (
CPU_STK
)0x05050505u;

259 *--
p_k
 = (
CPU_STK
)0x04040404u;

261  (
p_k
);

262 
	}
}

282 
	$OSTaskSwHook
 ()

284 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

285 
CPU_TS
 
ts
;

287 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


288 
CPU_TS
 
t_dis_time
;

293 #i
OS_CFG_APP_HOOKS_EN
 > 0u

294 i(
OS_ATaskSwHookP
 !(
OS_APP_HOOK_VOID
)0) {

295 (*
OS_ATaskSwHookP
)();

299 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

300 
ts
 = 
	`OS_TS_GET
();

301 i(
OSTCBCurP
 !
OSTCBHighRdyP
) {

302 
OSTCBCurP
->
CyesD
 = 
ts
 - OSTCBCurP->
CyesS
;

303 
OSTCBCurP
->
CyesTٮ
 +(
OS_CYCLES
)OSTCBCurP->
CyesD
;

306 
OSTCBHighRdyP
->
CyesS
 = 
ts
;

309 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


310 
t_dis_time
 = 
	`CPU_IDisMsMaxCurRet
();

311 i(
OSTCBCurP
->
IDisTimeMax
 < 
t_dis_time
) {

312 
OSTCBCurP
->
IDisTimeMax
 = 
t_dis_time
;

316 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

318 i(
OSTCBCurP
->
SchedLockTimeMax
 < 
OSSchedLockTimeMaxCur
) {

319 
OSTCBCurP
->
SchedLockTimeMax
 = 
OSSchedLockTimeMaxCur
;

321 
OSSchedLockTimeMaxCur
 = (
CPU_TS
)0;

323 
	}
}

339 
	$OSTimeTickHook
 ()

341 #i
OS_CFG_APP_HOOKS_EN
 > 0u

342 i(
OS_ATimeTickHookP
 !(
OS_APP_HOOK_VOID
)0) {

343 (*
OS_ATimeTickHookP
)();

346 
	}
}

363 
	$OS_CPU_SysTickHdr
 ()

365 
	`CPU_SR_ALLOC
();

368 
	`CPU_CRITICAL_ENTER
();

369 
OSINegC
++;

370 
	`CPU_CRITICAL_EXIT
();

372 
	`OSTimeTick
();

374 
	`OSIEx
();

375 
	}
}

391 
	$OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
)

393 
CPU_INT32U
 
io
;

396 
CPU_REG_NVIC_ST_RELOAD
 = 
ts
 - 1u;

399 
io
 = 
CPU_REG_NVIC_SHPRI3
;

400 
io
 &
	`DEF_BIT_FIELD
(24, 0);

401 
io
 |
	`DEF_BIT_MASK
(
OS_CPU_CFG_SYSTICK_PRIO
, 24);

403 
CPU_REG_NVIC_SHPRI3
 = 
io
;

406 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 |

407 
CPU_REG_NVIC_ST_CTRL_ENABLE
;

409 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_TICKINT
;

410 
	}
}

	@uCOS-III/Ports/ARM-Cortex-M3/Generic/IAR/os_cpu.h

34 #ide 
OS_CPU_H


35 
	#OS_CPU_H


	)

37 #ifde 
OS_CPU_GLOBALS


38 
	#OS_CPU_EXT


	)

40 
	#OS_CPU_EXT
 

	)

49 #ide 
NVIC_INT_CTRL


50 
	#NVIC_INT_CTRL
 *((
CPU_REG32
 *)0xE000ED04)

	)

53 #ide 
NVIC_PENDSVSET


54 
	#NVIC_PENDSVSET
 0x10000000

	)

57 
	#OS_TASK_SW
(
NVIC_INT_CTRL
 = 
NVIC_PENDSVSET


	)

58 
	#OSICtxSw
(
NVIC_INT_CTRL
 = 
NVIC_PENDSVSET


	)

79 #i 
OS_CFG_TS_EN
 == 1u

80 
	#OS_TS_GET
((
CPU_TS
)
	`CPU_TS_TmrRd
(

	)

82 
	#OS_TS_GET
((
CPU_TS
)0u

	)

85 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

86 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)

115 
	#OS_CPU_CFG_SYSTICK_PRIO
 0u

	)

123 
OS_CPU_EXT
 
CPU_STK
 *
OS_CPU_ExStkBa
;

131 
OSSHighRdy
 ();

133 
OS_CPU_PdSVHdr
 ();

136 
OS_CPU_SysTickHdr
();

137 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
);

	@uCOS-III/Ports/ARM-Cortex-M3/Generic/IAR/os_cpu_c.c

39 
	#OS_CPU_GLOBALS


	)

41 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


42 cڡ 
CPU_CHAR
 *
	gos_u_c__c
 = "$Id: $";

52 
	~<os.h
>

67 
	$OSIdTaskHook
 ()

69 #i
OS_CFG_APP_HOOKS_EN
 > 0u

70 i(
OS_AIdTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

71 (*
OS_AIdTaskHookP
)();

74 
	}
}

90 
	$OSInHook
 ()

92 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)(
OSCfg_ISRStkBaP
 + 
OSCfg_ISRStkSize
 - 1u);

93 
	}
}

110 
	$OSStTaskHook
 ()

112 #i
OS_CFG_APP_HOOKS_EN
 > 0u

113 i(
OS_AStTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

114 (*
OS_AStTaskHookP
)();

117 
	}
}

133 
	$OSTaskCeHook
 (
OS_TCB
 *
p_tcb
)

135 #i
OS_CFG_APP_HOOKS_EN
 > 0u

136 i(
OS_ATaskCeHookP
 !(
OS_APP_HOOK_TCB
)0) {

137 (*
OS_ATaskCeHookP
)(
p_tcb
);

140 ()
p_tcb
;

142 
	}
}

158 
	$OSTaskDHook
 (
OS_TCB
 *
p_tcb
)

160 #i
OS_CFG_APP_HOOKS_EN
 > 0u

161 i(
OS_ATaskDHookP
 !(
OS_APP_HOOK_TCB
)0) {

162 (*
OS_ATaskDHookP
)(
p_tcb
);

165 ()
p_tcb
;

167 
	}
}

184 
	$OSTaskRuHook
 (
OS_TCB
 *
p_tcb
)

186 #i
OS_CFG_APP_HOOKS_EN
 > 0u

187 i(
OS_ATaskRuHookP
 !(
OS_APP_HOOK_TCB
)0) {

188 (*
OS_ATaskRuHookP
)(
p_tcb
);

191 ()
p_tcb
;

193 
	}
}

225 
CPU_STK
 *
	$OSTaskStkIn
 (
OS_TASK_PTR
 
p_sk
,

226 *
p_g
,

227 
CPU_STK
 *
p_k_ba
,

228 
CPU_STK
 *
p_k_lim
,

229 
CPU_STK_SIZE
 
k_size
,

230 
OS_OPT
 
t
)

232 
CPU_STK
 *
p_k
;

235 ()
t
;

237 
p_k
 = &
p_k_ba
[
k_size
];

239 *--
p_k
 = (
CPU_STK
)0x01000000u;

240 *--
p_k
 = (
CPU_STK
)
p_sk
;

241 *--
p_k
 = (
CPU_STK
)
OS_TaskRu
;

242 *--
p_k
 = (
CPU_STK
)0x12121212u;

243 *--
p_k
 = (
CPU_STK
)0x03030303u;

244 *--
p_k
 = (
CPU_STK
)0x02020202u;

245 *--
p_k
 = (
CPU_STK
)
p_k_lim
;

246 *--
p_k
 = (
CPU_STK
)
p_g
;

248 *--
p_k
 = (
CPU_STK
)0x11111111u;

249 *--
p_k
 = (
CPU_STK
)0x10101010u;

250 *--
p_k
 = (
CPU_STK
)0x09090909u;

251 *--
p_k
 = (
CPU_STK
)0x08080808u;

252 *--
p_k
 = (
CPU_STK
)0x07070707u;

253 *--
p_k
 = (
CPU_STK
)0x06060606u;

254 *--
p_k
 = (
CPU_STK
)0x05050505u;

255 *--
p_k
 = (
CPU_STK
)0x04040404u;

257  (
p_k
);

258 
	}
}

278 
	$OSTaskSwHook
 ()

280 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

281 
CPU_TS
 
ts
;

283 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


284 
CPU_TS
 
t_dis_time
;

289 #i
OS_CFG_APP_HOOKS_EN
 > 0u

290 i(
OS_ATaskSwHookP
 !(
OS_APP_HOOK_VOID
)0) {

291 (*
OS_ATaskSwHookP
)();

295 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

296 
ts
 = 
	`OS_TS_GET
();

297 i(
OSTCBCurP
 !
OSTCBHighRdyP
) {

298 
OSTCBCurP
->
CyesD
 = 
ts
 - OSTCBCurP->
CyesS
;

299 
OSTCBCurP
->
CyesTٮ
 +(
OS_CYCLES
)OSTCBCurP->
CyesD
;

302 
OSTCBHighRdyP
->
CyesS
 = 
ts
;

305 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


306 
t_dis_time
 = 
	`CPU_IDisMsMaxCurRet
();

307 i(
OSTCBCurP
->
IDisTimeMax
 < 
t_dis_time
) {

308 
OSTCBCurP
->
IDisTimeMax
 = 
t_dis_time
;

312 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

314 i(
OSTCBCurP
->
SchedLockTimeMax
 < 
OSSchedLockTimeMaxCur
) {

315 
OSTCBCurP
->
SchedLockTimeMax
 = 
OSSchedLockTimeMaxCur
;

317 
OSSchedLockTimeMaxCur
 = (
CPU_TS
)0;

319 
	}
}

335 
	$OSTimeTickHook
 ()

337 #i
OS_CFG_APP_HOOKS_EN
 > 0u

338 i(
OS_ATimeTickHookP
 !(
OS_APP_HOOK_VOID
)0) {

339 (*
OS_ATimeTickHookP
)();

342 
	}
}

359 
	$OS_CPU_SysTickHdr
 ()

361 
	`CPU_SR_ALLOC
();

364 
	`CPU_CRITICAL_ENTER
();

365 
OSINegC
++;

366 
	`CPU_CRITICAL_EXIT
();

368 
	`OSTimeTick
();

370 
	`OSIEx
();

371 
	}
}

387 
	$OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
)

389 
CPU_INT32U
 
io
;

392 
CPU_REG_NVIC_ST_RELOAD
 = 
ts
 - 1u;

395 
io
 = 
CPU_REG_NVIC_SHPRI3
;

396 
io
 &
	`DEF_BIT_FIELD
(24, 0);

397 
io
 |
	`DEF_BIT_MASK
(
OS_CPU_CFG_SYSTICK_PRIO
, 24);

399 
CPU_REG_NVIC_SHPRI3
 = 
io
;

402 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 |

403 
CPU_REG_NVIC_ST_CTRL_ENABLE
;

405 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_TICKINT
;

406 
	}
}

	@uCOS-III/Ports/ARM-Cortex-M3/Generic/RealView/os_cpu.h

34 #ide 
OS_CPU_H


35 
	#OS_CPU_H


	)

37 #ifde 
OS_CPU_GLOBALS


38 
	#OS_CPU_EXT


	)

40 
	#OS_CPU_EXT
 

	)

49 #ide 
NVIC_INT_CTRL


50 
	#NVIC_INT_CTRL
 *((
CPU_REG32
 *)0xE000ED04)

	)

53 #ide 
NVIC_PENDSVSET


54 
	#NVIC_PENDSVSET
 0x10000000

	)

57 
	#OS_TASK_SW
(
NVIC_INT_CTRL
 = 
NVIC_PENDSVSET


	)

58 
	#OSICtxSw
(
NVIC_INT_CTRL
 = 
NVIC_PENDSVSET


	)

79 #i 
OS_CFG_TS_EN
 == 1u

80 
	#OS_TS_GET
((
CPU_TS
)
	`CPU_TS_TmrRd
(

	)

82 
	#OS_TS_GET
((
CPU_TS
)0u

	)

85 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

86 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)

115 
	#OS_CPU_CFG_SYSTICK_PRIO
 0u

	)

123 
OS_CPU_EXT
 
CPU_STK
 *
OS_CPU_ExStkBa
;

131 
OSSHighRdy
 ();

133 
OS_CPU_PdSVHdr
 ();

136 
OS_CPU_SysTickHdr
();

137 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
);

	@uCOS-III/Ports/ARM-Cortex-M3/Generic/RealView/os_cpu_c.c

35 
	#OS_CPU_GLOBALS


	)

37 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


38 cڡ 
CPU_CHAR
 *
	gos_u_c__c
 = "$Id: $";

48 
	~<os.h
>

63 
	$OSIdTaskHook
 ()

65 #i
OS_CFG_APP_HOOKS_EN
 > 0u

66 i(
OS_AIdTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

67 (*
OS_AIdTaskHookP
)();

70 
	}
}

86 
	$OSInHook
 ()

88 
CPU_STK_SIZE
 
i
;

89 
CPU_STK
 *
p_k
;

92 
p_k
 = 
OSCfg_ISRStkBaP
;

93 
i
 = 0u; i < 
OSCfg_ISRStkSize
; i++) {

94 *
p_k
++ = (
CPU_STK
)0u;

96 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)(
OSCfg_ISRStkBaP
 + 
OSCfg_ISRStkSize
 - 1u);

97 
	}
}

114 
	$OSStTaskHook
 ()

116 #i
OS_CFG_APP_HOOKS_EN
 > 0u

117 i(
OS_AStTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

118 (*
OS_AStTaskHookP
)();

121 
	}
}

137 
	$OSTaskCeHook
 (
OS_TCB
 *
p_tcb
)

139 #i
OS_CFG_APP_HOOKS_EN
 > 0u

140 i(
OS_ATaskCeHookP
 !(
OS_APP_HOOK_TCB
)0) {

141 (*
OS_ATaskCeHookP
)(
p_tcb
);

144 ()
p_tcb
;

146 
	}
}

162 
	$OSTaskDHook
 (
OS_TCB
 *
p_tcb
)

164 #i
OS_CFG_APP_HOOKS_EN
 > 0u

165 i(
OS_ATaskDHookP
 !(
OS_APP_HOOK_TCB
)0) {

166 (*
OS_ATaskDHookP
)(
p_tcb
);

169 ()
p_tcb
;

171 
	}
}

188 
	$OSTaskRuHook
 (
OS_TCB
 *
p_tcb
)

190 #i
OS_CFG_APP_HOOKS_EN
 > 0u

191 i(
OS_ATaskRuHookP
 !(
OS_APP_HOOK_TCB
)0) {

192 (*
OS_ATaskRuHookP
)(
p_tcb
);

195 ()
p_tcb
;

197 
	}
}

229 
CPU_STK
 *
	$OSTaskStkIn
 (
OS_TASK_PTR
 
p_sk
,

230 *
p_g
,

231 
CPU_STK
 *
p_k_ba
,

232 
CPU_STK
 *
p_k_lim
,

233 
CPU_STK_SIZE
 
k_size
,

234 
OS_OPT
 
t
)

236 
CPU_STK
 *
p_k
;

239 ()
t
;

241 
p_k
 = &
p_k_ba
[
k_size
];

243 *--
p_k
 = (
CPU_STK
)0x01000000u;

244 *--
p_k
 = (
CPU_STK
)
p_sk
;

245 *--
p_k
 = (
CPU_STK
)
OS_TaskRu
;

246 *--
p_k
 = (
CPU_STK
)0x12121212u;

247 *--
p_k
 = (
CPU_STK
)0x03030303u;

248 *--
p_k
 = (
CPU_STK
)0x02020202u;

249 *--
p_k
 = (
CPU_STK
)
p_k_lim
;

250 *--
p_k
 = (
CPU_STK
)
p_g
;

252 *--
p_k
 = (
CPU_STK
)0x11111111u;

253 *--
p_k
 = (
CPU_STK
)0x10101010u;

254 *--
p_k
 = (
CPU_STK
)0x09090909u;

255 *--
p_k
 = (
CPU_STK
)0x08080808u;

256 *--
p_k
 = (
CPU_STK
)0x07070707u;

257 *--
p_k
 = (
CPU_STK
)0x06060606u;

258 *--
p_k
 = (
CPU_STK
)0x05050505u;

259 *--
p_k
 = (
CPU_STK
)0x04040404u;

261  (
p_k
);

262 
	}
}

282 
	$OSTaskSwHook
 ()

284 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

285 
CPU_TS
 
ts
;

287 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


288 
CPU_TS
 
t_dis_time
;

293 #i
OS_CFG_APP_HOOKS_EN
 > 0u

294 i(
OS_ATaskSwHookP
 !(
OS_APP_HOOK_VOID
)0) {

295 (*
OS_ATaskSwHookP
)();

299 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

300 
ts
 = 
	`OS_TS_GET
();

301 i(
OSTCBCurP
 !
OSTCBHighRdyP
) {

302 
OSTCBCurP
->
CyesD
 = 
ts
 - OSTCBCurP->
CyesS
;

303 
OSTCBCurP
->
CyesTٮ
 +(
OS_CYCLES
)OSTCBCurP->
CyesD
;

306 
OSTCBHighRdyP
->
CyesS
 = 
ts
;

309 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


310 
t_dis_time
 = 
	`CPU_IDisMsMaxCurRet
();

311 i(
OSTCBCurP
->
IDisTimeMax
 < 
t_dis_time
) {

312 
OSTCBCurP
->
IDisTimeMax
 = 
t_dis_time
;

316 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

318 i(
OSTCBCurP
->
SchedLockTimeMax
 < 
OSSchedLockTimeMaxCur
) {

319 
OSTCBCurP
->
SchedLockTimeMax
 = 
OSSchedLockTimeMaxCur
;

321 
OSSchedLockTimeMaxCur
 = (
CPU_TS
)0;

323 
	}
}

339 
	$OSTimeTickHook
 ()

341 #i
OS_CFG_APP_HOOKS_EN
 > 0u

342 i(
OS_ATimeTickHookP
 !(
OS_APP_HOOK_VOID
)0) {

343 (*
OS_ATimeTickHookP
)();

346 
	}
}

363 
	$OS_CPU_SysTickHdr
 ()

365 
	`CPU_SR_ALLOC
();

368 
	`CPU_CRITICAL_ENTER
();

369 
OSINegC
++;

370 
	`CPU_CRITICAL_EXIT
();

372 
	`OSTimeTick
();

374 
	`OSIEx
();

375 
	}
}

391 
	$OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
)

393 
CPU_INT32U
 
io
;

396 
CPU_REG_NVIC_ST_RELOAD
 = 
ts
 - 1u;

399 
io
 = 
CPU_REG_NVIC_SHPRI3
;

400 
io
 &
	`DEF_BIT_FIELD
(24, 0);

401 
io
 |
	`DEF_BIT_MASK
(
OS_CPU_CFG_SYSTICK_PRIO
, 24);

403 
CPU_REG_NVIC_SHPRI3
 = 
io
;

406 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 |

407 
CPU_REG_NVIC_ST_CTRL_ENABLE
;

409 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_TICKINT
;

410 
	}
}

	@uCOS-III/Source/os.h

36 #ide 
OS_H


37 
	#OS_H


	)

45 
	#OS_VERSION
 30301u

	)

53 #ifde
__lulus


59 
	~<os_cfg.h
>

60 
	~<u.h
>

61 
	~<u_ce.h
>

62 
	~<lib_def.h
>

63 
	~<os_ty.h
>

64 
	~<os_u.h
>

74 #i 
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u && 
defed
(
CPU_CFG_INT_DIS_MEAS_EN
)

75 
	#OS_SCHED_LOCK_TIME_MEAS_START
(
	`OS_SchedLockTimeMsS
()

	)

77 
	#OS_SCHED_LOCK_TIME_MEAS_START
()

	)

81 #i 
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u && 
defed
(
CPU_CFG_INT_DIS_MEAS_EN
)

82 
	#OS_SCHED_LOCK_TIME_MEAS_STOP
(
	`OS_SchedLockTimeMsSt
()

	)

84 
	#OS_SCHED_LOCK_TIME_MEAS_STOP
()

	)

87 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

89 
	#OS_CRITICAL_ENTER
(\

	)

91 
CPU_CRITICAL_ENTER
(); \

92 
OSSchedLockNegC
++; \

93 i(
OSSchedLockNegC
 == 1u) { \

94 
OS_SCHED_LOCK_TIME_MEAS_START
(); \

96 
CPU_CRITICAL_EXIT
(); \

99 
	#OS_CRITICAL_ENTER_CPU_EXIT
(\

	)

101 
OSSchedLockNegC
++; \

103 i(
OSSchedLockNegC
 == 1u) { \

104 
OS_SCHED_LOCK_TIME_MEAS_START
(); \

106 
CPU_CRITICAL_EXIT
(); \

110 
	#OS_CRITICAL_EXIT
(\

	)

112 
CPU_CRITICAL_ENTER
(); \

113 
OSSchedLockNegC
--; \

114 i(
OSSchedLockNegC
 =(
OS_NESTING_CTR
)0) { \

115 
OS_SCHED_LOCK_TIME_MEAS_STOP
(); \

116 i(
OSIQNbrErs
 > (
OS_OBJ_QTY
)0) { \

117 
CPU_CRITICAL_EXIT
(); \

118 
OS_Sched0
(); \

120 
CPU_CRITICAL_EXIT
(); \

123 
CPU_CRITICAL_EXIT
(); \

127 
	#OS_CRITICAL_EXIT_NO_SCHED
(\

	)

129 
CPU_CRITICAL_ENTER
(); \

130 
OSSchedLockNegC
--; \

131 i(
OSSchedLockNegC
 =(
OS_NESTING_CTR
)0) { \

132 
OS_SCHED_LOCK_TIME_MEAS_STOP
(); \

134 
CPU_CRITICAL_EXIT
(); \

141 
	#OS_CRITICAL_ENTER
(
	`CPU_CRITICAL_ENTER
()

	)

143 
	#OS_CRITICAL_ENTER_CPU_EXIT
()

	)

145 
	#OS_CRITICAL_EXIT
(
	`CPU_CRITICAL_EXIT
()

	)

147 
	#OS_CRITICAL_EXIT_NO_SCHED
(
	`CPU_CRITICAL_EXIT
()

	)

157 #ifde 
OS_GLOBALS


158 
	#OS_EXT


	)

160 
	#OS_EXT
 

	)

164 
	#OS_PRIO_TBL_SIZE
 ((
OS_CFG_PRIO_MAX
 - 1u/ (
DEF_INT_CPU_NBR_BITS
+ 1u)

	)

166 
	#OS_MSG_EN
 (((
OS_CFG_TASK_Q_EN
 > 0u|| (
OS_CFG_Q_EN
 > 0u)? 1u : 0u)

	)

183 
	#OS_STATE_OS_STOPPED
 (
OS_STATE
)(0u)

	)

184 
	#OS_STATE_OS_RUNNING
 (
OS_STATE
)(1u)

	)

186 
	#OS_STATE_NOT_RDY
 (
CPU_BOOLEAN
)(0u)

	)

187 
	#OS_STATE_RDY
 (
CPU_BOOLEAN
)(1u)

	)

191 
	#OS_TASK_STATE_BIT_DLY
 (
OS_STATE
)(0x01u

	)

193 
	#OS_TASK_STATE_BIT_PEND
 (
OS_STATE
)(0x02u

	)

195 
	#OS_TASK_STATE_BIT_SUSPENDED
 (
OS_STATE
)(0x04u

	)

199 
	#OS_TASK_STATE_RDY
 (
OS_STATE
)0u

	)

200 
	#OS_TASK_STATE_DLY
 (
OS_STATE
)1u

	)

201 
	#OS_TASK_STATE_PEND
 (
OS_STATE
)2u

	)

202 
	#OS_TASK_STATE_PEND_TIMEOUT
 (
OS_STATE
)3u

	)

203 
	#OS_TASK_STATE_SUSPENDED
 (
OS_STATE
)4u

	)

204 
	#OS_TASK_STATE_DLY_SUSPENDED
 (
OS_STATE
)5u

	)

205 
	#OS_TASK_STATE_PEND_SUSPENDED
 (
OS_STATE
)6u

	)

206 
	#OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
 (
OS_STATE
)7u

	)

207 
	#OS_TASK_STATE_DEL
 (
OS_STATE
)(255u)

	)

210 
	#OS_TASK_PEND_ON_NOTHING
 (
OS_STATE
)0u

	)

211 
	#OS_TASK_PEND_ON_FLAG
 (
OS_STATE
)1u

	)

212 
	#OS_TASK_PEND_ON_TASK_Q
 (
OS_STATE
)2u

	)

213 
	#OS_TASK_PEND_ON_MULTI
 (
OS_STATE
)3u

	)

214 
	#OS_TASK_PEND_ON_MUTEX
 (
OS_STATE
)4u

	)

215 
	#OS_TASK_PEND_ON_Q
 (
OS_STATE
)5u

	)

216 
	#OS_TASK_PEND_ON_SEM
 (
OS_STATE
)6u

	)

217 
	#OS_TASK_PEND_ON_TASK_SEM
 (
OS_STATE
)7u

	)

226 
	#OS_STATUS_PEND_OK
 (
OS_STATUS
)0u

	)

227 
	#OS_STATUS_PEND_ABORT
 (
OS_STATUS
)1u

	)

228 
	#OS_STATUS_PEND_DEL
 (
OS_STATUS
)2u

	)

229 
	#OS_STATUS_PEND_TIMEOUT
 (
OS_STATUS
)3u

	)

241 
	#OS_OBJ_TYPE_NONE
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('N', 'O', 'N', 'E')

	)

242 
	#OS_OBJ_TYPE_FLAG
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('F', 'L', 'A', 'G')

	)

243 
	#OS_OBJ_TYPE_MEM
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('M', 'E', 'M', ' ')

	)

244 
	#OS_OBJ_TYPE_MUTEX
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('M', 'U', 'T', 'X')

	)

245 
	#OS_OBJ_TYPE_Q
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('Q', 'U', 'E', 'U')

	)

246 
	#OS_OBJ_TYPE_SEM
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('S', 'E', 'M', 'A')

	)

247 
	#OS_OBJ_TYPE_TASK_MSG
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'M', 'S', 'G')

	)

248 
	#OS_OBJ_TYPE_TASK_RESUME
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'R', 'E', 'S')

	)

249 
	#OS_OBJ_TYPE_TASK_SIGNAL
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'S', 'I', 'G')

	)

250 
	#OS_OBJ_TYPE_TASK_SUSPEND
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'S', 'U', 'S')

	)

251 
	#OS_OBJ_TYPE_TICK
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'I', 'C', 'K')

	)

252 
	#OS_OBJ_TYPE_TMR
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'M', 'R', ' ')

	)

260 
	#OS_OPT_NONE
 (
OS_OPT
)(0x0000u)

	)

268 
	#OS_OPT_DEL_NO_PEND
 (
OS_OPT
)(0x0000u)

	)

269 
	#OS_OPT_DEL_ALWAYS
 (
OS_OPT
)(0x0001u)

	)

277 
	#OS_OPT_PEND_FLAG_MASK
 (
OS_OPT
)(0x000Fu)

	)

278 
	#OS_OPT_PEND_FLAG_CLR_ALL
 (
OS_OPT
)(0x0001u

	)

279 
	#OS_OPT_PEND_FLAG_CLR_AND
 (
OS_OPT
)(0x0001u)

	)

281 
	#OS_OPT_PEND_FLAG_CLR_ANY
 (
OS_OPT
)(0x0002u

	)

282 
	#OS_OPT_PEND_FLAG_CLR_OR
 (
OS_OPT
)(0x0002u)

	)

284 
	#OS_OPT_PEND_FLAG_SET_ALL
 (
OS_OPT
)(0x0004u

	)

285 
	#OS_OPT_PEND_FLAG_SET_AND
 (
OS_OPT
)(0x0004u)

	)

287 
	#OS_OPT_PEND_FLAG_SET_ANY
 (
OS_OPT
)(0x0008u

	)

288 
	#OS_OPT_PEND_FLAG_SET_OR
 (
OS_OPT
)(0x0008u)

	)

290 
	#OS_OPT_PEND_FLAG_CONSUME
 (
OS_OPT
)(0x0100u

	)

293 
	#OS_OPT_PEND_BLOCKING
 (
OS_OPT
)(0x0000u)

	)

294 
	#OS_OPT_PEND_NON_BLOCKING
 (
OS_OPT
)(0x8000u)

	)

302 
	#OS_OPT_PEND_ABORT_1
 (
OS_OPT
)(0x0000u

	)

303 
	#OS_OPT_PEND_ABORT_ALL
 (
OS_OPT
)(0x0100u

	)

312 
	#OS_OPT_POST_NONE
 (
OS_OPT
)(0x0000u)

	)

314 
	#OS_OPT_POST_FLAG_SET
 (
OS_OPT
)(0x0000u)

	)

315 
	#OS_OPT_POST_FLAG_CLR
 (
OS_OPT
)(0x0001u)

	)

317 
	#OS_OPT_POST_FIFO
 (
OS_OPT
)(0x0000u

	)

318 
	#OS_OPT_POST_LIFO
 (
OS_OPT
)(0x0010u

	)

319 
	#OS_OPT_POST_1
 (
OS_OPT
)(0x0000u

	)

320 
	#OS_OPT_POST_ALL
 (
OS_OPT
)(0x0200u

	)

322 
	#OS_OPT_POST_NO_SCHED
 (
OS_OPT
)(0x8000u

	)

330 
	#OS_OPT_TASK_NONE
 (
OS_OPT
)(0x0000u

	)

331 
	#OS_OPT_TASK_STK_CHK
 (
OS_OPT
)(0x0001u

	)

332 
	#OS_OPT_TASK_STK_CLR
 (
OS_OPT
)(0x0002u

	)

333 
	#OS_OPT_TASK_SAVE_FP
 (
OS_OPT
)(0x0004u

	)

334 
	#OS_OPT_TASK_NO_TLS
 (
OS_OPT
)(0x0008u

	)

342 
	#OS_OPT_TIME_DLY
 
DEF_BIT_NONE


	)

343 
	#OS_OPT_TIME_TIMEOUT
 ((
OS_OPT
)
DEF_BIT_01
)

	)

344 
	#OS_OPT_TIME_MATCH
 ((
OS_OPT
)
DEF_BIT_02
)

	)

345 
	#OS_OPT_TIME_PERIODIC
 ((
OS_OPT
)
DEF_BIT_03
)

	)

347 
	#OS_OPT_TIME_HMSM_STRICT
 ((
OS_OPT
)
DEF_BIT_NONE
)

	)

348 
	#OS_OPT_TIME_HMSM_NON_STRICT
 ((
OS_OPT
)
DEF_BIT_04
)

	)

350 
	#OS_OPT_TIME_MASK
 ((
OS_OPT
)(
OS_OPT_TIME_DLY
 | \

	)

351 
OS_OPT_TIME_TIMEOUT
 | \

352 
OS_OPT_TIME_PERIODIC
 | \

353 
OS_OPT_TIME_MATCH
))

355 
	#OS_OPT_TIME_OPTS_MASK
 (
OS_OPT_TIME_DLY
 | \

	)

356 
OS_OPT_TIME_TIMEOUT
 | \

357 
OS_OPT_TIME_PERIODIC
 | \

358 
OS_OPT_TIME_MATCH
 | \

359 
OS_OPT_TIME_HMSM_NON_STRICT
)

367 
	#OS_OPT_TMR_NONE
 (
OS_OPT
)(0u

	)

369 
	#OS_OPT_TMR_ONE_SHOT
 (
OS_OPT
)(1u

	)

370 
	#OS_OPT_TMR_PERIODIC
 (
OS_OPT
)(2u

	)

372 
	#OS_OPT_TMR_CALLBACK
 (
OS_OPT
)(3u

	)

373 
	#OS_OPT_TMR_CALLBACK_ARG
 (
OS_OPT
)(4u

	)

381 
	#OS_TMR_STATE_UNUSED
 (
OS_STATE
)(0u)

	)

382 
	#OS_TMR_STATE_STOPPED
 (
OS_STATE
)(1u)

	)

383 
	#OS_TMR_STATE_RUNNING
 (
OS_STATE
)(2u)

	)

384 
	#OS_TMR_STATE_COMPLETED
 (
OS_STATE
)(3u)

	)

392 
	#OS_PRIO_INIT
 (
OS_PRIO
)(
OS_CFG_PRIO_MAX
)

	)

400 
	#OS_TICK_TH_INIT
 (
OS_TICK
)(
	`DEF_BIT
 (((OS_TICK* 
DEF_OCTET_NBR_BITS
- 1u))

	)

403 
	#OS_TICK_TH_RDY
 (
OS_TICK
)(
	`DEF_BIT_FIELD
((((OS_TICK* 
DEF_OCTET_NBR_BITS
/ 2u), \

	)

404 (((
OS_TICK
* 
DEF_OCTET_NBR_BITS
) / 2u)))

421 
	eos_r
 {

422 
OS_ERR_NONE
 = 0u,

424 
OS_ERR_A
 = 10000u,

425 
OS_ERR_ACCEPT_ISR
 = 10001u,

427 
OS_ERR_B
 = 11000u,

429 
OS_ERR_C
 = 12000u,

430 
OS_ERR_CREATE_ISR
 = 12001u,

432 
OS_ERR_D
 = 13000u,

433 
OS_ERR_DEL_ISR
 = 13001u,

435 
OS_ERR_E
 = 14000u,

437 
OS_ERR_F
 = 15000u,

438 
OS_ERR_FATAL_RETURN
 = 15001u,

440 
OS_ERR_FLAG_GRP_DEPLETED
 = 15101u,

441 
OS_ERR_FLAG_NOT_RDY
 = 15102u,

442 
OS_ERR_FLAG_PEND_OPT
 = 15103u,

443 
OS_ERR_FLUSH_ISR
 = 15104u,

445 
OS_ERR_G
 = 16000u,

447 
OS_ERR_H
 = 17000u,

449 
OS_ERR_I
 = 18000u,

450 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
 = 18001u,

451 
OS_ERR_INT_Q
 = 18002u,

452 
OS_ERR_INT_Q_FULL
 = 18003u,

453 
OS_ERR_INT_Q_SIZE
 = 18004u,

454 
OS_ERR_INT_Q_STK_INVALID
 = 18005u,

455 
OS_ERR_INT_Q_STK_SIZE_INVALID
 = 18006u,

457 
OS_ERR_J
 = 19000u,

459 
OS_ERR_K
 = 20000u,

461 
OS_ERR_L
 = 21000u,

462 
OS_ERR_LOCK_NESTING_OVF
 = 21001u,

464 
OS_ERR_M
 = 22000u,

466 
OS_ERR_MEM_CREATE_ISR
 = 22201u,

467 
OS_ERR_MEM_FULL
 = 22202u,

468 
OS_ERR_MEM_INVALID_P_ADDR
 = 22203u,

469 
OS_ERR_MEM_INVALID_BLKS
 = 22204u,

470 
OS_ERR_MEM_INVALID_PART
 = 22205u,

471 
OS_ERR_MEM_INVALID_P_BLK
 = 22206u,

472 
OS_ERR_MEM_INVALID_P_MEM
 = 22207u,

473 
OS_ERR_MEM_INVALID_P_DATA
 = 22208u,

474 
OS_ERR_MEM_INVALID_SIZE
 = 22209u,

475 
OS_ERR_MEM_NO_FREE_BLKS
 = 22210u,

477 
OS_ERR_MSG_POOL_EMPTY
 = 22301u,

478 
OS_ERR_MSG_POOL_NULL_PTR
 = 22302u,

480 
OS_ERR_MUTEX_NOT_OWNER
 = 22401u,

481 
OS_ERR_MUTEX_OWNER
 = 22402u,

482 
OS_ERR_MUTEX_NESTING
 = 22403u,

484 
OS_ERR_N
 = 23000u,

485 
OS_ERR_NAME
 = 23001u,

486 
OS_ERR_NO_MORE_ID_AVAIL
 = 23002u,

488 
OS_ERR_O
 = 24000u,

489 
OS_ERR_OBJ_CREATED
 = 24001u,

490 
OS_ERR_OBJ_DEL
 = 24002u,

491 
OS_ERR_OBJ_PTR_NULL
 = 24003u,

492 
OS_ERR_OBJ_TYPE
 = 24004u,

494 
OS_ERR_OPT_INVALID
 = 24101u,

496 
OS_ERR_OS_NOT_RUNNING
 = 24201u,

497 
OS_ERR_OS_RUNNING
 = 24202u,

499 
OS_ERR_P
 = 25000u,

500 
OS_ERR_PEND_ABORT
 = 25001u,

501 
OS_ERR_PEND_ABORT_ISR
 = 25002u,

502 
OS_ERR_PEND_ABORT_NONE
 = 25003u,

503 
OS_ERR_PEND_ABORT_SELF
 = 25004u,

504 
OS_ERR_PEND_DEL
 = 25005u,

505 
OS_ERR_PEND_ISR
 = 25006u,

506 
OS_ERR_PEND_LOCKED
 = 25007u,

507 
OS_ERR_PEND_WOULD_BLOCK
 = 25008u,

509 
OS_ERR_POST_NULL_PTR
 = 25101u,

510 
OS_ERR_POST_ISR
 = 25102u,

512 
OS_ERR_PRIO_EXIST
 = 25201u,

513 
OS_ERR_PRIO
 = 25202u,

514 
OS_ERR_PRIO_INVALID
 = 25203u,

516 
OS_ERR_PTR_INVALID
 = 25301u,

518 
OS_ERR_Q
 = 26000u,

519 
OS_ERR_Q_FULL
 = 26001u,

520 
OS_ERR_Q_EMPTY
 = 26002u,

521 
OS_ERR_Q_MAX
 = 26003u,

522 
OS_ERR_Q_SIZE
 = 26004u,

524 
OS_ERR_R
 = 27000u,

525 
OS_ERR_REG_ID_INVALID
 = 27001u,

526 
OS_ERR_ROUND_ROBIN_1
 = 27002u,

527 
OS_ERR_ROUND_ROBIN_DISABLED
 = 27003u,

529 
OS_ERR_S
 = 28000u,

530 
OS_ERR_SCHED_INVALID_TIME_SLICE
 = 28001u,

531 
OS_ERR_SCHED_LOCK_ISR
 = 28002u,

532 
OS_ERR_SCHED_LOCKED
 = 28003u,

533 
OS_ERR_SCHED_NOT_LOCKED
 = 28004u,

534 
OS_ERR_SCHED_UNLOCK_ISR
 = 28005u,

536 
OS_ERR_SEM_OVF
 = 28101u,

537 
OS_ERR_SET_ISR
 = 28102u,

539 
OS_ERR_STAT_RESET_ISR
 = 28201u,

540 
OS_ERR_STAT_PRIO_INVALID
 = 28202u,

541 
OS_ERR_STAT_STK_INVALID
 = 28203u,

542 
OS_ERR_STAT_STK_SIZE_INVALID
 = 28204u,

543 
OS_ERR_STATE_INVALID
 = 28205u,

544 
OS_ERR_STATUS_INVALID
 = 28206u,

545 
OS_ERR_STK_INVALID
 = 28207u,

546 
OS_ERR_STK_SIZE_INVALID
 = 28208u,

547 
OS_ERR_STK_LIMIT_INVALID
 = 28209u,

549 
OS_ERR_T
 = 29000u,

550 
OS_ERR_TASK_CHANGE_PRIO_ISR
 = 29001u,

551 
OS_ERR_TASK_CREATE_ISR
 = 29002u,

552 
OS_ERR_TASK_DEL
 = 29003u,

553 
OS_ERR_TASK_DEL_IDLE
 = 29004u,

554 
OS_ERR_TASK_DEL_INVALID
 = 29005u,

555 
OS_ERR_TASK_DEL_ISR
 = 29006u,

556 
OS_ERR_TASK_INVALID
 = 29007u,

557 
OS_ERR_TASK_NO_MORE_TCB
 = 29008u,

558 
OS_ERR_TASK_NOT_DLY
 = 29009u,

559 
OS_ERR_TASK_NOT_EXIST
 = 29010u,

560 
OS_ERR_TASK_NOT_SUSPENDED
 = 29011u,

561 
OS_ERR_TASK_OPT
 = 29012u,

562 
OS_ERR_TASK_RESUME_ISR
 = 29013u,

563 
OS_ERR_TASK_RESUME_PRIO
 = 29014u,

564 
OS_ERR_TASK_RESUME_SELF
 = 29015u,

565 
OS_ERR_TASK_RUNNING
 = 29016u,

566 
OS_ERR_TASK_STK_CHK_ISR
 = 29017u,

567 
OS_ERR_TASK_SUSPENDED
 = 29018u,

568 
OS_ERR_TASK_SUSPEND_IDLE
 = 29019u,

569 
OS_ERR_TASK_SUSPEND_INT_HANDLER
 = 29020u,

570 
OS_ERR_TASK_SUSPEND_ISR
 = 29021u,

571 
OS_ERR_TASK_SUSPEND_PRIO
 = 29022u,

572 
OS_ERR_TASK_WAITING
 = 29023u,

574 
OS_ERR_TCB_INVALID
 = 29101u,

576 
OS_ERR_TLS_ID_INVALID
 = 29120u,

577 
OS_ERR_TLS_ISR
 = 29121u,

578 
OS_ERR_TLS_NO_MORE_AVAIL
 = 29122u,

579 
OS_ERR_TLS_NOT_EN
 = 29123u,

580 
OS_ERR_TLS_DESTRUCT_ASSIGNED
 = 29124u,

582 
OS_ERR_TICK_PRIO_INVALID
 = 29201u,

583 
OS_ERR_TICK_STK_INVALID
 = 29202u,

584 
OS_ERR_TICK_STK_SIZE_INVALID
 = 29203u,

585 
OS_ERR_TICK_WHEEL_SIZE
 = 29204u,

587 
OS_ERR_TIME_DLY_ISR
 = 29301u,

588 
OS_ERR_TIME_DLY_RESUME_ISR
 = 29302u,

589 
OS_ERR_TIME_GET_ISR
 = 29303u,

590 
OS_ERR_TIME_INVALID_HOURS
 = 29304u,

591 
OS_ERR_TIME_INVALID_MINUTES
 = 29305u,

592 
OS_ERR_TIME_INVALID_SECONDS
 = 29306u,

593 
OS_ERR_TIME_INVALID_MILLISECONDS
 = 29307u,

594 
OS_ERR_TIME_NOT_DLY
 = 29308u,

595 
OS_ERR_TIME_SET_ISR
 = 29309u,

596 
OS_ERR_TIME_ZERO_DLY
 = 29310u,

598 
OS_ERR_TIMEOUT
 = 29401u,

600 
OS_ERR_TMR_INACTIVE
 = 29501u,

601 
OS_ERR_TMR_INVALID_DEST
 = 29502u,

602 
OS_ERR_TMR_INVALID_DLY
 = 29503u,

603 
OS_ERR_TMR_INVALID_PERIOD
 = 29504u,

604 
OS_ERR_TMR_INVALID_STATE
 = 29505u,

605 
OS_ERR_TMR_INVALID
 = 29506u,

606 
OS_ERR_TMR_ISR
 = 29507u,

607 
OS_ERR_TMR_NO_CALLBACK
 = 29508u,

608 
OS_ERR_TMR_NON_AVAIL
 = 29509u,

609 
OS_ERR_TMR_PRIO_INVALID
 = 29510u,

610 
OS_ERR_TMR_STK_INVALID
 = 29511u,

611 
OS_ERR_TMR_STK_SIZE_INVALID
 = 29512u,

612 
OS_ERR_TMR_STOPPED
 = 29513u,

614 
OS_ERR_U
 = 30000u,

616 
OS_ERR_V
 = 31000u,

618 
OS_ERR_W
 = 32000u,

620 
OS_ERR_X
 = 33000u,

622 
OS_ERR_Y
 = 34000u,

623 
OS_ERR_YIELD_ISR
 = 34001u,

625 
OS_ERR_Z
 = 35000u

626 } 
	tOS_ERR
;

638 
os_ag_g
 
	tOS_FLAG_GRP
;

640 
os_mem
 
	tOS_MEM
;

642 
os_msg
 
	tOS_MSG
;

643 
os_msg_po
 
	tOS_MSG_POOL
;

644 
os_msg_q
 
	tOS_MSG_Q
;

646 
os_mux
 
	tOS_MUTEX
;

648 
os_t_q
 
	tOS_INT_Q
;

650 
os_q
 
	tOS_Q
;

652 
os_m
 
	tOS_SEM
;

654 (*
	gOS_TASK_PTR
)(*
	tp_g
);

656 
os_tcb
 
	tOS_TCB
;

658 #i
defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

659 *
	tOS_TLS
;

661 
CPU_DATA
 
	tOS_TLS_ID
;

663 (*
	gOS_TLS_DESTRUCT_PTR
)(
	tOS_TCB
 *
	tp_tcb
,

664 
	tOS_TLS_ID
 
	tid
,

665 
	tOS_TLS
 
	tvue
);

668 
os_rdy_li
 
	tOS_RDY_LIST
;

670 
os_tick_oke
 
	tOS_TICK_SPOKE
;

672 (*
	gOS_TMR_CALLBACK_PTR
)(*
	tp_tmr
, *
	tp_g
);

673 
os_tmr
 
	tOS_TMR
;

674 
os_tmr_oke
 
	tOS_TMR_SPOKE
;

677 
os_nd_da
 
	tOS_PEND_DATA
;

678 
os_nd_li
 
	tOS_PEND_LIST
;

679 
os_nd_obj
 
	tOS_PEND_OBJ
;

681 #i
OS_CFG_APP_HOOKS_EN
 > 0u

682 (*
	gOS_APP_HOOK_VOID
)();

683 (*
	gOS_APP_HOOK_TCB
)(
	tOS_TCB
 *
	tp_tcb
);

701 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

702 
	sos_t_q
 {

703 
OS_OBJ_TYPE
 
	gTy
;

704 
OS_INT_Q
 *
	gNextP
;

705 *
	gObjP
;

706 *
	gMsgP
;

707 
OS_MSG_SIZE
 
	gMsgSize
;

708 
OS_FLAGS
 
	gFgs
;

709 
OS_OPT
 
	gO
;

710 
CPU_TS
 
	gTS
;

720 
	sos_rdy_li
 {

721 
OS_TCB
 *
	gHdP
;

722 
OS_TCB
 *
	gTaP
;

723 
OS_OBJ_QTY
 
	gNbrErs
;

733 
	sos_nd_da
 {

734 
OS_PEND_DATA
 *
	gPvP
;

735 
OS_PEND_DATA
 *
	gNextP
;

736 
OS_TCB
 *
	gTCBP
;

737 
OS_PEND_OBJ
 *
	gPdObjP
;

738 
OS_PEND_OBJ
 *
	gRdyObjP
;

739 *
	gRdyMsgP
;

740 
OS_MSG_SIZE
 
	gRdyMsgSize
;

741 
CPU_TS
 
	gRdyTS
;

745 
	sos_nd_li
 {

746 
OS_PEND_DATA
 *
	gHdP
;

747 
OS_PEND_DATA
 *
	gTaP
;

748 
OS_OBJ_QTY
 
	gNbrErs
;

767 
	sos_nd_obj
 {

768 
OS_OBJ_TYPE
 
	gTy
;

769 
CPU_CHAR
 *
	gNameP
;

770 
OS_PEND_LIST
 
	gPdLi
;

771 #i
OS_CFG_DBG_EN
 > 0u

772 *
	gDbgPvP
;

773 *
	gDbgNextP
;

774 
CPU_CHAR
 *
	gDbgNameP
;

788 
	sos_ag_g
 {

790 
OS_OBJ_TYPE
 
	gTy
;

791 
CPU_CHAR
 *
	gNameP
;

792 
OS_PEND_LIST
 
	gPdLi
;

793 #i
OS_CFG_DBG_EN
 > 0u

794 
OS_FLAG_GRP
 *
	gDbgPvP
;

795 
OS_FLAG_GRP
 *
	gDbgNextP
;

796 
CPU_CHAR
 *
	gDbgNameP
;

799 
OS_FLAGS
 
	gFgs
;

800 
CPU_TS
 
	gTS
;

811 
	sos_mem
 {

812 
OS_OBJ_TYPE
 
	gTy
;

813 *
	gAddrP
;

814 
CPU_CHAR
 *
	gNameP
;

815 *
	gFeLiP
;

816 
OS_MEM_SIZE
 
	gBlkSize
;

817 
OS_MEM_QTY
 
	gNbrMax
;

818 
OS_MEM_QTY
 
	gNbrFe
;

819 #i
OS_CFG_DBG_EN
 > 0u

820 
OS_MEM
 *
	gDbgPvP
;

821 
OS_MEM
 *
	gDbgNextP
;

832 
	sos_msg
 {

833 
OS_MSG
 *
	gNextP
;

834 *
	gMsgP
;

835 
OS_MSG_SIZE
 
	gMsgSize
;

836 
CPU_TS
 
	gMsgTS
;

842 
	sos_msg_po
 {

843 
OS_MSG
 *
	gNextP
;

844 
OS_MSG_QTY
 
	gNbrFe
;

845 
OS_MSG_QTY
 
	gNbrUd
;

846 
OS_MSG_QTY
 
	gNbrUdMax
;

851 
	sos_msg_q
 {

852 
OS_MSG
 *
	gInP
;

853 
OS_MSG
 *
	gOutP
;

854 
OS_MSG_QTY
 
	gNbrErsSize
;

855 
OS_MSG_QTY
 
	gNbrErs
;

856 
OS_MSG_QTY
 
	gNbrErsMax
;

868 
	sos_mux
 {

870 
OS_OBJ_TYPE
 
	gTy
;

871 
CPU_CHAR
 *
	gNameP
;

872 
OS_PEND_LIST
 
	gPdLi
;

873 #i
OS_CFG_DBG_EN
 > 0u

874 
OS_MUTEX
 *
	gDbgPvP
;

875 
OS_MUTEX
 *
	gDbgNextP
;

876 
CPU_CHAR
 *
	gDbgNameP
;

879 
OS_TCB
 *
	gOwrTCBP
;

880 
OS_PRIO
 
	gOwrOrigPrio
;

881 
OS_NESTING_CTR
 
	gOwrNegC
;

882 
CPU_TS
 
	gTS
;

894 
	sos_q
 {

896 
OS_OBJ_TYPE
 
	gTy
;

897 
CPU_CHAR
 *
	gNameP
;

898 
OS_PEND_LIST
 
	gPdLi
;

899 #i
OS_CFG_DBG_EN
 > 0u

900 
OS_Q
 *
	gDbgPvP
;

901 
OS_Q
 *
	gDbgNextP
;

902 
CPU_CHAR
 *
	gDbgNameP
;

905 
OS_MSG_Q
 
	gMsgQ
;

917 
	sos_m
 {

919 
OS_OBJ_TYPE
 
	gTy
;

920 
CPU_CHAR
 *
	gNameP
;

921 
OS_PEND_LIST
 
	gPdLi
;

922 #i
OS_CFG_DBG_EN
 > 0u

923 
OS_SEM
 *
	gDbgPvP
;

924 
OS_SEM
 *
	gDbgNextP
;

925 
CPU_CHAR
 *
	gDbgNameP
;

928 
OS_SEM_CTR
 
	gC
;

929 
CPU_TS
 
	gTS
;

939 
	sos_tcb
 {

940 
CPU_STK
 *
	gStkP
;

942 *
	gExtP
;

944 
CPU_STK
 *
	gStkLimP
;

946 
OS_TCB
 *
	gNextP
;

947 
OS_TCB
 *
	gPvP
;

949 
OS_TCB
 *
	gTickNextP
;

950 
OS_TCB
 *
	gTickPvP
;

952 
OS_TICK_SPOKE
 *
	gTickSpokeP
;

954 
CPU_CHAR
 *
	gNameP
;

956 
CPU_STK
 *
	gStkBaP
;

958 #i
defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

959 
OS_TLS
 
	gTLS_Tbl
[
OS_CFG_TLS_TBL_SIZE
];

962 
OS_TASK_PTR
 
	gTaskEryAddr
;

963 *
	gTaskEryArg
;

965 
OS_PEND_DATA
 *
	gPdDaTblP
;

966 
OS_STATE
 
	gPdOn
;

967 
OS_STATUS
 
	gPdStus
;

969 
OS_STATE
 
	gTaskS
;

970 
OS_PRIO
 
	gPrio
;

971 
CPU_STK_SIZE
 
	gStkSize
;

972 
OS_OPT
 
	gO
;

974 
OS_OBJ_QTY
 
	gPdDaTblErs
;

976 
CPU_TS
 
	gTS
;

978 
OS_SEM_CTR
 
	gSemC
;

981 
OS_TICK
 
	gTickCPv
;

982 
OS_TICK
 
	gTickCMch
;

983 
OS_TICK
 
	gTickRema
;

985 
OS_TICK
 
	gTimeQu
;

986 
OS_TICK
 
	gTimeQuC
;

988 #i
OS_MSG_EN
 > 0u

989 *
	gMsgP
;

990 
OS_MSG_SIZE
 
	gMsgSize
;

993 #i
OS_CFG_TASK_Q_EN
 > 0u

994 
OS_MSG_Q
 
	gMsgQ
;

995 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

996 
CPU_TS
 
	gMsgQPdTime
;

997 
CPU_TS
 
	gMsgQPdTimeMax
;

1001 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1002 
OS_REG
 
	gRegTbl
[
OS_CFG_TASK_REG_TBL_SIZE
];

1005 #i
OS_CFG_FLAG_EN
 > 0u

1006 
OS_FLAGS
 
	gFgsPd
;

1007 
OS_FLAGS
 
	gFgsRdy
;

1008 
OS_OPT
 
	gFgsO
;

1011 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1012 
OS_NESTING_CTR
 
	gSudC
;

1015 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

1016 
OS_CPU_USAGE
 
	gCPUUge
;

1017 
OS_CPU_USAGE
 
	gCPUUgeMax
;

1018 
OS_CTX_SW_CTR
 
	gCtxSwC
;

1019 
CPU_TS
 
	gCyesD
;

1020 
CPU_TS
 
	gCyesS
;

1021 
OS_CYCLES
 
	gCyesTٮ
;

1022 
OS_CYCLES
 
	gCyesTٮPv
;

1024 
CPU_TS
 
	gSemPdTime
;

1025 
CPU_TS
 
	gSemPdTimeMax
;

1028 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

1029 
CPU_STK_SIZE
 
	gStkUd
;

1030 
CPU_STK_SIZE
 
	gStkFe
;

1033 #ifde
CPU_CFG_INT_DIS_MEAS_EN


1034 
CPU_TS
 
	gIDisTimeMax
;

1036 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

1037 
CPU_TS
 
	gSchedLockTimeMax
;

1040 #i
OS_CFG_DBG_EN
 > 0u

1041 
OS_TCB
 *
	gDbgPvP
;

1042 
OS_TCB
 *
	gDbgNextP
;

1043 
CPU_CHAR
 *
	gDbgNameP
;

1054 
	sos_tick_oke
 {

1055 
OS_TCB
 *
	gFP
;

1056 
OS_OBJ_QTY
 
	gNbrErs
;

1057 
OS_OBJ_QTY
 
	gNbrErsMax
;

1067 
	sos_tmr
 {

1068 
OS_OBJ_TYPE
 
	gTy
;

1069 
CPU_CHAR
 *
	gNameP
;

1070 
OS_TMR_CALLBACK_PTR
 
	gClbackP
;

1071 *
	gClbackPArg
;

1072 
OS_TMR
 *
	gNextP
;

1073 
OS_TMR
 *
	gPvP
;

1074 
OS_TICK
 
	gMch
;

1075 
OS_TICK
 
	gRema
;

1076 
OS_TICK
 
	gDly
;

1077 
OS_TICK
 
	gPiod
;

1078 
OS_OPT
 
	gO
;

1079 
OS_STATE
 
	gS
;

1080 #i
OS_CFG_DBG_EN
 > 0u

1081 
OS_TMR
 *
	gDbgPvP
;

1082 
OS_TMR
 *
	gDbgNextP
;

1088 
	sos_tmr_oke
 {

1089 
OS_TMR
 *
	gFP
;

1090 
OS_OBJ_QTY
 
	gNbrErs
;

1091 
OS_OBJ_QTY
 
	gNbrErsMax
;

1103 #i
OS_CFG_APP_HOOKS_EN
 > 0u

1104 
OS_EXT
 
OS_APP_HOOK_TCB
 
	gOS_ATaskCeHookP
;

1105 
OS_EXT
 
OS_APP_HOOK_TCB
 
	gOS_ATaskDHookP
;

1106 
OS_EXT
 
OS_APP_HOOK_TCB
 
	gOS_ATaskRuHookP
;

1108 
OS_EXT
 
OS_APP_HOOK_VOID
 
	gOS_AIdTaskHookP
;

1109 
OS_EXT
 
OS_APP_HOOK_VOID
 
	gOS_AStTaskHookP
;

1110 
OS_EXT
 
OS_APP_HOOK_VOID
 
	gOS_ATaskSwHookP
;

1111 
OS_EXT
 
OS_APP_HOOK_VOID
 
	gOS_ATimeTickHookP
;

1115 
OS_EXT
 
OS_IDLE_CTR
 
	gOSIdTaskC
;

1116 
OS_EXT
 
OS_TCB
 
	gOSIdTaskTCB
;

1119 
OS_EXT
 
OS_NESTING_CTR
 
	gOSINegC
;

1120 #ifde
CPU_CFG_INT_DIS_MEAS_EN


1121 
OS_EXT
 
CPU_TS
 
	gOSIDisTimeMax
;

1124 
OS_EXT
 
OS_STATE
 
	gOSRug
;

1128 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1129 
OS_EXT
 
OS_INT_Q
 *
	gOSIQInP
;

1130 
OS_EXT
 
OS_INT_Q
 *
	gOSIQOutP
;

1131 
OS_EXT
 
OS_OBJ_QTY
 
	gOSIQNbrErs
;

1132 
OS_EXT
 
OS_OBJ_QTY
 
	gOSIQNbrErsMax
;

1133 
OS_EXT
 
OS_OBJ_QTY
 
	gOSIQOvfC
;

1134 
OS_EXT
 
OS_TCB
 
	gOSIQTaskTCB
;

1135 
OS_EXT
 
CPU_TS
 
	gOSIQTaskTimeMax
;

1139 #i
OS_CFG_FLAG_EN
 > 0u

1140 #i
OS_CFG_DBG_EN
 > 0u

1141 
OS_EXT
 
OS_FLAG_GRP
 *
	gOSFgDbgLiP
;

1143 
OS_EXT
 
OS_OBJ_QTY
 
	gOSFgQty
;

1147 #i
OS_CFG_MEM_EN
 > 0u

1148 #i
OS_CFG_DBG_EN
 > 0u

1149 
OS_EXT
 
OS_MEM
 *
	gOSMemDbgLiP
;

1151 
OS_EXT
 
OS_OBJ_QTY
 
	gOSMemQty
;

1155 #i
OS_MSG_EN
 > 0u

1156 
OS_EXT
 
OS_MSG_POOL
 
	gOSMsgPo
;

1160 #i
OS_CFG_MUTEX_EN
 > 0u

1161 #i
OS_CFG_DBG_EN
 > 0u

1162 
OS_EXT
 
OS_MUTEX
 *
	gOSMuxDbgLiP
;

1164 
OS_EXT
 
OS_OBJ_QTY
 
	gOSMuxQty
;

1168 
OS_EXT
 
OS_PRIO
 
	gOSPrioCur
;

1169 
OS_EXT
 
OS_PRIO
 
	gOSPrioHighRdy
;

1170 
OS_EXT
 
OS_PRIO
 
	gOSPrioSaved
;

1171 
CPU_DATA
 
OSPrioTbl
[
OS_PRIO_TBL_SIZE
];

1174 #i
OS_CFG_Q_EN
 > 0u

1175 #i
OS_CFG_DBG_EN
 > 0u

1176 
OS_EXT
 
OS_Q
 *
	gOSQDbgLiP
;

1178 
OS_EXT
 
OS_OBJ_QTY
 
	gOSQQty
;

1184 
OS_EXT
 
OS_RDY_LIST
 
	gOSRdyLi
[
OS_CFG_PRIO_MAX
];

1187 #ifde
OS_SAFETY_CRITICAL_IEC61508


1188 
OS_EXT
 
CPU_BOOLEAN
 
	gOSSatyCrilSFg
;

1191 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

1192 
OS_EXT
 
CPU_TS_TMR
 
	gOSSchedLockTimeBeg
;

1193 
OS_EXT
 
CPU_TS_TMR
 
	gOSSchedLockTimeMax
;

1194 
OS_EXT
 
CPU_TS_TMR
 
	gOSSchedLockTimeMaxCur
;

1197 
OS_EXT
 
OS_NESTING_CTR
 
	gOSSchedLockNegC
;

1198 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1199 
OS_EXT
 
OS_TICK
 
	gOSSchedRoundRobDtTimeQu
;

1200 
OS_EXT
 
CPU_BOOLEAN
 
	gOSSchedRoundRobEn
;

1203 #i
OS_CFG_SEM_EN
 > 0u

1204 #i
OS_CFG_DBG_EN
 > 0u

1205 
OS_EXT
 
OS_SEM
 *
	gOSSemDbgLiP
;

1207 
OS_EXT
 
OS_OBJ_QTY
 
	gOSSemQty
;

1211 #i
OS_CFG_STAT_TASK_EN
 > 0u

1212 
OS_EXT
 
CPU_BOOLEAN
 
	gOSStRetFg
;

1213 
OS_EXT
 
OS_CPU_USAGE
 
	gOSStTaskCPUUge
;

1214 
OS_EXT
 
OS_CPU_USAGE
 
	gOSStTaskCPUUgeMax
;

1215 
OS_EXT
 
OS_TICK
 
	gOSStTaskC
;

1216 
OS_EXT
 
OS_TICK
 
	gOSStTaskCMax
;

1217 
OS_EXT
 
OS_TICK
 
	gOSStTaskCRun
;

1218 
OS_EXT
 
CPU_BOOLEAN
 
	gOSStTaskRdy
;

1219 
OS_EXT
 
OS_TCB
 
	gOSStTaskTCB
;

1220 
OS_EXT
 
CPU_TS
 
	gOSStTaskTimeMax
;

1224 
OS_EXT
 
OS_CTX_SW_CTR
 
	gOSTaskCtxSwC
;

1225 #i
OS_CFG_DBG_EN
 > 0u

1226 
OS_EXT
 
OS_TCB
 *
	gOSTaskDbgLiP
;

1228 
OS_EXT
 
OS_OBJ_QTY
 
	gOSTaskQty
;

1230 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1231 
OS_EXT
 
OS_REG_ID
 
	gOSTaskRegNextAvaID
;

1235 
OS_EXT
 
OS_TICK
 
	gOSTickC
;

1236 
OS_EXT
 
OS_TCB
 
	gOSTickTaskTCB
;

1237 
OS_EXT
 
CPU_TS
 
	gOSTickTaskTimeMax
;

1240 #i
OS_CFG_TMR_EN
 > 0u

1241 #i
OS_CFG_DBG_EN
 > 0u

1242 
OS_EXT
 
OS_TMR
 *
	gOSTmrDbgLiP
;

1244 
OS_EXT
 
OS_OBJ_QTY
 
	gOSTmrQty
;

1245 
OS_EXT
 
OS_TCB
 
	gOSTmrTaskTCB
;

1246 
OS_EXT
 
CPU_TS
 
	gOSTmrTaskTimeMax
;

1247 
OS_EXT
 
OS_TICK
 
	gOSTmrTickC
;

1248 
OS_EXT
 
OS_CTR
 
	gOSTmrUpdeC
;

1249 
OS_EXT
 
OS_CTR
 
	gOSTmrUpdeC
;

1253 
OS_EXT
 
OS_TCB
 *
	gOSTCBCurP
;

1254 
OS_EXT
 
OS_TCB
 *
	gOSTCBHighRdyP
;

1265 
CPU_STK
 * cڡ 
OSCfg_IdTaskStkBaP
;

1266 
CPU_STK_SIZE
 cڡ 
OSCfg_IdTaskStkLim
;

1267 
CPU_STK_SIZE
 cڡ 
OSCfg_IdTaskStkSize
;

1268 
CPU_INT32U
 cڡ 
OSCfg_IdTaskStkSizeRAM
;

1270 
OS_INT_Q
 * cڡ 
OSCfg_IQBaP
;

1271 
OS_OBJ_QTY
 cڡ 
OSCfg_IQSize
;

1272 
CPU_INT32U
 cڡ 
OSCfg_IQSizeRAM
;

1273 
CPU_STK
 * cڡ 
OSCfg_IQTaskStkBaP
;

1274 
CPU_STK_SIZE
 cڡ 
OSCfg_IQTaskStkLim
;

1275 
CPU_STK_SIZE
 cڡ 
OSCfg_IQTaskStkSize
;

1276 
CPU_INT32U
 cڡ 
OSCfg_IQTaskStkSizeRAM
;

1278 
CPU_STK
 * cڡ 
OSCfg_ISRStkBaP
;

1279 
CPU_STK_SIZE
 cڡ 
OSCfg_ISRStkSize
;

1280 
CPU_INT32U
 cڡ 
OSCfg_ISRStkSizeRAM
;

1282 
OS_MSG_SIZE
 cڡ 
OSCfg_MsgPoSize
;

1283 
CPU_INT32U
 cڡ 
OSCfg_MsgPoSizeRAM
;

1284 
OS_MSG
 * cڡ 
OSCfg_MsgPoBaP
;

1286 
OS_PRIO
 cڡ 
OSCfg_StTaskPrio
;

1287 
OS_RATE_HZ
 cڡ 
OSCfg_StTaskRe_Hz
;

1288 
CPU_STK
 * cڡ 
OSCfg_StTaskStkBaP
;

1289 
CPU_STK_SIZE
 cڡ 
OSCfg_StTaskStkLim
;

1290 
CPU_STK_SIZE
 cڡ 
OSCfg_StTaskStkSize
;

1291 
CPU_INT32U
 cڡ 
OSCfg_StTaskStkSizeRAM
;

1293 
CPU_STK_SIZE
 cڡ 
OSCfg_StkSizeM
;

1295 
OS_RATE_HZ
 cڡ 
OSCfg_TickRe_Hz
;

1296 
OS_PRIO
 cڡ 
OSCfg_TickTaskPrio
;

1297 
CPU_STK
 * cڡ 
OSCfg_TickTaskStkBaP
;

1298 
CPU_STK_SIZE
 cڡ 
OSCfg_TickTaskStkLim
;

1299 
CPU_STK_SIZE
 cڡ 
OSCfg_TickTaskStkSize
;

1300 
CPU_INT32U
 cڡ 
OSCfg_TickTaskStkSizeRAM
;

1301 
OS_OBJ_QTY
 cڡ 
OSCfg_TickWhlSize
;

1302 
CPU_INT32U
 cڡ 
OSCfg_TickWhlSizeRAM
;

1304 
OS_PRIO
 cڡ 
OSCfg_TmrTaskPrio
;

1305 
OS_RATE_HZ
 cڡ 
OSCfg_TmrTaskRe_Hz
;

1306 
CPU_STK
 * cڡ 
OSCfg_TmrTaskStkBaP
;

1307 
CPU_STK_SIZE
 cڡ 
OSCfg_TmrTaskStkLim
;

1308 
CPU_STK_SIZE
 cڡ 
OSCfg_TmrTaskStkSize
;

1309 
CPU_INT32U
 cڡ 
OSCfg_TmrTaskStkSizeRAM
;

1310 
OS_OBJ_QTY
 cڡ 
OSCfg_TmrWhlSize
;

1311 
CPU_INT32U
 cڡ 
OSCfg_TmrSizeRAM
;

1314 
CPU_STK
 
OSCfg_IdTaskStk
[];

1316 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

1317 
CPU_STK
 
OSCfg_IQTaskStk
[];

1318 
OS_INT_Q
 
OSCfg_IQ
[];

1321 
CPU_STK
 
OSCfg_ISRStk
[];

1323 #i(
OS_MSG_EN
 > 0u)

1324 
OS_MSG
 
OSCfg_MsgPo
[];

1327 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

1328 
CPU_STK
 
OSCfg_StTaskStk
[];

1331 
CPU_STK
 
OSCfg_TickTaskStk
[];

1332 
OS_TICK_SPOKE
 
OSCfg_TickWhl
[];

1334 #i(
OS_CFG_TMR_EN
 > 0u)

1335 
CPU_STK
 
OSCfg_TmrTaskStk
[];

1336 
OS_TMR_SPOKE
 
OSCfg_TmrWhl
[];

1351 #i
OS_CFG_FLAG_EN
 > 0u

1353 
OSFgCe
 (
OS_FLAG_GRP
 *
p_g
,

1354 
CPU_CHAR
 *
p_me
,

1355 
OS_FLAGS
 
ags
,

1356 
OS_ERR
 *
p_r
);

1358 #i
OS_CFG_FLAG_DEL_EN
 > 0u

1359 
OS_OBJ_QTY
 
OSFgD
 (
OS_FLAG_GRP
 *
p_g
,

1360 
OS_OPT
 
t
,

1361 
OS_ERR
 *
p_r
);

1364 
OS_FLAGS
 
OSFgPd
 (
OS_FLAG_GRP
 *
p_g
,

1365 
OS_FLAGS
 
ags
,

1366 
OS_TICK
 
timeout
,

1367 
OS_OPT
 
t
,

1368 
CPU_TS
 *
p_ts
,

1369 
OS_ERR
 *
p_r
);

1371 #i
OS_CFG_FLAG_PEND_ABORT_EN
 > 0u

1372 
OS_OBJ_QTY
 
OSFgPdAbt
 (
OS_FLAG_GRP
 *
p_g
,

1373 
OS_OPT
 
t
,

1374 
OS_ERR
 *
p_r
);

1377 
OS_FLAGS
 
OSFgPdGFgsRdy
 (
OS_ERR
 *
p_r
);

1379 
OS_FLAGS
 
OSFgPo
 (
OS_FLAG_GRP
 *
p_g
,

1380 
OS_FLAGS
 
ags
,

1381 
OS_OPT
 
t
,

1382 
OS_ERR
 *
p_r
);

1386 
OS_FgC
 (
OS_FLAG_GRP
 *
p_g
);

1388 
OS_FgBlock
 (
OS_PEND_DATA
 *
p_nd_da
,

1389 
OS_FLAG_GRP
 *
p_g
,

1390 
OS_FLAGS
 
ags
,

1391 
OS_OPT
 
t
,

1392 
OS_TICK
 
timeout
);

1394 #i
OS_CFG_DBG_EN
 > 0u

1395 
OS_FgDbgLiAdd
 (
OS_FLAG_GRP
 *
p_g
);

1397 
OS_FgDbgLiRemove
 (
OS_FLAG_GRP
 *
p_g
);

1400 
OS_FgIn
 (
OS_ERR
 *
p_r
);

1402 
OS_FLAGS
 
OS_FgPo
 (
OS_FLAG_GRP
 *
p_g
,

1403 
OS_FLAGS
 
ags
,

1404 
OS_OPT
 
t
,

1405 
CPU_TS
 
ts
,

1406 
OS_ERR
 *
p_r
);

1408 
OS_FgTaskRdy
 (
OS_TCB
 *
p_tcb
,

1409 
OS_FLAGS
 
ags_rdy
,

1410 
CPU_TS
 
ts
);

1418 #i
OS_CFG_MEM_EN
 > 0u

1420 
OSMemCe
 (
OS_MEM
 *
p_mem
,

1421 
CPU_CHAR
 *
p_me
,

1422 *
p_addr
,

1423 
OS_MEM_QTY
 
n_blks
,

1424 
OS_MEM_SIZE
 
blk_size
,

1425 
OS_ERR
 *
p_r
);

1427 *
OSMemG
 (
OS_MEM
 *
p_mem
,

1428 
OS_ERR
 *
p_r
);

1430 
OSMemPut
 (
OS_MEM
 *
p_mem
,

1431 *
p_blk
,

1432 
OS_ERR
 *
p_r
);

1436 #i
OS_CFG_DBG_EN
 > 0u

1437 
OS_MemDbgLiAdd
 (
OS_MEM
 *
p_mem
);

1440 
OS_MemIn
 (
OS_ERR
 *
p_r
);

1449 #i
OS_CFG_MUTEX_EN
 > 0u

1451 
OSMuxCe
 (
OS_MUTEX
 *
p_mux
,

1452 
CPU_CHAR
 *
p_me
,

1453 
OS_ERR
 *
p_r
);

1455 #i
OS_CFG_MUTEX_DEL_EN
 > 0u

1456 
OS_OBJ_QTY
 
OSMuxD
 (
OS_MUTEX
 *
p_mux
,

1457 
OS_OPT
 
t
,

1458 
OS_ERR
 *
p_r
);

1461 
OSMuxPd
 (
OS_MUTEX
 *
p_mux
,

1462 
OS_TICK
 
timeout
,

1463 
OS_OPT
 
t
,

1464 
CPU_TS
 *
p_ts
,

1465 
OS_ERR
 *
p_r
);

1467 #i
OS_CFG_MUTEX_PEND_ABORT_EN
 > 0u

1468 
OS_OBJ_QTY
 
OSMuxPdAbt
 (
OS_MUTEX
 *
p_mux
,

1469 
OS_OPT
 
t
,

1470 
OS_ERR
 *
p_r
);

1473 
OSMuxPo
 (
OS_MUTEX
 *
p_mux
,

1474 
OS_OPT
 
t
,

1475 
OS_ERR
 *
p_r
);

1480 
OS_MuxC
 (
OS_MUTEX
 *
p_mux
);

1482 #i
OS_CFG_DBG_EN
 > 0u

1483 
OS_MuxDbgLiAdd
 (
OS_MUTEX
 *
p_mux
);

1485 
OS_MuxDbgLiRemove
 (
OS_MUTEX
 *
p_mux
);

1488 
OS_MuxIn
 (
OS_ERR
 *
p_r
);

1496 #i
OS_CFG_PEND_MULTI_EN
 > 0u

1498 
OS_OBJ_QTY
 
OSPdMui
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

1499 
OS_OBJ_QTY
 
tbl_size
,

1500 
OS_TICK
 
timeout
,

1501 
OS_OPT
 
t
,

1502 
OS_ERR
 *
p_r
);

1506 
OS_OBJ_QTY
 
OS_PdMuiGRdy
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

1507 
OS_OBJ_QTY
 
tbl_size
);

1509 
CPU_BOOLEAN
 
OS_PdMuiVide
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

1510 
OS_OBJ_QTY
 
tbl_size
);

1512 
OS_PdMuiWa
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

1513 
OS_OBJ_QTY
 
tbl_size
,

1514 
OS_TICK
 
timeout
);

1521 #i
OS_CFG_Q_EN
 > 0u

1523 
OSQCe
 (
OS_Q
 *
p_q
,

1524 
CPU_CHAR
 *
p_me
,

1525 
OS_MSG_QTY
 
max_qty
,

1526 
OS_ERR
 *
p_r
);

1528 #i
OS_CFG_Q_DEL_EN
 > 0u

1529 
OS_OBJ_QTY
 
OSQD
 (
OS_Q
 *
p_q
,

1530 
OS_OPT
 
t
,

1531 
OS_ERR
 *
p_r
);

1534 #i
OS_CFG_Q_FLUSH_EN
 > 0u

1535 
OS_MSG_QTY
 
OSQFlush
 (
OS_Q
 *
p_q
,

1536 
OS_ERR
 *
p_r
);

1539 *
OSQPd
 (
OS_Q
 *
p_q
,

1540 
OS_TICK
 
timeout
,

1541 
OS_OPT
 
t
,

1542 
OS_MSG_SIZE
 *
p_msg_size
,

1543 
CPU_TS
 *
p_ts
,

1544 
OS_ERR
 *
p_r
);

1546 #i
OS_CFG_Q_PEND_ABORT_EN
 > 0u

1547 
OS_OBJ_QTY
 
OSQPdAbt
 (
OS_Q
 *
p_q
,

1548 
OS_OPT
 
t
,

1549 
OS_ERR
 *
p_r
);

1552 
OSQPo
 (
OS_Q
 *
p_q
,

1553 *
p_void
,

1554 
OS_MSG_SIZE
 
msg_size
,

1555 
OS_OPT
 
t
,

1556 
OS_ERR
 *
p_r
);

1560 
OS_QC
 (
OS_Q
 *
p_q
);

1562 #i
OS_CFG_DBG_EN
 > 0u

1563 
OS_QDbgLiAdd
 (
OS_Q
 *
p_q
);

1565 
OS_QDbgLiRemove
 (
OS_Q
 *
p_q
);

1568 
OS_QIn
 (
OS_ERR
 *
p_r
);

1570 
OS_QPo
 (
OS_Q
 *
p_q
,

1571 *
p_void
,

1572 
OS_MSG_SIZE
 
msg_size
,

1573 
OS_OPT
 
t
,

1574 
CPU_TS
 
ts
,

1575 
OS_ERR
 *
p_r
);

1583 #i
OS_CFG_SEM_EN
 > 0u

1585 
OSSemCe
 (
OS_SEM
 *
p_m
,

1586 
CPU_CHAR
 *
p_me
,

1587 
OS_SEM_CTR
 
t
,

1588 
OS_ERR
 *
p_r
);

1590 
OS_OBJ_QTY
 
OSSemD
 (
OS_SEM
 *
p_m
,

1591 
OS_OPT
 
t
,

1592 
OS_ERR
 *
p_r
);

1594 
OS_SEM_CTR
 
OSSemPd
 (
OS_SEM
 *
p_m
,

1595 
OS_TICK
 
timeout
,

1596 
OS_OPT
 
t
,

1597 
CPU_TS
 *
p_ts
,

1598 
OS_ERR
 *
p_r
);

1600 #i
OS_CFG_SEM_PEND_ABORT_EN
 > 0u

1601 
OS_OBJ_QTY
 
OSSemPdAbt
 (
OS_SEM
 *
p_m
,

1602 
OS_OPT
 
t
,

1603 
OS_ERR
 *
p_r
);

1606 
OS_SEM_CTR
 
OSSemPo
 (
OS_SEM
 *
p_m
,

1607 
OS_OPT
 
t
,

1608 
OS_ERR
 *
p_r
);

1610 #i
OS_CFG_SEM_SET_EN
 > 0u

1611 
OSSemS
 (
OS_SEM
 *
p_m
,

1612 
OS_SEM_CTR
 
t
,

1613 
OS_ERR
 *
p_r
);

1618 
OS_SemC
 (
OS_SEM
 *
p_m
);

1620 #i
OS_CFG_DBG_EN
 > 0u

1621 
OS_SemDbgLiAdd
 (
OS_SEM
 *
p_m
);

1623 
OS_SemDbgLiRemove
 (
OS_SEM
 *
p_m
);

1626 
OS_SemIn
 (
OS_ERR
 *
p_r
);

1628 
OS_SEM_CTR
 
OS_SemPo
 (
OS_SEM
 *
p_m
,

1629 
OS_OPT
 
t
,

1630 
CPU_TS
 
ts
,

1631 
OS_ERR
 *
p_r
);

1639 #i
OS_CFG_TASK_CHANGE_PRIO_EN
 > 0u

1640 
OSTaskChgePrio
 (
OS_TCB
 *
p_tcb
,

1641 
OS_PRIO
 
io_w
,

1642 
OS_ERR
 *
p_r
);

1645 
OSTaskCe
 (
OS_TCB
 *
p_tcb
,

1646 
CPU_CHAR
 *
p_me
,

1647 
OS_TASK_PTR
 
p_sk
,

1648 *
p_g
,

1649 
OS_PRIO
 
io
,

1650 
CPU_STK
 *
p_k_ba
,

1651 
CPU_STK_SIZE
 
k_lim
,

1652 
CPU_STK_SIZE
 
k_size
,

1653 
OS_MSG_QTY
 
q_size
,

1654 
OS_TICK
 
time_qu
,

1655 *
p_ext
,

1656 
OS_OPT
 
t
,

1657 
OS_ERR
 *
p_r
);

1659 #i
OS_CFG_TASK_DEL_EN
 > 0u

1660 
OSTaskD
 (
OS_TCB
 *
p_tcb
,

1661 
OS_ERR
 *
p_r
);

1664 #i
OS_CFG_TASK_Q_EN
 > 0u

1665 
OS_MSG_QTY
 
OSTaskQFlush
 (
OS_TCB
 *
p_tcb
,

1666 
OS_ERR
 *
p_r
);

1668 *
OSTaskQPd
 (
OS_TICK
 
timeout
,

1669 
OS_OPT
 
t
,

1670 
OS_MSG_SIZE
 *
p_msg_size
,

1671 
CPU_TS
 *
p_ts
,

1672 
OS_ERR
 *
p_r
);

1674 
CPU_BOOLEAN
 
OSTaskQPdAbt
 (
OS_TCB
 *
p_tcb
,

1675 
OS_OPT
 
t
,

1676 
OS_ERR
 *
p_r
);

1678 
OSTaskQPo
 (
OS_TCB
 *
p_tcb
,

1679 *
p_void
,

1680 
OS_MSG_SIZE
 
msg_size
,

1681 
OS_OPT
 
t
,

1682 
OS_ERR
 *
p_r
);

1686 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1687 
OS_REG
 
OSTaskRegG
 (
OS_TCB
 *
p_tcb
,

1688 
OS_REG_ID
 
id
,

1689 
OS_ERR
 *
p_r
);

1691 
OS_REG_ID
 
OSTaskRegGID
 (
OS_ERR
 *
p_r
);

1693 
OSTaskRegS
 (
OS_TCB
 *
p_tcb
,

1694 
OS_REG_ID
 
id
,

1695 
OS_REG
 
vue
,

1696 
OS_ERR
 *
p_r
);

1699 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1700 
OSTaskResume
 (
OS_TCB
 *
p_tcb
,

1701 
OS_ERR
 *
p_r
);

1703 
OSTaskSud
 (
OS_TCB
 *
p_tcb
,

1704 
OS_ERR
 *
p_r
);

1707 
OS_SEM_CTR
 
OSTaskSemPd
 (
OS_TICK
 
timeout
,

1708 
OS_OPT
 
t
,

1709 
CPU_TS
 *
p_ts
,

1710 
OS_ERR
 *
p_r
);

1712 #i(
OS_CFG_TASK_SEM_PEND_ABORT_EN
 > 0u)

1713 
CPU_BOOLEAN
 
OSTaskSemPdAbt
 (
OS_TCB
 *
p_tcb
,

1714 
OS_OPT
 
t
,

1715 
OS_ERR
 *
p_r
);

1718 
OS_SEM_CTR
 
OSTaskSemPo
 (
OS_TCB
 *
p_tcb
,

1719 
OS_OPT
 
t
,

1720 
OS_ERR
 *
p_r
);

1722 
OS_SEM_CTR
 
OSTaskSemS
 (
OS_TCB
 *
p_tcb
,

1723 
OS_SEM_CTR
 
t
,

1724 
OS_ERR
 *
p_r
);

1726 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

1727 
OSTaskStkChk
 (
OS_TCB
 *
p_tcb
,

1728 
CPU_STK_SIZE
 *
p_
,

1729 
CPU_STK_SIZE
 *
p_ud
,

1730 
OS_ERR
 *
p_r
);

1733 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1734 
OSTaskTimeQuS
 (
OS_TCB
 *
p_tcb
,

1735 
OS_TICK
 
time_qu
,

1736 
OS_ERR
 *
p_r
);

1741 
OS_TaskBlock
 (
OS_TCB
 *
p_tcb
,

1742 
OS_TICK
 
timeout
);

1744 #i
OS_CFG_DBG_EN
 > 0u

1745 
OS_TaskDbgLiAdd
 (
OS_TCB
 *
p_tcb
);

1747 
OS_TaskDbgLiRemove
 (
OS_TCB
 *
p_tcb
);

1750 
OS_TaskIn
 (
OS_ERR
 *
p_r
);

1752 
OS_TaskInTCB
 (
OS_TCB
 *
p_tcb
);

1754 
OS_TaskQPo
 (
OS_TCB
 *
p_tcb
,

1755 *
p_void
,

1756 
OS_MSG_SIZE
 
msg_size
,

1757 
OS_OPT
 
t
,

1758 
CPU_TS
 
ts
,

1759 
OS_ERR
 *
p_r
);

1761 
OS_TaskRdy
 (
OS_TCB
 *
p_tcb
);

1763 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1764 
OS_TaskResume
 (
OS_TCB
 *
p_tcb
,

1765 
OS_ERR
 *
p_r
);

1768 
OS_TaskRu
 ();

1770 
OS_SEM_CTR
 
OS_TaskSemPo
 (
OS_TCB
 *
p_tcb
,

1771 
OS_OPT
 
t
,

1772 
CPU_TS
 
ts
,

1773 
OS_ERR
 *
p_r
);

1775 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1776 
OS_TaskSud
 (
OS_TCB
 *
p_tcb
,

1777 
OS_ERR
 *
p_r
);

1785 #i
defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

1786 
OS_TLS_ID
 
OS_TLS_GID
 (
OS_ERR
 *
p_r
);

1788 
OS_TLS
 
OS_TLS_GVue
 (
OS_TCB
 *
p_tcb
,

1789 
OS_TLS_ID
 
id
,

1790 
OS_ERR
 *
p_r
);

1792 
OS_TLS_In
 (
OS_ERR
 *
p_r
);

1794 
OS_TLS_SVue
 (
OS_TCB
 *
p_tcb
,

1795 
OS_TLS_ID
 
id
,

1796 
OS_TLS
 
vue
,

1797 
OS_ERR
 *
p_r
);

1799 
OS_TLS_SDeru
 (
OS_TLS_ID
 
id
,

1800 
OS_TLS_DESTRUCT_PTR
 
p_deru
,

1801 
OS_ERR
 *
p_r
);

1803 
OS_TLS_TaskCe
 (
OS_TCB
 *
p_tcb
);

1805 
OS_TLS_TaskD
 (
OS_TCB
 *
p_tcb
);

1807 
OS_TLS_TaskSw
 ();

1815 
OSTimeDly
 (
OS_TICK
 
dly
,

1816 
OS_OPT
 
t
,

1817 
OS_ERR
 *
p_r
);

1819 #i
OS_CFG_TIME_DLY_HMSM_EN
 > 0u

1820 
OSTimeDlyHMSM
 (
CPU_INT16U
 
hours
,

1821 
CPU_INT16U
 
mus
,

1822 
CPU_INT16U
 
cds
,

1823 
CPU_INT32U
 
mli
,

1824 
OS_OPT
 
t
,

1825 
OS_ERR
 *
p_r
);

1828 #i
OS_CFG_TIME_DLY_RESUME_EN
 > 0u

1829 
OSTimeDlyResume
 (
OS_TCB
 *
p_tcb
,

1830 
OS_ERR
 *
p_r
);

1833 
OS_TICK
 
OSTimeG
 (
OS_ERR
 *
p_r
);

1835 
OSTimeS
 (
OS_TICK
 
ticks
,

1836 
OS_ERR
 *
p_r
);

1838 
OSTimeTick
 ();

1845 #i
OS_CFG_TMR_EN
 > 0u

1846 
OSTmrCe
 (
OS_TMR
 *
p_tmr
,

1847 
CPU_CHAR
 *
p_me
,

1848 
OS_TICK
 
dly
,

1849 
OS_TICK
 
riod
,

1850 
OS_OPT
 
t
,

1851 
OS_TMR_CALLBACK_PTR
 
p_back
,

1852 *
p_back_g
,

1853 
OS_ERR
 *
p_r
);

1855 
CPU_BOOLEAN
 
OSTmrD
 (
OS_TMR
 *
p_tmr
,

1856 
OS_ERR
 *
p_r
);

1858 
OS_TICK
 
OSTmrRemaG
 (
OS_TMR
 *
p_tmr
,

1859 
OS_ERR
 *
p_r
);

1861 
CPU_BOOLEAN
 
OSTmrS
 (
OS_TMR
 *
p_tmr
,

1862 
OS_ERR
 *
p_r
);

1864 
OS_STATE
 
OSTmrSG
 (
OS_TMR
 *
p_tmr
,

1865 
OS_ERR
 *
p_r
);

1867 
CPU_BOOLEAN
 
OSTmrSt
 (
OS_TMR
 *
p_tmr
,

1868 
OS_OPT
 
t
,

1869 *
p_back_g
,

1870 
OS_ERR
 *
p_r
);

1874 
OS_TmrC
 (
OS_TMR
 *
p_tmr
);

1876 #i
OS_CFG_DBG_EN
 > 0u

1877 
OS_TmrDbgLiAdd
 (
OS_TMR
 *
p_tmr
);

1879 
OS_TmrDbgLiRemove
 (
OS_TMR
 *
p_tmr
);

1882 
OS_TmrIn
 (
OS_ERR
 *
p_r
);

1884 
OS_TmrLk
 (
OS_TMR
 *
p_tmr
,

1885 
OS_OPT
 
t
);

1887 
OS_TmrRetPk
 ();

1889 
OS_TmrUƚk
 (
OS_TMR
 *
p_tmr
);

1891 
OS_TmrTask
 (*
p_g
);

1900 
OSIn
 (
OS_ERR
 *
p_r
);

1902 
OSIE
 ();

1903 
OSIEx
 ();

1905 #ifde
OS_SAFETY_CRITICAL_IEC61508


1906 
OSSatyCrilS
 ();

1909 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1910 
OSSchedRoundRobCfg
 (
CPU_BOOLEAN
 

,

1911 
OS_TICK
 
dt_time_qu
,

1912 
OS_ERR
 *
p_r
);

1914 
OSSchedRoundRobYld
 (
OS_ERR
 *
p_r
);

1918 
OSSched
 ();

1920 
OSSchedLock
 (
OS_ERR
 *
p_r
);

1921 
OSSchedUock
 (
OS_ERR
 *
p_r
);

1923 
OSS
 (
OS_ERR
 *
p_r
);

1925 #i
OS_CFG_STAT_TASK_EN
 > 0u

1926 
OSStRet
 (
OS_ERR
 *
p_r
);

1928 
OSStTaskCPUUgeIn
 (
OS_ERR
 *
p_r
);

1931 
CPU_INT16U
 
OSVsi
 (
OS_ERR
 *
p_r
);

1935 
OS_IdTask
 (*
p_g
);

1937 
OS_IdTaskIn
 (
OS_ERR
 *
p_r
);

1939 #i
OS_CFG_STAT_TASK_EN
 > 0u

1940 
OS_StTask
 (*
p_g
);

1943 
OS_StTaskIn
 (
OS_ERR
 *
p_r
);

1945 
OS_TickTask
 (*
p_g
);

1946 
OS_TickTaskIn
 (
OS_ERR
 *
p_r
);

1957 
OSInHook
 ();

1959 
OSTaskCeHook
 (
OS_TCB
 *
p_tcb
);

1960 
OSTaskDHook
 (
OS_TCB
 *
p_tcb
);

1962 
OSIdTaskHook
 ();

1964 
OSTaskRuHook
 (
OS_TCB
 *
p_tcb
);

1966 
OSStTaskHook
 ();

1968 
CPU_STK
 *
OSTaskStkIn
 (
OS_TASK_PTR
 
p_sk
,

1969 *
p_g
,

1970 
CPU_STK
 *
p_k_ba
,

1971 
CPU_STK
 *
p_k_lim
,

1972 
CPU_STK_SIZE
 
k_size
,

1973 
OS_OPT
 
t
);

1975 
OSTaskSwHook
 ();

1977 
OSTimeTickHook
 ();

1988 
OSCfg_In
 ();

1990 #i
OS_CFG_DBG_EN
 > 0u

1991 
OS_Dbg_In
 ();

1995 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1996 
OS_IQTaskIn
 (
OS_ERR
 *
p_r
);

1998 
OS_IQPo
 (
OS_OBJ_TYPE
 
ty
,

1999 *
p_obj
,

2000 *
p_void
,

2001 
OS_MSG_SIZE
 
msg_size
,

2002 
OS_FLAGS
 
ags
,

2003 
OS_OPT
 
t
,

2004 
CPU_TS
 
ts
,

2005 
OS_ERR
 *
p_r
);

2007 
OS_IQRePo
 ();

2009 
OS_IQTask
 (*
p_g
);

2014 
OS_MsgPoIn
 (
OS_ERR
 *
p_r
);

2016 
OS_MSG_QTY
 
OS_MsgQFeA
 (
OS_MSG_Q
 *
p_msg_q
);

2018 *
OS_MsgQG
 (
OS_MSG_Q
 *
p_msg_q
,

2019 
OS_MSG_SIZE
 *
p_msg_size
,

2020 
CPU_TS
 *
p_ts
,

2021 
OS_ERR
 *
p_r
);

2023 
OS_MsgQIn
 (
OS_MSG_Q
 *
p_msg_q
,

2024 
OS_MSG_QTY
 
size
);

2026 
OS_MsgQPut
 (
OS_MSG_Q
 *
p_msg_q
,

2027 *
p_void
,

2028 
OS_MSG_SIZE
 
msg_size
,

2029 
OS_OPT
 
t
,

2030 
CPU_TS
 
ts
,

2031 
OS_ERR
 *
p_r
);

2035 
OS_Pd
 (
OS_PEND_DATA
 *
p_nd_da
,

2036 
OS_PEND_OBJ
 *
p_obj
,

2037 
OS_STATE
 
ndg_
,

2038 
OS_TICK
 
timeout
);

2040 
OS_PdAbt
 (
OS_PEND_OBJ
 *
p_obj
,

2041 
OS_TCB
 *
p_tcb
,

2042 
CPU_TS
 
ts
);

2044 
OS_PdAbt1
 (
OS_PEND_OBJ
 *
p_obj
,

2045 
OS_TCB
 *
p_tcb
,

2046 
CPU_TS
 
ts
);

2048 
OS_PdObjD
 (
OS_PEND_OBJ
 *
p_obj
,

2049 
OS_TCB
 *
p_tcb
,

2050 
CPU_TS
 
ts
);

2052 
OS_PdObjD1
 (
OS_PEND_OBJ
 *
p_obj
,

2053 
OS_TCB
 *
p_tcb
,

2054 
CPU_TS
 
ts
);

2056 
OS_Po
 (
OS_PEND_OBJ
 *
p_obj
,

2057 
OS_TCB
 *
p_tcb
,

2058 *
p_void
,

2059 
OS_MSG_SIZE
 
msg_size
,

2060 
CPU_TS
 
ts
);

2062 
OS_Po1
 (
OS_PEND_OBJ
 *
p_obj
,

2063 
OS_TCB
 *
p_tcb
,

2064 *
p_void
,

2065 
OS_MSG_SIZE
 
msg_size
,

2066 
CPU_TS
 
ts
);

2070 
OS_PrioIn
 ();

2072 
OS_PrioIn
 (
OS_PRIO
 
io
);

2074 
OS_PrioRemove
 (
OS_PRIO
 
io
);

2076 
OS_PRIO
 
OS_PrioGHighe
 ();

2080 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

2081 
OS_Sched0
 ();

2084 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

2085 
OS_SchedLockTimeMsS
 ();

2086 
OS_SchedLockTimeMsSt
 ();

2089 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

2090 
OS_SchedRoundRob
 (
OS_RDY_LIST
 *
p_rdy_li
);

2095 
OS_RdyLiIn
 ();

2097 
OS_RdyLiIn
 (
OS_TCB
 *
p_tcb
);

2099 
OS_RdyLiInHd
 (
OS_TCB
 *
p_tcb
);

2101 
OS_RdyLiInTa
 (
OS_TCB
 *
p_tcb
);

2103 
OS_RdyLiMoveHdToTa
 (
OS_RDY_LIST
 *
p_rdy_li
);

2105 
OS_RdyLiRemove
 (
OS_TCB
 *
p_tcb
);

2109 
OS_PdDaIn
 (
OS_TCB
 *
p_tcb
,

2110 
OS_PEND_DATA
 *
p_nd_da_tbl
,

2111 
OS_OBJ_QTY
 
tbl_size
);

2113 #i
OS_CFG_DBG_EN
 > 0u

2114 
OS_PdDbgNameAdd
 (
OS_PEND_OBJ
 *
p_obj
,

2115 
OS_TCB
 *
p_tcb
);

2117 
OS_PdDbgNameRemove
 (
OS_PEND_OBJ
 *
p_obj
,

2118 
OS_TCB
 *
p_tcb
);

2121 
OS_PEND_LIST
 *
OS_PdLiGP
 (
OS_PEND_OBJ
 *
p_obj
);

2123 
OS_PdLiIn
 (
OS_PEND_LIST
 *
p_nd_li
);

2125 
OS_PdLiInHd
 (
OS_PEND_LIST
 *
p_nd_li
,

2126 
OS_PEND_DATA
 *
p_nd_da
);

2128 
OS_PdLiInPrio
 (
OS_PEND_LIST
 *
p_nd_li
,

2129 
OS_PEND_DATA
 *
p_nd_da
);

2131 
OS_PdLiChgePrio
 (
OS_TCB
 *
p_tcb
,

2132 
OS_PRIO
 
io_w
);

2134 
OS_PdLiRemove
 (
OS_TCB
 *
p_tcb
);

2136 
OS_PdLiRemove1
 (
OS_PEND_LIST
 *
p_nd_li
,

2137 
OS_PEND_DATA
 *
p_nd_da
);

2141 
OS_TickLiIn
 ();

2143 
OS_TickLiIn
 (
OS_TCB
 *
p_tcb
,

2144 
OS_TICK
 
time
,

2145 
OS_OPT
 
t
,

2146 
OS_ERR
 *
p_r
);

2148 
OS_TickLiRemove
 (
OS_TCB
 *
p_tcb
);

2150 
OS_TickLiRetPk
 ();

2152 
OS_TickLiUpde
 ();

2173 #ide
OS_CFG_APP_HOOKS_EN


2178 #ide
OS_CFG_ARG_CHK_EN


2183 #ide
OS_CFG_DBG_EN


2188 #ide
OS_CFG_CALLED_FROM_ISR_CHK_EN


2193 #ide
OS_CFG_OBJ_TYPE_CHK_EN


2198 #ide
OS_CFG_PEND_MULTI_EN


2203 #i 
OS_CFG_PRIO_MAX
 < 8u

2208 #ide
OS_CFG_SCHED_LOCK_TIME_MEAS_EN


2211 #i (
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u) && \

2212 (
	gOS_CFG_TS_EN
 < 1u)

2218 #ide
OS_CFG_SCHED_ROUND_ROBIN_EN


2223 #ide
OS_CFG_STK_SIZE_MIN


2227 #ide
OS_CFG_TS_EN


2230 #i (
OS_CFG_TS_EN
 > 0u) && \

2231 (
	gCPU_CFG_TS_EN
 =
DEF_DISABLED
)

2242 #ide
OS_CFG_FLAG_EN


2245 #ide
OS_CFG_FLAG_DEL_EN


2249 #ide
OS_CFG_FLAG_MODE_CLR_EN


2253 #ide
OS_CFG_FLAG_PEND_ABORT_EN


2264 #ide
OS_CFG_MEM_EN


2274 #ide
OS_CFG_MUTEX_EN


2277 #ide
OS_CFG_MUTEX_DEL_EN


2281 #ide
OS_CFG_MUTEX_PEND_ABORT_EN


2292 #ide
OS_CFG_Q_EN


2295 #ide
OS_CFG_Q_DEL_EN


2299 #ide
OS_CFG_Q_FLUSH_EN


2303 #ide
OS_CFG_Q_PEND_ABORT_EN


2314 #ide
OS_CFG_SEM_EN


2317 #ide
OS_CFG_SEM_DEL_EN


2321 #ide
OS_CFG_SEM_PEND_ABORT_EN


2325 #ide
OS_CFG_SEM_SET_EN


2336 #ide
OS_CFG_STAT_TASK_EN


2340 #ide
OS_CFG_STAT_TASK_STK_CHK_EN


2344 #ide
OS_CFG_TASK_CHANGE_PRIO_EN


2348 #ide
OS_CFG_TASK_DEL_EN


2352 #ide
OS_CFG_TASK_Q_EN


2356 #ide
OS_CFG_TASK_Q_PEND_ABORT_EN


2360 #ide
OS_CFG_TASK_PROFILE_EN


2364 #ide
OS_CFG_TASK_REG_TBL_SIZE


2368 #ide
OS_CFG_TASK_SEM_PEND_ABORT_EN


2372 #ide
OS_CFG_TASK_SUSPEND_EN


2382 #ide
OS_CFG_TIME_DLY_HMSM_EN


2386 #ide
OS_CFG_TIME_DLY_RESUME_EN


2396 #ide
OS_CFG_TMR_EN


2399 #ide
OS_CFG_TMR_DEL_EN


2411 #i
LIB_VERSION
 < 126u

2417 #i
CPU_CORE_VERSION
 < 125u

2428 #ifde
__lulus


	@uCOS-III/Source/os_cfg_app.c

35 
	#MICRIUM_SOURCE


	)

36 
	~<os_cfg_p.h
>

37 
	~<os.h
>

39 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


40 cڡ 
CPU_CHAR
 *
	gos_cfg_p__c
 = "$Id: $";

43 
	#OS_CFG_IDLE_TASK_STK_LIMIT
 ((
OS_CFG_IDLE_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

44 
	#OS_CFG_INT_Q_TASK_STK_LIMIT
 ((
OS_CFG_INT_Q_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

45 
	#OS_CFG_STAT_TASK_STK_LIMIT
 ((
OS_CFG_STAT_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

46 
	#OS_CFG_TICK_TASK_STK_LIMIT
 ((
OS_CFG_TICK_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

47 
	#OS_CFG_TMR_TASK_STK_LIMIT
 ((
OS_CFG_TMR_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

55 
CPU_STK
 
	gOSCfg_IdTaskStk
 [
OS_CFG_IDLE_TASK_STK_SIZE
];

57 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

58 
OS_INT_Q
 
	gOSCfg_IQ
 [
OS_CFG_INT_Q_SIZE
];

59 
CPU_STK
 
	gOSCfg_IQTaskStk
 [
OS_CFG_INT_Q_TASK_STK_SIZE
];

62 #i(
OS_CFG_ISR_STK_SIZE
 > 0u)

63 
CPU_STK
 
	gOSCfg_ISRStk
 [
OS_CFG_ISR_STK_SIZE
];

66 #i(
OS_MSG_EN
 > 0u)

67 
OS_MSG
 
	gOSCfg_MsgPo
 [
OS_CFG_MSG_POOL_SIZE
];

70 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

71 
CPU_STK
 
	gOSCfg_StTaskStk
 [
OS_CFG_STAT_TASK_STK_SIZE
];

74 
CPU_STK
 
	gOSCfg_TickTaskStk
 [
OS_CFG_TICK_TASK_STK_SIZE
];

75 
OS_TICK_SPOKE
 
	gOSCfg_TickWhl
 [
OS_CFG_TICK_WHEEL_SIZE
];

77 #i(
OS_CFG_TMR_EN
 > 0u)

78 
CPU_STK
 
	gOSCfg_TmrTaskStk
 [
OS_CFG_TMR_TASK_STK_SIZE
];

79 
OS_TMR_SPOKE
 
	gOSCfg_TmrWhl
 [
OS_CFG_TMR_WHEEL_SIZE
];

89 
CPU_STK
 * cڡ 
	gOSCfg_IdTaskStkBaP
 = (CPU_STK *)&
OSCfg_IdTaskStk
[0];

90 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IdTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_IDLE_TASK_STK_LIMIT
;

91 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IdTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_IDLE_TASK_STK_SIZE
;

92 
CPU_INT32U
 cڡ 
	gOSCfg_IdTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_IdTaskStk
);

95 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

96 
OS_INT_Q
 * cڡ 
	gOSCfg_IQBaP
 = (OS_INT_Q *)&
OSCfg_IQ
[0];

97 
OS_OBJ_QTY
 cڡ 
	gOSCfg_IQSize
 = (OS_OBJ_QTY )
OS_CFG_INT_Q_SIZE
;

98 
CPU_INT32U
 cڡ 
	gOSCfg_IQSizeRAM
 = (CPU_INT32U )(
OSCfg_IQ
);

99 
CPU_STK
 * cڡ 
	gOSCfg_IQTaskStkBaP
 = (CPU_STK *)&
OSCfg_IQTaskStk
[0];

100 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IQTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_INT_Q_TASK_STK_LIMIT
;

101 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IQTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_INT_Q_TASK_STK_SIZE
;

102 
CPU_INT32U
 cڡ 
	gOSCfg_IQTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_IQTaskStk
);

104 
OS_INT_Q
 * cڡ 
	gOSCfg_IQBaP
 = (OS_INT_Q *)0;

105 
OS_OBJ_QTY
 cڡ 
	gOSCfg_IQSize
 = (OS_OBJ_QTY )0;

106 
CPU_INT32U
 cڡ 
	gOSCfg_IQSizeRAM
 = (CPU_INT32U )0;

107 
CPU_STK
 * cڡ 
	gOSCfg_IQTaskStkBaP
 = (CPU_STK *)0;

108 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IQTaskStkLim
 = (CPU_STK_SIZE)0;

109 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IQTaskStkSize
 = (CPU_STK_SIZE)0;

110 
CPU_INT32U
 cڡ 
	gOSCfg_IQTaskStkSizeRAM
 = (CPU_INT32U )0;

114 #i(
OS_CFG_ISR_STK_SIZE
 > 0u)

115 
CPU_STK
 * cڡ 
	gOSCfg_ISRStkBaP
 = (CPU_STK *)&
OSCfg_ISRStk
[0];

116 
CPU_STK_SIZE
 cڡ 
	gOSCfg_ISRStkSize
 = (CPU_STK_SIZE)
OS_CFG_ISR_STK_SIZE
;

117 
CPU_INT32U
 cڡ 
	gOSCfg_ISRStkSizeRAM
 = (CPU_INT32U )(
OSCfg_ISRStk
);

119 
CPU_STK
 * cڡ 
	gOSCfg_ISRStkBaP
 = (CPU_STK *)0;

120 
CPU_STK_SIZE
 cڡ 
	gOSCfg_ISRStkSize
 = (CPU_STK_SIZE)0;

121 
CPU_INT32U
 cڡ 
	gOSCfg_ISRStkSizeRAM
 = (CPU_INT32U )0;

125 #i(
OS_MSG_EN
 > 0u)

126 
OS_MSG_SIZE
 cڡ 
	gOSCfg_MsgPoSize
 = (OS_MSG_SIZE)
OS_CFG_MSG_POOL_SIZE
;

127 
CPU_INT32U
 cڡ 
	gOSCfg_MsgPoSizeRAM
 = (CPU_INT32U )(
OSCfg_MsgPo
);

128 
OS_MSG
 * cڡ 
	gOSCfg_MsgPoBaP
 = (OS_MSG *)&
OSCfg_MsgPo
[0];

130 
OS_MSG_SIZE
 cڡ 
	gOSCfg_MsgPoSize
 = (OS_MSG_SIZE)0;

131 
CPU_INT32U
 cڡ 
	gOSCfg_MsgPoSizeRAM
 = (CPU_INT32U )0;

132 
OS_MSG
 * cڡ 
	gOSCfg_MsgPoBaP
 = (OS_MSG *)0;

136 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

137 
OS_PRIO
 cڡ 
	gOSCfg_StTaskPrio
 = (OS_PRIO )
OS_CFG_STAT_TASK_PRIO
;

138 
OS_RATE_HZ
 cڡ 
	gOSCfg_StTaskRe_Hz
 = (OS_RATE_HZ )
OS_CFG_STAT_TASK_RATE_HZ
;

139 
CPU_STK
 * cڡ 
	gOSCfg_StTaskStkBaP
 = (CPU_STK *)&
OSCfg_StTaskStk
[0];

140 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_STAT_TASK_STK_LIMIT
;

141 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_STAT_TASK_STK_SIZE
;

142 
CPU_INT32U
 cڡ 
	gOSCfg_StTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_StTaskStk
);

144 
OS_PRIO
 cڡ 
	gOSCfg_StTaskPrio
 = (OS_PRIO )0;

145 
OS_RATE_HZ
 cڡ 
	gOSCfg_StTaskRe_Hz
 = (OS_RATE_HZ )0;

146 
CPU_STK
 * cڡ 
	gOSCfg_StTaskStkBaP
 = (CPU_STK *)0;

147 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StTaskStkLim
 = (CPU_STK_SIZE)0;

148 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StTaskStkSize
 = (CPU_STK_SIZE)0;

149 
CPU_INT32U
 cڡ 
	gOSCfg_StTaskStkSizeRAM
 = (CPU_INT32U )0;

153 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StkSizeM
 = (CPU_STK_SIZE)
OS_CFG_STK_SIZE_MIN
;

156 
OS_RATE_HZ
 cڡ 
	gOSCfg_TickRe_Hz
 = (OS_RATE_HZ )
OS_CFG_TICK_RATE_HZ
;

157 
OS_PRIO
 cڡ 
	gOSCfg_TickTaskPrio
 = (OS_PRIO )
OS_CFG_TICK_TASK_PRIO
;

158 
CPU_STK
 * cڡ 
	gOSCfg_TickTaskStkBaP
 = (CPU_STK *)&
OSCfg_TickTaskStk
[0];

159 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TickTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_TICK_TASK_STK_LIMIT
;

160 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TickTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_TICK_TASK_STK_SIZE
;

161 
CPU_INT32U
 cڡ 
	gOSCfg_TickTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_TickTaskStk
);

162 
OS_OBJ_QTY
 cڡ 
	gOSCfg_TickWhlSize
 = (OS_OBJ_QTY )
OS_CFG_TICK_WHEEL_SIZE
;

163 
CPU_INT32U
 cڡ 
	gOSCfg_TickWhlSizeRAM
 = (CPU_INT32U )(
OSCfg_TickWhl
);

166 #i(
OS_CFG_TMR_EN
 > 0u)

167 
OS_PRIO
 cڡ 
	gOSCfg_TmrTaskPrio
 = (OS_PRIO )
OS_CFG_TMR_TASK_PRIO
;

168 
OS_RATE_HZ
 cڡ 
	gOSCfg_TmrTaskRe_Hz
 = (OS_RATE_HZ )
OS_CFG_TMR_TASK_RATE_HZ
;

169 
CPU_STK
 * cڡ 
	gOSCfg_TmrTaskStkBaP
 = (CPU_STK *)&
OSCfg_TmrTaskStk
[0];

170 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TmrTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_TMR_TASK_STK_LIMIT
;

171 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TmrTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_TMR_TASK_STK_SIZE
;

172 
CPU_INT32U
 cڡ 
	gOSCfg_TmrTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_TmrTaskStk
);

173 
OS_OBJ_QTY
 cڡ 
	gOSCfg_TmrWhlSize
 = (OS_OBJ_QTY )
OS_CFG_TMR_WHEEL_SIZE
;

174 
CPU_INT32U
 cڡ 
	gOSCfg_TmrWhlSizeRAM
 = (CPU_INT32U )(
OSCfg_TmrWhl
);

176 
OS_PRIO
 cڡ 
	gOSCfg_TmrTaskPrio
 = (OS_PRIO )0;

177 
OS_RATE_HZ
 cڡ 
	gOSCfg_TmrTaskRe_Hz
 = (OS_RATE_HZ )0;

178 
CPU_STK
 * cڡ 
	gOSCfg_TmrTaskStkBaP
 = (CPU_STK *)0;

179 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TmrTaskStkLim
 = (CPU_STK_SIZE)0;

180 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TmrTaskStkSize
 = (CPU_STK_SIZE)0;

181 
CPU_INT32U
 cڡ 
	gOSCfg_TmrTaskStkSizeRAM
 = (CPU_INT32U )0;

182 
OS_OBJ_QTY
 cڡ 
	gOSCfg_TmrWhlSize
 = (OS_OBJ_QTY )0;

183 
CPU_INT32U
 cڡ 
	gOSCfg_TmrWhlSizeRAM
 = (CPU_INT32U )0;

194 
CPU_INT32U
 cڡ 
	gOSCfg_DaSizeRAM
 = (
OSCfg_IdTaskStk
)

196 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

197 + (
OSCfg_IQ
)

198 + (
OSCfg_IQTaskStk
)

201 #i(
OS_MSG_EN
 > 0u)

202 + (
OSCfg_MsgPo
)

205 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

206 + (
OSCfg_StTaskStk
)

209 #i(
OS_CFG_TMR_EN
 > 0u)

210 + (
OSCfg_TmrTaskStk
)

211 + (
OSCfg_TmrWhl
)

214 #i(
OS_CFG_ISR_STK_SIZE
 > 0u)

215 + (
OSCfg_ISRStk
)

217 + (
OSCfg_TickTaskStk
)

218 + (
OSCfg_TickWhl
);

240 
	$OSCfg_In
 ()

242 ()&
OSCfg_DaSizeRAM
;

244 ()&
OSCfg_IdTaskStkBaP
;

245 ()&
OSCfg_IdTaskStkLim
;

246 ()&
OSCfg_IdTaskStkSize
;

247 ()&
OSCfg_IdTaskStkSizeRAM
;

249 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

250 ()&
OSCfg_IQBaP
;

251 ()&
OSCfg_IQSize
;

252 ()&
OSCfg_IQSizeRAM
;

253 ()&
OSCfg_IQTaskStkBaP
;

254 ()&
OSCfg_IQTaskStkLim
;

255 ()&
OSCfg_IQTaskStkSize
;

256 ()&
OSCfg_IQTaskStkSizeRAM
;

259 ()&
OSCfg_ISRStkBaP
;

260 ()&
OSCfg_ISRStkSize
;

261 ()&
OSCfg_ISRStkSizeRAM
;

263 #i(
OS_MSG_EN
 > 0u)

264 ()&
OSCfg_MsgPoSize
;

265 ()&
OSCfg_MsgPoSizeRAM
;

266 ()&
OSCfg_MsgPoBaP
;

269 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

270 ()&
OSCfg_StTaskPrio
;

271 ()&
OSCfg_StTaskRe_Hz
;

272 ()&
OSCfg_StTaskStkBaP
;

273 ()&
OSCfg_StTaskStkLim
;

274 ()&
OSCfg_StTaskStkSize
;

275 ()&
OSCfg_StTaskStkSizeRAM
;

278 ()&
OSCfg_StkSizeM
;

280 ()&
OSCfg_TickRe_Hz
;

281 ()&
OSCfg_TickTaskPrio
;

282 ()&
OSCfg_TickTaskStkBaP
;

283 ()&
OSCfg_TickTaskStkLim
;

284 ()&
OSCfg_TickTaskStkSize
;

285 ()&
OSCfg_TickTaskStkSizeRAM
;

286 ()&
OSCfg_TickWhlSize
;

287 ()&
OSCfg_TickWhlSizeRAM
;

289 #i(
OS_CFG_TMR_EN
 > 0u)

290 ()&
OSCfg_TmrTaskPrio
;

291 ()&
OSCfg_TmrTaskRe_Hz
;

292 ()&
OSCfg_TmrTaskStkBaP
;

293 ()&
OSCfg_TmrTaskStkLim
;

294 ()&
OSCfg_TmrTaskStkSize
;

295 ()&
OSCfg_TmrTaskStkSizeRAM
;

296 ()&
OSCfg_TmrWhlSize
;

297 ()&
OSCfg_TmrWhlSizeRAM
;

299 
	}
}

	@uCOS-III/Source/os_core.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_ce__c
 = "$Id: $";

55 
	$OSIn
 (
OS_ERR
 *
p_r
)

57 
CPU_STK
 *
p_k
;

58 
CPU_STK_SIZE
 
size
;

62 #ifde
OS_SAFETY_CRITICAL


63 i(
p_r
 =(
OS_ERR
 *)0) {

64 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

69 
	`OSInHook
();

71 
OSINegC
 = (
OS_NESTING_CTR
)0;

73 
OSRug
 = 
OS_STATE_OS_STOPPED
;

75 
OSSchedLockNegC
 = (
OS_NESTING_CTR
)0;

77 
OSTCBCurP
 = (
OS_TCB
 *)0;

78 
OSTCBHighRdyP
 = (
OS_TCB
 *)0;

80 
OSPrioCur
 = (
OS_PRIO
)0;

81 
OSPrioHighRdy
 = (
OS_PRIO
)0;

82 
OSPrioSaved
 = (
OS_PRIO
)0;

84 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

85 
OSSchedLockTimeBeg
 = (
CPU_TS
)0;

86 
OSSchedLockTimeMax
 = (
CPU_TS
)0;

87 
OSSchedLockTimeMaxCur
 = (
CPU_TS
)0;

90 #ifde
OS_SAFETY_CRITICAL_IEC61508


91 
OSSatyCrilSFg
 = 
DEF_FALSE
;

94 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

95 
OSSchedRoundRobEn
 = 
DEF_FALSE
;

96 
OSSchedRoundRobDtTimeQu
 = 
OSCfg_TickRe_Hz
 / 10u;

99 i(
OSCfg_ISRStkSize
 > (
CPU_STK_SIZE
)0) {

100 
p_k
 = 
OSCfg_ISRStkBaP
;

101 i(
p_k
 !(
CPU_STK
 *)0) {

102 
size
 = 
OSCfg_ISRStkSize
;

103 
size
 > (
CPU_STK_SIZE
)0) {

104 
size
--;

105 *
p_k
 = (
CPU_STK
)0;

106 
p_k
++;

111 #i
OS_CFG_APP_HOOKS_EN
 > 0u

112 
OS_ATaskCeHookP
 = (
OS_APP_HOOK_TCB
 )0;

113 
OS_ATaskDHookP
 = (
OS_APP_HOOK_TCB
 )0;

114 
OS_ATaskRuHookP
 = (
OS_APP_HOOK_TCB
 )0;

116 
OS_AIdTaskHookP
 = (
OS_APP_HOOK_VOID
)0;

117 
OS_AStTaskHookP
 = (
OS_APP_HOOK_VOID
)0;

118 
OS_ATaskSwHookP
 = (
OS_APP_HOOK_VOID
)0;

119 
OS_ATimeTickHookP
 = (
OS_APP_HOOK_VOID
)0;

122 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

123 
OSTaskRegNextAvaID
 = (
OS_REG_ID
)0;

126 
	`OS_PrioIn
();

128 
	`OS_RdyLiIn
();

131 #i
OS_CFG_FLAG_EN
 > 0u

132 
	`OS_FgIn
(
p_r
);

133 i(*
p_r
 !
OS_ERR_NONE
) {

139 #i
OS_CFG_MEM_EN
 > 0u

140 
	`OS_MemIn
(
p_r
);

141 i(*
p_r
 !
OS_ERR_NONE
) {

147 #i(
OS_MSG_EN
) > 0u

148 
	`OS_MsgPoIn
(
p_r
);

149 i(*
p_r
 !
OS_ERR_NONE
) {

155 #i
OS_CFG_MUTEX_EN
 > 0u

156 
	`OS_MuxIn
(
p_r
);

157 i(*
p_r
 !
OS_ERR_NONE
) {

163 #i
OS_CFG_Q_EN
 > 0u

164 
	`OS_QIn
(
p_r
);

165 i(*
p_r
 !
OS_ERR_NONE
) {

171 #i
OS_CFG_SEM_EN
 > 0u

172 
	`OS_SemIn
(
p_r
);

173 i(*
p_r
 !
OS_ERR_NONE
) {

179 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

180 
	`OS_TLS_In
(
p_r
);

181 i(*
p_r
 !
OS_ERR_NONE
) {

187 
	`OS_TaskIn
(
p_r
);

188 i(*
p_r
 !
OS_ERR_NONE
) {

193 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

194 
	`OS_IQTaskIn
(
p_r
);

195 i(*
p_r
 !
OS_ERR_NONE
) {

201 
	`OS_IdTaskIn
(
p_r
);

202 i(*
p_r
 !
OS_ERR_NONE
) {

207 
	`OS_TickTaskIn
(
p_r
);

208 i(*
p_r
 !
OS_ERR_NONE
) {

213 #i
OS_CFG_STAT_TASK_EN
 > 0u

214 
	`OS_StTaskIn
(
p_r
);

215 i(*
p_r
 !
OS_ERR_NONE
) {

221 #i
OS_CFG_TMR_EN
 > 0u

222 
	`OS_TmrIn
(
p_r
);

223 i(*
p_r
 !
OS_ERR_NONE
) {

229 #i
OS_CFG_DBG_EN
 > 0u

230 
	`OS_Dbg_In
();

234 
	`OSCfg_In
();

235 
	}
}

266 
	$OSIE
 ()

268 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

272 i(
OSINegC
 >(
OS_NESTING_CTR
)250u) {

276 
OSINegC
++;

277 
	}
}

300 
	$OSIEx
 ()

302 
	`CPU_SR_ALLOC
();

306 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

310 
	`CPU_INT_DIS
();

311 i(
OSINegC
 =(
OS_NESTING_CTR
)0) {

312 
	`CPU_INT_EN
();

315 
OSINegC
--;

316 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

317 
	`CPU_INT_EN
();

321 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

322 
	`CPU_INT_EN
();

326 
OSPrioHighRdy
 = 
	`OS_PrioGHighe
();

327 
OSTCBHighRdyP
 = 
OSRdyLi
[
OSPrioHighRdy
].
HdP
;

328 i(
OSTCBHighRdyP
 =
OSTCBCurP
) {

329 
	`CPU_INT_EN
();

333 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

334 
OSTCBHighRdyP
->
CtxSwC
++;

336 
OSTaskCtxSwC
++;

338 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

339 
	`OS_TLS_TaskSw
();

342 
	`OSICtxSw
();

343 
	`CPU_INT_EN
();

344 
	}
}

362 #ifde
OS_SAFETY_CRITICAL_IEC61508


363 
	$OSSatyCrilS
 ()

365 
OSSatyCrilSFg
 = 
DEF_TRUE
;

366 
	}
}

387 
	$OSSched
 ()

389 
	`CPU_SR_ALLOC
();

393 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

397 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

401 
	`CPU_INT_DIS
();

402 
OSPrioHighRdy
 = 
	`OS_PrioGHighe
();

403 
OSTCBHighRdyP
 = 
OSRdyLi
[
OSPrioHighRdy
].
HdP
;

404 i(
OSTCBHighRdyP
 =
OSTCBCurP
) {

405 
	`CPU_INT_EN
();

409 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

410 
OSTCBHighRdyP
->
CtxSwC
++;

412 
OSTaskCtxSwC
++;

414 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

415 
	`OS_TLS_TaskSw
();

418 
	`OS_TASK_SW
();

419 
	`CPU_INT_EN
();

420 
	}
}

444 
	$OSSchedLock
 (
OS_ERR
 *
p_r
)

446 
	`CPU_SR_ALLOC
();

450 #ifde
OS_SAFETY_CRITICAL


451 i(
p_r
 =(
OS_ERR
 *)0) {

452 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

457 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

458 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

459 *
p_r
 = 
OS_ERR_SCHED_LOCK_ISR
;

464 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

465 *
p_r
 = 
OS_ERR_OS_NOT_RUNNING
;

469 i(
OSSchedLockNegC
 >(
OS_NESTING_CTR
)250u) {

470 *
p_r
 = 
OS_ERR_LOCK_NESTING_OVF
;

474 
	`CPU_CRITICAL_ENTER
();

475 
OSSchedLockNegC
++;

476 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

477 
	`OS_SchedLockTimeMsS
();

479 
	`CPU_CRITICAL_EXIT
();

480 *
p_r
 = 
OS_ERR_NONE
;

481 
	}
}

505 
	$OSSchedUock
 (
OS_ERR
 *
p_r
)

507 
	`CPU_SR_ALLOC
();

511 #ifde
OS_SAFETY_CRITICAL


512 i(
p_r
 =(
OS_ERR
 *)0) {

513 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

518 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

519 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

520 *
p_r
 = 
OS_ERR_SCHED_UNLOCK_ISR
;

525 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

526 *
p_r
 = 
OS_ERR_OS_NOT_RUNNING
;

530 i(
OSSchedLockNegC
 =(
OS_NESTING_CTR
)0) {

531 *
p_r
 = 
OS_ERR_SCHED_NOT_LOCKED
;

535 
	`CPU_CRITICAL_ENTER
();

536 
OSSchedLockNegC
--;

537 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

538 
	`CPU_CRITICAL_EXIT
();

539 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

543 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

544 
	`OS_SchedLockTimeMsSt
();

547 
	`CPU_CRITICAL_EXIT
();

548 
	`OSSched
();

549 *
p_r
 = 
OS_ERR_NONE
;

550 
	}
}

571 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

572 
	$OSSchedRoundRobCfg
 (
CPU_BOOLEAN
 

,

573 
OS_TICK
 
dt_time_qu
,

574 
OS_ERR
 *
p_r
)

576 
	`CPU_SR_ALLOC
();

580 #ifde
OS_SAFETY_CRITICAL


581 i(
p_r
 =(
OS_ERR
 *)0) {

582 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

587 
	`CPU_CRITICAL_ENTER
();

588 i(

 !
DEF_ENABLED
) {

589 
OSSchedRoundRobEn
 = 
DEF_DISABLED
;

591 
OSSchedRoundRobEn
 = 
DEF_ENABLED
;

594 i(
dt_time_qu
 > (
OS_TICK
)0) {

595 
OSSchedRoundRobDtTimeQu
 = 
dt_time_qu
;

597 
OSSchedRoundRobDtTimeQu
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / (
OS_RATE_HZ
)10);

599 
	`CPU_CRITICAL_EXIT
();

600 *
p_r
 = 
OS_ERR_NONE
;

601 
	}
}

625 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

626 
	$OSSchedRoundRobYld
 (
OS_ERR
 *
p_r
)

628 
OS_RDY_LIST
 *
p_rdy_li
;

629 
OS_TCB
 *
p_tcb
;

630 
	`CPU_SR_ALLOC
();

634 #ifde
OS_SAFETY_CRITICAL


635 i(
p_r
 =(
OS_ERR
 *)0) {

636 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

641 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

642 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

643 *
p_r
 = 
OS_ERR_YIELD_ISR
;

648 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

649 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

653 i(
OSSchedRoundRobEn
 !
DEF_TRUE
) {

654 *
p_r
 = 
OS_ERR_ROUND_ROBIN_DISABLED
;

658 
	`CPU_CRITICAL_ENTER
();

659 
p_rdy_li
 = &
OSRdyLi
[
OSPrioCur
];

660 i(
p_rdy_li
->
NbrErs
 < (
OS_OBJ_QTY
)2) {

661 
	`CPU_CRITICAL_EXIT
();

662 *
p_r
 = 
OS_ERR_ROUND_ROBIN_1
;

666 
	`OS_RdyLiMoveHdToTa
(
p_rdy_li
);

667 
p_tcb
 = 
p_rdy_li
->
HdP
;

668 i(
p_tcb
->
TimeQu
 =(
OS_TICK
)0) {

669 
p_tcb
->
TimeQuC
 = 
OSSchedRoundRobDtTimeQu
;

671 
p_tcb
->
TimeQuC
 =_tcb->
TimeQu
;

674 
	`CPU_CRITICAL_EXIT
();

676 
	`OSSched
();

677 *
p_r
 = 
OS_ERR_NONE
;

678 
	}
}

706 
	$OSS
 (
OS_ERR
 *
p_r
)

708 #ifde
OS_SAFETY_CRITICAL


709 i(
p_r
 =(
OS_ERR
 *)0) {

710 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

715 i(
OSRug
 =
OS_STATE_OS_STOPPED
) {

716 
OSPrioHighRdy
 = 
	`OS_PrioGHighe
();

717 
OSPrioCur
 = 
OSPrioHighRdy
;

718 
OSTCBHighRdyP
 = 
OSRdyLi
[
OSPrioHighRdy
].
HdP
;

719 
OSTCBCurP
 = 
OSTCBHighRdyP
;

720 
OSRug
 = 
OS_STATE_OS_RUNNING
;

721 
	`OSSHighRdy
();

722 *
p_r
 = 
OS_ERR_FATAL_RETURN
;

724 *
p_r
 = 
OS_ERR_OS_RUNNING
;

726 
	}
}

745 
CPU_INT16U
 
	$OSVsi
 (
OS_ERR
 *
p_r
)

747 #ifde
OS_SAFETY_CRITICAL


748 i(
p_r
 =(
OS_ERR
 *)0) {

749 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

750  ((
CPU_INT16U
)0u);

754 *
p_r
 = 
OS_ERR_NONE
;

755  (
OS_VERSION
);

756 
	}
}

781 
	$OS_IdTask
 (*
p_g
)

783 
	`CPU_SR_ALLOC
();

787 
p_g
 =_arg;

789 
DEF_ON
) {

790 
	`CPU_CRITICAL_ENTER
();

791 
OSIdTaskC
++;

792 #i
OS_CFG_STAT_TASK_EN
 > 0u

793 
OSStTaskC
++;

795 
	`CPU_CRITICAL_EXIT
();

797 
	`OSIdTaskHook
();

799 
	}
}

816 
	$OS_IdTaskIn
 (
OS_ERR
 *
p_r
)

818 #ifde
OS_SAFETY_CRITICAL


819 i(
p_r
 =(
OS_ERR
 *)0) {

820 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

825 
OSIdTaskC
 = (
OS_IDLE_CTR
)0;

827 
	`OSTaskCe
((
OS_TCB
 *)&
OSIdTaskTCB
,

828 (
CPU_CHAR
 *)((*)"uC/OS-III Idle Task"),

829 (
OS_TASK_PTR
)
OS_IdTask
,

831 (
OS_PRIO
 )(
OS_CFG_PRIO_MAX
 - 1u),

832 (
CPU_STK
 *)
OSCfg_IdTaskStkBaP
,

833 (
CPU_STK_SIZE
)
OSCfg_IdTaskStkLim
,

834 (
CPU_STK_SIZE
)
OSCfg_IdTaskStkSize
,

835 (
OS_MSG_QTY
 )0u,

836 (
OS_TICK
 )0u,

838 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
 | 
OS_OPT_TASK_NO_TLS
),

839 (
OS_ERR
 *)
p_r
);

840 
	}
}

873 
	$OS_Pd
 (
OS_PEND_DATA
 *
p_nd_da
,

874 
OS_PEND_OBJ
 *
p_obj
,

875 
OS_STATE
 
ndg_
,

876 
OS_TICK
 
timeout
)

878 
OS_PEND_LIST
 *
p_nd_li
;

882 
OSTCBCurP
->
PdOn
 = 
ndg_
;

883 
OSTCBCurP
->
PdStus
 = 
OS_STATUS_PEND_OK
;

885 
	`OS_TaskBlock
(
OSTCBCurP
,

886 
timeout
);

888 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

889 
p_nd_li
 = &
p_obj
->
PdLi
;

890 
p_nd_da
->
PdObjP
 = 
p_obj
;

891 
	`OS_PdDaIn
((
OS_TCB
 *)
OSTCBCurP
,

892 (
OS_PEND_DATA
 *)
p_nd_da
,

893 (
OS_OBJ_QTY
 )1);

894 
	`OS_PdLiInPrio
(
p_nd_li
,

895 
p_nd_da
);

897 
OSTCBCurP
->
PdDaTblErs
 = (
OS_OBJ_QTY
 )0;

898 
OSTCBCurP
->
PdDaTblP
 = (
OS_PEND_DATA
 *)0;

900 #i
OS_CFG_DBG_EN
 > 0u

901 
	`OS_PdDbgNameAdd
(
p_obj
,

902 
OSTCBCurP
);

904 
	}
}

927 
	$OS_PdAbt
 (
OS_PEND_OBJ
 *
p_obj
,

928 
OS_TCB
 *
p_tcb
,

929 
CPU_TS
 
ts
)

931 
p_tcb
->
TaskS
) {

932 
OS_TASK_STATE_RDY
:

933 
OS_TASK_STATE_DLY
:

934 
OS_TASK_STATE_SUSPENDED
:

935 
OS_TASK_STATE_DLY_SUSPENDED
:

938 
OS_TASK_STATE_PEND
:

939 
OS_TASK_STATE_PEND_TIMEOUT
:

940 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

941 
	`OS_PdAbt1
(
p_obj
,

942 
p_tcb
,

943 
ts
);

945 #i(
OS_MSG_EN
 > 0u)

946 
p_tcb
->
MsgP
 = (*)0;

947 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

949 
p_tcb
->
TS
 = 
ts
;

950 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

951 
	`OS_PdLiRemove
(
p_tcb
);

953 
	`OS_TaskRdy
(
p_tcb
);

954 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

955 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_ABORT
;

956 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

959 
OS_TASK_STATE_PEND_SUSPENDED
:

960 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

961 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

962 
	`OS_PdAbt1
(
p_obj
,

963 
p_tcb
,

964 
ts
);

966 #i(
OS_MSG_EN
 > 0u)

967 
p_tcb
->
MsgP
 = (*)0;

968 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

970 
p_tcb
->
TS
 = 
ts
;

971 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

972 
	`OS_PdLiRemove
(
p_tcb
);

974 
	`OS_TickLiRemove
(
p_tcb
);

975 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

976 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_ABORT
;

977 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

983 
	}
}

1033 
	$OS_PdAbt1
 (
OS_PEND_OBJ
 *
p_obj
,

1034 
OS_TCB
 *
p_tcb
,

1035 
CPU_TS
 
ts
)

1037 
OS_OBJ_QTY
 
n_nd_li
;

1038 
OS_PEND_DATA
 *
p_nd_da
;

1042 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1043 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1045 
n_nd_li
 > (
OS_OBJ_QTY
)0) {

1046 i(
p_obj
 =
p_nd_da
->
PdObjP
) {

1047 
p_nd_da
->
RdyObjP
 = 
p_obj
;

1048 
p_nd_da
->
RdyTS
 = 
ts
;

1051 
p_nd_da
++;

1052 
n_nd_li
--;

1054 
	}
}

1098 
	$OS_PdDaIn
 (
OS_TCB
 *
p_tcb
,

1099 
OS_PEND_DATA
 *
p_nd_da_tbl
,

1100 
OS_OBJ_QTY
 
tbl_size
)

1102 
OS_OBJ_QTY
 
i
;

1106 
p_tcb
->
PdDaTblErs
 = 
tbl_size
;

1107 
p_tcb
->
PdDaTblP
 = 
p_nd_da_tbl
;

1109 
i
 = 0u; i < 
tbl_size
; i++) {

1110 
p_nd_da_tbl
->
NextP
 = (
OS_PEND_DATA
 *)0;

1111 
p_nd_da_tbl
->
PvP
 = (
OS_PEND_DATA
 *)0;

1112 
p_nd_da_tbl
->
RdyObjP
 = (
OS_PEND_OBJ
 *)0;

1113 
p_nd_da_tbl
->
RdyMsgP
 = (*)0;

1114 
p_nd_da_tbl
->
RdyMsgSize
 = (
OS_MSG_SIZE
 )0;

1115 
p_nd_da_tbl
->
RdyTS
 = (
CPU_TS
 )0;

1116 
p_nd_da_tbl
->
TCBP
 = 
p_tcb
;

1117 
p_nd_da_tbl
++;

1119 
	}
}

1140 #i
OS_CFG_DBG_EN
 > 0u

1141 
	$OS_PdDbgNameAdd
 (
OS_PEND_OBJ
 *
p_obj
,

1142 
OS_TCB
 *
p_tcb
)

1144 
OS_PEND_LIST
 *
p_nd_li
;

1145 
OS_PEND_DATA
 *
p_nd_da
;

1146 
OS_TCB
 *
p_tcb1
;

1149 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

1150 
p_tcb
->
DbgNameP
 = 
p_obj
->
NameP
;

1151 
p_nd_li
 = &
p_obj
->
PdLi
;

1152 
p_nd_da
 = 
p_nd_li
->
HdP
;

1153 
p_tcb1
 = 
p_nd_da
->
TCBP
;

1154 
p_obj
->
DbgNameP
 = 
p_tcb1
->
NameP
;

1156 
p_tcb
->
PdOn
) {

1157 
OS_TASK_PEND_ON_TASK_Q
:

1158 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)"Task Q");

1161 
OS_TASK_PEND_ON_TASK_SEM
:

1162 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)"Task Sem");

1166 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

1170 
	}
}

1174 
	$OS_PdDbgNameRemove
 (
OS_PEND_OBJ
 *
p_obj
,

1175 
OS_TCB
 *
p_tcb
)

1177 
OS_PEND_LIST
 *
p_nd_li
;

1178 
OS_PEND_DATA
 *
p_nd_da
;

1179 
OS_TCB
 *
p_tcb1
;

1182 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

1183 
p_nd_li
 = &
p_obj
->
PdLi
;

1184 
p_nd_da
 = 
p_nd_li
->
HdP
;

1185 i(
p_nd_da
 !(
OS_PEND_DATA
 *)0) {

1186 
p_tcb1
 = 
p_nd_da
->
TCBP
;

1187 
p_obj
->
DbgNameP
 = 
p_tcb1
->
NameP
;

1189 
p_obj
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

1191 
	}
}

1276 
	$OS_PdLiChgePrio
 (
OS_TCB
 *
p_tcb
,

1277 
OS_PRIO
 
io_w
)

1279 
OS_OBJ_QTY
 
n_nd_li
;

1280 
OS_PEND_DATA
 *
p_nd_da
;

1281 
OS_PEND_LIST
 *
p_nd_li
;

1282 
OS_PEND_OBJ
 *
p_obj
;

1285 
p_tcb
->
Prio
 = 
io_w
;

1286 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1287 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1289 
n_nd_li
 > 0u) {

1290 
p_obj
 = 
p_nd_da
->
PdObjP
;

1291 
p_nd_li
 = &
p_obj
->
PdLi
;

1292 i(
p_nd_li
->
NbrErs
 > 1u) {

1293 
	`OS_PdLiRemove1
(
p_nd_li
,

1294 
p_nd_da
);

1295 
	`OS_PdLiInPrio
(
p_nd_li
,

1296 
p_nd_da
);

1298 
p_nd_da
++;

1299 
n_nd_li
--;

1301 
	}
}

1319 
	$OS_PdLiIn
 (
OS_PEND_LIST
 *
p_nd_li
)

1321 
p_nd_li
->
HdP
 = (
OS_PEND_DATA
 *)0;

1322 
p_nd_li
->
TaP
 = (
OS_PEND_DATA
 *)0;

1323 
p_nd_li
->
NbrErs
 = (
OS_OBJ_QTY
 )0;

1324 
	}
}

1373 
	$OS_PdLiInHd
 (
OS_PEND_LIST
 *
p_nd_li
,

1374 
OS_PEND_DATA
 *
p_nd_da
)

1376 
OS_PEND_DATA
 *
p_nd_da_xt
;

1380 
p_nd_li
->
NbrErs
++;

1381 
p_nd_da
->
NextP
 = 
p_nd_li
->
HdP
;

1382 
p_nd_da
->
PvP
 = (
OS_PEND_DATA
 *)0;

1383 
p_nd_da_xt
 = 
p_nd_li
->
HdP
;

1384 i(
p_nd_da_xt
 !(
OS_PEND_DATA
 *)0) {

1385 
p_nd_da_xt
->
PvP
 = 
p_nd_da
;

1387 
p_nd_li
->
HdP
 = 
p_nd_da
;

1388 i(
p_nd_li
->
NbrErs
 == 1u) {

1389 
p_nd_li
->
TaP
 = 
p_nd_da
;

1391 
	}
}

1461 
	$OS_PdLiInPrio
 (
OS_PEND_LIST
 *
p_nd_li
,

1462 
OS_PEND_DATA
 *
p_nd_da
)

1464 
OS_PRIO
 
io
;

1465 
OS_TCB
 *
p_tcb
;

1466 
OS_TCB
 *
p_tcb_xt
;

1467 
OS_PEND_DATA
 *
p_nd_da_ev
;

1468 
OS_PEND_DATA
 *
p_nd_da_xt
;

1472 
p_tcb
 = 
p_nd_da
->
TCBP
;

1473 
io
 = 
p_tcb
->
Prio
;

1474 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

1475 
p_nd_li
->
NbrErs
 = (
OS_OBJ_QTY
)1;

1476 
p_nd_da
->
NextP
 = (
OS_PEND_DATA
 *)0;

1477 
p_nd_da
->
PvP
 = (
OS_PEND_DATA
 *)0;

1478 
p_nd_li
->
HdP
 = 
p_nd_da
;

1479 
p_nd_li
->
TaP
 = 
p_nd_da
;

1481 
p_nd_li
->
NbrErs
++;

1482 
p_nd_da_xt
 = 
p_nd_li
->
HdP
;

1483 
p_nd_da_xt
 !(
OS_PEND_DATA
 *)0) {

1484 
p_tcb_xt
 = 
p_nd_da_xt
->
TCBP
;

1485 i(
io
 < 
p_tcb_xt
->
Prio
) {

1488 
p_nd_da_xt
 =_nd_da_xt->
NextP
;

1491 i(
p_nd_da_xt
 =(
OS_PEND_DATA
 *)0) {

1492 
p_nd_da
->
NextP
 = (
OS_PEND_DATA
 *)0;

1493 
p_nd_da_ev
 = 
p_nd_li
->
TaP
;

1494 
p_nd_da
->
PvP
 = 
p_nd_da_ev
;

1495 
p_nd_da_ev
->
NextP
 = 
p_nd_da
;

1496 
p_nd_li
->
TaP
 = 
p_nd_da
;

1498 i(
p_nd_da_xt
->
PvP
 =(
OS_PEND_DATA
 *)0) {

1499 
p_nd_da_xt
->
PvP
 = 
p_nd_da
;

1500 
p_nd_da
->
PvP
 = (
OS_PEND_DATA
 *)0;

1501 
p_nd_da
->
NextP
 = 
p_nd_da_xt
;

1502 
p_nd_li
->
HdP
 = 
p_nd_da
;

1504 
p_nd_da_ev
 = 
p_nd_da_xt
->
PvP
;

1505 
p_nd_da
->
PvP
 = 
p_nd_da_ev
;

1506 
p_nd_da
->
NextP
 = 
p_nd_da_xt
;

1507 
p_nd_da_ev
->
NextP
 = 
p_nd_da
;

1508 
p_nd_da_xt
->
PvP
 = 
p_nd_da
;

1512 
	}
}

1564 
	$OS_PdLiRemove
 (
OS_TCB
 *
p_tcb
)

1566 
OS_OBJ_QTY
 
n_nd_li
;

1567 
OS_PEND_DATA
 *
p_nd_da
;

1568 
OS_PEND_LIST
 *
p_nd_li
;

1569 
OS_PEND_OBJ
 *
p_obj
;

1573 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1574 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1576 
n_nd_li
 > (
OS_OBJ_QTY
)0) {

1577 
p_obj
 = 
p_nd_da
->
PdObjP
;

1578 
p_nd_li
 = &
p_obj
->
PdLi
;

1579 
	`OS_PdLiRemove1
(
p_nd_li
,

1580 
p_nd_da
);

1581 
p_nd_da
++;

1582 
n_nd_li
--;

1584 
p_tcb
->
PdDaTblErs
 = (
OS_OBJ_QTY
 )0;

1585 
p_tcb
->
PdDaTblP
 = (
OS_PEND_DATA
 *)0;

1586 
	}
}

1639 
	$OS_PdLiRemove1
 (
OS_PEND_LIST
 *
p_nd_li
,

1640 
OS_PEND_DATA
 *
p_nd_da
)

1642 
OS_PEND_DATA
 *
p_ev
;

1643 
OS_PEND_DATA
 *
p_xt
;

1647 i(
p_nd_li
->
NbrErs
 == 1u) {

1648 
p_nd_li
->
HdP
 = (
OS_PEND_DATA
 *)0;

1649 
p_nd_li
->
TaP
 = (
OS_PEND_DATA
 *)0;

1651 } i(
p_nd_da
->
PvP
 =(
OS_PEND_DATA
 *)0) {

1652 
p_xt
 = 
p_nd_da
->
NextP
;

1653 
p_xt
->
PvP
 = (
OS_PEND_DATA
 *)0;

1654 
p_nd_li
->
HdP
 = 
p_xt
;

1656 } i(
p_nd_da
->
NextP
 =(
OS_PEND_DATA
 *)0) {

1657 
p_ev
 = 
p_nd_da
->
PvP
;

1658 
p_ev
->
NextP
 = (
OS_PEND_DATA
 *)0;

1659 
p_nd_li
->
TaP
 = 
p_ev
;

1662 
p_ev
 = 
p_nd_da
->
PvP
;

1663 
p_xt
 = 
p_nd_da
->
NextP
;

1664 
p_ev
->
NextP
 = 
p_xt
;

1665 
p_xt
->
PvP
 = 
p_ev
;

1667 
p_nd_li
->
NbrErs
--;

1668 
p_nd_da
->
NextP
 = (
OS_PEND_DATA
 *)0;

1669 
p_nd_da
->
PvP
 = (
OS_PEND_DATA
 *)0;

1670 
	}
}

1693 
	$OS_PdObjD
 (
OS_PEND_OBJ
 *
p_obj
,

1694 
OS_TCB
 *
p_tcb
,

1695 
CPU_TS
 
ts
)

1697 
p_tcb
->
TaskS
) {

1698 
OS_TASK_STATE_RDY
:

1699 
OS_TASK_STATE_DLY
:

1700 
OS_TASK_STATE_SUSPENDED
:

1701 
OS_TASK_STATE_DLY_SUSPENDED
:

1704 
OS_TASK_STATE_PEND
:

1705 
OS_TASK_STATE_PEND_TIMEOUT
:

1706 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

1707 
	`OS_PdObjD1
(
p_obj
,

1708 
p_tcb
,

1709 
ts
);

1711 #i(
OS_MSG_EN
 > 0u)

1712 
p_tcb
->
MsgP
 = (*)0;

1713 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

1715 
p_tcb
->
TS
 = 
ts
;

1716 
	`OS_PdLiRemove
(
p_tcb
);

1717 
	`OS_TaskRdy
(
p_tcb
);

1718 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

1719 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_DEL
;

1720 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1723 
OS_TASK_STATE_PEND_SUSPENDED
:

1724 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

1725 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

1726 
	`OS_PdObjD1
(
p_obj
,

1727 
p_tcb
,

1728 
ts
);

1730 #i(
OS_MSG_EN
 > 0u)

1731 
p_tcb
->
MsgP
 = (*)0;

1732 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

1734 
p_tcb
->
TS
 = 
ts
;

1735 
	`OS_TickLiRemove
(
p_tcb
);

1736 
	`OS_PdLiRemove
(
p_tcb
);

1737 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

1738 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_DEL
;

1739 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1745 
	}
}

1795 
	$OS_PdObjD1
 (
OS_PEND_OBJ
 *
p_obj
,

1796 
OS_TCB
 *
p_tcb
,

1797 
CPU_TS
 
ts
)

1799 
OS_OBJ_QTY
 
n_nd_li
;

1800 
OS_PEND_DATA
 *
p_nd_da
;

1804 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1805 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1807 
n_nd_li
 > (
OS_OBJ_QTY
)0) {

1808 i(
p_obj
 =
p_nd_da
->
PdObjP
) {

1809 
p_nd_da
->
RdyObjP
 = 
p_obj
;

1810 
p_nd_da
->
RdyTS
 = 
ts
;

1813 
p_nd_da
++;

1814 
n_nd_li
--;

1816 
	}
}

1844 
	$OS_Po
 (
OS_PEND_OBJ
 *
p_obj
,

1845 
OS_TCB
 *
p_tcb
,

1846 *
p_void
,

1847 
OS_MSG_SIZE
 
msg_size
,

1848 
CPU_TS
 
ts
)

1850 
p_tcb
->
TaskS
) {

1851 
OS_TASK_STATE_RDY
:

1852 
OS_TASK_STATE_DLY
:

1853 
OS_TASK_STATE_SUSPENDED
:

1854 
OS_TASK_STATE_DLY_SUSPENDED
:

1857 
OS_TASK_STATE_PEND
:

1858 
OS_TASK_STATE_PEND_TIMEOUT
:

1859 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

1860 
	`OS_Po1
(
p_obj
,

1861 
p_tcb
,

1862 
p_void
,

1863 
msg_size
,

1864 
ts
);

1866 #i(
OS_MSG_EN
 > 0u)

1867 
p_tcb
->
MsgP
 = 
p_void
;

1868 
p_tcb
->
MsgSize
 = 
msg_size
;

1870 
p_tcb
->
TS
 = 
ts
;

1872 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

1873 
	`OS_PdLiRemove
(
p_tcb
);

1874 #i
OS_CFG_DBG_EN
 > 0u

1875 
	`OS_PdDbgNameRemove
(
p_obj
,

1876 
p_tcb
);

1879 
	`OS_TaskRdy
(
p_tcb
);

1880 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

1881 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_OK
;

1882 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1885 
OS_TASK_STATE_PEND_SUSPENDED
:

1886 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

1887 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

1888 
	`OS_Po1
(
p_obj
,

1889 
p_tcb
,

1890 
p_void
,

1891 
msg_size
,

1892 
ts
);

1894 #i(
OS_MSG_EN
 > 0u)

1895 
p_tcb
->
MsgP
 = 
p_void
;

1896 
p_tcb
->
MsgSize
 = 
msg_size
;

1898 
p_tcb
->
TS
 = 
ts
;

1900 
	`OS_TickLiRemove
(
p_tcb
);

1901 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

1902 
	`OS_PdLiRemove
(
p_tcb
);

1903 #i
OS_CFG_DBG_EN
 > 0u

1904 
	`OS_PdDbgNameRemove
(
p_obj
,

1905 
p_tcb
);

1908 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

1909 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_OK
;

1910 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1916 
	}
}

1970 
	$OS_Po1
 (
OS_PEND_OBJ
 *
p_obj
,

1971 
OS_TCB
 *
p_tcb
,

1972 *
p_void
,

1973 
OS_MSG_SIZE
 
msg_size
,

1974 
CPU_TS
 
ts
)

1976 
OS_OBJ_QTY
 
n_nd_li
;

1977 
OS_PEND_DATA
 *
p_nd_da
;

1981 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1982 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1984 
n_nd_li
 > (
OS_OBJ_QTY
)0) {

1985 i(
p_obj
 =
p_nd_da
->
PdObjP
) {

1986 
p_nd_da
->
RdyObjP
 = 
p_obj
;

1987 
p_nd_da
->
RdyMsgP
 = 
p_void
;

1988 
p_nd_da
->
RdyMsgSize
 = 
msg_size
;

1989 
p_nd_da
->
RdyTS
 = 
ts
;

1992 
p_nd_da
++;

1993 
n_nd_li
--;

1995 
	}
}

2040 
	$OS_RdyLiIn
 ()

2042 
OS_PRIO
 
i
;

2043 
OS_RDY_LIST
 *
p_rdy_li
;

2047 
i
 = 0u; i < 
OS_CFG_PRIO_MAX
; i++) {

2048 
p_rdy_li
 = &
OSRdyLi
[
i
];

2049 
p_rdy_li
->
NbrErs
 = (
OS_OBJ_QTY
)0;

2050 
p_rdy_li
->
HdP
 = (
OS_TCB
 *)0;

2051 
p_rdy_li
->
TaP
 = (
OS_TCB
 *)0;

2053 
	}
}

2074 
	$OS_RdyLiIn
 (
OS_TCB
 *
p_tcb
)

2076 
	`OS_PrioIn
(
p_tcb
->
Prio
);

2077 i(
p_tcb
->
Prio
 =
OSPrioCur
) {

2078 
	`OS_RdyLiInTa
(
p_tcb
);

2080 
	`OS_RdyLiInHd
(
p_tcb
);

2082 
	}
}

2141 
	$OS_RdyLiInHd
 (
OS_TCB
 *
p_tcb
)

2143 
OS_RDY_LIST
 *
p_rdy_li
;

2144 
OS_TCB
 *
p_tcb2
;

2148 
p_rdy_li
 = &
OSRdyLi
[
p_tcb
->
Prio
];

2149 i(
p_rdy_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

2150 
p_rdy_li
->
NbrErs
 = (
OS_OBJ_QTY
)1;

2151 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2152 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2153 
p_rdy_li
->
HdP
 = 
p_tcb
;

2154 
p_rdy_li
->
TaP
 = 
p_tcb
;

2156 
p_rdy_li
->
NbrErs
++;

2157 
p_tcb
->
NextP
 = 
p_rdy_li
->
HdP
;

2158 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2159 
p_tcb2
 = 
p_rdy_li
->
HdP
;

2160 
p_tcb2
->
PvP
 = 
p_tcb
;

2161 
p_rdy_li
->
HdP
 = 
p_tcb
;

2163 
	}
}

2222 
	$OS_RdyLiInTa
 (
OS_TCB
 *
p_tcb
)

2224 
OS_RDY_LIST
 *
p_rdy_li
;

2225 
OS_TCB
 *
p_tcb2
;

2229 
p_rdy_li
 = &
OSRdyLi
[
p_tcb
->
Prio
];

2230 i(
p_rdy_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

2231 
p_rdy_li
->
NbrErs
 = (
OS_OBJ_QTY
)1;

2232 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2233 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2234 
p_rdy_li
->
HdP
 = 
p_tcb
;

2235 
p_rdy_li
->
TaP
 = 
p_tcb
;

2237 
p_rdy_li
->
NbrErs
++;

2238 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2239 
p_tcb2
 = 
p_rdy_li
->
TaP
;

2240 
p_tcb
->
PvP
 = 
p_tcb2
;

2241 
p_tcb2
->
NextP
 = 
p_tcb
;

2242 
p_rdy_li
->
TaP
 = 
p_tcb
;

2244 
	}
}

2299 
	$OS_RdyLiMoveHdToTa
 (
OS_RDY_LIST
 *
p_rdy_li
)

2301 
OS_TCB
 *
p_tcb1
;

2302 
OS_TCB
 *
p_tcb2
;

2303 
OS_TCB
 *
p_tcb3
;

2307 
p_rdy_li
->
NbrErs
) {

2313 
p_tcb1
 = 
p_rdy_li
->
HdP
;

2314 
p_tcb2
 = 
p_rdy_li
->
TaP
;

2315 
p_tcb1
->
PvP
 = 
p_tcb2
;

2316 
p_tcb1
->
NextP
 = (
OS_TCB
 *)0;

2317 
p_tcb2
->
PvP
 = (
OS_TCB
 *)0;

2318 
p_tcb2
->
NextP
 = 
p_tcb1
;

2319 
p_rdy_li
->
HdP
 = 
p_tcb2
;

2320 
p_rdy_li
->
TaP
 = 
p_tcb1
;

2324 
p_tcb1
 = 
p_rdy_li
->
HdP
;

2325 
p_tcb2
 = 
p_rdy_li
->
TaP
;

2326 
p_tcb3
 = 
p_tcb1
->
NextP
;

2327 
p_tcb3
->
PvP
 = (
OS_TCB
 *)0;

2328 
p_tcb1
->
NextP
 = (
OS_TCB
 *)0;

2329 
p_tcb1
->
PvP
 = 
p_tcb2
;

2330 
p_tcb2
->
NextP
 = 
p_tcb1
;

2331 
p_rdy_li
->
HdP
 = 
p_tcb3
;

2332 
p_rdy_li
->
TaP
 = 
p_tcb1
;

2335 
	}
}

2386 
	$OS_RdyLiRemove
 (
OS_TCB
 *
p_tcb
)

2388 
OS_RDY_LIST
 *
p_rdy_li
;

2389 
OS_TCB
 *
p_tcb1
;

2390 
OS_TCB
 *
p_tcb2
;

2394 
p_rdy_li
 = &
OSRdyLi
[
p_tcb
->
Prio
];

2395 
p_tcb1
 = 
p_tcb
->
PvP
;

2396 
p_tcb2
 = 
p_tcb
->
NextP
;

2397 i(
p_tcb1
 =(
OS_TCB
 *)0) {

2398 i(
p_tcb2
 =(
OS_TCB
 *)0) {

2399 
p_rdy_li
->
NbrErs
 = (
OS_OBJ_QTY
)0;

2400 
p_rdy_li
->
HdP
 = (
OS_TCB
 *)0;

2401 
p_rdy_li
->
TaP
 = (
OS_TCB
 *)0;

2402 
	`OS_PrioRemove
(
p_tcb
->
Prio
);

2404 
p_rdy_li
->
NbrErs
--;

2405 
p_tcb2
->
PvP
 = (
OS_TCB
 *)0;

2406 
p_rdy_li
->
HdP
 = 
p_tcb2
;

2409 
p_rdy_li
->
NbrErs
--;

2410 
p_tcb1
->
NextP
 = 
p_tcb2
;

2411 i(
p_tcb2
 =(
OS_TCB
 *)0) {

2412 
p_rdy_li
->
TaP
 = 
p_tcb1
;

2414 
p_tcb2
->
PvP
 = 
p_tcb1
;

2417 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2418 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2419 
	}
}

2437 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

2438 
	$OS_Sched0
 ()

2440 
	`CPU_SR_ALLOC
();

2444 
	`CPU_INT_DIS
();

2445 
OSPrioHighRdy
 = (
OS_PRIO
)0;

2446 
OSTCBHighRdyP
 = &
OSIQTaskTCB
;

2447 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2448 
OSTCBHighRdyP
->
CtxSwC
++;

2450 
OSTaskCtxSwC
++;

2451 
	`OS_TASK_SW
();

2452 
	`CPU_INT_EN
();

2453 
	}
}

2478 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

2479 
	$OS_SchedLockTimeMsS
 ()

2481 i(
OSSchedLockNegC
 == 1u) {

2482 
OSSchedLockTimeBeg
 = 
	`CPU_TS_TmrRd
();

2484 
	}
}

2489 
	$OS_SchedLockTimeMsSt
 ()

2491 
CPU_TS_TMR
 
d
;

2494 i(
OSSchedLockNegC
 =(
OS_NESTING_CTR
)0) {

2495 
d
 = 
	`CPU_TS_TmrRd
()

2496 - 
OSSchedLockTimeBeg
;

2497 i(
OSSchedLockTimeMax
 < 
d
) {

2498 
OSSchedLockTimeMax
 = 
d
;

2500 i(
OSSchedLockTimeMaxCur
 < 
d
) {

2501 
OSSchedLockTimeMaxCur
 = 
d
;

2504 
	}
}

2524 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

2525 
	$OS_SchedRoundRob
 (
OS_RDY_LIST
 *
p_rdy_li
)

2527 
OS_TCB
 *
p_tcb
;

2528 
	`CPU_SR_ALLOC
();

2532 i(
OSSchedRoundRobEn
 !
DEF_TRUE
) {

2536 
	`CPU_CRITICAL_ENTER
();

2537 
p_tcb
 = 
p_rdy_li
->
HdP
;

2539 i(
p_tcb
 =(
OS_TCB
 *)0) {

2540 
	`CPU_CRITICAL_EXIT
();

2544 i(
p_tcb
 =&
OSIdTaskTCB
) {

2545 
	`CPU_CRITICAL_EXIT
();

2549 i(
p_tcb
->
TimeQuC
 > (
OS_TICK
)0) {

2550 
p_tcb
->
TimeQuC
--;

2553 i(
p_tcb
->
TimeQuC
 > (
OS_TICK
)0) {

2554 
	`CPU_CRITICAL_EXIT
();

2558 i(
p_rdy_li
->
NbrErs
 < (
OS_OBJ_QTY
)2) {

2559 
	`CPU_CRITICAL_EXIT
();

2563 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

2564 
	`CPU_CRITICAL_EXIT
();

2568 
	`OS_RdyLiMoveHdToTa
(
p_rdy_li
);

2569 
p_tcb
 = 
p_rdy_li
->
HdP
;

2570 i(
p_tcb
->
TimeQu
 =(
OS_TICK
)0) {

2571 
p_tcb
->
TimeQuC
 = 
OSSchedRoundRobDtTimeQu
;

2573 
p_tcb
->
TimeQuC
 =_tcb->
TimeQu
;

2575 
	`CPU_CRITICAL_EXIT
();

2576 
	}
}

2598 
	$OS_TaskBlock
 (
OS_TCB
 *
p_tcb
,

2599 
OS_TICK
 
timeout
)

2601 
OS_ERR
 
r
;

2604 i(
timeout
 > (
OS_TICK
)0) {

2605 
	`OS_TickLiIn
(
p_tcb
,

2606 
timeout
,

2607 
OS_OPT_TIME_TIMEOUT
,

2608 &
r
);

2609 i(
r
 =
OS_ERR_NONE
) {

2610 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND_TIMEOUT
;

2612 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND
;

2615 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND
;

2617 
	`OS_RdyLiRemove
(
p_tcb
);

2618 
	}
}

2636 
	$OS_TaskRdy
 (
OS_TCB
 *
p_tcb
)

2638 
	`OS_TickLiRemove
(
p_tcb
);

2639 i((
p_tcb
->
TaskS
 & 
OS_TASK_STATE_BIT_SUSPENDED
=(
OS_STATE
)0) {

2640 
	`OS_RdyLiIn
(
p_tcb
);

2642 
	}
}

	@uCOS-III/Source/os_dbg.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_dbg__c
 = "$Id: $";

40 
CPU_INT08U
 cڡ 
	gOSDbg_DbgEn
 = 
OS_CFG_DBG_EN
;

42 #i
OS_CFG_DBG_EN
 > 0u

50 
CPU_INT08U
 cڡ 
	gOSDbg_ArgChkEn
 = 
OS_CFG_ARG_CHK_EN
;

51 
CPU_INT08U
 cڡ 
	gOSDbg_AHooksEn
 = 
OS_CFG_APP_HOOKS_EN
;

53 
CPU_INT32U
 cڡ 
	gOSDbg_EndessTe
 = 0x12345678LU;

55 
CPU_INT08U
 cڡ 
	gOSDbg_CdFromISRChkEn
 = 
OS_CFG_CALLED_FROM_ISR_CHK_EN
;

57 
CPU_INT08U
 cڡ 
	gOSDbg_FgEn
 = 
OS_CFG_FLAG_EN
;

58 
OS_FLAG_GRP
 cڡ 
	gOSDbg_FgG
 = { 0u };

59 #i
OS_CFG_FLAG_EN
 > 0u

60 
CPU_INT08U
 cڡ 
	gOSDbg_FgDEn
 = 
OS_CFG_FLAG_DEL_EN
;

61 
CPU_INT08U
 cڡ 
	gOSDbg_FgModeCEn
 = 
OS_CFG_FLAG_MODE_CLR_EN
;

62 
CPU_INT08U
 cڡ 
	gOSDbg_FgPdAbtEn
 = 
OS_CFG_FLAG_PEND_ABORT_EN
;

63 
CPU_INT16U
 cڡ 
	gOSDbg_FgGSize
 = (
OS_FLAG_GRP
);

64 
CPU_INT16U
 cڡ 
	gOSDbg_FgWidth
 = (
OS_FLAGS
);

66 
CPU_INT08U
 cڡ 
	gOSDbg_FgDEn
 = 0u;

67 
CPU_INT08U
 cڡ 
	gOSDbg_FgModeCEn
 = 0u;

68 
CPU_INT08U
 cڡ 
	gOSDbg_FgPdAbtEn
 = 0u;

69 
CPU_INT16U
 cڡ 
	gOSDbg_FgGSize
 = 0u;

70 
CPU_INT16U
 cڡ 
	gOSDbg_FgWidth
 = 0u;

73 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

74 
CPU_INT16U
 cڡ 
	gOSDbg_IQ
 = (
OS_INT_Q
);

76 
CPU_INT16U
 cڡ 
	gOSDbg_IQ
 = 0u;

79 
CPU_INT08U
 cڡ 
	gOSDbg_ISRPoDeedEn
 = 
OS_CFG_ISR_POST_DEFERRED_EN
;

81 
OS_MEM
 cڡ 
	gOSDbg_Mem
 = { 0u };

82 
CPU_INT08U
 cڡ 
	gOSDbg_MemEn
 = 
OS_CFG_MEM_EN
;

83 #i
OS_CFG_MEM_EN
 > 0u

84 
CPU_INT16U
 cڡ 
	gOSDbg_MemSize
 = (
OS_MEM
);

86 
CPU_INT16U
 cڡ 
	gOSDbg_MemSize
 = 0u;

90 #i(
OS_MSG_EN
) > 0u

91 
CPU_INT08U
 cڡ 
	gOSDbg_MsgEn
 = 1u;

92 
CPU_INT16U
 cڡ 
	gOSDbg_MsgSize
 = (
OS_MSG
);

93 
CPU_INT16U
 cڡ 
	gOSDbg_MsgPoSize
 = (
OS_MSG_POOL
);

94 
CPU_INT16U
 cڡ 
	gOSDbg_MsgQSize
 = (
OS_MSG_Q
);

96 
CPU_INT08U
 cڡ 
	gOSDbg_MsgEn
 = 0u;

97 
CPU_INT16U
 cڡ 
	gOSDbg_MsgSize
 = 0u;

98 
CPU_INT16U
 cڡ 
	gOSDbg_MsgPoSize
 = 0u;

99 
CPU_INT16U
 cڡ 
	gOSDbg_MsgQSize
 = 0u;

103 
OS_MUTEX
 cڡ 
	gOSDbg_Mux
 = { 0u };

104 
CPU_INT08U
 cڡ 
	gOSDbg_MuxEn
 = 
OS_CFG_MUTEX_EN
;

105 #i
OS_CFG_MUTEX_EN
 > 0u

106 
CPU_INT08U
 cڡ 
	gOSDbg_MuxDEn
 = 
OS_CFG_MUTEX_DEL_EN
;

107 
CPU_INT08U
 cڡ 
	gOSDbg_MuxPdAbtEn
 = 
OS_CFG_MUTEX_PEND_ABORT_EN
;

108 
CPU_INT16U
 cڡ 
	gOSDbg_MuxSize
 = (
OS_MUTEX
);

110 
CPU_INT08U
 cڡ 
	gOSDbg_MuxDEn
 = 0u;

111 
CPU_INT08U
 cڡ 
	gOSDbg_MuxPdAbtEn
 = 0u;

112 
CPU_INT16U
 cڡ 
	gOSDbg_MuxSize
 = 0u;

115 
CPU_INT08U
 cڡ 
	gOSDbg_ObjTyChkEn
 = 
OS_CFG_OBJ_TYPE_CHK_EN
;

118 
CPU_INT08U
 cڡ 
	gOSDbg_PdMuiEn
 = 
OS_CFG_PEND_MULTI_EN
;

119 
CPU_INT16U
 cڡ 
	gOSDbg_PdDaSize
 = (
OS_PEND_DATA
);

120 
CPU_INT16U
 cڡ 
	gOSDbg_PdLiSize
 = (
OS_PEND_LIST
);

121 
CPU_INT16U
 cڡ 
	gOSDbg_PdObjSize
 = (
OS_PEND_OBJ
);

124 
CPU_INT16U
 cڡ 
	gOSDbg_PrioMax
 = 
OS_CFG_PRIO_MAX
;

125 
CPU_INT16U
 cڡ 
	gOSDbg_PrioTblSize
 = (
OSPrioTbl
);

127 
CPU_INT16U
 cڡ 
	gOSDbg_PSize
 = (*);

130 
OS_Q
 cڡ 
	gOSDbg_Q
 = { 0u };

131 
CPU_INT08U
 cڡ 
	gOSDbg_QEn
 = 
OS_CFG_Q_EN
;

132 #i
OS_CFG_Q_EN
 > 0u

133 
CPU_INT08U
 cڡ 
	gOSDbg_QDEn
 = 
OS_CFG_Q_DEL_EN
;

134 
CPU_INT08U
 cڡ 
	gOSDbg_QFlushEn
 = 
OS_CFG_Q_FLUSH_EN
;

135 
CPU_INT08U
 cڡ 
	gOSDbg_QPdAbtEn
 = 
OS_CFG_Q_PEND_ABORT_EN
;

136 
CPU_INT16U
 cڡ 
	gOSDbg_QSize
 = (
OS_Q
);

138 
CPU_INT08U
 cڡ 
	gOSDbg_QDEn
 = 0u;

139 
CPU_INT08U
 cڡ 
	gOSDbg_QFlushEn
 = 0u;

140 
CPU_INT08U
 cڡ 
	gOSDbg_QPdAbtEn
 = 0u;

141 
CPU_INT16U
 cڡ 
	gOSDbg_QSize
 = 0u;

145 
CPU_INT08U
 cڡ 
	gOSDbg_SchedRoundRobEn
 = 
OS_CFG_SCHED_ROUND_ROBIN_EN
;

148 
OS_SEM
 cڡ 
	gOSDbg_Sem
 = { 0u };

149 
CPU_INT08U
 cڡ 
	gOSDbg_SemEn
 = 
OS_CFG_SEM_EN
;

150 #i
OS_CFG_SEM_EN
 > 0u

151 
CPU_INT08U
 cڡ 
	gOSDbg_SemDEn
 = 
OS_CFG_SEM_DEL_EN
;

152 
CPU_INT08U
 cڡ 
	gOSDbg_SemPdAbtEn
 = 
OS_CFG_SEM_PEND_ABORT_EN
;

153 
CPU_INT08U
 cڡ 
	gOSDbg_SemSEn
 = 
OS_CFG_SEM_SET_EN
;

154 
CPU_INT16U
 cڡ 
	gOSDbg_SemSize
 = (
OS_SEM
);

156 
CPU_INT08U
 cڡ 
	gOSDbg_SemDEn
 = 0u;

157 
CPU_INT08U
 cڡ 
	gOSDbg_SemPdAbtEn
 = 0u;

158 
CPU_INT08U
 cڡ 
	gOSDbg_SemSEn
 = 0u;

159 
CPU_INT16U
 cڡ 
	gOSDbg_SemSize
 = 0u;

163 
CPU_INT16U
 cڡ 
	gOSDbg_RdyLi
 = (
OS_RDY_LIST
);

164 
CPU_INT32U
 cڡ 
	gOSDbg_RdyLiSize
 = (
OSRdyLi
);

166 
CPU_INT08U
 cڡ 
	gOSDbg_StkWidth
 = (
CPU_STK
);

168 
CPU_INT08U
 cڡ 
	gOSDbg_StTaskEn
 = 
OS_CFG_STAT_TASK_EN
;

169 
CPU_INT08U
 cڡ 
	gOSDbg_StTaskStkChkEn
 = 
OS_CFG_STAT_TASK_STK_CHK_EN
;

171 
CPU_INT08U
 cڡ 
	gOSDbg_TaskChgePrioEn
 = 
OS_CFG_TASK_CHANGE_PRIO_EN
;

172 
CPU_INT08U
 cڡ 
	gOSDbg_TaskDEn
 = 
OS_CFG_TASK_DEL_EN
;

173 
CPU_INT08U
 cڡ 
	gOSDbg_TaskQEn
 = 
OS_CFG_TASK_Q_EN
;

174 
CPU_INT08U
 cڡ 
	gOSDbg_TaskQPdAbtEn
 = 
OS_CFG_TASK_Q_PEND_ABORT_EN
;

175 
CPU_INT08U
 cڡ 
	gOSDbg_TaskProfeEn
 = 
OS_CFG_TASK_PROFILE_EN
;

176 
CPU_INT16U
 cڡ 
	gOSDbg_TaskRegTblSize
 = 
OS_CFG_TASK_REG_TBL_SIZE
;

177 
CPU_INT08U
 cڡ 
	gOSDbg_TaskSemPdAbtEn
 = 
OS_CFG_TASK_SEM_PEND_ABORT_EN
;

178 
CPU_INT08U
 cڡ 
	gOSDbg_TaskSudEn
 = 
OS_CFG_TASK_SUSPEND_EN
;

181 
CPU_INT16U
 cڡ 
	gOSDbg_TCBSize
 = (
OS_TCB
);

183 
CPU_INT16U
 cڡ 
	gOSDbg_TickSpokeSize
 = (
OS_TICK_SPOKE
);

185 
CPU_INT08U
 cڡ 
	gOSDbg_TimeDlyHMSMEn
 = 
OS_CFG_TIME_DLY_HMSM_EN
;

186 
CPU_INT08U
 cڡ 
	gOSDbg_TimeDlyResumeEn
 = 
OS_CFG_TIME_DLY_RESUME_EN
;

188 #i
defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

189 
CPU_INT16U
 cڡ 
	gOSDbg_TLS_TblSize
 = 
OS_CFG_TLS_TBL_SIZE
 * (
OS_TLS
);

191 
CPU_INT16U
 cڡ 
	gOSDbg_TLS_TblSize
 = 0u;

195 
OS_TMR
 cڡ 
	gOSDbg_Tmr
 = { 0u };

196 
CPU_INT08U
 cڡ 
	gOSDbg_TmrEn
 = 
OS_CFG_TMR_EN
;

197 #i
OS_CFG_TMR_EN
 > 0u

198 
CPU_INT08U
 cڡ 
	gOSDbg_TmrDEn
 = 
OS_CFG_TMR_DEL_EN
;

199 
CPU_INT16U
 cڡ 
	gOSDbg_TmrSize
 = (
OS_TMR
);

200 
CPU_INT16U
 cڡ 
	gOSDbg_TmrSpokeSize
 = (
OS_TMR_SPOKE
);

202 
CPU_INT08U
 cڡ 
	gOSDbg_TmrDEn
 = 0u;

203 
CPU_INT16U
 cڡ 
	gOSDbg_TmrSize
 = 0u;

204 
CPU_INT16U
 cڡ 
	gOSDbg_TmrSpokeSize
 = 0u;

207 
CPU_INT16U
 cڡ 
	gOSDbg_VsiNbr
 = 
OS_VERSION
;

217 
CPU_INT32U
 cڡ 
	gOSDbg_DaSize
 = (
OSINegC
)

219 #i
OS_CFG_APP_HOOKS_EN
 > 0u

220 + (
OS_ATaskCeHookP
)

221 + (
OS_ATaskDHookP
)

222 + (
OS_ATaskRuHookP
)

224 + (
OS_AIdTaskHookP
)

225 + (
OS_AStTaskHookP
)

226 + (
OS_ATaskSwHookP
)

227 + (
OS_ATimeTickHookP
)

230 + (
OSIdTaskC
)

231 + (
OSIdTaskTCB
)

233 #ifde
CPU_CFG_INT_DIS_MEAS_EN


234 + (
OSIDisTimeMax
)

237 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

238 + (
OSIQInP
)

239 + (
OSIQOutP
)

240 + (
OSIQNbrErs
)

241 + (
OSIQNbrErsMax
)

242 + (
OSIQOvfC
)

243 + (
OSIQTaskTCB
)

244 + (
OSIQTaskTimeMax
)

247 + (
OSRug
)

249 #ifde
OS_SAFETY_CRITICAL_IEC61508


250 + (
OSSatyCrilSFg
)

253 #i
OS_CFG_FLAG_EN
 > 0u

254 + (
OSFgDbgLiP
)

255 + (
OSFgQty
)

258 #i
OS_CFG_MEM_EN
 > 0u

259 #i
OS_CFG_DBG_EN
 > 0u

260 + (
OSMemDbgLiP
)

262 + (
OSMemQty
)

265 #i
OS_MSG_EN
 > 0u

266 + (
OSMsgPo
)

269 #i
OS_CFG_MUTEX_EN
 > 0u

270 #i
OS_CFG_DBG_EN
 > 0u

271 + (
OSMuxDbgLiP
)

273 + (
OSMuxQty
)

276 + (
OSPrioCur
)

277 + (
OSPrioHighRdy
)

278 + (
OSPrioSaved
)

279 + (
OSPrioTbl
)

281 #i
OS_CFG_Q_EN
 > 0u

282 #i
OS_CFG_DBG_EN
 > 0u

283 + (
OSQDbgLiP
)

285 + (
OSQQty
)

288 + (
OSRdyLi
)

290 + (
OSSchedLockNegC
)

292 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

293 + (
OSSchedLockTimeBeg
)

294 + (
OSSchedLockTimeMax
)

295 + (
OSSchedLockTimeMaxCur
)

298 #i
OS_CFG_SCHED_ROUND_ROBIN_EN


299 + (
OSSchedRoundRobDtTimeQu
)

300 + (
OSSchedRoundRobEn
)

303 #i
OS_CFG_SEM_EN
 > 0u

304 #i
OS_CFG_DBG_EN
 > 0u

305 + (
OSSemDbgLiP
)

307 + (
OSSemQty
)

309 + (
OSTaskCtxSwC
)

310 #i
OS_CFG_DBG_EN
 > 0u

311 + (
OSTaskDbgLiP
)

313 + (
OSTaskQty
)

315 #i
OS_CFG_STAT_TASK_EN
 > 0u

316 + (
OSStRetFg
)

317 + (
OSStTaskCPUUge
)

318 + (
OSStTaskCPUUgeMax
)

319 + (
OSStTaskC
)

320 + (
OSStTaskCMax
)

321 + (
OSStTaskCRun
)

322 + (
OSStTaskRdy
)

323 + (
OSStTaskTCB
)

324 + (
OSStTaskTimeMax
)

327 + (
OSTickC
)

328 + (
OSTickTaskTCB
)

329 + (
OSTickTaskTimeMax
)

331 #i
OS_CFG_TMR_EN
 > 0u

332 #i
OS_CFG_DBG_EN
 > 0u

333 + (
OSTmrDbgLiP
)

335 + (
OSTmrQty
)

336 + (
OSTmrTaskTCB
)

337 + (
OSTmrTaskTimeMax
)

338 + (
OSTmrTickC
)

339 + (
OSTmrUpdeC
)

340 + (
OSTmrUpdeC
)

343 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

344 + (
OSTaskRegNextAvaID
)

347 + (
OSTCBCurP
)

348 + (
OSTCBHighRdyP
);

370 
	$OS_Dbg_In
 ()

372 
CPU_INT08U
 cڡ *
p_mp08
;

373 
CPU_INT16U
 cڡ *
p_mp16
;

374 
CPU_INT32U
 cڡ *
p_mp32
;

377 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_DbgEn
;

379 
p_mp32
 = (
CPU_INT32U
 cڡ *)&
OSDbg_DaSize
;

381 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_ArgChkEn
;

382 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_AHooksEn
;

384 
p_mp32
 = (
CPU_INT32U
 cڡ *)&
OSDbg_EndessTe
;

386 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_CdFromISRChkEn
;

388 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_FgG
;

389 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_FgEn
;

390 #i
OS_CFG_FLAG_EN
 > 0u

391 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_FgDEn
;

392 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_FgModeCEn
;

393 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_FgPdAbtEn
;

394 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_FgGSize
;

395 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_FgWidth
;

398 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

399 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_IQ
;

402 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_ISRPoDeedEn
;

404 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Mem
;

405 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MemEn
;

406 #i
OS_CFG_MEM_EN
 > 0u

407 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MemSize
;

410 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MsgEn
;

411 #i(
OS_MSG_EN
) > 0u

412 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MsgSize
;

413 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MsgPoSize
;

414 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MsgQSize
;

417 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Mux
;

418 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MuxEn
;

419 #i(
OS_CFG_MUTEX_EN
) > 0u

420 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MuxDEn
;

421 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MuxPdAbtEn
;

422 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MuxSize
;

425 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_ObjTyChkEn
;

427 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_PdMuiEn
;

428 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PdDaSize
;

429 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PdLiSize
;

430 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PdObjSize
;

432 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PrioMax
;

433 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PrioTblSize
;

435 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PSize
;

437 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Q
;

438 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_QEn
;

439 #i(
OS_CFG_Q_EN
) > 0u

440 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_QDEn
;

441 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_QFlushEn
;

442 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_QPdAbtEn
;

443 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_QSize
;

446 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_SchedRoundRobEn
;

448 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Sem
;

449 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_SemEn
;

450 #i(
OS_CFG_SEM_EN
) > 0u

451 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_SemDEn
;

452 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_SemPdAbtEn
;

453 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_SemSEn
;

454 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_SemSize
;

457 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_RdyLi
;

458 
p_mp32
 = (
CPU_INT32U
 cڡ *)&
OSDbg_RdyLiSize
;

460 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_StkWidth
;

462 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_StTaskEn
;

463 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_StTaskStkChkEn
;

465 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskChgePrioEn
;

466 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskDEn
;

467 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskQEn
;

468 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskQPdAbtEn
;

469 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskProfeEn
;

470 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TaskRegTblSize
;

471 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskSemPdAbtEn
;

472 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskSudEn
;

474 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TCBSize
;

476 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TickSpokeSize
;

478 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TimeDlyHMSMEn
;

479 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TimeDlyResumeEn
;

482 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Tmr
;

483 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TmrEn
;

484 #i(
OS_CFG_TMR_EN
) > 0u

485 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TmrDEn
;

486 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TmrSize
;

487 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TmrSpokeSize
;

490 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_VsiNbr
;

492 
p_mp08
 =_temp08;

493 
p_mp16
 =_temp16;

494 
p_mp32
 =_temp32;

495 
	}
}

	@uCOS-III/Source/os_flag.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_ag__c
 = "$Id: $";

41 #i
OS_CFG_FLAG_EN
 > 0u

70 
	$OSFgCe
 (
OS_FLAG_GRP
 *
p_g
,

71 
CPU_CHAR
 *
p_me
,

72 
OS_FLAGS
 
ags
,

73 
OS_ERR
 *
p_r
)

75 
	`CPU_SR_ALLOC
();

79 #ifde
OS_SAFETY_CRITICAL


80 i(
p_r
 =(
OS_ERR
 *)0) {

81 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

86 #ifde
OS_SAFETY_CRITICAL_IEC61508


87 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

88 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

93 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

94 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

95 *
p_r
 = 
OS_ERR_CREATE_ISR
;

100 #i
OS_CFG_ARG_CHK_EN
 > 0u

101 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

102 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

107 
	`OS_CRITICAL_ENTER
();

108 
p_g
->
Ty
 = 
OS_OBJ_TYPE_FLAG
;

109 
p_g
->
NameP
 = 
p_me
;

110 
p_g
->
Fgs
 = 
ags
;

111 
p_g
->
TS
 = (
CPU_TS
)0;

112 
	`OS_PdLiIn
(&
p_g
->
PdLi
);

114 #i
OS_CFG_DBG_EN
 > 0u

115 
	`OS_FgDbgLiAdd
(
p_g
);

117 
OSFgQty
++;

119 
	`OS_CRITICAL_EXIT_NO_SCHED
();

120 *
p_r
 = 
OS_ERR_NONE
;

121 
	}
}

155 #i
OS_CFG_FLAG_DEL_EN
 > 0u

156 
OS_OBJ_QTY
 
	$OSFgD
 (
OS_FLAG_GRP
 *
p_g
,

157 
OS_OPT
 
t
,

158 
OS_ERR
 *
p_r
)

160 
OS_OBJ_QTY
 
t
;

161 
OS_OBJ_QTY
 
nbr_sks
;

162 
OS_PEND_DATA
 *
p_nd_da
;

163 
OS_PEND_LIST
 *
p_nd_li
;

164 
OS_TCB
 *
p_tcb
;

165 
CPU_TS
 
ts
;

166 
	`CPU_SR_ALLOC
();

170 #ifde
OS_SAFETY_CRITICAL


171 i(
p_r
 =(
OS_ERR
 *)0) {

172 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

173  ((
OS_OBJ_QTY
)0);

177 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

178 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

179 *
p_r
 = 
OS_ERR_DEL_ISR
;

180  ((
OS_OBJ_QTY
)0);

184 #i
OS_CFG_ARG_CHK_EN
 > 0u

185 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

186 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

187  ((
OS_OBJ_QTY
)0);

189 
t
) {

190 
OS_OPT_DEL_NO_PEND
:

191 
OS_OPT_DEL_ALWAYS
:

195 *
p_r
 = 
OS_ERR_OPT_INVALID
;

196  ((
OS_OBJ_QTY
)0);

200 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

201 i(
p_g
->
Ty
 !
OS_OBJ_TYPE_FLAG
) {

202 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

203  ((
OS_OBJ_QTY
)0);

206 
	`OS_CRITICAL_ENTER
();

207 
p_nd_li
 = &
p_g
->
PdLi
;

208 
t
 = 
p_nd_li
->
NbrErs
;

209 
nbr_sks
 = 
t
;

210 
t
) {

211 
OS_OPT_DEL_NO_PEND
:

212 i(
nbr_sks
 =(
OS_OBJ_QTY
)0) {

213 #i
OS_CFG_DBG_EN
 > 0u

214 
	`OS_FgDbgLiRemove
(
p_g
);

216 
OSFgQty
--;

217 
	`OS_FgC
(
p_g
);

219 
	`OS_CRITICAL_EXIT
();

220 *
p_r
 = 
OS_ERR_NONE
;

222 
	`OS_CRITICAL_EXIT
();

223 *
p_r
 = 
OS_ERR_TASK_WAITING
;

227 
OS_OPT_DEL_ALWAYS
:

228 
ts
 = 
	`OS_TS_GET
();

229 
t
 > 0u) {

230 
p_nd_da
 = 
p_nd_li
->
HdP
;

231 
p_tcb
 = 
p_nd_da
->
TCBP
;

232 
	`OS_PdObjD
((
OS_PEND_OBJ
 *)((*)
p_g
),

233 
p_tcb
,

234 
ts
);

235 
t
--;

237 #i
OS_CFG_DBG_EN
 > 0u

238 
	`OS_FgDbgLiRemove
(
p_g
);

240 
OSFgQty
--;

241 
	`OS_FgC
(
p_g
);

242 
	`OS_CRITICAL_EXIT_NO_SCHED
();

243 
	`OSSched
();

244 *
p_r
 = 
OS_ERR_NONE
;

248 
	`OS_CRITICAL_EXIT
();

249 *
p_r
 = 
OS_ERR_OPT_INVALID
;

252  (
nbr_sks
);

253 
	}
}

315 
OS_FLAGS
 
	$OSFgPd
 (
OS_FLAG_GRP
 *
p_g
,

316 
OS_FLAGS
 
ags
,

317 
OS_TICK
 
timeout
,

318 
OS_OPT
 
t
,

319 
CPU_TS
 *
p_ts
,

320 
OS_ERR
 *
p_r
)

322 
CPU_BOOLEAN
 
csume
;

323 
OS_FLAGS
 
ags_rdy
;

324 
OS_OPT
 
mode
;

325 
OS_PEND_DATA
 
nd_da
;

326 
	`CPU_SR_ALLOC
();

330 #ifde
OS_SAFETY_CRITICAL


331 i(
p_r
 =(
OS_ERR
 *)0) {

332 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

333  ((
OS_FLAGS
)0);

337 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

338 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

339 *
p_r
 = 
OS_ERR_PEND_ISR
;

340  ((
OS_FLAGS
)0);

344 #i
OS_CFG_ARG_CHK_EN
 > 0u

345 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

346 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

347  ((
OS_FLAGS
)0);

349 
t
) {

350 
OS_OPT_PEND_FLAG_CLR_ALL
:

351 
OS_OPT_PEND_FLAG_CLR_ANY
:

352 
OS_OPT_PEND_FLAG_SET_ALL
:

353 
OS_OPT_PEND_FLAG_SET_ANY
:

354 
OS_OPT_PEND_FLAG_CLR_ALL
 | 
OS_OPT_PEND_FLAG_CONSUME
:

355 
OS_OPT_PEND_FLAG_CLR_ANY
 | 
OS_OPT_PEND_FLAG_CONSUME
:

356 
OS_OPT_PEND_FLAG_SET_ALL
 | 
OS_OPT_PEND_FLAG_CONSUME
:

357 
OS_OPT_PEND_FLAG_SET_ANY
 | 
OS_OPT_PEND_FLAG_CONSUME
:

358 
OS_OPT_PEND_FLAG_CLR_ALL
 | 
OS_OPT_PEND_NON_BLOCKING
:

359 
OS_OPT_PEND_FLAG_CLR_ANY
 | 
OS_OPT_PEND_NON_BLOCKING
:

360 
OS_OPT_PEND_FLAG_SET_ALL
 | 
OS_OPT_PEND_NON_BLOCKING
:

361 
OS_OPT_PEND_FLAG_SET_ANY
 | 
OS_OPT_PEND_NON_BLOCKING
:

362 
OS_OPT_PEND_FLAG_CLR_ALL
 | 
OS_OPT_PEND_FLAG_CONSUME
 | 
OS_OPT_PEND_NON_BLOCKING
:

363 
OS_OPT_PEND_FLAG_CLR_ANY
 | 
OS_OPT_PEND_FLAG_CONSUME
 | 
OS_OPT_PEND_NON_BLOCKING
:

364 
OS_OPT_PEND_FLAG_SET_ALL
 | 
OS_OPT_PEND_FLAG_CONSUME
 | 
OS_OPT_PEND_NON_BLOCKING
:

365 
OS_OPT_PEND_FLAG_SET_ANY
 | 
OS_OPT_PEND_FLAG_CONSUME
 | 
OS_OPT_PEND_NON_BLOCKING
:

369 *
p_r
 = 
OS_ERR_OPT_INVALID
;

370  ((
OS_OBJ_QTY
)0);

374 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

375 i(
p_g
->
Ty
 !
OS_OBJ_TYPE_FLAG
) {

376 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

377  ((
OS_FLAGS
)0);

381 i((
t
 & 
OS_OPT_PEND_FLAG_CONSUME
!(
OS_OPT
)0) {

382 
csume
 = 
DEF_TRUE
;

384 
csume
 = 
DEF_FALSE
;

387 i(
p_ts
 !(
CPU_TS
 *)0) {

388 *
p_ts
 = (
CPU_TS
)0;

391 
mode
 = 
t
 & 
OS_OPT_PEND_FLAG_MASK
;

392 
	`CPU_CRITICAL_ENTER
();

393 
mode
) {

394 
OS_OPT_PEND_FLAG_SET_ALL
:

395 
ags_rdy
 = (
OS_FLAGS
)(
p_g
->
Fgs
 & 
ags
);

396 i(
ags_rdy
 =
ags
) {

397 i(
csume
 =
DEF_TRUE
) {

398 
p_g
->
Fgs
 &~
ags_rdy
;

400 
OSTCBCurP
->
FgsRdy
 = 
ags_rdy
;

401 i(
p_ts
 !(
CPU_TS
 *)0) {

402 *
p_ts
 = 
p_g
->
TS
;

404 
	`CPU_CRITICAL_EXIT
();

405 *
p_r
 = 
OS_ERR_NONE
;

406  (
ags_rdy
);

408 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

409 
	`CPU_CRITICAL_EXIT
();

410 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

411  ((
OS_FLAGS
)0);

413 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

414 
	`CPU_CRITICAL_EXIT
();

415 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

416  ((
OS_FLAGS
)0);

420 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

421 
	`OS_FgBlock
(&
nd_da
,

422 
p_g
,

423 
ags
,

424 
t
,

425 
timeout
);

426 
	`OS_CRITICAL_EXIT_NO_SCHED
();

430 
OS_OPT_PEND_FLAG_SET_ANY
:

431 
ags_rdy
 = (
OS_FLAGS
)(
p_g
->
Fgs
 & 
ags
);

432 i(
ags_rdy
 !(
OS_FLAGS
)0) {

433 i(
csume
 =
DEF_TRUE
) {

434 
p_g
->
Fgs
 &~
ags_rdy
;

436 
OSTCBCurP
->
FgsRdy
 = 
ags_rdy
;

437 i(
p_ts
 !(
CPU_TS
 *)0) {

438 *
p_ts
 = 
p_g
->
TS
;

440 
	`CPU_CRITICAL_EXIT
();

441 *
p_r
 = 
OS_ERR_NONE
;

442  (
ags_rdy
);

444 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

445 
	`CPU_CRITICAL_EXIT
();

446 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

447  ((
OS_FLAGS
)0);

449 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

450 
	`CPU_CRITICAL_EXIT
();

451 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

452  ((
OS_FLAGS
)0);

456 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

457 
	`OS_FgBlock
(&
nd_da
,

458 
p_g
,

459 
ags
,

460 
t
,

461 
timeout
);

462 
	`OS_CRITICAL_EXIT_NO_SCHED
();

466 #i
OS_CFG_FLAG_MODE_CLR_EN
 > 0u

467 
OS_OPT_PEND_FLAG_CLR_ALL
:

468 
ags_rdy
 = (
OS_FLAGS
)(~
p_g
->
Fgs
 & 
ags
);

469 i(
ags_rdy
 =
ags
) {

470 i(
csume
 =
DEF_TRUE
) {

471 
p_g
->
Fgs
 |
ags_rdy
;

473 
OSTCBCurP
->
FgsRdy
 = 
ags_rdy
;

474 i(
p_ts
 !(
CPU_TS
 *)0) {

475 *
p_ts
 = 
p_g
->
TS
;

477 
	`CPU_CRITICAL_EXIT
();

478 *
p_r
 = 
OS_ERR_NONE
;

479  (
ags_rdy
);

481 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

482 
	`CPU_CRITICAL_EXIT
();

483 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

484  ((
OS_FLAGS
)0);

486 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

487 
	`CPU_CRITICAL_EXIT
();

488 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

489  ((
OS_FLAGS
)0);

493 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

494 
	`OS_FgBlock
(&
nd_da
,

495 
p_g
,

496 
ags
,

497 
t
,

498 
timeout
);

499 
	`OS_CRITICAL_EXIT_NO_SCHED
();

503 
OS_OPT_PEND_FLAG_CLR_ANY
:

504 
ags_rdy
 = (
OS_FLAGS
)(~
p_g
->
Fgs
 & 
ags
);

505 i(
ags_rdy
 !(
OS_FLAGS
)0) {

506 i(
csume
 =
DEF_TRUE
) {

507 
p_g
->
Fgs
 |
ags_rdy
;

509 
OSTCBCurP
->
FgsRdy
 = 
ags_rdy
;

510 i(
p_ts
 !(
CPU_TS
 *)0) {

511 *
p_ts
 = 
p_g
->
TS
;

513 
	`CPU_CRITICAL_EXIT
();

514 *
p_r
 = 
OS_ERR_NONE
;

515  (
ags_rdy
);

517 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

518 
	`CPU_CRITICAL_EXIT
();

519 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

520  ((
OS_FLAGS
)0);

522 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

523 
	`CPU_CRITICAL_EXIT
();

524 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

525  ((
OS_FLAGS
)0);

529 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

530 
	`OS_FgBlock
(&
nd_da
,

531 
p_g
,

532 
ags
,

533 
t
,

534 
timeout
);

535 
	`OS_CRITICAL_EXIT_NO_SCHED
();

541 
	`CPU_CRITICAL_EXIT
();

542 *
p_r
 = 
OS_ERR_OPT_INVALID
;

543  ((
OS_FLAGS
)0);

546 
	`OSSched
();

548 
	`CPU_CRITICAL_ENTER
();

549 
OSTCBCurP
->
PdStus
) {

550 
OS_STATUS_PEND_OK
:

551 i(
p_ts
 !(
CPU_TS
 *)0) {

552 *
p_ts
 = 
OSTCBCurP
->
TS
;

554 *
p_r
 = 
OS_ERR_NONE
;

557 
OS_STATUS_PEND_ABORT
:

558 i(
p_ts
 !(
CPU_TS
 *)0) {

559 *
p_ts
 = 
OSTCBCurP
->
TS
;

561 
	`CPU_CRITICAL_EXIT
();

562 *
p_r
 = 
OS_ERR_PEND_ABORT
;

565 
OS_STATUS_PEND_TIMEOUT
:

566 i(
p_ts
 !(
CPU_TS
 *)0) {

567 *
p_ts
 = (
CPU_TS
 )0;

569 
	`CPU_CRITICAL_EXIT
();

570 *
p_r
 = 
OS_ERR_TIMEOUT
;

573 
OS_STATUS_PEND_DEL
:

574 i(
p_ts
 !(
CPU_TS
 *)0) {

575 *
p_ts
 = 
OSTCBCurP
->
TS
;

577 
	`CPU_CRITICAL_EXIT
();

578 *
p_r
 = 
OS_ERR_OBJ_DEL
;

582 
	`CPU_CRITICAL_EXIT
();

583 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

586 i(*
p_r
 !
OS_ERR_NONE
) {

587  ((
OS_FLAGS
)0);

590 
ags_rdy
 = 
OSTCBCurP
->
FgsRdy
;

591 i(
csume
 =
DEF_TRUE
) {

592 
mode
) {

593 
OS_OPT_PEND_FLAG_SET_ALL
:

594 
OS_OPT_PEND_FLAG_SET_ANY
:

595 
p_g
->
Fgs
 &~
ags_rdy
;

598 #i
OS_CFG_FLAG_MODE_CLR_EN
 > 0u

599 
OS_OPT_PEND_FLAG_CLR_ALL
:

600 
OS_OPT_PEND_FLAG_CLR_ANY
:

601 
p_g
->
Fgs
 |
ags_rdy
;

605 
	`CPU_CRITICAL_EXIT
();

606 *
p_r
 = 
OS_ERR_OPT_INVALID
;

607  ((
OS_FLAGS
)0);

610 
	`CPU_CRITICAL_EXIT
();

611 *
p_r
 = 
OS_ERR_NONE
;

612  (
ags_rdy
);

613 
	}
}

649 #i
OS_CFG_FLAG_PEND_ABORT_EN
 > 0u

650 
OS_OBJ_QTY
 
	$OSFgPdAbt
 (
OS_FLAG_GRP
 *
p_g
,

651 
OS_OPT
 
t
,

652 
OS_ERR
 *
p_r
)

654 
OS_PEND_LIST
 *
p_nd_li
;

655 
OS_TCB
 *
p_tcb
;

656 
CPU_TS
 
ts
;

657 
OS_OBJ_QTY
 
nbr_sks
;

658 
	`CPU_SR_ALLOC
();

662 #ifde
OS_SAFETY_CRITICAL


663 i(
p_r
 =(
OS_ERR
 *)0) {

664 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

665  ((
OS_OBJ_QTY
)0u);

669 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

670 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

671 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

672  ((
OS_OBJ_QTY
)0u);

676 #i
OS_CFG_ARG_CHK_EN
 > 0u

677 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

678 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

679  ((
OS_OBJ_QTY
)0u);

681 
t
) {

682 
OS_OPT_PEND_ABORT_1
:

683 
OS_OPT_PEND_ABORT_ALL
:

684 
OS_OPT_PEND_ABORT_1
 | 
OS_OPT_POST_NO_SCHED
:

685 
OS_OPT_PEND_ABORT_ALL
 | 
OS_OPT_POST_NO_SCHED
:

689 *
p_r
 = 
OS_ERR_OPT_INVALID
;

690  ((
OS_OBJ_QTY
)0u);

694 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

695 i(
p_g
->
Ty
 !
OS_OBJ_TYPE_FLAG
) {

696 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

697  ((
OS_OBJ_QTY
)0u);

701 
	`CPU_CRITICAL_ENTER
();

702 
p_nd_li
 = &
p_g
->
PdLi
;

703 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

704 
	`CPU_CRITICAL_EXIT
();

705 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

706  ((
OS_OBJ_QTY
)0u);

709 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

710 
nbr_sks
 = 0u;

711 
ts
 = 
	`OS_TS_GET
();

712 
p_nd_li
->
NbrErs
 > (
OS_OBJ_QTY
)0u) {

713 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

714 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)((*)
p_g
),

715 
p_tcb
,

716 
ts
);

717 
nbr_sks
++;

718 i(
t
 !
OS_OPT_PEND_ABORT_ALL
) {

722 
	`OS_CRITICAL_EXIT_NO_SCHED
();

724 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

725 
	`OSSched
();

728 *
p_r
 = 
OS_ERR_NONE
;

729  (
nbr_sks
);

730 
	}
}

750 
OS_FLAGS
 
	$OSFgPdGFgsRdy
 (
OS_ERR
 *
p_r
)

752 
OS_FLAGS
 
ags
;

753 
	`CPU_SR_ALLOC
();

757 #ifde
OS_SAFETY_CRITICAL


758 i(
p_r
 =(
OS_ERR
 *)0) {

759 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

760  ((
OS_FLAGS
)0);

764 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

765 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

766 *
p_r
 = 
OS_ERR_PEND_ISR
;

767  ((
OS_FLAGS
)0);

771 
	`CPU_CRITICAL_ENTER
();

772 
ags
 = 
OSTCBCurP
->
FgsRdy
;

773 
	`CPU_CRITICAL_EXIT
();

774 *
p_r
 = 
OS_ERR_NONE
;

775  (
ags
);

776 
	}
}

820 
OS_FLAGS
 
	$OSFgPo
 (
OS_FLAG_GRP
 *
p_g
,

821 
OS_FLAGS
 
ags
,

822 
OS_OPT
 
t
,

823 
OS_ERR
 *
p_r
)

825 
OS_FLAGS
 
ags_cur
;

826 
CPU_TS
 
ts
;

830 #ifde
OS_SAFETY_CRITICAL


831 i(
p_r
 =(
OS_ERR
 *)0) {

832 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

833  ((
OS_FLAGS
)0);

837 #i
OS_CFG_ARG_CHK_EN
 > 0u

838 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

839 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

840  ((
OS_FLAGS
)0);

842 
t
) {

843 
OS_OPT_POST_FLAG_SET
:

844 
OS_OPT_POST_FLAG_CLR
:

845 
OS_OPT_POST_FLAG_SET
 | 
OS_OPT_POST_NO_SCHED
:

846 
OS_OPT_POST_FLAG_CLR
 | 
OS_OPT_POST_NO_SCHED
:

850 *
p_r
 = 
OS_ERR_OPT_INVALID
;

851  ((
OS_FLAGS
)0);

855 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

856 i(
p_g
->
Ty
 !
OS_OBJ_TYPE_FLAG
) {

857 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

858  ((
OS_FLAGS
)0);

862 
ts
 = 
	`OS_TS_GET
();

863 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

864 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

865 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_FLAG
,

866 (*)
p_g
,

868 (
OS_MSG_SIZE
)0,

869 (
OS_FLAGS
 )
ags
,

870 (
OS_OPT
 )
t
,

871 (
CPU_TS
 )
ts
,

872 (
OS_ERR
 *)
p_r
);

873  ((
OS_FLAGS
)0);

877 
ags_cur
 = 
	`OS_FgPo
(
p_g
,

878 
ags
,

879 
t
,

880 
ts
,

881 
p_r
);

883  (
ags_cur
);

884 
	}
}

923 
	$OS_FgBlock
 (
OS_PEND_DATA
 *
p_nd_da
,

924 
OS_FLAG_GRP
 *
p_g
,

925 
OS_FLAGS
 
ags
,

926 
OS_OPT
 
t
,

927 
OS_TICK
 
timeout
)

929 
OSTCBCurP
->
FgsPd
 = 
ags
;

930 
OSTCBCurP
->
FgsO
 = 
t
;

931 
OSTCBCurP
->
FgsRdy
 = (
OS_FLAGS
)0;

933 
	`OS_Pd
(
p_nd_da
,

934 (
OS_PEND_OBJ
 *)((*)
p_g
),

935 
OS_TASK_PEND_ON_FLAG
,

936 
timeout
);

937 
	}
}

956 
	$OS_FgC
 (
OS_FLAG_GRP
 *
p_g
)

958 
OS_PEND_LIST
 *
p_nd_li
;

962 
p_g
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

963 
p_g
->
NameP
 = (
CPU_CHAR
 *)((*)"?FLAG");

964 
p_g
->
Fgs
 = (
OS_FLAGS
 )0;

965 
p_nd_li
 = &
p_g
->
PdLi
;

966 
	`OS_PdLiIn
(
p_nd_li
);

967 
	}
}

987 
	$OS_FgIn
 (
OS_ERR
 *
p_r
)

989 #ifde
OS_SAFETY_CRITICAL


990 i(
p_r
 =(
OS_ERR
 *)0) {

991 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

996 #i
OS_CFG_DBG_EN
 > 0u

997 
OSFgDbgLiP
 = (
OS_FLAG_GRP
 *)0;

1000 
OSFgQty
 = (
OS_OBJ_QTY
 )0;

1001 *
p_r
 = 
OS_ERR_NONE
;

1002 
	}
}

1020 #i
OS_CFG_DBG_EN
 > 0u

1021 
	$OS_FgDbgLiAdd
 (
OS_FLAG_GRP
 *
p_g
)

1023 
p_g
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

1024 
p_g
->
DbgPvP
 = (
OS_FLAG_GRP
 *)0;

1025 i(
OSFgDbgLiP
 =(
OS_FLAG_GRP
 *)0) {

1026 
p_g
->
DbgNextP
 = (
OS_FLAG_GRP
 *)0;

1028 
p_g
->
DbgNextP
 = 
OSFgDbgLiP
;

1029 
OSFgDbgLiP
->
DbgPvP
 = 
p_g
;

1031 
OSFgDbgLiP
 = 
p_g
;

1032 
	}
}

1036 
	$OS_FgDbgLiRemove
 (
OS_FLAG_GRP
 *
p_g
)

1038 
OS_FLAG_GRP
 *
p_g_xt
;

1039 
OS_FLAG_GRP
 *
p_g_ev
;

1042 
p_g_ev
 = 
p_g
->
DbgPvP
;

1043 
p_g_xt
 = 
p_g
->
DbgNextP
;

1045 i(
p_g_ev
 =(
OS_FLAG_GRP
 *)0) {

1046 
OSFgDbgLiP
 = 
p_g_xt
;

1047 i(
p_g_xt
 !(
OS_FLAG_GRP
 *)0) {

1048 
p_g_xt
->
DbgPvP
 = (
OS_FLAG_GRP
 *)0;

1050 
p_g
->
DbgNextP
 = (
OS_FLAG_GRP
 *)0;

1052 } i(
p_g_xt
 =(
OS_FLAG_GRP
 *)0) {

1053 
p_g_ev
->
DbgNextP
 = (
OS_FLAG_GRP
 *)0;

1054 
p_g
->
DbgPvP
 = (
OS_FLAG_GRP
 *)0;

1057 
p_g_ev
->
DbgNextP
 = 
p_g_xt
;

1058 
p_g_xt
->
DbgPvP
 = 
p_g_ev
;

1059 
p_g
->
DbgNextP
 = (
OS_FLAG_GRP
 *)0;

1060 
p_g
->
DbgPvP
 = (
OS_FLAG_GRP
 *)0;

1062 
	}
}

1109 
OS_FLAGS
 
	$OS_FgPo
 (
OS_FLAG_GRP
 *
p_g
,

1110 
OS_FLAGS
 
ags
,

1111 
OS_OPT
 
t
,

1112 
CPU_TS
 
ts
,

1113 
OS_ERR
 *
p_r
)

1115 
OS_FLAGS
 
ags_cur
;

1116 
OS_FLAGS
 
ags_rdy
;

1117 
OS_OPT
 
mode
;

1118 
OS_PEND_DATA
 *
p_nd_da
;

1119 
OS_PEND_DATA
 *
p_nd_da_xt
;

1120 
OS_PEND_LIST
 *
p_nd_li
;

1121 
OS_TCB
 *
p_tcb
;

1122 
	`CPU_SR_ALLOC
();

1126 
	`CPU_CRITICAL_ENTER
();

1127 
t
) {

1128 
OS_OPT_POST_FLAG_SET
:

1129 
OS_OPT_POST_FLAG_SET
 | 
OS_OPT_POST_NO_SCHED
:

1130 
p_g
->
Fgs
 |
ags
;

1133 
OS_OPT_POST_FLAG_CLR
:

1134 
OS_OPT_POST_FLAG_CLR
 | 
OS_OPT_POST_NO_SCHED
:

1135 
p_g
->
Fgs
 &~
ags
;

1139 
	`CPU_CRITICAL_EXIT
();

1140 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1141  ((
OS_FLAGS
)0);

1143 
p_g
->
TS
 = 
ts
;

1144 
p_nd_li
 = &
p_g
->
PdLi
;

1145 i(
p_nd_li
->
NbrErs
 == 0u) {

1146 
	`CPU_CRITICAL_EXIT
();

1147 *
p_r
 = 
OS_ERR_NONE
;

1148  (
p_g
->
Fgs
);

1151 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

1152 
p_nd_da
 = 
p_nd_li
->
HdP
;

1153 
p_tcb
 = 
p_nd_da
->
TCBP
;

1154 
p_tcb
 !(
OS_TCB
 *)0) {

1155 
p_nd_da_xt
 = 
p_nd_da
->
NextP
;

1156 
mode
 = 
p_tcb
->
FgsO
 & 
OS_OPT_PEND_FLAG_MASK
;

1157 
mode
) {

1158 
OS_OPT_PEND_FLAG_SET_ALL
:

1159 
ags_rdy
 = (
OS_FLAGS
)(
p_g
->
Fgs
 & 
p_tcb
->
FgsPd
);

1160 i(
ags_rdy
 =
p_tcb
->
FgsPd
) {

1161 
	`OS_FgTaskRdy
(
p_tcb
,

1162 
ags_rdy
,

1163 
ts
);

1167 
OS_OPT_PEND_FLAG_SET_ANY
:

1168 
ags_rdy
 = (
OS_FLAGS
)(
p_g
->
Fgs
 & 
p_tcb
->
FgsPd
);

1169 i(
ags_rdy
 !(
OS_FLAGS
)0) {

1170 
	`OS_FgTaskRdy
(
p_tcb
,

1171 
ags_rdy
,

1172 
ts
);

1176 #i
OS_CFG_FLAG_MODE_CLR_EN
 > 0u

1177 
OS_OPT_PEND_FLAG_CLR_ALL
:

1178 
ags_rdy
 = (
OS_FLAGS
)(~
p_g
->
Fgs
 & 
p_tcb
->
FgsPd
);

1179 i(
ags_rdy
 =
p_tcb
->
FgsPd
) {

1180 
	`OS_FgTaskRdy
(
p_tcb
,

1181 
ags_rdy
,

1182 
ts
);

1186 
OS_OPT_PEND_FLAG_CLR_ANY
:

1187 
ags_rdy
 = (
OS_FLAGS
)(~
p_g
->
Fgs
 & 
p_tcb
->
FgsPd
);

1188 i(
ags_rdy
 !(
OS_FLAGS
)0) {

1189 
	`OS_FgTaskRdy
(
p_tcb
,

1190 
ags_rdy
,

1191 
ts
);

1196 
	`OS_CRITICAL_EXIT
();

1197 *
p_r
 = 
OS_ERR_FLAG_PEND_OPT
;

1198  ((
OS_FLAGS
)0);

1200 
p_nd_da
 = 
p_nd_da_xt
;

1201 i(
p_nd_da
 !(
OS_PEND_DATA
 *)0) {

1202 
p_tcb
 = 
p_nd_da
->
TCBP
;

1204 
p_tcb
 = (
OS_TCB
 *)0;

1207 
	`OS_CRITICAL_EXIT_NO_SCHED
();

1209 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

1210 
	`OSSched
();

1213 
	`CPU_CRITICAL_ENTER
();

1214 
ags_cur
 = 
p_g
->
Fgs
;

1215 
	`CPU_CRITICAL_EXIT
();

1216 *
p_r
 = 
OS_ERR_NONE
;

1217  (
ags_cur
);

1218 
	}
}

1241 
	$OS_FgTaskRdy
 (
OS_TCB
 *
p_tcb
,

1242 
OS_FLAGS
 
ags_rdy
,

1243 
CPU_TS
 
ts
)

1245 
p_tcb
->
FgsRdy
 = 
ags_rdy
;

1246 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_OK
;

1247 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1248 
p_tcb
->
TS
 = 
ts
;

1249 
p_tcb
->
TaskS
) {

1250 
OS_TASK_STATE_RDY
:

1251 
OS_TASK_STATE_DLY
:

1252 
OS_TASK_STATE_DLY_SUSPENDED
:

1253 
OS_TASK_STATE_SUSPENDED
:

1256 
OS_TASK_STATE_PEND
:

1257 
OS_TASK_STATE_PEND_TIMEOUT
:

1258 
	`OS_TaskRdy
(
p_tcb
);

1259 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

1262 
OS_TASK_STATE_PEND_SUSPENDED
:

1263 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

1264 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

1270 
	`OS_PdLiRemove
(
p_tcb
);

1271 
	}
}

	@uCOS-III/Source/os_int.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_t__c
 = "$Id: $";

41 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

91 
	$OS_IQPo
 (
OS_OBJ_TYPE
 
ty
,

92 *
p_obj
,

93 *
p_void
,

94 
OS_MSG_SIZE
 
msg_size
,

95 
OS_FLAGS
 
ags
,

96 
OS_OPT
 
t
,

97 
CPU_TS
 
ts
,

98 
OS_ERR
 *
p_r
)

100 
	`CPU_SR_ALLOC
();

104 #ifde
OS_SAFETY_CRITICAL


105 i(
p_r
 =(
OS_ERR
 *)0) {

106 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

111 
	`CPU_CRITICAL_ENTER
();

112 i(
OSIQNbrErs
 < 
OSCfg_IQSize
) {

113 
OSIQNbrErs
++;

115 i(
OSIQNbrErsMax
 < 
OSIQNbrErs
) {

116 
OSIQNbrErsMax
 = 
OSIQNbrErs
;

119 
OSIQInP
->
Ty
 = 
ty
;

120 
OSIQInP
->
ObjP
 = 
p_obj
;

121 
OSIQInP
->
MsgP
 = 
p_void
;

122 
OSIQInP
->
MsgSize
 = 
msg_size
;

123 
OSIQInP
->
Fgs
 = 
ags
;

124 
OSIQInP
->
O
 = 
t
;

125 
OSIQInP
->
TS
 = 
ts
;

127 
OSIQInP
 = OSIQInP->
NextP
;

129 
OSRdyLi
[0].
NbrErs
 = (
OS_OBJ_QTY
)1;

130 
OSRdyLi
[0].
HdP
 = &
OSIQTaskTCB
;

131 
OSRdyLi
[0].
TaP
 = &
OSIQTaskTCB
;

132 
	`OS_PrioIn
(0u);

133 i(
OSPrioCur
 != 0) {

134 
OSPrioSaved
 = 
OSPrioCur
;

137 *
p_r
 = 
OS_ERR_NONE
;

139 
OSIQOvfC
++;

140 *
p_r
 = 
OS_ERR_INT_Q_FULL
;

142 
	`CPU_CRITICAL_EXIT
();

143 
	}
}

159 
	$OS_IQRePo
 ()

161 
CPU_TS
 
ts
;

162 
OS_ERR
 
r
;

165 
OSIQOutP
->
Ty
) {

166 
OS_OBJ_TYPE_FLAG
:

167 #i
OS_CFG_FLAG_EN
 > 0u

168 ()
	`OS_FgPo
((
OS_FLAG_GRP
 *
OSIQOutP
->
ObjP
,

169 (
OS_FLAGS
 ) 
OSIQOutP
->
Fgs
,

170 (
OS_OPT
 ) 
OSIQOutP
->
O
,

171 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

172 (
OS_ERR
 *)&
r
);

176 
OS_OBJ_TYPE_Q
:

177 #i
OS_CFG_Q_EN
 > 0u

178 
	`OS_QPo
((
OS_Q
 *
OSIQOutP
->
ObjP
,

179 (*
OSIQOutP
->
MsgP
,

180 (
OS_MSG_SIZE

OSIQOutP
->
MsgSize
,

181 (
OS_OPT
 ) 
OSIQOutP
->
O
,

182 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

183 (
OS_ERR
 *)&
r
);

187 
OS_OBJ_TYPE_SEM
:

188 #i
OS_CFG_SEM_EN
 > 0u

189 ()
	`OS_SemPo
((
OS_SEM
 *
OSIQOutP
->
ObjP
,

190 (
OS_OPT
 ) 
OSIQOutP
->
O
,

191 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

192 (
OS_ERR
 *)&
r
);

196 
OS_OBJ_TYPE_TASK_MSG
:

197 #i
OS_CFG_TASK_Q_EN
 > 0u

198 
	`OS_TaskQPo
((
OS_TCB
 *
OSIQOutP
->
ObjP
,

199 (*
OSIQOutP
->
MsgP
,

200 (
OS_MSG_SIZE

OSIQOutP
->
MsgSize
,

201 (
OS_OPT
 ) 
OSIQOutP
->
O
,

202 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

203 (
OS_ERR
 *)&
r
);

207 
OS_OBJ_TYPE_TASK_RESUME
:

208 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

209 ()
	`OS_TaskResume
((
OS_TCB
 *
OSIQOutP
->
ObjP
,

210 (
OS_ERR
 *)&
r
);

214 
OS_OBJ_TYPE_TASK_SIGNAL
:

215 ()
	`OS_TaskSemPo
((
OS_TCB
 *
OSIQOutP
->
ObjP
,

216 (
OS_OPT
 ) 
OSIQOutP
->
O
,

217 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

218 (
OS_ERR
 *)&
r
);

221 
OS_OBJ_TYPE_TASK_SUSPEND
:

222 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

223 ()
	`OS_TaskSud
((
OS_TCB
 *
OSIQOutP
->
ObjP
,

224 (
OS_ERR
 *)&
r
);

228 
OS_OBJ_TYPE_TICK
:

229 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

230 
	`OS_SchedRoundRob
(&
OSRdyLi
[
OSPrioSaved
]);

233 ()
	`OS_TaskSemPo
((
OS_TCB
 *)&
OSTickTaskTCB
,

234 (
OS_OPT
 ) 
OS_OPT_POST_NONE
,

235 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

236 (
OS_ERR
 *)&
r
);

237 #i
OS_CFG_TMR_EN
 > 0u

238 
OSTmrUpdeC
--;

239 i(
OSTmrUpdeC
 =(
OS_CTR
)0u) {

240 
OSTmrUpdeC
 = 
OSTmrUpdeC
;

241 
ts
 = 
	`OS_TS_GET
();

242 ()
	`OS_TaskSemPo
((
OS_TCB
 *)&
OSTmrTaskTCB
,

243 (
OS_OPT
 ) 
OS_OPT_POST_NONE
,

244 (
CPU_TS
 ) 
ts
,

245 (
OS_ERR
 *)&
r
);

253 
	}
}

269 
	$OS_IQTask
 (*
p_g
)

271 
CPU_BOOLEAN
 
de
;

272 
CPU_TS
 
ts_t
;

273 
CPU_TS
 
ts_d
;

274 
	`CPU_SR_ALLOC
();

278 
p_g
 =_arg;

279 
DEF_ON
) {

280 
de
 = 
DEF_FALSE
;

281 
de
 =
DEF_FALSE
) {

282 
	`CPU_CRITICAL_ENTER
();

283 i(
OSIQNbrErs
 =(
OS_OBJ_QTY
)0u) {

284 
OSRdyLi
[0].
NbrErs
 = (
OS_OBJ_QTY
)0u;

285 
OSRdyLi
[0].
HdP
 = (
OS_TCB
 *)0;

286 
OSRdyLi
[0].
TaP
 = (
OS_TCB
 *)0;

287 
	`OS_PrioRemove
(0u);

288 
	`CPU_CRITICAL_EXIT
();

289 
	`OSSched
();

290 
de
 = 
DEF_TRUE
;

292 
	`CPU_CRITICAL_EXIT
();

293 
ts_t
 = 
	`OS_TS_GET
();

294 
	`OS_IQRePo
();

295 
ts_d
 = 
	`OS_TS_GET
(- 
ts_t
;

296 i(
OSIQTaskTimeMax
 < 
ts_d
) {

297 
OSIQTaskTimeMax
 = 
ts_d
;

299 
	`CPU_CRITICAL_ENTER
();

300 
OSIQOutP
 = OSIQOutP->
NextP
;

301 
OSIQNbrErs
--;

302 
	`CPU_CRITICAL_EXIT
();

306 
	}
}

331 
	$OS_IQTaskIn
 (
OS_ERR
 *
p_r
)

333 
OS_INT_Q
 *
p_t_q
;

334 
OS_INT_Q
 *
p_t_q_xt
;

335 
OS_OBJ_QTY
 
i
;

339 #ifde
OS_SAFETY_CRITICAL


340 i(
p_r
 =(
OS_ERR
 *)0) {

341 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

346 
OSIQOvfC
 = (
OS_QTY
)0u;

348 i(
OSCfg_IQBaP
 =(
OS_INT_Q
 *)0) {

349 *
p_r
 = 
OS_ERR_INT_Q
;

353 i(
OSCfg_IQSize
 < (
OS_OBJ_QTY
)2u) {

354 *
p_r
 = 
OS_ERR_INT_Q_SIZE
;

358 
OSIQTaskTimeMax
 = (
CPU_TS
)0;

360 
p_t_q
 = 
OSCfg_IQBaP
;

361 
p_t_q_xt
 = 
p_t_q
;

362 
p_t_q_xt
++;

363 
i
 = 0u; i < 
OSCfg_IQSize
; i++) {

364 
p_t_q
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

365 
p_t_q
->
ObjP
 = (*)0;

366 
p_t_q
->
MsgP
 = (*)0;

367 
p_t_q
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

368 
p_t_q
->
Fgs
 = (
OS_FLAGS
 )0u;

369 
p_t_q
->
O
 = (
OS_OPT
 )0u;

370 
p_t_q
->
NextP
 = 
p_t_q_xt
;

371 
p_t_q
++;

372 
p_t_q_xt
++;

374 
p_t_q
--;

375 
p_t_q_xt
 = 
OSCfg_IQBaP
;

376 
p_t_q
->
NextP
 = 
p_t_q_xt
;

377 
OSIQInP
 = 
p_t_q_xt
;

378 
OSIQOutP
 = 
p_t_q_xt
;

379 
OSIQNbrErs
 = (
OS_OBJ_QTY
)0u;

380 
OSIQNbrErsMax
 = (
OS_OBJ_QTY
)0u;

383 i(
OSCfg_IQTaskStkBaP
 =(
CPU_STK
 *)0) {

384 *
p_r
 = 
OS_ERR_INT_Q_STK_INVALID
;

388 i(
OSCfg_IQTaskStkSize
 < 
OSCfg_StkSizeM
) {

389 *
p_r
 = 
OS_ERR_INT_Q_STK_SIZE_INVALID
;

393 
	`OSTaskCe
((
OS_TCB
 *)&
OSIQTaskTCB
,

394 (
CPU_CHAR
 *)((*)"uC/OS-III ISR Queue Task"),

395 (
OS_TASK_PTR
 )
OS_IQTask
,

397 (
OS_PRIO
 )0u,

398 (
CPU_STK
 *)
OSCfg_IQTaskStkBaP
,

399 (
CPU_STK_SIZE
)
OSCfg_IQTaskStkLim
,

400 (
CPU_STK_SIZE
)
OSCfg_IQTaskStkSize
,

401 (
OS_MSG_QTY
 )0u,

402 (
OS_TICK
 )0u,

404 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
),

405 (
OS_ERR
 *)
p_r
);

406 
	}
}

	@uCOS-III/Source/os_mem.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_mem__c
 = "$Id: $";

41 #i
OS_CFG_MEM_EN
 > 0u

75 
	$OSMemCe
 (
OS_MEM
 *
p_mem
,

76 
CPU_CHAR
 *
p_me
,

77 *
p_addr
,

78 
OS_MEM_QTY
 
n_blks
,

79 
OS_MEM_SIZE
 
blk_size
,

80 
OS_ERR
 *
p_r
)

82 #i
OS_CFG_ARG_CHK_EN
 > 0u

83 
CPU_DATA
 
ign_msk
;

85 
OS_MEM_QTY
 
i
;

86 
OS_MEM_QTY
 
los
;

87 
CPU_INT08U
 *
p_blk
;

88 **
p_lk
;

89 
	`CPU_SR_ALLOC
();

93 #ifde
OS_SAFETY_CRITICAL


94 i(
p_r
 =(
OS_ERR
 *)0) {

95 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

100 #ifde
OS_SAFETY_CRITICAL_IEC61508


101 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

102 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

107 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

108 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

109 *
p_r
 = 
OS_ERR_MEM_CREATE_ISR
;

114 #i
OS_CFG_ARG_CHK_EN
 > 0u

115 i(
p_addr
 == (*)0) {

116 *
p_r
 = 
OS_ERR_MEM_INVALID_P_ADDR
;

119 i(
n_blks
 < (
OS_MEM_QTY
)2) {

120 *
p_r
 = 
OS_ERR_MEM_INVALID_BLKS
;

123 i(
blk_size
 < (*)) {

124 *
p_r
 = 
OS_ERR_MEM_INVALID_SIZE
;

127 
ign_msk
 = (*) - 1u;

128 i(
ign_msk
 > 0u) {

129 i(((
CPU_ADDR
)
p_addr
 & 
ign_msk
) != 0u){

130 *
p_r
 = 
OS_ERR_MEM_INVALID_P_ADDR
;

133 i((
blk_size
 & 
ign_msk
) != 0u) {

134 *
p_r
 = 
OS_ERR_MEM_INVALID_SIZE
;

140 
p_lk
 = (**)
p_addr
;

141 
p_blk
 = (
CPU_INT08U
 *)
p_addr
;

142 
los
 = 
n_blks
 - 1u;

143 
i
 = 0u; i < 
los
; i++) {

144 
p_blk
 +
blk_size
;

145 *
p_lk
 = (*)
p_blk
;

146 
p_lk
 = (**)(*)
p_blk
;

148 *
p_lk
 = (*)0;

150 
	`OS_CRITICAL_ENTER
();

151 
p_mem
->
Ty
 = 
OS_OBJ_TYPE_MEM
;

152 
p_mem
->
NameP
 = 
p_me
;

153 
p_mem
->
AddrP
 = 
p_addr
;

154 
p_mem
->
FeLiP
 = 
p_addr
;

155 
p_mem
->
NbrFe
 = 
n_blks
;

156 
p_mem
->
NbrMax
 = 
n_blks
;

157 
p_mem
->
BlkSize
 = 
blk_size
;

159 #i
OS_CFG_DBG_EN
 > 0u

160 
	`OS_MemDbgLiAdd
(
p_mem
);

163 
OSMemQty
++;

165 
	`OS_CRITICAL_EXIT_NO_SCHED
();

166 *
p_r
 = 
OS_ERR_NONE
;

167 
	}
}

190 *
	$OSMemG
 (
OS_MEM
 *
p_mem
,

191 
OS_ERR
 *
p_r
)

193 *
p_blk
;

194 
	`CPU_SR_ALLOC
();

198 #ifde
OS_SAFETY_CRITICAL


199 i(
p_r
 =(
OS_ERR
 *)0) {

200 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

205 #i
OS_CFG_ARG_CHK_EN
 > 0u

206 i(
p_mem
 =(
OS_MEM
 *)0) {

207 *
p_r
 = 
OS_ERR_MEM_INVALID_P_MEM
;

212 
	`CPU_CRITICAL_ENTER
();

213 i(
p_mem
->
NbrFe
 =(
OS_MEM_QTY
)0) {

214 
	`CPU_CRITICAL_EXIT
();

215 *
p_r
 = 
OS_ERR_MEM_NO_FREE_BLKS
;

218 
p_blk
 = 
p_mem
->
FeLiP
;

219 
p_mem
->
FeLiP
 = *(**)
p_blk
;

220 
p_mem
->
NbrFe
--;

221 
	`CPU_CRITICAL_EXIT
();

222 *
p_r
 = 
OS_ERR_NONE
;

223  (
p_blk
);

224 
	}
}

247 
	$OSMemPut
 (
OS_MEM
 *
p_mem
,

248 *
p_blk
,

249 
OS_ERR
 *
p_r
)

251 
	`CPU_SR_ALLOC
();

255 #ifde
OS_SAFETY_CRITICAL


256 i(
p_r
 =(
OS_ERR
 *)0) {

257 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

262 #i
OS_CFG_ARG_CHK_EN
 > 0u

263 i(
p_mem
 =(
OS_MEM
 *)0) {

264 *
p_r
 = 
OS_ERR_MEM_INVALID_P_MEM
;

267 i(
p_blk
 == (*)0) {

268 *
p_r
 = 
OS_ERR_MEM_INVALID_P_BLK
;

273 
	`CPU_CRITICAL_ENTER
();

274 i(
p_mem
->
NbrFe
 >p_mem->
NbrMax
) {

275 
	`CPU_CRITICAL_EXIT
();

276 *
p_r
 = 
OS_ERR_MEM_FULL
;

279 *(**)
p_blk
 = 
p_mem
->
FeLiP
;

280 
p_mem
->
FeLiP
 = 
p_blk
;

281 
p_mem
->
NbrFe
++;

282 
	`CPU_CRITICAL_EXIT
();

283 *
p_r
 = 
OS_ERR_NONE
;

284 
	}
}

301 #i
OS_CFG_DBG_EN
 > 0u

302 
	$OS_MemDbgLiAdd
 (
OS_MEM
 *
p_mem
)

304 
p_mem
->
DbgPvP
 = (
OS_MEM
 *)0;

305 i(
OSMemDbgLiP
 =(
OS_MEM
 *)0) {

306 
p_mem
->
DbgNextP
 = (
OS_MEM
 *)0;

308 
p_mem
->
DbgNextP
 = 
OSMemDbgLiP
;

309 
OSMemDbgLiP
->
DbgPvP
 = 
p_mem
;

311 
OSMemDbgLiP
 = 
p_mem
;

312 
	}
}

331 
	$OS_MemIn
 (
OS_ERR
 *
p_r
)

333 #ifde
OS_SAFETY_CRITICAL


334 i(
p_r
 =(
OS_ERR
 *)0) {

335 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

340 #i
OS_CFG_DBG_EN
 > 0u

341 
OSMemDbgLiP
 = (
OS_MEM
 *)0;

344 
OSMemQty
 = (
OS_OBJ_QTY
)0;

345 *
p_r
 = 
OS_ERR_NONE
;

346 
	}
}

	@uCOS-III/Source/os_msg.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_msg__c
 = "$Id: $";

41 #i
OS_MSG_EN
 > 0u

61 
	$OS_MsgPoIn
 (
OS_ERR
 *
p_r
)

63 
OS_MSG
 *
p_msg1
;

64 
OS_MSG
 *
p_msg2
;

65 
OS_MSG_QTY
 
i
;

66 
OS_MSG_QTY
 
los
;

70 #ifde
OS_SAFETY_CRITICAL


71 i(
p_r
 =(
OS_ERR
 *)0) {

72 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

77 #i
OS_CFG_ARG_CHK_EN
 > 0u

78 i(
OSCfg_MsgPoBaP
 =(
OS_MSG
 *)0) {

79 *
p_r
 = 
OS_ERR_MSG_POOL_NULL_PTR
;

82 i(
OSCfg_MsgPoSize
 =(
OS_MSG_QTY
)0) {

83 *
p_r
 = 
OS_ERR_MSG_POOL_EMPTY
;

88 
p_msg1
 = 
OSCfg_MsgPoBaP
;

89 
p_msg2
 = 
OSCfg_MsgPoBaP
;

90 
p_msg2
++;

91 
los
 = 
OSCfg_MsgPoSize
 - 1u;

92 
i
 = 0u; i < 
los
; i++) {

93 
p_msg1
->
NextP
 = 
p_msg2
;

94 
p_msg1
->
MsgP
 = (*)0;

95 
p_msg1
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

96 
p_msg1
->
MsgTS
 = (
CPU_TS
 )0u;

97 
p_msg1
++;

98 
p_msg2
++;

100 
p_msg1
->
NextP
 = (
OS_MSG
 *)0;

101 
p_msg1
->
MsgP
 = (*)0;

102 
p_msg1
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

103 
p_msg1
->
MsgTS
 = (
CPU_TS
 )0u;

105 
OSMsgPo
.
NextP
 = 
OSCfg_MsgPoBaP
;

106 
OSMsgPo
.
NbrFe
 = 
OSCfg_MsgPoSize
;

107 
OSMsgPo
.
NbrUd
 = (
OS_MSG_QTY
)0;

108 
OSMsgPo
.
NbrUdMax
 = (
OS_MSG_QTY
)0;

109 *
p_r
 = 
OS_ERR_NONE
;

110 
	}
}

128 
OS_MSG_QTY
 
	$OS_MsgQFeA
 (
OS_MSG_Q
 *
p_msg_q
)

130 
OS_MSG
 *
p_msg
;

131 
OS_MSG_QTY
 
qty
;

135 
qty
 = 
p_msg_q
->
NbrErs
;

136 i(
p_msg_q
->
NbrErs
 > (
OS_MSG_QTY
)0) {

137 
p_msg
 = 
p_msg_q
->
InP
;

138 
p_msg
->
NextP
 = 
OSMsgPo
.NextPtr;

139 
OSMsgPo
.
NextP
 = 
p_msg_q
->
OutP
;

140 
OSMsgPo
.
NbrUd
 -
p_msg_q
->
NbrErs
;

141 
OSMsgPo
.
NbrFe
 +
p_msg_q
->
NbrErs
;

142 
p_msg_q
->
NbrErs
 = (
OS_MSG_QTY
)0;

143 
p_msg_q
->
NbrErsMax
 = (
OS_MSG_QTY
)0;

144 
p_msg_q
->
InP
 = (
OS_MSG
 *)0;

145 
p_msg_q
->
OutP
 = (
OS_MSG
 *)0;

147  (
qty
);

148 
	}
}

168 
	$OS_MsgQIn
 (
OS_MSG_Q
 *
p_msg_q
,

169 
OS_MSG_QTY
 
size
)

171 
p_msg_q
->
NbrErsSize
 = (
OS_MSG_QTY
)
size
;

172 
p_msg_q
->
NbrErs
 = (
OS_MSG_QTY
)0;

173 
p_msg_q
->
NbrErsMax
 = (
OS_MSG_QTY
)0;

174 
p_msg_q
->
InP
 = (
OS_MSG
 *)0;

175 
p_msg_q
->
OutP
 = (
OS_MSG
 *)0;

176 
	}
}

203 *
	$OS_MsgQG
 (
OS_MSG_Q
 *
p_msg_q
,

204 
OS_MSG_SIZE
 *
p_msg_size
,

205 
CPU_TS
 *
p_ts
,

206 
OS_ERR
 *
p_r
)

208 
OS_MSG
 *
p_msg
;

209 *
p_void
;

213 #ifde
OS_SAFETY_CRITICAL


214 i(
p_r
 =(
OS_ERR
 *)0) {

215 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

220 i(
p_msg_q
->
NbrErs
 =(
OS_MSG_QTY
)0) {

221 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

222 i(
p_ts
 !(
CPU_TS
 *)0) {

223 *
p_ts
 = (
CPU_TS
 )0;

225 *
p_r
 = 
OS_ERR_Q_EMPTY
;

229 
p_msg
 = 
p_msg_q
->
OutP
;

230 
p_void
 = 
p_msg
->
MsgP
;

231 *
p_msg_size
 = 
p_msg
->
MsgSize
;

232 i(
p_ts
 !(
CPU_TS
 *)0) {

233 *
p_ts
 = 
p_msg
->
MsgTS
;

236 
p_msg_q
->
OutP
 = 
p_msg
->
NextP
;

238 i(
p_msg_q
->
OutP
 =(
OS_MSG
 *)0) {

239 
p_msg_q
->
InP
 = (
OS_MSG
 *)0;

240 
p_msg_q
->
NbrErs
 = (
OS_MSG_QTY
)0;

242 
p_msg_q
->
NbrErs
--;

245 
p_msg
->
NextP
 = 
OSMsgPo
.NextPtr;

246 
OSMsgPo
.
NextP
 = 
p_msg
;

247 
OSMsgPo
.
NbrFe
++;

248 
OSMsgPo
.
NbrUd
--;

250 *
p_r
 = 
OS_ERR_NONE
;

251  (
p_void
);

252 
	}
}

287 
	$OS_MsgQPut
 (
OS_MSG_Q
 *
p_msg_q
,

288 *
p_void
,

289 
OS_MSG_SIZE
 
msg_size
,

290 
OS_OPT
 
t
,

291 
CPU_TS
 
ts
,

292 
OS_ERR
 *
p_r
)

294 
OS_MSG
 *
p_msg
;

295 
OS_MSG
 *
p_msg_
;

299 #ifde
OS_SAFETY_CRITICAL


300 i(
p_r
 =(
OS_ERR
 *)0) {

301 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

306 i(
p_msg_q
->
NbrErs
 >p_msg_q->
NbrErsSize
) {

307 *
p_r
 = 
OS_ERR_Q_MAX
;

311 i(
OSMsgPo
.
NbrFe
 =(
OS_MSG_QTY
)0) {

312 *
p_r
 = 
OS_ERR_MSG_POOL_EMPTY
;

316 
p_msg
 = 
OSMsgPo
.
NextP
;

317 
OSMsgPo
.
NextP
 = 
p_msg
->NextPtr;

318 
OSMsgPo
.
NbrFe
--;

319 
OSMsgPo
.
NbrUd
++;

320 i(
OSMsgPo
.
NbrUdMax
 < OSMsgPo.
NbrUd
) {

321 
OSMsgPo
.
NbrUdMax
 = OSMsgPo.
NbrUd
;

324 i(
p_msg_q
->
NbrErs
 =(
OS_MSG_QTY
)0) {

325 
p_msg_q
->
InP
 = 
p_msg
;

326 
p_msg_q
->
OutP
 = 
p_msg
;

327 
p_msg_q
->
NbrErs
 = (
OS_MSG_QTY
)1;

328 
p_msg
->
NextP
 = (
OS_MSG
 *)0;

330 i((
t
 & 
OS_OPT_POST_LIFO
=
OS_OPT_POST_FIFO
) {

331 
p_msg_
 = 
p_msg_q
->
InP
;

332 
p_msg_
->
NextP
 = 
p_msg
;

333 
p_msg_q
->
InP
 = 
p_msg
;

334 
p_msg
->
NextP
 = (
OS_MSG
 *)0;

336 
p_msg
->
NextP
 = 
p_msg_q
->
OutP
;

337 
p_msg_q
->
OutP
 = 
p_msg
;

339 
p_msg_q
->
NbrErs
++;

341 i(
p_msg_q
->
NbrErsMax
 <_msg_q->
NbrErs
) {

342 
p_msg_q
->
NbrErsMax
 =_msg_q->
NbrErs
;

344 
p_msg
->
MsgP
 = 
p_void
;

345 
p_msg
->
MsgSize
 = 
msg_size
;

346 
p_msg
->
MsgTS
 = 
ts
;

347 *
p_r
 = 
OS_ERR_NONE
;

348 
	}
}

	@uCOS-III/Source/os_mutex.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_mux__c
 = "$Id: $";

41 #i
OS_CFG_MUTEX_EN
 > 0u

67 
	$OSMuxCe
 (
OS_MUTEX
 *
p_mux
,

68 
CPU_CHAR
 *
p_me
,

69 
OS_ERR
 *
p_r
)

71 
	`CPU_SR_ALLOC
();

75 #ifde
OS_SAFETY_CRITICAL


76 i(
p_r
 =(
OS_ERR
 *)0) {

77 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

82 #ifde
OS_SAFETY_CRITICAL_IEC61508


83 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

84 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

89 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

90 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

91 *
p_r
 = 
OS_ERR_CREATE_ISR
;

96 #i
OS_CFG_ARG_CHK_EN
 > 0u

97 i(
p_mux
 =(
OS_MUTEX
 *)0) {

98 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

103 
	`OS_CRITICAL_ENTER
();

104 
p_mux
->
Ty
 = 
OS_OBJ_TYPE_MUTEX
;

105 
p_mux
->
NameP
 = 
p_me
;

106 
p_mux
->
OwrTCBP
 = (
OS_TCB
 *)0;

107 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)0;

108 
p_mux
->
TS
 = (
CPU_TS
 )0;

109 
p_mux
->
OwrOrigPrio
 = 
OS_CFG_PRIO_MAX
;

110 
	`OS_PdLiIn
(&
p_mux
->
PdLi
);

112 #i
OS_CFG_DBG_EN
 > 0u

113 
	`OS_MuxDbgLiAdd
(
p_mux
);

115 
OSMuxQty
++;

117 
	`OS_CRITICAL_EXIT_NO_SCHED
();

118 *
p_r
 = 
OS_ERR_NONE
;

119 
	}
}

159 #i
OS_CFG_MUTEX_DEL_EN
 > 0u

160 
OS_OBJ_QTY
 
	$OSMuxD
 (
OS_MUTEX
 *
p_mux
,

161 
OS_OPT
 
t
,

162 
OS_ERR
 *
p_r
)

164 
OS_OBJ_QTY
 
t
;

165 
OS_OBJ_QTY
 
nbr_sks
;

166 
OS_PEND_DATA
 *
p_nd_da
;

167 
OS_PEND_LIST
 *
p_nd_li
;

168 
OS_TCB
 *
p_tcb
;

169 
OS_TCB
 *
p_tcb_owr
;

170 
CPU_TS
 
ts
;

171 
	`CPU_SR_ALLOC
();

175 #ifde
OS_SAFETY_CRITICAL


176 i(
p_r
 =(
OS_ERR
 *)0) {

177 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

178  ((
OS_OBJ_QTY
)0);

182 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

183 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

184 *
p_r
 = 
OS_ERR_DEL_ISR
;

185  ((
OS_OBJ_QTY
)0);

189 #i
OS_CFG_ARG_CHK_EN
 > 0u

190 i(
p_mux
 =(
OS_MUTEX
 *)0) {

191 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

192  ((
OS_OBJ_QTY
)0);

194 
t
) {

195 
OS_OPT_DEL_NO_PEND
:

196 
OS_OPT_DEL_ALWAYS
:

200 *
p_r
 = 
OS_ERR_OPT_INVALID
;

201  ((
OS_OBJ_QTY
)0);

205 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

206 i(
p_mux
->
Ty
 !
OS_OBJ_TYPE_MUTEX
) {

207 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

208  ((
OS_OBJ_QTY
)0);

212 
	`OS_CRITICAL_ENTER
();

213 
p_nd_li
 = &
p_mux
->
PdLi
;

214 
t
 = 
p_nd_li
->
NbrErs
;

215 
nbr_sks
 = 
t
;

216 
t
) {

217 
OS_OPT_DEL_NO_PEND
:

218 i(
nbr_sks
 =(
OS_OBJ_QTY
)0) {

219 #i
OS_CFG_DBG_EN
 > 0u

220 
	`OS_MuxDbgLiRemove
(
p_mux
);

222 
OSMuxQty
--;

223 
	`OS_MuxC
(
p_mux
);

224 
	`OS_CRITICAL_EXIT
();

225 *
p_r
 = 
OS_ERR_NONE
;

227 
	`OS_CRITICAL_EXIT
();

228 *
p_r
 = 
OS_ERR_TASK_WAITING
;

232 
OS_OPT_DEL_ALWAYS
:

233 
p_tcb_owr
 = 
p_mux
->
OwrTCBP
;

234 i((
p_tcb_owr
 !(
OS_TCB
 *)0) &&

235 (
p_tcb_owr
->
Prio
 !
p_mux
->
OwrOrigPrio
)) {

236 
p_tcb_owr
->
TaskS
) {

237 
OS_TASK_STATE_RDY
:

238 
	`OS_RdyLiRemove
(
p_tcb_owr
);

239 
p_tcb_owr
->
Prio
 = 
p_mux
->
OwrOrigPrio
;

240 
	`OS_PrioIn
(
p_tcb_owr
->
Prio
);

241 
	`OS_RdyLiInTa
(
p_tcb_owr
);

244 
OS_TASK_STATE_DLY
:

245 
OS_TASK_STATE_SUSPENDED
:

246 
OS_TASK_STATE_DLY_SUSPENDED
:

247 
p_tcb_owr
->
Prio
 = 
p_mux
->
OwrOrigPrio
;

250 
OS_TASK_STATE_PEND
:

251 
OS_TASK_STATE_PEND_TIMEOUT
:

252 
OS_TASK_STATE_PEND_SUSPENDED
:

253 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

254 
	`OS_PdLiChgePrio
(
p_tcb_owr
,

255 
p_mux
->
OwrOrigPrio
);

259 
	`OS_CRITICAL_EXIT
();

260 *
p_r
 = 
OS_ERR_STATE_INVALID
;

261  ((
OS_OBJ_QTY
)0);

265 
ts
 = 
	`OS_TS_GET
();

266 
t
 > 0u) {

267 
p_nd_da
 = 
p_nd_li
->
HdP
;

268 
p_tcb
 = 
p_nd_da
->
TCBP
;

269 
	`OS_PdObjD
((
OS_PEND_OBJ
 *)((*)
p_mux
),

270 
p_tcb
,

271 
ts
);

272 
t
--;

274 #i
OS_CFG_DBG_EN
 > 0u

275 
	`OS_MuxDbgLiRemove
(
p_mux
);

277 
OSMuxQty
--;

278 
	`OS_MuxC
(
p_mux
);

279 
	`OS_CRITICAL_EXIT_NO_SCHED
();

280 
	`OSSched
();

281 *
p_r
 = 
OS_ERR_NONE
;

285 
	`OS_CRITICAL_EXIT
();

286 *
p_r
 = 
OS_ERR_OPT_INVALID
;

289  (
nbr_sks
);

290 
	}
}

339 
	$OSMuxPd
 (
OS_MUTEX
 *
p_mux
,

340 
OS_TICK
 
timeout
,

341 
OS_OPT
 
t
,

342 
CPU_TS
 *
p_ts
,

343 
OS_ERR
 *
p_r
)

345 
OS_PEND_DATA
 
nd_da
;

346 
OS_TCB
 *
p_tcb
;

347 
	`CPU_SR_ALLOC
();

351 #ifde
OS_SAFETY_CRITICAL


352 i(
p_r
 =(
OS_ERR
 *)0) {

353 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

358 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

359 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

360 *
p_r
 = 
OS_ERR_PEND_ISR
;

365 #i
OS_CFG_ARG_CHK_EN
 > 0u

366 i(
p_mux
 =(
OS_MUTEX
 *)0) {

367 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

370 
t
) {

371 
OS_OPT_PEND_BLOCKING
:

372 
OS_OPT_PEND_NON_BLOCKING
:

376 *
p_r
 = 
OS_ERR_OPT_INVALID
;

381 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

382 i(
p_mux
->
Ty
 !
OS_OBJ_TYPE_MUTEX
) {

383 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

388 i(
p_ts
 !(
CPU_TS
 *)0) {

389 *
p_ts
 = (
CPU_TS
 )0;

392 
	`CPU_CRITICAL_ENTER
();

393 i(
p_mux
->
OwrNegC
 =(
OS_NESTING_CTR
)0) {

394 
p_mux
->
OwrTCBP
 = 
OSTCBCurP
;

395 
p_mux
->
OwrOrigPrio
 = 
OSTCBCurP
->
Prio
;

396 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)1;

397 i(
p_ts
 !(
CPU_TS
 *)0) {

398 *
p_ts
 = 
p_mux
->
TS
;

400 
	`CPU_CRITICAL_EXIT
();

401 *
p_r
 = 
OS_ERR_NONE
;

405 i(
OSTCBCurP
 =
p_mux
->
OwrTCBP
) {

406 
p_mux
->
OwrNegC
++;

407 i(
p_ts
 !(
CPU_TS
 *)0) {

408 *
p_ts
 = 
p_mux
->
TS
;

410 
	`CPU_CRITICAL_EXIT
();

411 *
p_r
 = 
OS_ERR_MUTEX_OWNER
;

415 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

416 
	`CPU_CRITICAL_EXIT
();

417 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

420 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

421 
	`CPU_CRITICAL_EXIT
();

422 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

427 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

428 
p_tcb
 = 
p_mux
->
OwrTCBP
;

429 i(
p_tcb
->
Prio
 > 
OSTCBCurP
->Prio) {

430 
p_tcb
->
TaskS
) {

431 
OS_TASK_STATE_RDY
:

432 
	`OS_RdyLiRemove
(
p_tcb
);

433 
p_tcb
->
Prio
 = 
OSTCBCurP
->Prio;

434 
	`OS_PrioIn
(
p_tcb
->
Prio
);

435 
	`OS_RdyLiInHd
(
p_tcb
);

438 
OS_TASK_STATE_DLY
:

439 
OS_TASK_STATE_DLY_SUSPENDED
:

440 
OS_TASK_STATE_SUSPENDED
:

441 
p_tcb
->
Prio
 = 
OSTCBCurP
->Prio;

444 
OS_TASK_STATE_PEND
:

445 
OS_TASK_STATE_PEND_TIMEOUT
:

446 
OS_TASK_STATE_PEND_SUSPENDED
:

447 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

448 
	`OS_PdLiChgePrio
(
p_tcb
,

449 
OSTCBCurP
->
Prio
);

453 
	`OS_CRITICAL_EXIT
();

454 *
p_r
 = 
OS_ERR_STATE_INVALID
;

459 
	`OS_Pd
(&
nd_da
,

460 (
OS_PEND_OBJ
 *)((*)
p_mux
),

461 
OS_TASK_PEND_ON_MUTEX
,

462 
timeout
);

464 
	`OS_CRITICAL_EXIT_NO_SCHED
();

466 
	`OSSched
();

468 
	`CPU_CRITICAL_ENTER
();

469 
OSTCBCurP
->
PdStus
) {

470 
OS_STATUS_PEND_OK
:

471 i(
p_ts
 !(
CPU_TS
 *)0) {

472 *
p_ts
 = 
OSTCBCurP
->
TS
;

474 *
p_r
 = 
OS_ERR_NONE
;

477 
OS_STATUS_PEND_ABORT
:

478 i(
p_ts
 !(
CPU_TS
 *)0) {

479 *
p_ts
 = 
OSTCBCurP
->
TS
;

481 *
p_r
 = 
OS_ERR_PEND_ABORT
;

484 
OS_STATUS_PEND_TIMEOUT
:

485 i(
p_ts
 !(
CPU_TS
 *)0) {

486 *
p_ts
 = (
CPU_TS
 )0;

488 *
p_r
 = 
OS_ERR_TIMEOUT
;

491 
OS_STATUS_PEND_DEL
:

492 i(
p_ts
 !(
CPU_TS
 *)0) {

493 *
p_ts
 = 
OSTCBCurP
->
TS
;

495 *
p_r
 = 
OS_ERR_OBJ_DEL
;

499 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

502 
	`CPU_CRITICAL_EXIT
();

503 
	}
}

537 #i
OS_CFG_MUTEX_PEND_ABORT_EN
 > 0u

538 
OS_OBJ_QTY
 
	$OSMuxPdAbt
 (
OS_MUTEX
 *
p_mux
,

539 
OS_OPT
 
t
,

540 
OS_ERR
 *
p_r
)

542 
OS_PEND_LIST
 *
p_nd_li
;

543 
OS_TCB
 *
p_tcb
;

544 
CPU_TS
 
ts
;

545 
OS_OBJ_QTY
 
nbr_sks
;

546 
	`CPU_SR_ALLOC
();

550 #ifde
OS_SAFETY_CRITICAL


551 i(
p_r
 =(
OS_ERR
 *)0) {

552 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

553  ((
OS_OBJ_QTY
)0u);

557 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

558 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

559 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

560  ((
OS_OBJ_QTY
)0u);

564 #i
OS_CFG_ARG_CHK_EN
 > 0u

565 i(
p_mux
 =(
OS_MUTEX
 *)0) {

566 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

567  ((
OS_OBJ_QTY
)0u);

569 
t
) {

570 
OS_OPT_PEND_ABORT_1
:

571 
OS_OPT_PEND_ABORT_ALL
:

572 
OS_OPT_PEND_ABORT_1
 | 
OS_OPT_POST_NO_SCHED
:

573 
OS_OPT_PEND_ABORT_ALL
 | 
OS_OPT_POST_NO_SCHED
:

577 *
p_r
 = 
OS_ERR_OPT_INVALID
;

578  ((
OS_OBJ_QTY
)0u);

582 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

583 i(
p_mux
->
Ty
 !
OS_OBJ_TYPE_MUTEX
) {

584 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

585  ((
OS_OBJ_QTY
)0u);

589 
	`CPU_CRITICAL_ENTER
();

590 
p_nd_li
 = &
p_mux
->
PdLi
;

591 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

592 
	`CPU_CRITICAL_EXIT
();

593 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

594  ((
OS_OBJ_QTY
)0u);

597 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

598 
nbr_sks
 = 0u;

599 
ts
 = 
	`OS_TS_GET
();

600 
p_nd_li
->
NbrErs
 > (
OS_OBJ_QTY
)0u) {

601 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

602 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)((*)
p_mux
),

603 
p_tcb
,

604 
ts
);

605 
nbr_sks
++;

606 i(
t
 !
OS_OPT_PEND_ABORT_ALL
) {

610 
	`OS_CRITICAL_EXIT_NO_SCHED
();

612 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

613 
	`OSSched
();

616 *
p_r
 = 
OS_ERR_NONE
;

617  (
nbr_sks
);

618 
	}
}

648 
	$OSMuxPo
 (
OS_MUTEX
 *
p_mux
,

649 
OS_OPT
 
t
,

650 
OS_ERR
 *
p_r
)

652 
OS_PEND_LIST
 *
p_nd_li
;

653 
OS_TCB
 *
p_tcb
;

654 
CPU_TS
 
ts
;

655 
	`CPU_SR_ALLOC
();

659 #ifde
OS_SAFETY_CRITICAL


660 i(
p_r
 =(
OS_ERR
 *)0) {

661 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

666 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

667 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

668 *
p_r
 = 
OS_ERR_POST_ISR
;

673 #i
OS_CFG_ARG_CHK_EN
 > 0u

674 i(
p_mux
 =(
OS_MUTEX
 *)0) {

675 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

678 
t
) {

679 
OS_OPT_POST_NONE
:

680 
OS_OPT_POST_NO_SCHED
:

684 *
p_r
 = 
OS_ERR_OPT_INVALID
;

689 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

690 i(
p_mux
->
Ty
 !
OS_OBJ_TYPE_MUTEX
) {

691 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

696 
	`CPU_CRITICAL_ENTER
();

697 i(
OSTCBCurP
 !
p_mux
->
OwrTCBP
) {

698 
	`CPU_CRITICAL_EXIT
();

699 *
p_r
 = 
OS_ERR_MUTEX_NOT_OWNER
;

703 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

704 
ts
 = 
	`OS_TS_GET
();

705 
p_mux
->
TS
 = 
ts
;

706 
p_mux
->
OwrNegC
--;

707 i(
p_mux
->
OwrNegC
 > (
OS_NESTING_CTR
)0) {

708 
	`OS_CRITICAL_EXIT
();

709 *
p_r
 = 
OS_ERR_MUTEX_NESTING
;

713 
p_nd_li
 = &
p_mux
->
PdLi
;

714 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

715 
p_mux
->
OwrTCBP
 = (
OS_TCB
 *)0;

716 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)0;

717 
	`OS_CRITICAL_EXIT
();

718 *
p_r
 = 
OS_ERR_NONE
;

722 i(
OSTCBCurP
->
Prio
 !
p_mux
->
OwrOrigPrio
) {

723 
	`OS_RdyLiRemove
(
OSTCBCurP
);

724 
OSTCBCurP
->
Prio
 = 
p_mux
->
OwrOrigPrio
;

725 
	`OS_PrioIn
(
OSTCBCurP
->
Prio
);

726 
	`OS_RdyLiInTa
(
OSTCBCurP
);

727 
OSPrioCur
 = 
OSTCBCurP
->
Prio
;

730 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

731 
p_mux
->
OwrTCBP
 = 
p_tcb
;

732 
p_mux
->
OwrOrigPrio
 = 
p_tcb
->
Prio
;

733 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)1;

735 
	`OS_Po
((
OS_PEND_OBJ
 *)((*)
p_mux
),

736 (
OS_TCB
 *)
p_tcb
,

738 (
OS_MSG_SIZE
 )0,

739 (
CPU_TS
 )
ts
);

741 
	`OS_CRITICAL_EXIT_NO_SCHED
();

743 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

744 
	`OSSched
();

747 *
p_r
 = 
OS_ERR_NONE
;

748 
	}
}

767 
	$OS_MuxC
 (
OS_MUTEX
 *
p_mux
)

769 
p_mux
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

770 
p_mux
->
NameP
 = (
CPU_CHAR
 *)((*)"?MUTEX");

771 
p_mux
->
OwrTCBP
 = (
OS_TCB
 *)0;

772 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)0;

773 
p_mux
->
TS
 = (
CPU_TS
 )0;

774 
p_mux
->
OwrOrigPrio
 = 
OS_CFG_PRIO_MAX
;

775 
	`OS_PdLiIn
(&
p_mux
->
PdLi
);

776 
	}
}

794 #i
OS_CFG_DBG_EN
 > 0u

795 
	$OS_MuxDbgLiAdd
 (
OS_MUTEX
 *
p_mux
)

797 
p_mux
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

798 
p_mux
->
DbgPvP
 = (
OS_MUTEX
 *)0;

799 i(
OSMuxDbgLiP
 =(
OS_MUTEX
 *)0) {

800 
p_mux
->
DbgNextP
 = (
OS_MUTEX
 *)0;

802 
p_mux
->
DbgNextP
 = 
OSMuxDbgLiP
;

803 
OSMuxDbgLiP
->
DbgPvP
 = 
p_mux
;

805 
OSMuxDbgLiP
 = 
p_mux
;

806 
	}
}

810 
	$OS_MuxDbgLiRemove
 (
OS_MUTEX
 *
p_mux
)

812 
OS_MUTEX
 *
p_mux_xt
;

813 
OS_MUTEX
 *
p_mux_ev
;

816 
p_mux_ev
 = 
p_mux
->
DbgPvP
;

817 
p_mux_xt
 = 
p_mux
->
DbgNextP
;

819 i(
p_mux_ev
 =(
OS_MUTEX
 *)0) {

820 
OSMuxDbgLiP
 = 
p_mux_xt
;

821 i(
p_mux_xt
 !(
OS_MUTEX
 *)0) {

822 
p_mux_xt
->
DbgPvP
 = (
OS_MUTEX
 *)0;

824 
p_mux
->
DbgNextP
 = (
OS_MUTEX
 *)0;

826 } i(
p_mux_xt
 =(
OS_MUTEX
 *)0) {

827 
p_mux_ev
->
DbgNextP
 = (
OS_MUTEX
 *)0;

828 
p_mux
->
DbgPvP
 = (
OS_MUTEX
 *)0;

831 
p_mux_ev
->
DbgNextP
 = 
p_mux_xt
;

832 
p_mux_xt
->
DbgPvP
 = 
p_mux_ev
;

833 
p_mux
->
DbgNextP
 = (
OS_MUTEX
 *)0;

834 
p_mux
->
DbgPvP
 = (
OS_MUTEX
 *)0;

836 
	}
}

857 
	$OS_MuxIn
 (
OS_ERR
 *
p_r
)

859 #ifde
OS_SAFETY_CRITICAL


860 i(
p_r
 =(
OS_ERR
 *)0) {

861 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

866 #i
OS_CFG_DBG_EN
 > 0u

867 
OSMuxDbgLiP
 = (
OS_MUTEX
 *)0;

870 
OSMuxQty
 = (
OS_OBJ_QTY
)0;

871 *
p_r
 = 
OS_ERR_NONE
;

872 
	}
}

	@uCOS-III/Source/os_pend_multi.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_nd_mui__c
 = "$Id: $";

41 #i(((
OS_CFG_Q_EN
 > 0u|| (
OS_CFG_SEM_EN
 > 0u)&& (
OS_CFG_PEND_MULTI_EN
 > 0u))

121 
OS_OBJ_QTY
 
	$OSPdMui
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

122 
OS_OBJ_QTY
 
tbl_size
,

123 
OS_TICK
 
timeout
,

124 
OS_OPT
 
t
,

125 
OS_ERR
 *
p_r
)

127 
CPU_BOOLEAN
 
vid
;

128 
OS_OBJ_QTY
 
nbr_obj_rdy
;

129 
	`CPU_SR_ALLOC
();

133 #ifde
OS_SAFETY_CRITICAL


134 i(
p_r
 =(
OS_ERR
 *)0) {

135 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

136  ((
OS_OBJ_QTY
)0);

140 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

141 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

142 *
p_r
 = 
OS_ERR_PEND_ISR
;

143  ((
OS_OBJ_QTY
)0);

147 #i
OS_CFG_ARG_CHK_EN
 > 0u

148 i(
p_nd_da_tbl
 =(
OS_PEND_DATA
 *)0) {

149 *
p_r
 = 
OS_ERR_PTR_INVALID
;

150  ((
OS_OBJ_QTY
)0);

152 i(
tbl_size
 =(
OS_OBJ_QTY
)0) {

153 *
p_r
 = 
OS_ERR_PTR_INVALID
;

154  ((
OS_OBJ_QTY
)0);

156 
t
) {

157 
OS_OPT_PEND_BLOCKING
:

158 
OS_OPT_PEND_NON_BLOCKING
:

162 *
p_r
 = 
OS_ERR_OPT_INVALID
;

163  ((
OS_OBJ_QTY
)0);

167 
vid
 = 
	`OS_PdMuiVide
(
p_nd_da_tbl
,

168 
tbl_size
);

169 i(
vid
 =
DEF_FALSE
) {

170 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

171  ((
OS_OBJ_QTY
)0);

175 
	`CPU_CRITICAL_ENTER
();

176 
nbr_obj_rdy
 = 
	`OS_PdMuiGRdy
(
p_nd_da_tbl
,

177 
tbl_size
);

178 i(
nbr_obj_rdy
 > (
OS_OBJ_QTY
)0) {

179 
	`CPU_CRITICAL_EXIT
();

180 *
p_r
 = 
OS_ERR_NONE
;

181  ((
OS_OBJ_QTY
)
nbr_obj_rdy
);

184 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

185 
	`CPU_CRITICAL_EXIT
();

186 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

187  ((
OS_OBJ_QTY
)0);

189 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

190 
	`CPU_CRITICAL_EXIT
();

191 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

192  ((
OS_OBJ_QTY
)0);

196 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

198 
	`OS_PdMuiWa
(
p_nd_da_tbl
,

199 
tbl_size
,

200 
timeout
);

202 
	`OS_CRITICAL_EXIT_NO_SCHED
();

204 
	`OSSched
();

206 
	`CPU_CRITICAL_ENTER
();

207 
OSTCBCurP
->
PdStus
) {

208 
OS_STATUS_PEND_OK
:

209 *
p_r
 = 
OS_ERR_NONE
;

212 
OS_STATUS_PEND_ABORT
:

213 *
p_r
 = 
OS_ERR_PEND_ABORT
;

216 
OS_STATUS_PEND_TIMEOUT
:

217 *
p_r
 = 
OS_ERR_TIMEOUT
;

220 
OS_STATUS_PEND_DEL
:

221 *
p_r
 = 
OS_ERR_OBJ_DEL
;

225 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

229 
OSTCBCurP
->
PdStus
 = 
OS_STATUS_PEND_OK
;

230 
	`CPU_CRITICAL_EXIT
();

232  ((
OS_OBJ_QTY
)1);

233 
	}
}

254 
OS_OBJ_QTY
 
	$OS_PdMuiGRdy
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

255 
OS_OBJ_QTY
 
tbl_size
)

257 
OS_OBJ_QTY
 
i
;

258 
OS_OBJ_QTY
 
nbr_obj_rdy
;

259 #i
OS_CFG_Q_EN
 > 0u

260 
OS_ERR
 
r
;

261 
OS_MSG_SIZE
 
msg_size
;

262 
OS_Q
 *
p_q
;

263 *
p_void
;

264 
CPU_TS
 
ts
;

266 #i
OS_CFG_SEM_EN
 > 0u

267 
OS_SEM
 *
p_m
;

272 
nbr_obj_rdy
 = (
OS_OBJ_QTY
)0;

273 
i
 = 0u; i < 
tbl_size
; i++) {

274 
p_nd_da_tbl
->
RdyObjP
 = (
OS_PEND_OBJ
 *)0;

275 
p_nd_da_tbl
->
RdyMsgP
 = (*)0;

276 
p_nd_da_tbl
->
RdyMsgSize
 = (
OS_MSG_SIZE
 )0;

277 
p_nd_da_tbl
->
RdyTS
 = (
CPU_TS
 )0;

278 
p_nd_da_tbl
->
NextP
 = (
OS_PEND_DATA
 *)0;

279 
p_nd_da_tbl
->
PvP
 = (
OS_PEND_DATA
 *)0;

280 
p_nd_da_tbl
->
TCBP
 = (
OS_TCB
 *)0;

281 #i
OS_CFG_Q_EN
 > 0u

282 
p_q
 = (
OS_Q
 *)((*)
p_nd_da_tbl
->
PdObjP
);

283 i(
p_q
->
Ty
 =
OS_OBJ_TYPE_Q
) {

284 
p_void
 = 
	`OS_MsgQG
(&
p_q
->
MsgQ
,

285 &
msg_size
,

286 &
ts
,

287 &
r
);

288 i(
r
 =
OS_ERR_NONE
) {

289 
p_nd_da_tbl
->
RdyObjP
 =_nd_da_tbl->
PdObjP
;

290 
p_nd_da_tbl
->
RdyMsgP
 = 
p_void
;

291 
p_nd_da_tbl
->
RdyMsgSize
 = 
msg_size
;

292 
p_nd_da_tbl
->
RdyTS
 = 
ts
;

293 
nbr_obj_rdy
++;

298 #i
OS_CFG_SEM_EN
 > 0u

299 
p_m
 = (
OS_SEM
 *)((*)
p_nd_da_tbl
->
PdObjP
);

300 i(
p_m
->
Ty
 =
OS_OBJ_TYPE_SEM
) {

301 i(
p_m
->
C
 > 0u) {

302 
p_m
->
C
--;

303 
p_nd_da_tbl
->
RdyObjP
 =_nd_da_tbl->
PdObjP
;

304 
p_nd_da_tbl
->
RdyTS
 = 
p_m
->
TS
;

305 
nbr_obj_rdy
++;

310 
p_nd_da_tbl
++;

312  (
nbr_obj_rdy
);

313 
	}
}

335 
CPU_BOOLEAN
 
	$OS_PdMuiVide
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

336 
OS_OBJ_QTY
 
tbl_size
)

338 
OS_OBJ_QTY
 
i
;

339 
OS_OBJ_QTY
 
r
;

340 #i
OS_CFG_SEM_EN
 > 0u

341 
OS_SEM
 *
p_m
;

343 #i
OS_CFG_Q_EN
 > 0u

344 
OS_Q
 *
p_q
;

348 
i
 = 0u; i < 
tbl_size
; i++) {

349 i(
p_nd_da_tbl
->
PdObjP
 =(
OS_PEND_OBJ
 *)0) {

350  (
DEF_FALSE
);

353 
r
 = 0u;

354 #i
OS_CFG_SEM_EN
 > 0u

355 
p_m
 = (
OS_SEM
 *)((*)
p_nd_da_tbl
->
PdObjP
);

356 i(
p_m
->
Ty
 =
OS_OBJ_TYPE_SEM
) {

357 
r
++;

361 #i
OS_CFG_Q_EN
 > 0u

362 
p_q
 = (
OS_Q
 *)((*)
p_nd_da_tbl
->
PdObjP
);

363 i(
p_q
->
Ty
 =
OS_OBJ_TYPE_Q
) {

364 
r
++;

368 i(
r
 =(
OS_OBJ_QTY
)0) {

369  (
DEF_FALSE
);

371 
p_nd_da_tbl
++;

373  (
DEF_TRUE
);

374 
	}
}

397 
	$OS_PdMuiWa
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

398 
OS_OBJ_QTY
 
tbl_size
,

399 
OS_TICK
 
timeout
)

401 
OS_OBJ_QTY
 
i
;

402 
OS_PEND_LIST
 *
p_nd_li
;

404 #i
OS_CFG_Q_EN
 > 0u

405 
OS_Q
 *
p_q
;

408 #i
OS_CFG_SEM_EN
 > 0u

409 
OS_SEM
 *
p_m
;

414 
OSTCBCurP
->
PdOn
 = 
OS_TASK_PEND_ON_MULTI
;

415 
OSTCBCurP
->
PdStus
 = 
OS_STATUS_PEND_OK
;

416 
OSTCBCurP
->
PdDaTblErs
 = 
tbl_size
;

417 
OSTCBCurP
->
PdDaTblP
 = 
p_nd_da_tbl
;

419 
	`OS_TaskBlock
(
OSTCBCurP
,

420 
timeout
);

422 
i
 = 0u; i < 
tbl_size
; i++) {

423 
p_nd_da_tbl
->
TCBP
 = 
OSTCBCurP
;

425 #i
OS_CFG_SEM_EN
 > 0u

426 
p_m
 = (
OS_SEM
 *)((*)
p_nd_da_tbl
->
PdObjP
);

427 i(
p_m
->
Ty
 =
OS_OBJ_TYPE_SEM
) {

428 
p_nd_li
 = &
p_m
->
PdLi
;

429 
	`OS_PdLiInPrio
(
p_nd_li
,

430 
p_nd_da_tbl
);

434 #i
OS_CFG_Q_EN
 > 0u

435 
p_q
 = (
OS_Q
 *)((*)
p_nd_da_tbl
->
PdObjP
);

436 i(
p_q
->
Ty
 =
OS_OBJ_TYPE_Q
) {

437 
p_nd_li
 = &
p_q
->
PdLi
;

438 
	`OS_PdLiInPrio
(
p_nd_li
,

439 
p_nd_da_tbl
);

443 
p_nd_da_tbl
++;

445 
	}
}

	@uCOS-III/Source/os_prio.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_io__c
 = "$Id: $";

41 
CPU_DATA
 
	gOSPrioTbl
[
OS_PRIO_TBL_SIZE
];

59 
	$OS_PrioIn
 ()

61 
CPU_DATA
 
i
;

65 
i
 = 0u; i < 
OS_PRIO_TBL_SIZE
; i++) {

66 
OSPrioTbl
[
i
] = (
CPU_DATA
)0;

68 
	}
}

85 
OS_PRIO
 
	$OS_PrioGHighe
 ()

87 
CPU_DATA
 *
p_tbl
;

88 
OS_PRIO
 
io
;

91 
io
 = (
OS_PRIO
)0;

92 
p_tbl
 = &
OSPrioTbl
[0];

93 *
p_tbl
 =(
CPU_DATA
)0) {

94 
io
 +
DEF_INT_CPU_NBR_BITS
;

95 
p_tbl
++;

97 
io
 +(
OS_PRIO
)
	`CPU_CLdZos
(*
p_tbl
);

98  (
io
);

99 
	}
}

115 
	$OS_PrioIn
 (
OS_PRIO
 
io
)

117 
CPU_DATA
 
b
;

118 
CPU_DATA
 
b_nbr
;

119 
OS_PRIO
 
ix
;

122 
ix
 = 
io
 / 
DEF_INT_CPU_NBR_BITS
;

123 
b_nbr
 = (
CPU_DATA
)
io
 & (
DEF_INT_CPU_NBR_BITS
 - 1u);

124 
b
 = 1u;

125 
b
 <<(
DEF_INT_CPU_NBR_BITS
 - 1u- 
b_nbr
;

126 
OSPrioTbl
[
ix
] |
b
;

127 
	}
}

143 
	$OS_PrioRemove
 (
OS_PRIO
 
io
)

145 
CPU_DATA
 
b
;

146 
CPU_DATA
 
b_nbr
;

147 
OS_PRIO
 
ix
;

150 
ix
 = 
io
 / 
DEF_INT_CPU_NBR_BITS
;

151 
b_nbr
 = (
CPU_DATA
)
io
 & (
DEF_INT_CPU_NBR_BITS
 - 1u);

152 
b
 = 1u;

153 
b
 <<(
DEF_INT_CPU_NBR_BITS
 - 1u- 
b_nbr
;

154 
OSPrioTbl
[
ix
] &~
b
;

155 
	}
}

	@uCOS-III/Source/os_q.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_q__c
 = "$Id: $";

41 #i
OS_CFG_Q_EN
 > 0u

71 
	$OSQCe
 (
OS_Q
 *
p_q
,

72 
CPU_CHAR
 *
p_me
,

73 
OS_MSG_QTY
 
max_qty
,

74 
OS_ERR
 *
p_r
)

77 
	`CPU_SR_ALLOC
();

81 #ifde
OS_SAFETY_CRITICAL


82 i(
p_r
 =(
OS_ERR
 *)0) {

83 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

88 #ifde
OS_SAFETY_CRITICAL_IEC61508


89 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

90 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

95 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

96 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

97 *
p_r
 = 
OS_ERR_CREATE_ISR
;

102 #i
OS_CFG_ARG_CHK_EN
 > 0u

103 i(
p_q
 =(
OS_Q
 *)0) {

104 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

107 i(
max_qty
 =(
OS_MSG_QTY
)0) {

108 *
p_r
 = 
OS_ERR_Q_SIZE
;

113 
	`OS_CRITICAL_ENTER
();

114 
p_q
->
Ty
 = 
OS_OBJ_TYPE_Q
;

115 
p_q
->
NameP
 = 
p_me
;

116 
	`OS_MsgQIn
(&
p_q
->
MsgQ
,

117 
max_qty
);

118 
	`OS_PdLiIn
(&
p_q
->
PdLi
);

120 #i
OS_CFG_DBG_EN
 > 0u

121 
	`OS_QDbgLiAdd
(
p_q
);

123 
OSQQty
++;

125 
	`OS_CRITICAL_EXIT_NO_SCHED
();

126 *
p_r
 = 
OS_ERR_NONE
;

127 
	}
}

166 #i
OS_CFG_Q_DEL_EN
 > 0u

167 
OS_OBJ_QTY
 
	$OSQD
 (
OS_Q
 *
p_q
,

168 
OS_OPT
 
t
,

169 
OS_ERR
 *
p_r
)

171 
OS_OBJ_QTY
 
t
;

172 
OS_OBJ_QTY
 
nbr_sks
;

173 
OS_PEND_DATA
 *
p_nd_da
;

174 
OS_PEND_LIST
 *
p_nd_li
;

175 
OS_TCB
 *
p_tcb
;

176 
CPU_TS
 
ts
;

177 
	`CPU_SR_ALLOC
();

181 #ifde
OS_SAFETY_CRITICAL


182 i(
p_r
 =(
OS_ERR
 *)0) {

183 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

184  ((
OS_OBJ_QTY
)0);

188 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

189 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

190 *
p_r
 = 
OS_ERR_DEL_ISR
;

191  ((
OS_OBJ_QTY
)0);

195 #i
OS_CFG_ARG_CHK_EN
 > 0u

196 i(
p_q
 =(
OS_Q
 *)0) {

197 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

198  ((
OS_OBJ_QTY
)0u);

200 
t
) {

201 
OS_OPT_DEL_NO_PEND
:

202 
OS_OPT_DEL_ALWAYS
:

206 *
p_r
 = 
OS_ERR_OPT_INVALID
;

207  ((
OS_OBJ_QTY
)0u);

211 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

212 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

213 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

214  ((
OS_OBJ_QTY
)0);

218 
	`CPU_CRITICAL_ENTER
();

219 
p_nd_li
 = &
p_q
->
PdLi
;

220 
t
 = 
p_nd_li
->
NbrErs
;

221 
nbr_sks
 = 
t
;

222 
t
) {

223 
OS_OPT_DEL_NO_PEND
:

224 i(
nbr_sks
 =(
OS_OBJ_QTY
)0) {

225 #i
OS_CFG_DBG_EN
 > 0u

226 
	`OS_QDbgLiRemove
(
p_q
);

228 
OSQQty
--;

229 
	`OS_QC
(
p_q
);

230 
	`CPU_CRITICAL_EXIT
();

231 *
p_r
 = 
OS_ERR_NONE
;

233 
	`CPU_CRITICAL_EXIT
();

234 *
p_r
 = 
OS_ERR_TASK_WAITING
;

238 
OS_OPT_DEL_ALWAYS
:

239 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

240 
ts
 = 
	`OS_TS_GET
();

241 
t
 > 0u) {

242 
p_nd_da
 = 
p_nd_li
->
HdP
;

243 
p_tcb
 = 
p_nd_da
->
TCBP
;

244 
	`OS_PdObjD
((
OS_PEND_OBJ
 *)((*)
p_q
),

245 
p_tcb
,

246 
ts
);

247 
t
--;

249 #i
OS_CFG_DBG_EN
 > 0u

250 
	`OS_QDbgLiRemove
(
p_q
);

252 
OSQQty
--;

253 
	`OS_QC
(
p_q
);

254 
	`OS_CRITICAL_EXIT_NO_SCHED
();

255 
	`OSSched
();

256 *
p_r
 = 
OS_ERR_NONE
;

260 
	`CPU_CRITICAL_EXIT
();

261 *
p_r
 = 
OS_ERR_OPT_INVALID
;

264  (
nbr_sks
);

265 
	}
}

293 #i
OS_CFG_Q_FLUSH_EN
 > 0u

294 
OS_MSG_QTY
 
	$OSQFlush
 (
OS_Q
 *
p_q
,

295 
OS_ERR
 *
p_r
)

297 
OS_MSG_QTY
 
s
;

298 
	`CPU_SR_ALLOC
();

302 #ifde
OS_SAFETY_CRITICAL


303 i(
p_r
 =(
OS_ERR
 *)0) {

304 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

305  ((
OS_MSG_QTY
)0);

309 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

310 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

311 *
p_r
 = 
OS_ERR_FLUSH_ISR
;

312  ((
OS_MSG_QTY
)0);

316 #i
OS_CFG_ARG_CHK_EN
 > 0u

317 i(
p_q
 =(
OS_Q
 *)0) {

318 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

319  ((
OS_MSG_QTY
)0);

323 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

324 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

325 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

326  ((
OS_MSG_QTY
)0);

330 
	`OS_CRITICAL_ENTER
();

331 
s
 = 
	`OS_MsgQFeA
(&
p_q
->
MsgQ
);

332 
	`OS_CRITICAL_EXIT
();

333 *
p_r
 = 
OS_ERR_NONE
;

334  ((
OS_MSG_QTY
)
s
);

335 
	}
}

384 *
	$OSQPd
 (
OS_Q
 *
p_q
,

385 
OS_TICK
 
timeout
,

386 
OS_OPT
 
t
,

387 
OS_MSG_SIZE
 *
p_msg_size
,

388 
CPU_TS
 *
p_ts
,

389 
OS_ERR
 *
p_r
)

391 
OS_PEND_DATA
 
nd_da
;

392 *
p_void
;

393 
	`CPU_SR_ALLOC
();

397 #ifde
OS_SAFETY_CRITICAL


398 i(
p_r
 =(
OS_ERR
 *)0) {

399 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

404 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

405 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

406 *
p_r
 = 
OS_ERR_PEND_ISR
;

411 #i
OS_CFG_ARG_CHK_EN
 > 0u

412 i(
p_q
 =(
OS_Q
 *)0) {

413 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

416 i(
p_msg_size
 =(
OS_MSG_SIZE
 *)0) {

417 *
p_r
 = 
OS_ERR_PTR_INVALID
;

420 
t
) {

421 
OS_OPT_PEND_BLOCKING
:

422 
OS_OPT_PEND_NON_BLOCKING
:

426 *
p_r
 = 
OS_ERR_OPT_INVALID
;

431 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

432 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

433 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

438 i(
p_ts
 !(
CPU_TS
 *)0) {

439 *
p_ts
 = (
CPU_TS
 )0;

442 
	`CPU_CRITICAL_ENTER
();

443 
p_void
 = 
	`OS_MsgQG
(&
p_q
->
MsgQ
,

444 
p_msg_size
,

445 
p_ts
,

446 
p_r
);

447 i(*
p_r
 =
OS_ERR_NONE
) {

448 
	`CPU_CRITICAL_EXIT
();

449  (
p_void
);

452 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

453 
	`CPU_CRITICAL_EXIT
();

454 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

457 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

458 
	`CPU_CRITICAL_EXIT
();

459 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

464 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

465 
	`OS_Pd
(&
nd_da
,

466 (
OS_PEND_OBJ
 *)((*)
p_q
),

467 
OS_TASK_PEND_ON_Q
,

468 
timeout
);

469 
	`OS_CRITICAL_EXIT_NO_SCHED
();

471 
	`OSSched
();

473 
	`CPU_CRITICAL_ENTER
();

474 
OSTCBCurP
->
PdStus
) {

475 
OS_STATUS_PEND_OK
:

476 
p_void
 = 
OSTCBCurP
->
MsgP
;

477 *
p_msg_size
 = 
OSTCBCurP
->
MsgSize
;

478 i(
p_ts
 !(
CPU_TS
 *)0) {

479 *
p_ts
 = 
OSTCBCurP
->
TS
;

481 *
p_r
 = 
OS_ERR_NONE
;

484 
OS_STATUS_PEND_ABORT
:

485 
p_void
 = (*)0;

486 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

487 i(
p_ts
 !(
CPU_TS
 *)0) {

488 *
p_ts
 = 
OSTCBCurP
->
TS
;

490 *
p_r
 = 
OS_ERR_PEND_ABORT
;

493 
OS_STATUS_PEND_TIMEOUT
:

494 
p_void
 = (*)0;

495 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

496 i(
p_ts
 !(
CPU_TS
 *)0) {

497 *
p_ts
 = (
CPU_TS
 )0;

499 *
p_r
 = 
OS_ERR_TIMEOUT
;

502 
OS_STATUS_PEND_DEL
:

503 
p_void
 = (*)0;

504 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

505 i(
p_ts
 !(
CPU_TS
 *)0) {

506 *
p_ts
 = 
OSTCBCurP
->
TS
;

508 *
p_r
 = 
OS_ERR_OBJ_DEL
;

512 
p_void
 = (*)0;

513 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

514 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

517 
	`CPU_CRITICAL_EXIT
();

518  (
p_void
);

519 
	}
}

554 #i
OS_CFG_Q_PEND_ABORT_EN
 > 0u

555 
OS_OBJ_QTY
 
	$OSQPdAbt
 (
OS_Q
 *
p_q
,

556 
OS_OPT
 
t
,

557 
OS_ERR
 *
p_r
)

559 
OS_PEND_LIST
 *
p_nd_li
;

560 
OS_TCB
 *
p_tcb
;

561 
CPU_TS
 
ts
;

562 
OS_OBJ_QTY
 
nbr_sks
;

563 
	`CPU_SR_ALLOC
();

567 #ifde
OS_SAFETY_CRITICAL


568 i(
p_r
 =(
OS_ERR
 *)0) {

569 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

570  ((
OS_OBJ_QTY
)0u);

574 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

575 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

576 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

577  ((
OS_OBJ_QTY
)0u);

581 #i
OS_CFG_ARG_CHK_EN
 > 0u

582 i(
p_q
 =(
OS_Q
 *)0) {

583 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

584  ((
OS_OBJ_QTY
)0u);

586 
t
) {

587 
OS_OPT_PEND_ABORT_1
:

588 
OS_OPT_PEND_ABORT_ALL
:

589 
OS_OPT_PEND_ABORT_1
 | 
OS_OPT_POST_NO_SCHED
:

590 
OS_OPT_PEND_ABORT_ALL
 | 
OS_OPT_POST_NO_SCHED
:

594 *
p_r
 = 
OS_ERR_OPT_INVALID
;

595  ((
OS_OBJ_QTY
)0u);

599 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

600 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

601 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

602  ((
OS_OBJ_QTY
)0u);

606 
	`CPU_CRITICAL_ENTER
();

607 
p_nd_li
 = &
p_q
->
PdLi
;

608 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

609 
	`CPU_CRITICAL_EXIT
();

610 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

611  ((
OS_OBJ_QTY
)0u);

614 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

615 
nbr_sks
 = 0u;

616 
ts
 = 
	`OS_TS_GET
();

617 
p_nd_li
->
NbrErs
 > (
OS_OBJ_QTY
)0u) {

618 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

619 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)((*)
p_q
),

620 
p_tcb
,

621 
ts
);

622 
nbr_sks
++;

623 i(
t
 !
OS_OPT_PEND_ABORT_ALL
) {

627 
	`OS_CRITICAL_EXIT_NO_SCHED
();

629 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

630 
	`OSSched
();

633 *
p_r
 = 
OS_ERR_NONE
;

634  (
nbr_sks
);

635 
	}
}

688 
	$OSQPo
 (
OS_Q
 *
p_q
,

689 *
p_void
,

690 
OS_MSG_SIZE
 
msg_size
,

691 
OS_OPT
 
t
,

692 
OS_ERR
 *
p_r
)

694 
CPU_TS
 
ts
;

698 #ifde
OS_SAFETY_CRITICAL


699 i(
p_r
 =(
OS_ERR
 *)0) {

700 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

705 #i
OS_CFG_ARG_CHK_EN
 > 0u

706 i(
p_q
 =(
OS_Q
 *)0) {

707 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

710 
t
) {

711 
OS_OPT_POST_FIFO
:

712 
OS_OPT_POST_LIFO
:

713 
OS_OPT_POST_FIFO
 | 
OS_OPT_POST_ALL
:

714 
OS_OPT_POST_LIFO
 | 
OS_OPT_POST_ALL
:

715 
OS_OPT_POST_FIFO
 | 
OS_OPT_POST_NO_SCHED
:

716 
OS_OPT_POST_LIFO
 | 
OS_OPT_POST_NO_SCHED
:

717 
OS_OPT_POST_FIFO
 | 
OS_OPT_POST_ALL
 | 
OS_OPT_POST_NO_SCHED
:

718 
OS_OPT_POST_LIFO
 | 
OS_OPT_POST_ALL
 | 
OS_OPT_POST_NO_SCHED
:

722 *
p_r
 = 
OS_ERR_OPT_INVALID
;

727 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

728 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

729 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

734 
ts
 = 
	`OS_TS_GET
();

736 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

737 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

738 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_Q
,

739 (*)
p_q
,

740 (*)
p_void
,

741 (
OS_MSG_SIZE
)
msg_size
,

742 (
OS_FLAGS
 )0,

743 (
OS_OPT
 )
t
,

744 (
CPU_TS
 )
ts
,

745 (
OS_ERR
 *)
p_r
);

750 
	`OS_QPo
(
p_q
,

751 
p_void
,

752 
msg_size
,

753 
t
,

754 
ts
,

755 
p_r
);

756 
	}
}

775 
	$OS_QC
 (
OS_Q
 *
p_q
)

777 ()
	`OS_MsgQFeA
(&
p_q
->
MsgQ
);

778 
p_q
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

779 
p_q
->
NameP
 = (
CPU_CHAR
 *)((*)"?Q");

780 
	`OS_MsgQIn
(&
p_q
->
MsgQ
,

782 
	`OS_PdLiIn
(&
p_q
->
PdLi
);

783 
	}
}

802 #i
OS_CFG_DBG_EN
 > 0u

803 
	$OS_QDbgLiAdd
 (
OS_Q
 *
p_q
)

805 
p_q
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

806 
p_q
->
DbgPvP
 = (
OS_Q
 *)0;

807 i(
OSQDbgLiP
 =(
OS_Q
 *)0) {

808 
p_q
->
DbgNextP
 = (
OS_Q
 *)0;

810 
p_q
->
DbgNextP
 = 
OSQDbgLiP
;

811 
OSQDbgLiP
->
DbgPvP
 = 
p_q
;

813 
OSQDbgLiP
 = 
p_q
;

814 
	}
}

818 
	$OS_QDbgLiRemove
 (
OS_Q
 *
p_q
)

820 
OS_Q
 *
p_q_xt
;

821 
OS_Q
 *
p_q_ev
;

824 
p_q_ev
 = 
p_q
->
DbgPvP
;

825 
p_q_xt
 = 
p_q
->
DbgNextP
;

827 i(
p_q_ev
 =(
OS_Q
 *)0) {

828 
OSQDbgLiP
 = 
p_q_xt
;

829 i(
p_q_xt
 !(
OS_Q
 *)0) {

830 
p_q_xt
->
DbgPvP
 = (
OS_Q
 *)0;

832 
p_q
->
DbgNextP
 = (
OS_Q
 *)0;

834 } i(
p_q_xt
 =(
OS_Q
 *)0) {

835 
p_q_ev
->
DbgNextP
 = (
OS_Q
 *)0;

836 
p_q
->
DbgPvP
 = (
OS_Q
 *)0;

839 
p_q_ev
->
DbgNextP
 = 
p_q_xt
;

840 
p_q_xt
->
DbgPvP
 = 
p_q_ev
;

841 
p_q
->
DbgNextP
 = (
OS_Q
 *)0;

842 
p_q
->
DbgPvP
 = (
OS_Q
 *)0;

844 
	}
}

865 
	$OS_QIn
 (
OS_ERR
 *
p_r
)

867 #ifde
OS_SAFETY_CRITICAL


868 i(
p_r
 =(
OS_ERR
 *)0) {

869 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

874 #i
OS_CFG_DBG_EN
 > 0u

875 
OSQDbgLiP
 = (
OS_Q
 *)0;

878 
OSQQty
 = (
OS_OBJ_QTY
)0;

879 *
p_r
 = 
OS_ERR_NONE
;

880 
	}
}

922 
	$OS_QPo
 (
OS_Q
 *
p_q
,

923 *
p_void
,

924 
OS_MSG_SIZE
 
msg_size
,

925 
OS_OPT
 
t
,

926 
CPU_TS
 
ts
,

927 
OS_ERR
 *
p_r
)

929 
OS_OBJ_QTY
 
t
;

930 
OS_OPT
 
po_ty
;

931 
OS_PEND_LIST
 *
p_nd_li
;

932 
OS_PEND_DATA
 *
p_nd_da
;

933 
OS_PEND_DATA
 *
p_nd_da_xt
;

934 
OS_TCB
 *
p_tcb
;

935 
	`CPU_SR_ALLOC
();

939 
	`OS_CRITICAL_ENTER
();

940 
p_nd_li
 = &
p_q
->
PdLi
;

941 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

942 i((
t
 & 
OS_OPT_POST_LIFO
=(
OS_OPT
)0) {

943 
po_ty
 = 
OS_OPT_POST_FIFO
;

945 
po_ty
 = 
OS_OPT_POST_LIFO
;

947 
	`OS_MsgQPut
(&
p_q
->
MsgQ
,

948 
p_void
,

949 
msg_size
,

950 
po_ty
,

951 
ts
,

952 
p_r
);

953 
	`OS_CRITICAL_EXIT
();

957 i((
t
 & 
OS_OPT_POST_ALL
!(
OS_OPT
)0) {

958 
t
 = 
p_nd_li
->
NbrErs
;

960 
t
 = (
OS_OBJ_QTY
)1;

962 
p_nd_da
 = 
p_nd_li
->
HdP
;

963 
t
 > 0u) {

964 
p_tcb
 = 
p_nd_da
->
TCBP
;

965 
p_nd_da_xt
 = 
p_nd_da
->
NextP
;

966 
	`OS_Po
((
OS_PEND_OBJ
 *)((*)
p_q
),

967 
p_tcb
,

968 
p_void
,

969 
msg_size
,

970 
ts
);

971 
p_nd_da
 = 
p_nd_da_xt
;

972 
t
--;

974 
	`OS_CRITICAL_EXIT_NO_SCHED
();

975 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

976 
	`OSSched
();

978 *
p_r
 = 
OS_ERR_NONE
;

979 
	}
}

	@uCOS-III/Source/os_sem.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_m__c
 = "$Id: $";

41 #i
OS_CFG_SEM_EN
 > 0u

73 
	$OSSemCe
 (
OS_SEM
 *
p_m
,

74 
CPU_CHAR
 *
p_me
,

75 
OS_SEM_CTR
 
t
,

76 
OS_ERR
 *
p_r
)

78 
	`CPU_SR_ALLOC
();

82 #ifde
OS_SAFETY_CRITICAL


83 i(
p_r
 =(
OS_ERR
 *)0) {

84 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

89 #ifde
OS_SAFETY_CRITICAL_IEC61508


90 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

91 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

96 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

97 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

98 *
p_r
 = 
OS_ERR_CREATE_ISR
;

103 #i
OS_CFG_ARG_CHK_EN
 > 0u

104 i(
p_m
 =(
OS_SEM
 *)0) {

105 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

110 
	`OS_CRITICAL_ENTER
();

111 
p_m
->
Ty
 = 
OS_OBJ_TYPE_SEM
;

112 
p_m
->
C
 = 
t
;

113 
p_m
->
TS
 = (
CPU_TS
)0;

114 
p_m
->
NameP
 = 
p_me
;

115 
	`OS_PdLiIn
(&
p_m
->
PdLi
);

117 #i
OS_CFG_DBG_EN
 > 0u

118 
	`OS_SemDbgLiAdd
(
p_m
);

120 
OSSemQty
++;

122 
	`OS_CRITICAL_EXIT_NO_SCHED
();

123 *
p_r
 = 
OS_ERR_NONE
;

124 
	}
}

162 #i
OS_CFG_SEM_DEL_EN
 > 0u

163 
OS_OBJ_QTY
 
	$OSSemD
 (
OS_SEM
 *
p_m
,

164 
OS_OPT
 
t
,

165 
OS_ERR
 *
p_r
)

167 
OS_OBJ_QTY
 
t
;

168 
OS_OBJ_QTY
 
nbr_sks
;

169 
OS_PEND_DATA
 *
p_nd_da
;

170 
OS_PEND_LIST
 *
p_nd_li
;

171 
OS_TCB
 *
p_tcb
;

172 
CPU_TS
 
ts
;

173 
	`CPU_SR_ALLOC
();

177 #ifde
OS_SAFETY_CRITICAL


178 i(
p_r
 =(
OS_ERR
 *)0) {

179 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

180  ((
OS_OBJ_QTY
)0);

184 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

185 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

186 *
p_r
 = 
OS_ERR_DEL_ISR
;

187  ((
OS_OBJ_QTY
)0);

191 #i
OS_CFG_ARG_CHK_EN
 > 0u

192 i(
p_m
 =(
OS_SEM
 *)0) {

193 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

194  ((
OS_OBJ_QTY
)0);

196 
t
) {

197 
OS_OPT_DEL_NO_PEND
:

198 
OS_OPT_DEL_ALWAYS
:

202 *
p_r
 = 
OS_ERR_OPT_INVALID
;

203  ((
OS_OBJ_QTY
)0);

207 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

208 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

209 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

210  ((
OS_OBJ_QTY
)0);

214 
	`CPU_CRITICAL_ENTER
();

215 
p_nd_li
 = &
p_m
->
PdLi
;

216 
t
 = 
p_nd_li
->
NbrErs
;

217 
nbr_sks
 = 
t
;

218 
t
) {

219 
OS_OPT_DEL_NO_PEND
:

220 i(
nbr_sks
 =(
OS_OBJ_QTY
)0) {

221 #i
OS_CFG_DBG_EN
 > 0u

222 
	`OS_SemDbgLiRemove
(
p_m
);

224 
OSSemQty
--;

225 
	`OS_SemC
(
p_m
);

226 
	`CPU_CRITICAL_EXIT
();

227 *
p_r
 = 
OS_ERR_NONE
;

229 
	`CPU_CRITICAL_EXIT
();

230 *
p_r
 = 
OS_ERR_TASK_WAITING
;

234 
OS_OPT_DEL_ALWAYS
:

235 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

236 
ts
 = 
	`OS_TS_GET
();

237 
t
 > 0u) {

238 
p_nd_da
 = 
p_nd_li
->
HdP
;

239 
p_tcb
 = 
p_nd_da
->
TCBP
;

240 
	`OS_PdObjD
((
OS_PEND_OBJ
 *)((*)
p_m
),

241 
p_tcb
,

242 
ts
);

243 
t
--;

245 #i
OS_CFG_DBG_EN
 > 0u

246 
	`OS_SemDbgLiRemove
(
p_m
);

248 
OSSemQty
--;

249 
	`OS_SemC
(
p_m
);

250 
	`OS_CRITICAL_EXIT_NO_SCHED
();

251 
	`OSSched
();

252 *
p_r
 = 
OS_ERR_NONE
;

256 
	`CPU_CRITICAL_EXIT
();

257 *
p_r
 = 
OS_ERR_OPT_INVALID
;

260  ((
OS_OBJ_QTY
)
nbr_sks
);

261 
	}
}

311 
OS_SEM_CTR
 
	$OSSemPd
 (
OS_SEM
 *
p_m
,

312 
OS_TICK
 
timeout
,

313 
OS_OPT
 
t
,

314 
CPU_TS
 *
p_ts
,

315 
OS_ERR
 *
p_r
)

317 
OS_SEM_CTR
 
r
;

318 
OS_PEND_DATA
 
nd_da
;

319 
	`CPU_SR_ALLOC
();

323 #ifde
OS_SAFETY_CRITICAL


324 i(
p_r
 =(
OS_ERR
 *)0) {

325 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

326  ((
OS_SEM_CTR
)0);

330 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

331 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

332 *
p_r
 = 
OS_ERR_PEND_ISR
;

333  ((
OS_SEM_CTR
)0);

337 #i
OS_CFG_ARG_CHK_EN
 > 0u

338 i(
p_m
 =(
OS_SEM
 *)0) {

339 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

340  ((
OS_SEM_CTR
)0);

342 
t
) {

343 
OS_OPT_PEND_BLOCKING
:

344 
OS_OPT_PEND_NON_BLOCKING
:

348 *
p_r
 = 
OS_ERR_OPT_INVALID
;

349  ((
OS_SEM_CTR
)0);

353 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

354 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

355 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

356  ((
OS_SEM_CTR
)0);

360 i(
p_ts
 !(
CPU_TS
 *)0) {

361 *
p_ts
 = (
CPU_TS
)0;

363 
	`CPU_CRITICAL_ENTER
();

364 i(
p_m
->
C
 > (
OS_SEM_CTR
)0) {

365 
p_m
->
C
--;

366 i(
p_ts
 !(
CPU_TS
 *)0) {

367 *
p_ts
 = 
p_m
->
TS
;

369 
r
 = 
p_m
->
C
;

370 
	`CPU_CRITICAL_EXIT
();

371 *
p_r
 = 
OS_ERR_NONE
;

372  (
r
);

375 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

376 
r
 = 
p_m
->
C
;

377 
	`CPU_CRITICAL_EXIT
();

378 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

379  (
r
);

381 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

382 
	`CPU_CRITICAL_EXIT
();

383 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

384  ((
OS_SEM_CTR
)0);

388 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

389 
	`OS_Pd
(&
nd_da
,

390 (
OS_PEND_OBJ
 *)((*)
p_m
),

391 
OS_TASK_PEND_ON_SEM
,

392 
timeout
);

394 
	`OS_CRITICAL_EXIT_NO_SCHED
();

396 
	`OSSched
();

398 
	`CPU_CRITICAL_ENTER
();

399 
OSTCBCurP
->
PdStus
) {

400 
OS_STATUS_PEND_OK
:

401 i(
p_ts
 !(
CPU_TS
 *)0) {

402 *
p_ts
 = 
OSTCBCurP
->
TS
;

404 *
p_r
 = 
OS_ERR_NONE
;

407 
OS_STATUS_PEND_ABORT
:

408 i(
p_ts
 !(
CPU_TS
 *)0) {

409 *
p_ts
 = 
OSTCBCurP
->
TS
;

411 *
p_r
 = 
OS_ERR_PEND_ABORT
;

414 
OS_STATUS_PEND_TIMEOUT
:

415 i(
p_ts
 !(
CPU_TS
 *)0) {

416 *
p_ts
 = (
CPU_TS
 )0;

418 *
p_r
 = 
OS_ERR_TIMEOUT
;

421 
OS_STATUS_PEND_DEL
:

422 i(
p_ts
 !(
CPU_TS
 *)0) {

423 *
p_ts
 = 
OSTCBCurP
->
TS
;

425 *
p_r
 = 
OS_ERR_OBJ_DEL
;

429 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

430 
	`CPU_CRITICAL_EXIT
();

431  ((
OS_SEM_CTR
)0);

433 
r
 = 
p_m
->
C
;

434 
	`CPU_CRITICAL_EXIT
();

435  (
r
);

436 
	}
}

470 #i
OS_CFG_SEM_PEND_ABORT_EN
 > 0u

471 
OS_OBJ_QTY
 
	$OSSemPdAbt
 (
OS_SEM
 *
p_m
,

472 
OS_OPT
 
t
,

473 
OS_ERR
 *
p_r
)

475 
OS_PEND_LIST
 *
p_nd_li
;

476 
OS_TCB
 *
p_tcb
;

477 
CPU_TS
 
ts
;

478 
OS_OBJ_QTY
 
nbr_sks
;

479 
	`CPU_SR_ALLOC
();

483 #ifde
OS_SAFETY_CRITICAL


484 i(
p_r
 =(
OS_ERR
 *)0) {

485 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

486  ((
OS_OBJ_QTY
)0u);

490 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

491 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

492 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

493  ((
OS_OBJ_QTY
)0u);

497 #i
OS_CFG_ARG_CHK_EN
 > 0u

498 i(
p_m
 =(
OS_SEM
 *)0) {

499 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

500  ((
OS_OBJ_QTY
)0u);

502 
t
) {

503 
OS_OPT_PEND_ABORT_1
:

504 
OS_OPT_PEND_ABORT_ALL
:

505 
OS_OPT_PEND_ABORT_1
 | 
OS_OPT_POST_NO_SCHED
:

506 
OS_OPT_PEND_ABORT_ALL
 | 
OS_OPT_POST_NO_SCHED
:

510 *
p_r
 = 
OS_ERR_OPT_INVALID
;

511  ((
OS_OBJ_QTY
)0u);

515 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

516 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

517 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

518  ((
OS_OBJ_QTY
)0u);

522 
	`CPU_CRITICAL_ENTER
();

523 
p_nd_li
 = &
p_m
->
PdLi
;

524 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

525 
	`CPU_CRITICAL_EXIT
();

526 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

527  ((
OS_OBJ_QTY
)0u);

530 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

531 
nbr_sks
 = 0u;

532 
ts
 = 
	`OS_TS_GET
();

533 
p_nd_li
->
NbrErs
 > (
OS_OBJ_QTY
)0u) {

534 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

535 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)((*)
p_m
),

536 
p_tcb
,

537 
ts
);

538 
nbr_sks
++;

539 i(
t
 !
OS_OPT_PEND_ABORT_ALL
) {

543 
	`OS_CRITICAL_EXIT_NO_SCHED
();

545 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

546 
	`OSSched
();

549 *
p_r
 = 
OS_ERR_NONE
;

550  (
nbr_sks
);

551 
	}
}

584 
OS_SEM_CTR
 
	$OSSemPo
 (
OS_SEM
 *
p_m
,

585 
OS_OPT
 
t
,

586 
OS_ERR
 *
p_r
)

588 
OS_SEM_CTR
 
r
;

589 
CPU_TS
 
ts
;

593 #ifde
OS_SAFETY_CRITICAL


594 i(
p_r
 =(
OS_ERR
 *)0) {

595 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

596  ((
OS_SEM_CTR
)0);

600 #i
OS_CFG_ARG_CHK_EN
 > 0u

601 i(
p_m
 =(
OS_SEM
 *)0) {

602 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

603  ((
OS_SEM_CTR
)0);

605 
t
) {

606 
OS_OPT_POST_1
:

607 
OS_OPT_POST_ALL
:

608 
OS_OPT_POST_1
 | 
OS_OPT_POST_NO_SCHED
:

609 
OS_OPT_POST_ALL
 | 
OS_OPT_POST_NO_SCHED
:

613 *
p_r
 = 
OS_ERR_OPT_INVALID
;

614  ((
OS_SEM_CTR
)0u);

618 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

619 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

620 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

621  ((
OS_SEM_CTR
)0);

625 
ts
 = 
	`OS_TS_GET
();

627 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

628 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

629 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_SEM
,

630 (*)
p_m
,

632 (
OS_MSG_SIZE
)0,

633 (
OS_FLAGS
 )0,

634 (
OS_OPT
 )
t
,

635 (
CPU_TS
 )
ts
,

636 (
OS_ERR
 *)
p_r
);

637  ((
OS_SEM_CTR
)0);

641 
r
 = 
	`OS_SemPo
(
p_m
,

642 
t
,

643 
ts
,

644 
p_r
);

646  (
r
);

647 
	}
}

675 #i
OS_CFG_SEM_SET_EN
 > 0u

676 
	$OSSemS
 (
OS_SEM
 *
p_m
,

677 
OS_SEM_CTR
 
t
,

678 
OS_ERR
 *
p_r
)

680 
OS_PEND_LIST
 *
p_nd_li
;

681 
	`CPU_SR_ALLOC
();

685 #ifde
OS_SAFETY_CRITICAL


686 i(
p_r
 =(
OS_ERR
 *)0) {

687 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

692 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

693 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

694 *
p_r
 = 
OS_ERR_SET_ISR
;

699 #i
OS_CFG_ARG_CHK_EN
 > 0u

700 i(
p_m
 =(
OS_SEM
 *)0) {

701 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

706 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

707 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

708 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

713 *
p_r
 = 
OS_ERR_NONE
;

714 
	`CPU_CRITICAL_ENTER
();

715 i(
p_m
->
C
 > (
OS_SEM_CTR
)0) {

716 
p_m
->
C
 = 
t
;

718 
p_nd_li
 = &
p_m
->
PdLi
;

719 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

720 
p_m
->
C
 = 
t
;

722 *
p_r
 = 
OS_ERR_TASK_WAITING
;

725 
	`CPU_CRITICAL_EXIT
();

726 
	}
}

746 
	$OS_SemC
 (
OS_SEM
 *
p_m
)

748 
p_m
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

749 
p_m
->
C
 = (
OS_SEM_CTR
)0;

750 
p_m
->
TS
 = (
CPU_TS
 )0;

751 
p_m
->
NameP
 = (
CPU_CHAR
 *)((*)"?SEM");

752 
	`OS_PdLiIn
(&
p_m
->
PdLi
);

753 
	}
}

771 #i
OS_CFG_DBG_EN
 > 0u

772 
	$OS_SemDbgLiAdd
 (
OS_SEM
 *
p_m
)

774 
p_m
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

775 
p_m
->
DbgPvP
 = (
OS_SEM
 *)0;

776 i(
OSSemDbgLiP
 =(
OS_SEM
 *)0) {

777 
p_m
->
DbgNextP
 = (
OS_SEM
 *)0;

779 
p_m
->
DbgNextP
 = 
OSSemDbgLiP
;

780 
OSSemDbgLiP
->
DbgPvP
 = 
p_m
;

782 
OSSemDbgLiP
 = 
p_m
;

783 
	}
}

787 
	$OS_SemDbgLiRemove
 (
OS_SEM
 *
p_m
)

789 
OS_SEM
 *
p_m_xt
;

790 
OS_SEM
 *
p_m_ev
;

793 
p_m_ev
 = 
p_m
->
DbgPvP
;

794 
p_m_xt
 = 
p_m
->
DbgNextP
;

796 i(
p_m_ev
 =(
OS_SEM
 *)0) {

797 
OSSemDbgLiP
 = 
p_m_xt
;

798 i(
p_m_xt
 !(
OS_SEM
 *)0) {

799 
p_m_xt
->
DbgPvP
 = (
OS_SEM
 *)0;

801 
p_m
->
DbgNextP
 = (
OS_SEM
 *)0;

803 } i(
p_m_xt
 =(
OS_SEM
 *)0) {

804 
p_m_ev
->
DbgNextP
 = (
OS_SEM
 *)0;

805 
p_m
->
DbgPvP
 = (
OS_SEM
 *)0;

808 
p_m_ev
->
DbgNextP
 = 
p_m_xt
;

809 
p_m_xt
->
DbgPvP
 = 
p_m_ev
;

810 
p_m
->
DbgNextP
 = (
OS_SEM
 *)0;

811 
p_m
->
DbgPvP
 = (
OS_SEM
 *)0;

813 
	}
}

834 
	$OS_SemIn
 (
OS_ERR
 *
p_r
)

836 #ifde
OS_SAFETY_CRITICAL


837 i(
p_r
 =(
OS_ERR
 *)0) {

838 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

843 #i
OS_CFG_DBG_EN
 > 0u

844 
OSSemDbgLiP
 = (
OS_SEM
 *)0;

847 
OSSemQty
 = (
OS_OBJ_QTY
)0;

848 *
p_r
 = 
OS_ERR_NONE
;

849 
	}
}

884 
OS_SEM_CTR
 
	$OS_SemPo
 (
OS_SEM
 *
p_m
,

885 
OS_OPT
 
t
,

886 
CPU_TS
 
ts
,

887 
OS_ERR
 *
p_r
)

889 
OS_OBJ_QTY
 
t
;

890 
OS_SEM_CTR
 
r
;

891 
OS_PEND_LIST
 *
p_nd_li
;

892 
OS_PEND_DATA
 *
p_nd_da
;

893 
OS_PEND_DATA
 *
p_nd_da_xt
;

894 
OS_TCB
 *
p_tcb
;

895 
	`CPU_SR_ALLOC
();

899 
	`CPU_CRITICAL_ENTER
();

900 
p_nd_li
 = &
p_m
->
PdLi
;

901 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

902 (
OS_SEM_CTR
)) {

904 i(
p_m
->
C
 =
DEF_INT_08U_MAX_VAL
) {

905 
	`CPU_CRITICAL_EXIT
();

906 *
p_r
 = 
OS_ERR_SEM_OVF
;

907  ((
OS_SEM_CTR
)0);

912 i(
p_m
->
C
 =
DEF_INT_16U_MAX_VAL
) {

913 
	`CPU_CRITICAL_EXIT
();

914 *
p_r
 = 
OS_ERR_SEM_OVF
;

915  ((
OS_SEM_CTR
)0);

920 i(
p_m
->
C
 =
DEF_INT_32U_MAX_VAL
) {

921 
	`CPU_CRITICAL_EXIT
();

922 *
p_r
 = 
OS_ERR_SEM_OVF
;

923  ((
OS_SEM_CTR
)0);

930 
p_m
->
C
++;

931 
r
 = 
p_m
->
C
;

932 
p_m
->
TS
 = 
ts
;

933 
	`CPU_CRITICAL_EXIT
();

934 *
p_r
 = 
OS_ERR_NONE
;

935  (
r
);

938 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

939 i((
t
 & 
OS_OPT_POST_ALL
!(
OS_OPT
)0) {

940 
t
 = 
p_nd_li
->
NbrErs
;

942 
t
 = (
OS_OBJ_QTY
)1;

944 
p_nd_da
 = 
p_nd_li
->
HdP
;

945 
t
 > 0u) {

946 
p_tcb
 = 
p_nd_da
->
TCBP
;

947 
p_nd_da_xt
 = 
p_nd_da
->
NextP
;

948 
	`OS_Po
((
OS_PEND_OBJ
 *)((*)
p_m
),

949 
p_tcb
,

951 (
OS_MSG_SIZE
)0,

952 
ts
);

953 
p_nd_da
 = 
p_nd_da_xt
;

954 
t
--;

956 
r
 = 
p_m
->
C
;

957 
	`OS_CRITICAL_EXIT_NO_SCHED
();

958 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

959 
	`OSSched
();

961 *
p_r
 = 
OS_ERR_NONE
;

962  (
r
);

963 
	}
}

	@uCOS-III/Source/os_stat.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos___c
 = "$Id: $";

41 #i
OS_CFG_STAT_TASK_EN
 > 0u

57 
	$OSStRet
 (
OS_ERR
 *
p_r
)

59 #i(
OS_CFG_DBG_EN
 > 0u)

60 
OS_TCB
 *
p_tcb
;

61 #i(
OS_MSG_EN
 > 0u)

62 
OS_MSG_Q
 *
p_msg_q
;

64 #i(
OS_CFG_Q_EN
 > 0u)

65 
OS_Q
 *
p_q
;

68 
	`CPU_SR_ALLOC
();

72 #ifde
OS_SAFETY_CRITICAL


73 i(
p_r
 =(
OS_ERR
 *)0) {

74 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

79 
	`CPU_CRITICAL_ENTER
();

80 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

81 
OSIQTaskTimeMax
 = (
CPU_TS
 )0;

82 
OSIQNbrErsMax
 = (
OS_OBJ_QTY
)0;

85 #i
OS_CFG_STAT_TASK_EN
 > 0u

86 
OSStTaskCPUUgeMax
 = 0u;

87 
OSStTaskTimeMax
 = (
CPU_TS
)0;

90 
OSTickTaskTimeMax
 = (
CPU_TS
)0;

92 #i
OS_CFG_TMR_EN
 > 0u

93 
OSTmrTaskTimeMax
 = (
CPU_TS
)0;

96 #ifde
CPU_CFG_INT_DIS_MEAS_EN


97 
OSIDisTimeMax
 = (
CPU_TS
)0;

100 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

101 
OSSchedLockTimeMax
 = (
CPU_TS
)0;

104 #i
OS_MSG_EN
 > 0u

105 
OSMsgPo
.
NbrUdMax
 = 0u;

107 
	`CPU_CRITICAL_EXIT
();

109 #i
OS_CFG_DBG_EN
 > 0u

110 
	`CPU_CRITICAL_ENTER
();

111 
p_tcb
 = 
OSTaskDbgLiP
;

112 
	`CPU_CRITICAL_EXIT
();

113 
p_tcb
 !(
OS_TCB
 *)0) {

114 
	`CPU_CRITICAL_ENTER
();

116 #ifde
CPU_CFG_INT_DIS_MEAS_EN


117 
p_tcb
->
IDisTimeMax
 = (
CPU_TS
 )0;

120 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

121 
p_tcb
->
SchedLockTimeMax
 = (
CPU_TS
 )0;

124 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

125 #i
OS_CFG_TASK_Q_EN
 > 0u

126 
p_tcb
->
MsgQPdTimeMax
 = (
CPU_TS
 )0;

128 
p_tcb
->
SemPdTimeMax
 = (
CPU_TS
 )0;

129 
p_tcb
->
CtxSwC
 = (
OS_CTR
 )0;

130 
p_tcb
->
CPUUge
 = (
OS_CPU_USAGE
)0;

131 
p_tcb
->
CPUUgeMax
 = (
OS_CPU_USAGE
)0;

132 
p_tcb
->
CyesTٮ
 = (
OS_CYCLES
 )0;

133 
p_tcb
->
CyesTٮPv
 = (
OS_CYCLES
 )0;

134 
p_tcb
->
CyesS
 = 
	`OS_TS_GET
();

137 #i
OS_CFG_TASK_Q_EN
 > 0u

138 
p_msg_q
 = &
p_tcb
->
MsgQ
;

139 
p_msg_q
->
NbrErsMax
 = (
OS_MSG_QTY
 )0;

141 
p_tcb
 =_tcb->
DbgNextP
;

142 
	`CPU_CRITICAL_EXIT
();

146 #i(
OS_CFG_Q_EN
 > 0u&& (
OS_CFG_DBG_EN
 > 0u)

147 
	`CPU_CRITICAL_ENTER
();

148 
p_q
 = 
OSQDbgLiP
;

149 
	`CPU_CRITICAL_EXIT
();

150 
p_q
 !(
OS_Q
 *)0) {

151 
	`CPU_CRITICAL_ENTER
();

152 
p_msg_q
 = &
p_q
->
MsgQ
;

153 
p_msg_q
->
NbrErsMax
 = (
OS_MSG_QTY
)0;

154 
p_q
 =_q->
DbgNextP
;

155 
	`CPU_CRITICAL_EXIT
();

159 
	`OS_TickLiRetPk
();

161 #i
OS_CFG_TMR_EN
 > 0u

162 
	`OS_TmrRetPk
();

166 *
p_r
 = 
OS_ERR_NONE
;

167 
	}
}

191 
	$OSStTaskCPUUgeIn
 (
OS_ERR
 *
p_r
)

193 
OS_ERR
 
r
;

194 
OS_TICK
 
dly
;

195 
	`CPU_SR_ALLOC
();

199 #ifde
OS_SAFETY_CRITICAL


200 i(
p_r
 =(
OS_ERR
 *)0) {

201 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

206 #i(
OS_CFG_TMR_EN
 > 0u)

207 
	`OSTaskSud
(&
OSTmrTaskTCB
, &
r
);

208 i(
r
 !
OS_ERR_NONE
) {

209 *
p_r
 = 
r
;

214 
	`OSTimeDly
((
OS_TICK
 )2,

215 (
OS_OPT
 )
OS_OPT_TIME_DLY
,

216 (
OS_ERR
 *)&
r
);

217 i(
r
 !
OS_ERR_NONE
) {

218 *
p_r
 = 
r
;

221 
	`CPU_CRITICAL_ENTER
();

222 
OSStTaskC
 = (
OS_TICK
)0;

223 
	`CPU_CRITICAL_EXIT
();

225 
dly
 = (
OS_TICK
)0;

226 i(
OSCfg_TickRe_Hz
 > 
OSCfg_StTaskRe_Hz
) {

227 
dly
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / 
OSCfg_StTaskRe_Hz
);

229 i(
dly
 =(
OS_TICK
)0) {

230 
dly
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / (
OS_RATE_HZ
)10);

233 
	`OSTimeDly
(
dly
,

234 
OS_OPT_TIME_DLY
,

235 &
r
);

237 #i(
OS_CFG_TMR_EN
 > 0u)

238 
	`OSTaskResume
(&
OSTmrTaskTCB
, &
r
);

239 i(
r
 !
OS_ERR_NONE
) {

240 *
p_r
 = 
r
;

245 
	`CPU_CRITICAL_ENTER
();

246 
OSStTaskTimeMax
 = (
CPU_TS
)0;

248 
OSStTaskCMax
 = 
OSStTaskC
;

249 
OSStTaskRdy
 = 
OS_STATE_RDY
;

250 
	`CPU_CRITICAL_EXIT
();

251 *
p_r
 = 
OS_ERR_NONE
;

252 
	}
}

281 
	$OS_StTask
 (*
p_g
)

283 #i
OS_CFG_DBG_EN
 > 0u

284 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

285 
OS_CPU_USAGE
 
uge
;

286 
OS_CYCLES
 
cyes_tٮ
;

287 
OS_CYCLES
 
cyes_div
;

288 
OS_CYCLES
 
cyes_mu
;

289 
OS_CYCLES
 
cyes_max
;

291 
OS_TCB
 *
p_tcb
;

293 
OS_TICK
 
r_max
;

294 
OS_TICK
 
r_mu
;

295 
OS_TICK
 
r_div
;

296 
OS_ERR
 
r
;

297 
OS_TICK
 
dly
;

298 
CPU_TS
 
ts_t
;

299 
CPU_TS
 
ts_d
;

300 
	`CPU_SR_ALLOC
();

304 
p_g
 =_arg;

305 
OSStTaskRdy
 !
DEF_TRUE
) {

306 
	`OSTimeDly
(2u * 
OSCfg_StTaskRe_Hz
,

307 
OS_OPT_TIME_DLY
,

308 &
r
);

310 
	`OSStRet
(&
r
);

312 
dly
 = (
OS_TICK
)0;

313 i(
OSCfg_TickRe_Hz
 > 
OSCfg_StTaskRe_Hz
) {

314 
dly
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / 
OSCfg_StTaskRe_Hz
);

316 i(
dly
 =(
OS_TICK
)0) {

317 
dly
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / (
OS_RATE_HZ
)10);

320 
DEF_ON
) {

321 
ts_t
 = 
	`OS_TS_GET
();

322 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


323 
OSIDisTimeMax
 = 
	`CPU_IDisMsMaxG
();

326 
	`CPU_CRITICAL_ENTER
();

327 
OSStTaskCRun
 = 
OSStTaskC
;

328 
OSStTaskC
 = (
OS_TICK
)0;

329 
	`CPU_CRITICAL_EXIT
();

331 i(
OSStTaskCMax
 > 
OSStTaskCRun
) {

332 i(
OSStTaskCMax
 < 400000u) {

333 
r_mu
 = 10000u;

334 
r_div
 = 1u;

335 } i(
OSStTaskCMax
 < 4000000u) {

336 
r_mu
 = 1000u;

337 
r_div
 = 10u;

338 } i(
OSStTaskCMax
 < 40000000u) {

339 
r_mu
 = 100u;

340 
r_div
 = 100u;

341 } i(
OSStTaskCMax
 < 400000000u) {

342 
r_mu
 = 10u;

343 
r_div
 = 1000u;

345 
r_mu
 = 1u;

346 
r_div
 = 10000u;

348 
r_max
 = 
OSStTaskCMax
 / 
r_div
;

349 
OSStTaskCPUUge
 = (
OS_CPU_USAGE
)((
OS_TICK
)10000u - 
r_mu
 * 
OSStTaskCRun
 / 
r_max
);

350 i(
OSStTaskCPUUgeMax
 < 
OSStTaskCPUUge
) {

351 
OSStTaskCPUUgeMax
 = 
OSStTaskCPUUge
;

354 
OSStTaskCPUUge
 = (
OS_CPU_USAGE
)10000u;

357 
	`OSStTaskHook
();

360 #i
OS_CFG_DBG_EN
 > 0u

361 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

362 
cyes_tٮ
 = (
OS_CYCLES
)0;

364 
	`CPU_CRITICAL_ENTER
();

365 
p_tcb
 = 
OSTaskDbgLiP
;

366 
	`CPU_CRITICAL_EXIT
();

367 
p_tcb
 !(
OS_TCB
 *)0) {

368 
	`OS_CRITICAL_ENTER
();

369 
p_tcb
->
CyesTٮPv
 =_tcb->
CyesTٮ
;

370 
p_tcb
->
CyesTٮ
 = (
OS_CYCLES
)0;

371 
	`OS_CRITICAL_EXIT
();

373 
cyes_tٮ
 +
p_tcb
->
CyesTٮPv
;

375 
	`CPU_CRITICAL_ENTER
();

376 
p_tcb
 =_tcb->
DbgNextP
;

377 
	`CPU_CRITICAL_EXIT
();

382 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

384 i(
cyes_tٮ
 > (
OS_CYCLES
)0u) {

385 i(
cyes_tٮ
 < 400000u) {

386 
cyes_mu
 = 10000u;

387 
cyes_div
 = 1u;

388 } i(
cyes_tٮ
 < 4000000u) {

389 
cyes_mu
 = 1000u;

390 
cyes_div
 = 10u;

391 } i(
cyes_tٮ
 < 40000000u) {

392 
cyes_mu
 = 100u;

393 
cyes_div
 = 100u;

394 } i(
cyes_tٮ
 < 400000000u) {

395 
cyes_mu
 = 10u;

396 
cyes_div
 = 1000u;

398 
cyes_mu
 = 1u;

399 
cyes_div
 = 10000u;

401 
cyes_max
 = 
cyes_tٮ
 / 
cyes_div
;

403 
cyes_mu
 = 0u;

404 
cyes_max
 = 1u;

407 
	`CPU_CRITICAL_ENTER
();

408 
p_tcb
 = 
OSTaskDbgLiP
;

409 
	`CPU_CRITICAL_EXIT
();

410 
p_tcb
 !(
OS_TCB
 *)0) {

411 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

412 
uge
 = (
OS_CPU_USAGE
)(
cyes_mu
 * 
p_tcb
->
CyesTٮPv
 / 
cyes_max
);

413 i(
uge
 > 10000u) {

414 
uge
 = 10000u;

416 
p_tcb
->
CPUUge
 = 
uge
;

417 i(
p_tcb
->
CPUUgeMax
 < 
uge
) {

418 
p_tcb
->
CPUUgeMax
 = 
uge
;

422 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

423 
	`OSTaskStkChk

p_tcb
,

424 &
p_tcb
->
StkFe
,

425 &
p_tcb
->
StkUd
,

426 &
r
);

429 
	`CPU_CRITICAL_ENTER
();

430 
p_tcb
 =_tcb->
DbgNextP
;

431 
	`CPU_CRITICAL_EXIT
();

435 i(
OSStRetFg
 =
DEF_TRUE
) {

436 
OSStRetFg
 = 
DEF_FALSE
;

437 
	`OSStRet
(&
r
);

440 
ts_d
 = 
	`OS_TS_GET
(- 
ts_t
;

441 i(
OSStTaskTimeMax
 < 
ts_d
) {

442 
OSStTaskTimeMax
 = 
ts_d
;

445 
	`OSTimeDly
(
dly
,

446 
OS_OPT_TIME_DLY
,

447 &
r
);

449 
	}
}

472 
	$OS_StTaskIn
 (
OS_ERR
 *
p_r
)

474 #ifde
OS_SAFETY_CRITICAL


475 i(
p_r
 =(
OS_ERR
 *)0) {

476 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

481 
OSStTaskC
 = (
OS_TICK
)0;

482 
OSStTaskCRun
 = (
OS_TICK
)0;

483 
OSStTaskCMax
 = (
OS_TICK
)0;

484 
OSStTaskRdy
 = 
OS_STATE_NOT_RDY
;

485 
OSStRetFg
 = 
DEF_FALSE
;

488 i(
OSCfg_StTaskStkBaP
 =(
CPU_STK
 *)0) {

489 *
p_r
 = 
OS_ERR_STAT_STK_INVALID
;

493 i(
OSCfg_StTaskStkSize
 < 
OSCfg_StkSizeM
) {

494 *
p_r
 = 
OS_ERR_STAT_STK_SIZE_INVALID
;

498 i(
OSCfg_StTaskPrio
 >(
OS_CFG_PRIO_MAX
 - 1u)) {

499 *
p_r
 = 
OS_ERR_STAT_PRIO_INVALID
;

503 
	`OSTaskCe
((
OS_TCB
 *)&
OSStTaskTCB
,

504 (
CPU_CHAR
 *)((*)"uC/OS-III Stat Task"),

505 (
OS_TASK_PTR
 )
OS_StTask
,

507 (
OS_PRIO
 )
OSCfg_StTaskPrio
,

508 (
CPU_STK
 *)
OSCfg_StTaskStkBaP
,

509 (
CPU_STK_SIZE
)
OSCfg_StTaskStkLim
,

510 (
CPU_STK_SIZE
)
OSCfg_StTaskStkSize
,

511 (
OS_MSG_QTY
 )0,

512 (
OS_TICK
 )0,

514 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
),

515 (
OS_ERR
 *)
p_r
);

516 
	}
}

	@uCOS-III/Source/os_task.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_sk__c
 = "$Id: $";

61 #i
OS_CFG_TASK_CHANGE_PRIO_EN
 > 0u

62 
	$OSTaskChgePrio
 (
OS_TCB
 *
p_tcb
,

63 
OS_PRIO
 
io_w
,

64 
OS_ERR
 *
p_r
)

66 
CPU_BOOLEAN
 
lf
;

67 
	`CPU_SR_ALLOC
();

71 #ifde
OS_SAFETY_CRITICAL


72 i(
p_r
 =(
OS_ERR
 *)0) {

73 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

78 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

79 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

80 *
p_r
 = 
OS_ERR_TASK_CHANGE_PRIO_ISR
;

85 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

86 i(
io_w
 == 0) {

87 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

92 i(
io_w
 >(
OS_CFG_PRIO_MAX
 - 1u)) {

93 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

97 i(
p_tcb
 =(
OS_TCB
 *)0) {

98 
	`CPU_CRITICAL_ENTER
();

99 
p_tcb
 = 
OSTCBCurP
;

100 
	`CPU_CRITICAL_EXIT
();

101 
lf
 = 
DEF_TRUE
;

103 
lf
 = 
DEF_FALSE
;

106 
	`OS_CRITICAL_ENTER
();

107 
p_tcb
->
TaskS
) {

108 
OS_TASK_STATE_RDY
:

109 
	`OS_RdyLiRemove
(
p_tcb
);

110 
p_tcb
->
Prio
 = 
io_w
;

111 
	`OS_PrioIn
(
p_tcb
->
Prio
);

112 i(
lf
 =
DEF_TRUE
) {

113 
	`OS_RdyLiInHd
(
p_tcb
);

115 
	`OS_RdyLiInTa
(
p_tcb
);

119 
OS_TASK_STATE_DLY
:

120 
OS_TASK_STATE_SUSPENDED
:

121 
OS_TASK_STATE_DLY_SUSPENDED
:

122 
p_tcb
->
Prio
 = 
io_w
;

125 
OS_TASK_STATE_PEND
:

126 
OS_TASK_STATE_PEND_TIMEOUT
:

127 
OS_TASK_STATE_PEND_SUSPENDED
:

128 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

129 
p_tcb
->
PdOn
) {

130 
OS_TASK_PEND_ON_TASK_Q
:

131 
OS_TASK_PEND_ON_TASK_SEM
:

132 
OS_TASK_PEND_ON_FLAG
:

133 
p_tcb
->
Prio
 = 
io_w
;

136 
OS_TASK_PEND_ON_MUTEX
:

137 
OS_TASK_PEND_ON_MULTI
:

138 
OS_TASK_PEND_ON_Q
:

139 
OS_TASK_PEND_ON_SEM
:

140 
	`OS_PdLiChgePrio
(
p_tcb
,

141 
io_w
);

150 
	`OS_CRITICAL_EXIT
();

151 *
p_r
 = 
OS_ERR_STATE_INVALID
;

155 
	`OS_CRITICAL_EXIT_NO_SCHED
();

157 
	`OSSched
();

159 *
p_r
 = 
OS_ERR_NONE
;

160 
	}
}

249 
	$OSTaskCe
 (
OS_TCB
 *
p_tcb
,

250 
CPU_CHAR
 *
p_me
,

251 
OS_TASK_PTR
 
p_sk
,

252 *
p_g
,

253 
OS_PRIO
 
io
,

254 
CPU_STK
 *
p_k_ba
,

255 
CPU_STK_SIZE
 
k_lim
,

256 
CPU_STK_SIZE
 
k_size
,

257 
OS_MSG_QTY
 
q_size
,

258 
OS_TICK
 
time_qu
,

259 *
p_ext
,

260 
OS_OPT
 
t
,

261 
OS_ERR
 *
p_r
)

263 
CPU_STK_SIZE
 
i
;

264 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

265 
OS_REG_ID
 
g_nbr
;

267 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

268 
OS_TLS_ID
 
id
;

271 
CPU_STK
 *
p_
;

272 
CPU_STK
 *
p_k_lim
;

273 
	`CPU_SR_ALLOC
();

277 #ifde
OS_SAFETY_CRITICAL


278 i(
p_r
 =(
OS_ERR
 *)0) {

279 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

284 #ifde
OS_SAFETY_CRITICAL_IEC61508


285 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

286 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

291 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

292 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

293 *
p_r
 = 
OS_ERR_TASK_CREATE_ISR
;

298 #i
OS_CFG_ARG_CHK_EN
 > 0u

299 i(
p_tcb
 =(
OS_TCB
 *)0) {

300 *
p_r
 = 
OS_ERR_TCB_INVALID
;

303 i(
p_sk
 =(
OS_TASK_PTR
)0) {

304 *
p_r
 = 
OS_ERR_TASK_INVALID
;

307 i(
p_k_ba
 =(
CPU_STK
 *)0) {

308 *
p_r
 = 
OS_ERR_STK_INVALID
;

311 i(
k_size
 < 
OSCfg_StkSizeM
) {

312 *
p_r
 = 
OS_ERR_STK_SIZE_INVALID
;

315 i(
k_lim
 >
k_size
) {

316 *
p_r
 = 
OS_ERR_STK_LIMIT_INVALID
;

319 i(
io
 >
OS_CFG_PRIO_MAX
) {

320 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

325 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

326 i(
io
 =(
OS_PRIO
)0) {

327 i(
p_tcb
 !&
OSIQTaskTCB
) {

328 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

334 i(
io
 =(
OS_CFG_PRIO_MAX
 - 1u)) {

335 i(
p_tcb
 !&
OSIdTaskTCB
) {

336 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

341 
	`OS_TaskInTCB
(
p_tcb
);

343 *
p_r
 = 
OS_ERR_NONE
;

345 i((
t
 & 
OS_OPT_TASK_STK_CHK
!(
OS_OPT
)0) {

346 i((
t
 & 
OS_OPT_TASK_STK_CLR
!(
OS_OPT
)0) {

347 
p_
 = 
p_k_ba
;

348 
i
 = 0u; i < 
k_size
; i++) {

349 *
p_
 = (
CPU_STK
)0;

350 
p_
++;

355 #i(
CPU_CFG_STK_GROWTH
 =
CPU_STK_GROWTH_HI_TO_LO
)

356 
p_k_lim
 = 
p_k_ba
 + 
k_lim
;

358 
p_k_lim
 = 
p_k_ba
 + (
k_size
 - 1u- 
k_lim
;

361 
p_
 = 
	`OSTaskStkIn
(
p_sk
,

362 
p_g
,

363 
p_k_ba
,

364 
p_k_lim
,

365 
k_size
,

366 
t
);

369 
p_tcb
->
TaskEryAddr
 = 
p_sk
;

370 
p_tcb
->
TaskEryArg
 = 
p_g
;

372 
p_tcb
->
NameP
 = 
p_me
;

374 
p_tcb
->
Prio
 = 
io
;

376 
p_tcb
->
StkP
 = 
p_
;

377 
p_tcb
->
StkLimP
 = 
p_k_lim
;

379 
p_tcb
->
TimeQu
 = 
time_qu
;

380 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

381 i(
time_qu
 =(
OS_TICK
)0) {

382 
p_tcb
->
TimeQuC
 = 
OSSchedRoundRobDtTimeQu
;

384 
p_tcb
->
TimeQuC
 = 
time_qu
;

387 
p_tcb
->
ExtP
 = 
p_ext
;

388 
p_tcb
->
StkBaP
 = 
p_k_ba
;

389 
p_tcb
->
StkSize
 = 
k_size
;

390 
p_tcb
->
O
 = 
t
;

392 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

393 
g_nbr
 = 0u;eg_nb< 
OS_CFG_TASK_REG_TBL_SIZE
;eg_nbr++) {

394 
p_tcb
->
RegTbl
[
g_nbr
] = (
OS_REG
)0;

398 #i
OS_CFG_TASK_Q_EN
 > 0u

399 
	`OS_MsgQIn
(&
p_tcb
->
MsgQ
,

400 
q_size
);

402 ()&
q_size
;

405 
	`OSTaskCeHook
(
p_tcb
);

407 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

408 
id
 = 0u; id < 
OS_CFG_TLS_TBL_SIZE
; id++) {

409 
p_tcb
->
TLS_Tbl
[
id
] = (
OS_TLS
)0;

411 
	`OS_TLS_TaskCe
(
p_tcb
);

414 
	`OS_CRITICAL_ENTER
();

415 
	`OS_PrioIn
(
p_tcb
->
Prio
);

416 
	`OS_RdyLiInTa
(
p_tcb
);

418 #i
OS_CFG_DBG_EN
 > 0u

419 
	`OS_TaskDbgLiAdd
(
p_tcb
);

422 
OSTaskQty
++;

424 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

425 
	`OS_CRITICAL_EXIT
();

429 
	`OS_CRITICAL_EXIT_NO_SCHED
();

431 
	`OSSched
();

432 
	}
}

459 #i
OS_CFG_TASK_DEL_EN
 > 0u

460 
	$OSTaskD
 (
OS_TCB
 *
p_tcb
,

461 
OS_ERR
 *
p_r
)

463 
	`CPU_SR_ALLOC
();

467 #ifde
OS_SAFETY_CRITICAL


468 i(
p_r
 =(
OS_ERR
 *)0) {

469 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

474 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

475 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

476 *
p_r
 = 
OS_ERR_TASK_DEL_ISR
;

481 i(
p_tcb
 =&
OSIdTaskTCB
) {

482 *
p_r
 = 
OS_ERR_TASK_DEL_IDLE
;

486 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

487 i(
p_tcb
 =&
OSIQTaskTCB
) {

488 *
p_r
 = 
OS_ERR_TASK_DEL_INVALID
;

493 i(
p_tcb
 =(
OS_TCB
 *)0) {

494 
	`CPU_CRITICAL_ENTER
();

495 
p_tcb
 = 
OSTCBCurP
;

496 
	`CPU_CRITICAL_EXIT
();

499 
	`OS_CRITICAL_ENTER
();

500 
p_tcb
->
TaskS
) {

501 
OS_TASK_STATE_RDY
:

502 
	`OS_RdyLiRemove
(
p_tcb
);

505 
OS_TASK_STATE_SUSPENDED
:

508 
OS_TASK_STATE_DLY
:

509 
OS_TASK_STATE_DLY_SUSPENDED
:

510 
	`OS_TickLiRemove
(
p_tcb
);

513 
OS_TASK_STATE_PEND
:

514 
OS_TASK_STATE_PEND_SUSPENDED
:

515 
OS_TASK_STATE_PEND_TIMEOUT
:

516 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

517 
	`OS_TickLiRemove
(
p_tcb
);

518 
p_tcb
->
PdOn
) {

519 
OS_TASK_PEND_ON_NOTHING
:

520 
OS_TASK_PEND_ON_TASK_Q
:

521 
OS_TASK_PEND_ON_TASK_SEM
:

524 
OS_TASK_PEND_ON_FLAG
:

525 
OS_TASK_PEND_ON_MULTI
:

526 
OS_TASK_PEND_ON_MUTEX
:

527 
OS_TASK_PEND_ON_Q
:

528 
OS_TASK_PEND_ON_SEM
:

529 
	`OS_PdLiRemove
(
p_tcb
);

538 
	`OS_CRITICAL_EXIT
();

539 *
p_r
 = 
OS_ERR_STATE_INVALID
;

543 #i
OS_CFG_TASK_Q_EN
 > 0u

544 ()
	`OS_MsgQFeA
(&
p_tcb
->
MsgQ
);

547 
	`OSTaskDHook
(
p_tcb
);

549 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

550 
	`OS_TLS_TaskD
(
p_tcb
);

553 #i
OS_CFG_DBG_EN
 > 0u

554 
	`OS_TaskDbgLiRemove
(
p_tcb
);

556 
OSTaskQty
--;

558 
	`OS_TaskInTCB
(
p_tcb
);

559 
p_tcb
->
TaskS
 = (
OS_STATE
)
OS_TASK_STATE_DEL
;

561 
	`OS_CRITICAL_EXIT_NO_SCHED
();

563 *
p_r
 = 
OS_ERR_NONE
;

565 
	`OSSched
();

566 
	}
}

593 #i
OS_CFG_TASK_Q_EN
 > 0u

594 
OS_MSG_QTY
 
	$OSTaskQFlush
 (
OS_TCB
 *
p_tcb
,

595 
OS_ERR
 *
p_r
)

597 
OS_MSG_QTY
 
s
;

598 
	`CPU_SR_ALLOC
();

602 #ifde
OS_SAFETY_CRITICAL


603 i(
p_r
 =(
OS_ERR
 *)0) {

604 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

605  ((
OS_MSG_QTY
)0);

609 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

610 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

611 *
p_r
 = 
OS_ERR_FLUSH_ISR
;

612  ((
OS_MSG_QTY
)0);

616 i(
p_tcb
 =(
OS_TCB
 *)0) {

617 
	`CPU_CRITICAL_ENTER
();

618 
p_tcb
 = 
OSTCBCurP
;

619 
	`CPU_CRITICAL_EXIT
();

622 
	`OS_CRITICAL_ENTER
();

623 
s
 = 
	`OS_MsgQFeA
(&
p_tcb
->
MsgQ
);

624 
	`OS_CRITICAL_EXIT
();

625 *
p_r
 = 
OS_ERR_NONE
;

626  (
s
);

627 
	}
}

671 #i
OS_CFG_TASK_Q_EN
 > 0u

672 *
	$OSTaskQPd
 (
OS_TICK
 
timeout
,

673 
OS_OPT
 
t
,

674 
OS_MSG_SIZE
 *
p_msg_size
,

675 
CPU_TS
 *
p_ts
,

676 
OS_ERR
 *
p_r
)

678 
OS_MSG_Q
 *
p_msg_q
;

679 *
p_void
;

680 
	`CPU_SR_ALLOC
();

684 #ifde
OS_SAFETY_CRITICAL


685 i(
p_r
 =(
OS_ERR
 *)0) {

686 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

691 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

692 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

693 *
p_r
 = 
OS_ERR_PEND_ISR
;

698 #i
OS_CFG_ARG_CHK_EN
 > 0u

699 i(
p_msg_size
 =(
OS_MSG_SIZE
 *)0) {

700 *
p_r
 = 
OS_ERR_PTR_INVALID
;

703 
t
) {

704 
OS_OPT_PEND_BLOCKING
:

705 
OS_OPT_PEND_NON_BLOCKING
:

709 *
p_r
 = 
OS_ERR_OPT_INVALID
;

714 i(
p_ts
 !(
CPU_TS
 *)0) {

715 *
p_ts
 = (
CPU_TS
 )0;

718 
	`CPU_CRITICAL_ENTER
();

719 
p_msg_q
 = &
OSTCBCurP
->
MsgQ
;

720 
p_void
 = 
	`OS_MsgQG
(
p_msg_q
,

721 
p_msg_size
,

722 
p_ts
,

723 
p_r
);

724 i(*
p_r
 =
OS_ERR_NONE
) {

725 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

726 i(
p_ts
 !(
CPU_TS
 *)0) {

727 
OSTCBCurP
->
MsgQPdTime
 = 
	`OS_TS_GET
(- *
p_ts
;

728 i(
OSTCBCurP
->
MsgQPdTimeMax
 < OSTCBCurP->
MsgQPdTime
) {

729 
OSTCBCurP
->
MsgQPdTimeMax
 = OSTCBCurP->
MsgQPdTime
;

733 
	`CPU_CRITICAL_EXIT
();

734  (
p_void
);

737 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

738 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

739 
	`CPU_CRITICAL_EXIT
();

742 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

743 
	`CPU_CRITICAL_EXIT
();

744 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

749 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

750 
	`OS_Pd
((
OS_PEND_DATA
 *)0,

751 (
OS_PEND_OBJ
 *)0,

752 (
OS_STATE
 )
OS_TASK_PEND_ON_TASK_Q
,

753 (
OS_TICK
 )
timeout
);

754 
	`OS_CRITICAL_EXIT_NO_SCHED
();

756 
	`OSSched
();

758 
	`CPU_CRITICAL_ENTER
();

759 
OSTCBCurP
->
PdStus
) {

760 
OS_STATUS_PEND_OK
:

761 
p_void
 = 
OSTCBCurP
->
MsgP
;

762 *
p_msg_size
 = 
OSTCBCurP
->
MsgSize
;

763 i(
p_ts
 !(
CPU_TS
 *)0) {

764 *
p_ts
 = 
OSTCBCurP
->
TS
;

765 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

766 
OSTCBCurP
->
MsgQPdTime
 = 
	`OS_TS_GET
(- OSTCBCurP->
TS
;

767 i(
OSTCBCurP
->
MsgQPdTimeMax
 < OSTCBCurP->
MsgQPdTime
) {

768 
OSTCBCurP
->
MsgQPdTimeMax
 = OSTCBCurP->
MsgQPdTime
;

772 *
p_r
 = 
OS_ERR_NONE
;

775 
OS_STATUS_PEND_ABORT
:

776 
p_void
 = (*)0;

777 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

778 i(
p_ts
 !(
CPU_TS
 *)0) {

779 *
p_ts
 = (
CPU_TS
 )0;

781 *
p_r
 = 
OS_ERR_PEND_ABORT
;

784 
OS_STATUS_PEND_TIMEOUT
:

786 
p_void
 = (*)0;

787 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

788 i(
p_ts
 !(
CPU_TS
 *)0) {

789 *
p_ts
 = 
OSTCBCurP
->
TS
;

791 *
p_r
 = 
OS_ERR_TIMEOUT
;

794 
	`CPU_CRITICAL_EXIT
();

795  (
p_void
);

796 
	}
}

827 #i(
OS_CFG_TASK_Q_EN
 > 0u&& (
OS_CFG_TASK_Q_PEND_ABORT_EN
 > 0u)

828 
CPU_BOOLEAN
 
	$OSTaskQPdAbt
 (
OS_TCB
 *
p_tcb
,

829 
OS_OPT
 
t
,

830 
OS_ERR
 *
p_r
)

832 
CPU_TS
 
ts
;

833 
	`CPU_SR_ALLOC
();

837 #ifde
OS_SAFETY_CRITICAL


838 i(
p_r
 =(
OS_ERR
 *)0) {

839 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

840  (
DEF_FALSE
);

844 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

845 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

846 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

847  (
DEF_FALSE
);

851 #i
OS_CFG_ARG_CHK_EN
 > 0u

852 
t
) {

853 
OS_OPT_POST_NONE
:

854 
OS_OPT_POST_NO_SCHED
:

858 *
p_r
 = 
OS_ERR_OPT_INVALID
;

859  (
DEF_FALSE
);

863 
	`CPU_CRITICAL_ENTER
();

864 #i
OS_CFG_ARG_CHK_EN
 > 0u

865 i((
p_tcb
 =(
OS_TCB
 *)0) ||

866 (
p_tcb
 =
OSTCBCurP
)) {

867 
	`CPU_CRITICAL_EXIT
();

868 *
p_r
 = 
OS_ERR_PEND_ABORT_SELF
;

869  (
DEF_FALSE
);

873 i(
p_tcb
->
PdOn
 !
OS_TASK_PEND_ON_TASK_Q
) {

874 
	`CPU_CRITICAL_EXIT
();

875 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

876  (
DEF_FALSE
);

879 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

880 
ts
 = 
	`OS_TS_GET
();

881 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)0,

882 
p_tcb
,

883 
ts
);

884 
	`OS_CRITICAL_EXIT_NO_SCHED
();

885 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

886 
	`OSSched
();

888 *
p_r
 = 
OS_ERR_NONE
;

889  (
DEF_TRUE
);

890 
	}
}

929 #i
OS_CFG_TASK_Q_EN
 > 0u

930 
	$OSTaskQPo
 (
OS_TCB
 *
p_tcb
,

931 *
p_void
,

932 
OS_MSG_SIZE
 
msg_size
,

933 
OS_OPT
 
t
,

934 
OS_ERR
 *
p_r
)

936 
CPU_TS
 
ts
;

940 #ifde
OS_SAFETY_CRITICAL


941 i(
p_r
 =(
OS_ERR
 *)0) {

942 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

947 #i
OS_CFG_ARG_CHK_EN
 > 0u

948 
t
) {

949 
OS_OPT_POST_FIFO
:

950 
OS_OPT_POST_LIFO
:

951 
OS_OPT_POST_FIFO
 | 
OS_OPT_POST_NO_SCHED
:

952 
OS_OPT_POST_LIFO
 | 
OS_OPT_POST_NO_SCHED
:

956 *
p_r
 = 
OS_ERR_OPT_INVALID
;

961 
ts
 = 
	`OS_TS_GET
();

963 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

964 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

965 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_TASK_MSG
,

966 (*)
p_tcb
,

967 (*)
p_void
,

968 (
OS_MSG_SIZE
)
msg_size
,

969 (
OS_FLAGS
 )0,

970 (
OS_OPT
 )
t
,

971 (
CPU_TS
 )
ts
,

972 (
OS_ERR
 *)
p_r
);

977 
	`OS_TaskQPo
(
p_tcb
,

978 
p_void
,

979 
msg_size
,

980 
t
,

981 
ts
,

982 
p_r
);

983 
	}
}

1010 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1011 
OS_REG
 
	$OSTaskRegG
 (
OS_TCB
 *
p_tcb
,

1012 
OS_REG_ID
 
id
,

1013 
OS_ERR
 *
p_r
)

1015 
OS_REG
 
vue
;

1016 
	`CPU_SR_ALLOC
();

1020 #ifde
OS_SAFETY_CRITICAL


1021 i(
p_r
 =(
OS_ERR
 *)0) {

1022 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1023  ((
OS_REG
)0);

1027 #i
OS_CFG_ARG_CHK_EN
 > 0u

1028 i(
id
 >
OS_CFG_TASK_REG_TBL_SIZE
) {

1029 *
p_r
 = 
OS_ERR_REG_ID_INVALID
;

1030  ((
OS_REG
)0);

1034 
	`CPU_CRITICAL_ENTER
();

1035 i(
p_tcb
 =(
OS_TCB
 *)0) {

1036 
p_tcb
 = 
OSTCBCurP
;

1038 
vue
 = 
p_tcb
->
RegTbl
[
id
];

1039 
	`CPU_CRITICAL_EXIT
();

1040 *
p_r
 = 
OS_ERR_NONE
;

1041  ((
OS_REG
)
vue
);

1042 
	}
}

1063 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1064 
OS_REG_ID
 
	$OSTaskRegGID
 (
OS_ERR
 *
p_r
)

1066 
OS_REG_ID
 
id
;

1067 
	`CPU_SR_ALLOC
();

1071 #ifde
OS_SAFETY_CRITICAL


1072 i(
p_r
 =(
OS_ERR
 *)0) {

1073 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1074  ((
OS_REG_ID
)
OS_CFG_TASK_REG_TBL_SIZE
);

1078 
	`CPU_CRITICAL_ENTER
();

1079 i(
OSTaskRegNextAvaID
 >
OS_CFG_TASK_REG_TBL_SIZE
) {

1080 *
p_r
 = 
OS_ERR_NO_MORE_ID_AVAIL
;

1081 
	`CPU_CRITICAL_EXIT
();

1082  ((
OS_REG_ID
)
OS_CFG_TASK_REG_TBL_SIZE
);

1085 
id
 = 
OSTaskRegNextAvaID
;

1086 
OSTaskRegNextAvaID
++;

1087 
	`CPU_CRITICAL_EXIT
();

1088 *
p_r
 = 
OS_ERR_NONE
;

1089  (
id
);

1090 
	}
}

1119 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1120 
	$OSTaskRegS
 (
OS_TCB
 *
p_tcb
,

1121 
OS_REG_ID
 
id
,

1122 
OS_REG
 
vue
,

1123 
OS_ERR
 *
p_r
)

1125 
	`CPU_SR_ALLOC
();

1129 #ifde
OS_SAFETY_CRITICAL


1130 i(
p_r
 =(
OS_ERR
 *)0) {

1131 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1136 #i
OS_CFG_ARG_CHK_EN
 > 0u

1137 i(
id
 >
OS_CFG_TASK_REG_TBL_SIZE
) {

1138 *
p_r
 = 
OS_ERR_REG_ID_INVALID
;

1143 
	`CPU_CRITICAL_ENTER
();

1144 i(
p_tcb
 =(
OS_TCB
 *)0) {

1145 
p_tcb
 = 
OSTCBCurP
;

1147 
p_tcb
->
RegTbl
[
id
] = 
vue
;

1148 
	`CPU_CRITICAL_EXIT
();

1149 *
p_r
 = 
OS_ERR_NONE
;

1150 
	}
}

1175 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1176 
	$OSTaskResume
 (
OS_TCB
 *
p_tcb
,

1177 
OS_ERR
 *
p_r
)

1179 
	`CPU_SR_ALLOC
();

1183 #ifde
OS_SAFETY_CRITICAL


1184 i(
p_r
 =(
OS_ERR
 *)0) {

1185 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1190 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 == 0u) && \

1191 (
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u)

1192 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1193 *
p_r
 = 
OS_ERR_TASK_RESUME_ISR
;

1199 
	`CPU_CRITICAL_ENTER
();

1200 #i
OS_CFG_ARG_CHK_EN
 > 0u

1201 i((
p_tcb
 =(
OS_TCB
 *)0) ||

1202 (
p_tcb
 =
OSTCBCurP
)) {

1203 
	`CPU_CRITICAL_EXIT
();

1204 *
p_r
 = 
OS_ERR_TASK_RESUME_SELF
;

1208 
	`CPU_CRITICAL_EXIT
();

1210 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1211 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1212 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_TASK_RESUME
,

1213 (*)
p_tcb
,

1215 (
OS_MSG_SIZE
)0,

1216 (
OS_FLAGS
 )0,

1217 (
OS_OPT
 )0,

1218 (
CPU_TS
 )0,

1219 (
OS_ERR
 *)
p_r
);

1224 
	`OS_TaskResume
(
p_tcb
, 
p_r
);

1225 
	}
}

1262 
OS_SEM_CTR
 
	$OSTaskSemPd
 (
OS_TICK
 
timeout
,

1263 
OS_OPT
 
t
,

1264 
CPU_TS
 *
p_ts
,

1265 
OS_ERR
 *
p_r
)

1267 
OS_SEM_CTR
 
r
;

1268 
	`CPU_SR_ALLOC
();

1272 #ifde
OS_SAFETY_CRITICAL


1273 i(
p_r
 =(
OS_ERR
 *)0) {

1274 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1275  ((
OS_SEM_CTR
)0);

1279 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1280 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1281 *
p_r
 = 
OS_ERR_PEND_ISR
;

1282  ((
OS_SEM_CTR
)0);

1286 #i
OS_CFG_ARG_CHK_EN
 > 0u

1287 
t
) {

1288 
OS_OPT_PEND_BLOCKING
:

1289 
OS_OPT_PEND_NON_BLOCKING
:

1293 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1294  ((
OS_SEM_CTR
)0);

1298 i(
p_ts
 !(
CPU_TS
 *)0) {

1299 *
p_ts
 = (
CPU_TS
 )0;

1302 
	`CPU_CRITICAL_ENTER
();

1303 i(
OSTCBCurP
->
SemC
 > (
OS_SEM_CTR
)0) {

1304 
OSTCBCurP
->
SemC
--;

1305 
r
 = 
OSTCBCurP
->
SemC
;

1306 i(
p_ts
 !(
CPU_TS
 *)0) {

1307 *
p_ts
 = 
OSTCBCurP
->
TS
;

1309 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

1310 
OSTCBCurP
->
SemPdTime
 = 
	`OS_TS_GET
(- OSTCBCurP->
TS
;

1311 i(
OSTCBCurP
->
SemPdTimeMax
 < OSTCBCurP->
SemPdTime
) {

1312 
OSTCBCurP
->
SemPdTimeMax
 = OSTCBCurP->
SemPdTime
;

1315 
	`CPU_CRITICAL_EXIT
();

1316 *
p_r
 = 
OS_ERR_NONE
;

1317  (
r
);

1320 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

1321 
	`CPU_CRITICAL_EXIT
();

1322 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

1323  ((
OS_SEM_CTR
)0);

1325 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

1326 
	`CPU_CRITICAL_EXIT
();

1327 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

1328  ((
OS_SEM_CTR
)0);

1332 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

1333 
	`OS_Pd
((
OS_PEND_DATA
 *)0,

1334 (
OS_PEND_OBJ
 *)0,

1335 (
OS_STATE
 )
OS_TASK_PEND_ON_TASK_SEM
,

1336 (
OS_TICK
 )
timeout
);

1337 
	`OS_CRITICAL_EXIT_NO_SCHED
();

1339 
	`OSSched
();

1341 
	`CPU_CRITICAL_ENTER
();

1342 
OSTCBCurP
->
PdStus
) {

1343 
OS_STATUS_PEND_OK
:

1344 i(
p_ts
 !(
CPU_TS
 *)0) {

1345 *
p_ts
 = 
OSTCBCurP
->
TS
;

1346 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

1347 
OSTCBCurP
->
SemPdTime
 = 
	`OS_TS_GET
(- OSTCBCurP->
TS
;

1348 i(
OSTCBCurP
->
SemPdTimeMax
 < OSTCBCurP->
SemPdTime
) {

1349 
OSTCBCurP
->
SemPdTimeMax
 = OSTCBCurP->
SemPdTime
;

1353 *
p_r
 = 
OS_ERR_NONE
;

1356 
OS_STATUS_PEND_ABORT
:

1357 i(
p_ts
 !(
CPU_TS
 *)0) {

1358 *
p_ts
 = 
OSTCBCurP
->
TS
;

1360 *
p_r
 = 
OS_ERR_PEND_ABORT
;

1363 
OS_STATUS_PEND_TIMEOUT
:

1364 i(
p_ts
 !(
CPU_TS
 *)0) {

1365 *
p_ts
 = (
CPU_TS
 )0;

1367 *
p_r
 = 
OS_ERR_TIMEOUT
;

1371 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

1374 
r
 = 
OSTCBCurP
->
SemC
;

1375 
	`CPU_CRITICAL_EXIT
();

1376  (
r
);

1377 
	}
}

1408 #i
OS_CFG_TASK_SEM_PEND_ABORT_EN
 > 0u

1409 
CPU_BOOLEAN
 
	$OSTaskSemPdAbt
 (
OS_TCB
 *
p_tcb
,

1410 
OS_OPT
 
t
,

1411 
OS_ERR
 *
p_r
)

1413 
CPU_TS
 
ts
;

1414 
	`CPU_SR_ALLOC
();

1418 #ifde
OS_SAFETY_CRITICAL


1419 i(
p_r
 =(
OS_ERR
 *)0) {

1420 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1421  (
DEF_FALSE
);

1425 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1426 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1427 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

1428  (
DEF_FALSE
);

1432 #i
OS_CFG_ARG_CHK_EN
 > 0u

1433 
t
) {

1434 
OS_OPT_POST_NONE
:

1435 
OS_OPT_POST_NO_SCHED
:

1439 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1440  (
DEF_FALSE
);

1444 
	`CPU_CRITICAL_ENTER
();

1445 i((
p_tcb
 =(
OS_TCB
 *)0) ||

1446 (
p_tcb
 =
OSTCBCurP
)) {

1447 
	`CPU_CRITICAL_EXIT
();

1448 *
p_r
 = 
OS_ERR_PEND_ABORT_SELF
;

1449  (
DEF_FALSE
);

1452 i(
p_tcb
->
PdOn
 !
OS_TASK_PEND_ON_TASK_SEM
) {

1453 
	`CPU_CRITICAL_EXIT
();

1454 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

1455  (
DEF_FALSE
);

1457 
	`CPU_CRITICAL_EXIT
();

1459 
	`OS_CRITICAL_ENTER
();

1460 
ts
 = 
	`OS_TS_GET
();

1461 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)0,

1462 
p_tcb
,

1463 
ts
);

1464 
	`OS_CRITICAL_EXIT_NO_SCHED
();

1465 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

1466 
	`OSSched
();

1468 *
p_r
 = 
OS_ERR_NONE
;

1469  (
DEF_TRUE
);

1470 
	}
}

1497 
OS_SEM_CTR
 
	$OSTaskSemPo
 (
OS_TCB
 *
p_tcb
,

1498 
OS_OPT
 
t
,

1499 
OS_ERR
 *
p_r
)

1501 
OS_SEM_CTR
 
r
;

1502 
CPU_TS
 
ts
;

1506 #ifde
OS_SAFETY_CRITICAL


1507 i(
p_r
 =(
OS_ERR
 *)0) {

1508 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1509  ((
OS_SEM_CTR
)0);

1513 #i
OS_CFG_ARG_CHK_EN
 > 0u

1514 
t
) {

1515 
OS_OPT_POST_NONE
:

1516 
OS_OPT_POST_NO_SCHED
:

1520 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1521  ((
OS_SEM_CTR
)0u);

1525 
ts
 = 
	`OS_TS_GET
();

1527 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1528 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1529 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_TASK_SIGNAL
,

1530 (*)
p_tcb
,

1532 (
OS_MSG_SIZE
)0,

1533 (
OS_FLAGS
 )0,

1534 (
OS_OPT
 )0,

1535 (
CPU_TS
 )
ts
,

1536 (
OS_ERR
 *)
p_r
);

1537  ((
OS_SEM_CTR
)0);

1541 
r
 = 
	`OS_TaskSemPo
(
p_tcb
,

1542 
t
,

1543 
ts
,

1544 
p_r
);

1546  (
r
);

1547 
	}
}

1570 
OS_SEM_CTR
 
	$OSTaskSemS
 (
OS_TCB
 *
p_tcb
,

1571 
OS_SEM_CTR
 
t
,

1572 
OS_ERR
 *
p_r
)

1574 
OS_SEM_CTR
 
r
;

1575 
	`CPU_SR_ALLOC
();

1579 #ifde
OS_SAFETY_CRITICAL


1580 i(
p_r
 =(
OS_ERR
 *)0) {

1581 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1582  ((
OS_SEM_CTR
)0);

1586 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1587 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1588 *
p_r
 = 
OS_ERR_SET_ISR
;

1589  ((
OS_SEM_CTR
)0);

1593 
	`CPU_CRITICAL_ENTER
();

1594 i(
p_tcb
 =(
OS_TCB
 *)0) {

1595 
p_tcb
 = 
OSTCBCurP
;

1597 
r
 = 
p_tcb
->
SemC
;

1598 
p_tcb
->
SemC
 = (
OS_SEM_CTR
)
t
;

1599 
	`CPU_CRITICAL_EXIT
();

1600 *
p_r
 = 
OS_ERR_NONE
;

1601  (
r
);

1602 
	}
}

1629 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

1630 
	$OSTaskStkChk
 (
OS_TCB
 *
p_tcb
,

1631 
CPU_STK_SIZE
 *
p_
,

1632 
CPU_STK_SIZE
 *
p_ud
,

1633 
OS_ERR
 *
p_r
)

1635 
CPU_STK_SIZE
 
_k
;

1636 
CPU_STK
 *
p_k
;

1637 
	`CPU_SR_ALLOC
();

1641 #ifde
OS_SAFETY_CRITICAL


1642 i(
p_r
 =(
OS_ERR
 *)0) {

1643 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1648 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1649 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1650 *
p_r
 = 
OS_ERR_TASK_STK_CHK_ISR
;

1655 #i
OS_CFG_ARG_CHK_EN
 > 0u

1656 i(
p_
 =(
CPU_STK_SIZE
*)0) {

1657 *
p_r
 = 
OS_ERR_PTR_INVALID
;

1661 i(
p_ud
 =(
CPU_STK_SIZE
*)0) {

1662 *
p_r
 = 
OS_ERR_PTR_INVALID
;

1667 
	`CPU_CRITICAL_ENTER
();

1668 i(
p_tcb
 =(
OS_TCB
 *)0) {

1669 
p_tcb
 = 
OSTCBCurP
;

1672 i(
p_tcb
->
StkP
 =(
CPU_STK
*)0) {

1673 
	`CPU_CRITICAL_EXIT
();

1674 *
p_
 = (
CPU_STK_SIZE
)0;

1675 *
p_ud
 = (
CPU_STK_SIZE
)0;

1676 *
p_r
 = 
OS_ERR_TASK_NOT_EXIST
;

1680 i((
p_tcb
->
O
 & 
OS_OPT_TASK_STK_CHK
=(
OS_OPT
)0) {

1681 
	`CPU_CRITICAL_EXIT
();

1682 *
p_
 = (
CPU_STK_SIZE
)0;

1683 *
p_ud
 = (
CPU_STK_SIZE
)0;

1684 *
p_r
 = 
OS_ERR_TASK_OPT
;

1687 
	`CPU_CRITICAL_EXIT
();

1689 
_k
 = 0u;

1690 #i
CPU_CFG_STK_GROWTH
 =
CPU_STK_GROWTH_HI_TO_LO


1691 
p_k
 = 
p_tcb
->
StkBaP
;

1692 *
p_k
 =(
CPU_STK
)0) {

1693 
p_k
++;

1694 
_k
++;

1697 
p_k
 = 
p_tcb
->
StkBaP
 +_tcb->
StkSize
 - 1u;

1698 *
p_k
 =(
CPU_STK
)0) {

1699 
_k
++;

1700 
p_k
--;

1703 *
p_
 = 
_k
;

1704 *
p_ud
 = (
p_tcb
->
StkSize
 - 
_k
);

1705 *
p_r
 = 
OS_ERR_NONE
;

1706 
	}
}

1737 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1738 
	$OSTaskSud
 (
OS_TCB
 *
p_tcb
,

1739 
OS_ERR
 *
p_r
)

1741 #ifde
OS_SAFETY_CRITICAL


1742 i(
p_r
 =(
OS_ERR
 *)0) {

1743 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1748 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 == 0u) && \

1749 (
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u)

1750 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1751 *
p_r
 = 
OS_ERR_TASK_SUSPEND_ISR
;

1756 i(
p_tcb
 =&
OSIdTaskTCB
) {

1757 *
p_r
 = 
OS_ERR_TASK_SUSPEND_IDLE
;

1761 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1762 i(
p_tcb
 =&
OSIQTaskTCB
) {

1763 *
p_r
 = 
OS_ERR_TASK_SUSPEND_INT_HANDLER
;

1767 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1768 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_TASK_SUSPEND
,

1769 (*)
p_tcb
,

1771 (
OS_MSG_SIZE
)0,

1772 (
OS_FLAGS
 )0,

1773 (
OS_OPT
 )0,

1774 (
CPU_TS
 )0,

1775 (
OS_ERR
 *)
p_r
);

1780 
	`OS_TaskSud
(
p_tcb
, 
p_r
);

1781 
	}
}

1805 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1806 
	$OSTaskTimeQuS
 (
OS_TCB
 *
p_tcb
,

1807 
OS_TICK
 
time_qu
,

1808 
OS_ERR
 *
p_r
)

1810 
	`CPU_SR_ALLOC
();

1814 #ifde
OS_SAFETY_CRITICAL


1815 i(
p_r
 =(
OS_ERR
 *)0) {

1816 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1821 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1822 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1823 *
p_r
 = 
OS_ERR_SET_ISR
;

1828 
	`CPU_CRITICAL_ENTER
();

1829 i(
p_tcb
 =(
OS_TCB
 *)0) {

1830 
p_tcb
 = 
OSTCBCurP
;

1833 i(
time_qu
 == 0u) {

1834 
p_tcb
->
TimeQu
 = 
OSSchedRoundRobDtTimeQu
;

1836 
p_tcb
->
TimeQu
 = 
time_qu
;

1838 i(
p_tcb
->
TimeQu
 >_tcb->
TimeQuC
) {

1839 
p_tcb
->
TimeQuC
 =_tcb->
TimeQu
;

1841 
	`CPU_CRITICAL_EXIT
();

1842 *
p_r
 = 
OS_ERR_NONE
;

1843 
	}
}

1861 #i
OS_CFG_DBG_EN
 > 0u

1862 
	$OS_TaskDbgLiAdd
 (
OS_TCB
 *
p_tcb
)

1864 
p_tcb
->
DbgPvP
 = (
OS_TCB
 *)0;

1865 i(
OSTaskDbgLiP
 =(
OS_TCB
 *)0) {

1866 
p_tcb
->
DbgNextP
 = (
OS_TCB
 *)0;

1868 
p_tcb
->
DbgNextP
 = 
OSTaskDbgLiP
;

1869 
OSTaskDbgLiP
->
DbgPvP
 = 
p_tcb
;

1871 
OSTaskDbgLiP
 = 
p_tcb
;

1872 
	}
}

1876 
	$OS_TaskDbgLiRemove
 (
OS_TCB
 *
p_tcb
)

1878 
OS_TCB
 *
p_tcb_xt
;

1879 
OS_TCB
 *
p_tcb_ev
;

1882 
p_tcb_ev
 = 
p_tcb
->
DbgPvP
;

1883 
p_tcb_xt
 = 
p_tcb
->
DbgNextP
;

1885 i(
p_tcb_ev
 =(
OS_TCB
 *)0) {

1886 
OSTaskDbgLiP
 = 
p_tcb_xt
;

1887 i(
p_tcb_xt
 !(
OS_TCB
 *)0) {

1888 
p_tcb_xt
->
DbgPvP
 = (
OS_TCB
 *)0;

1890 
p_tcb
->
DbgNextP
 = (
OS_TCB
 *)0;

1892 } i(
p_tcb_xt
 =(
OS_TCB
 *)0) {

1893 
p_tcb_ev
->
DbgNextP
 = (
OS_TCB
 *)0;

1894 
p_tcb
->
DbgPvP
 = (
OS_TCB
 *)0;

1897 
p_tcb_ev
->
DbgNextP
 = 
p_tcb_xt
;

1898 
p_tcb_xt
->
DbgPvP
 = 
p_tcb_ev
;

1899 
p_tcb
->
DbgNextP
 = (
OS_TCB
 *)0;

1900 
p_tcb
->
DbgPvP
 = (
OS_TCB
 *)0;

1902 
	}
}

1923 
	$OS_TaskIn
 (
OS_ERR
 *
p_r
)

1925 #ifde
OS_SAFETY_CRITICAL


1926 i(
p_r
 =(
OS_ERR
 *)0) {

1927 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1932 #i
OS_CFG_DBG_EN
 > 0u

1933 
OSTaskDbgLiP
 = (
OS_TCB
 *)0;

1936 
OSTaskQty
 = (
OS_OBJ_QTY
 )0;

1937 
OSTaskCtxSwC
 = (
OS_CTX_SW_CTR
)0;

1939 *
p_r
 = 
OS_ERR_NONE
;

1940 
	}
}

1957 
	$OS_TaskInTCB
 (
OS_TCB
 *
p_tcb
)

1959 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1960 
OS_REG_ID
 
g_id
;

1962 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

1963 
OS_TLS_ID
 
id
;

1965 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

1966 
CPU_TS
 
ts
;

1970 
p_tcb
->
StkP
 = (
CPU_STK
 *)0;

1971 
p_tcb
->
StkLimP
 = (
CPU_STK
 *)0;

1973 
p_tcb
->
ExtP
 = (*)0;

1975 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

1976 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

1978 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

1979 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

1980 
p_tcb
->
TickSpokeP
 = (
OS_TICK_SPOKE
 *)0;

1982 
p_tcb
->
NameP
 = (
CPU_CHAR
 *)((*)"?Task");

1984 
p_tcb
->
StkBaP
 = (
CPU_STK
 *)0;

1986 
p_tcb
->
TaskEryAddr
 = (
OS_TASK_PTR
 )0;

1987 
p_tcb
->
TaskEryArg
 = (*)0;

1989 #i(
OS_CFG_PEND_MULTI_EN
 > 0u)

1990 
p_tcb
->
PdDaTblP
 = (
OS_PEND_DATA
 *)0;

1991 
p_tcb
->
PdDaTblErs
 = (
OS_OBJ_QTY
 )0u;

1994 
p_tcb
->
TS
 = (
CPU_TS
 )0u;

1996 #i(
OS_MSG_EN
 > 0u)

1997 
p_tcb
->
MsgP
 = (*)0;

1998 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
 )0u;

2001 #i
OS_CFG_TASK_Q_EN
 > 0u

2002 
	`OS_MsgQIn
(&
p_tcb
->
MsgQ
,

2003 (
OS_MSG_QTY
)0u);

2004 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2005 
p_tcb
->
MsgQPdTime
 = (
CPU_TS
 )0u;

2006 
p_tcb
->
MsgQPdTimeMax
 = (
CPU_TS
 )0u;

2010 #i
OS_CFG_FLAG_EN
 > 0u

2011 
p_tcb
->
FgsPd
 = (
OS_FLAGS
 )0u;

2012 
p_tcb
->
FgsO
 = (
OS_OPT
 )0u;

2013 
p_tcb
->
FgsRdy
 = (
OS_FLAGS
 )0u;

2016 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

2017 
g_id
 = 0u;eg_id < 
OS_CFG_TASK_REG_TBL_SIZE
;eg_id++) {

2018 
p_tcb
->
RegTbl
[
g_id
] = (
OS_REG
)0u;

2022 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

2023 
id
 = 0u; id < 
OS_CFG_TLS_TBL_SIZE
; id++) {

2024 
p_tcb
->
TLS_Tbl
[
id
] = (
OS_TLS
)0;

2028 
p_tcb
->
SemC
 = (
OS_SEM_CTR
 )0u;

2029 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2030 
p_tcb
->
SemPdTime
 = (
CPU_TS
 )0u;

2031 
p_tcb
->
SemPdTimeMax
 = (
CPU_TS
 )0u;

2034 
p_tcb
->
StkSize
 = (
CPU_STK_SIZE
 )0u;

2037 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

2038 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
 )0u;

2041 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

2042 
p_tcb
->
StkFe
 = (
CPU_STK_SIZE
 )0u;

2043 
p_tcb
->
StkUd
 = (
CPU_STK_SIZE
 )0u;

2046 
p_tcb
->
O
 = (
OS_OPT
 )0u;

2048 
p_tcb
->
TickCPv
 = (
OS_TICK
 )
OS_TICK_TH_INIT
;

2049 
p_tcb
->
TickCMch
 = (
OS_TICK
 )0u;

2050 
p_tcb
->
TickRema
 = (
OS_TICK
 )0u;

2052 
p_tcb
->
TimeQu
 = (
OS_TICK
 )0u;

2053 
p_tcb
->
TimeQuC
 = (
OS_TICK
 )0u;

2055 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2056 
p_tcb
->
CPUUge
 = (
OS_CPU_USAGE
 )0u;

2057 
p_tcb
->
CPUUgeMax
 = (
OS_CPU_USAGE
 )0u;

2058 
p_tcb
->
CtxSwC
 = (
OS_CTX_SW_CTR
 )0u;

2059 
p_tcb
->
CyesD
 = (
CPU_TS
 )0u;

2060 
ts
 = 
	`OS_TS_GET
();

2061 
p_tcb
->
CyesS
 = 
ts
;

2062 
p_tcb
->
CyesTٮ
 = (
OS_CYCLES
 )0u;

2064 #ifde
CPU_CFG_INT_DIS_MEAS_EN


2065 
p_tcb
->
IDisTimeMax
 = (
CPU_TS
 )0u;

2067 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

2068 
p_tcb
->
SchedLockTimeMax
 = (
CPU_TS
 )0u;

2071 
p_tcb
->
PdOn
 = (
OS_STATE
 )
OS_TASK_PEND_ON_NOTHING
;

2072 
p_tcb
->
PdStus
 = (
OS_STATUS
 )
OS_STATUS_PEND_OK
;

2073 
p_tcb
->
TaskS
 = (
OS_STATE
 )
OS_TASK_STATE_RDY
;

2075 
p_tcb
->
Prio
 = (
OS_PRIO
 )
OS_PRIO_INIT
;

2077 #i
OS_CFG_DBG_EN
 > 0u

2078 
p_tcb
->
DbgPvP
 = (
OS_TCB
 *)0;

2079 
p_tcb
->
DbgNextP
 = (
OS_TCB
 *)0;

2080 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

2082 
	}
}

2126 #i
OS_CFG_TASK_Q_EN
 > 0u

2127 
	$OS_TaskQPo
 (
OS_TCB
 *
p_tcb
,

2128 *
p_void
,

2129 
OS_MSG_SIZE
 
msg_size
,

2130 
OS_OPT
 
t
,

2131 
CPU_TS
 
ts
,

2132 
OS_ERR
 *
p_r
)

2134 
	`CPU_SR_ALLOC
();

2138 
	`OS_CRITICAL_ENTER
();

2139 i(
p_tcb
 =(
OS_TCB
 *)0) {

2140 
p_tcb
 = 
OSTCBCurP
;

2142 *
p_r
 = 
OS_ERR_NONE
;

2143 
p_tcb
->
TaskS
) {

2144 
OS_TASK_STATE_RDY
:

2145 
OS_TASK_STATE_DLY
:

2146 
OS_TASK_STATE_SUSPENDED
:

2147 
OS_TASK_STATE_DLY_SUSPENDED
:

2148 
	`OS_MsgQPut
(&
p_tcb
->
MsgQ
,

2149 
p_void
,

2150 
msg_size
,

2151 
t
,

2152 
ts
,

2153 
p_r
);

2154 
	`OS_CRITICAL_EXIT
();

2157 
OS_TASK_STATE_PEND
:

2158 
OS_TASK_STATE_PEND_TIMEOUT
:

2159 
OS_TASK_STATE_PEND_SUSPENDED
:

2160 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

2161 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_TASK_Q
) {

2162 
	`OS_Po
((
OS_PEND_OBJ
 *)0,

2163 
p_tcb
,

2164 
p_void
,

2165 
msg_size
,

2166 
ts
);

2167 
	`OS_CRITICAL_EXIT_NO_SCHED
();

2168 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

2169 
	`OSSched
();

2172 
	`OS_MsgQPut
(&
p_tcb
->
MsgQ
,

2173 
p_void
,

2174 
msg_size
,

2175 
t
,

2176 
ts
,

2177 
p_r
);

2178 
	`OS_CRITICAL_EXIT
();

2183 
	`OS_CRITICAL_EXIT
();

2184 *
p_r
 = 
OS_ERR_STATE_INVALID
;

2187 
	}
}

2214 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

2215 
	$OS_TaskResume
 (
OS_TCB
 *
p_tcb
,

2216 
OS_ERR
 *
p_r
)

2218 
	`CPU_SR_ALLOC
();

2221 
	`CPU_CRITICAL_ENTER
();

2222 *
p_r
 = 
OS_ERR_NONE
;

2223 
p_tcb
->
TaskS
) {

2224 
OS_TASK_STATE_RDY
:

2225 
OS_TASK_STATE_DLY
:

2226 
OS_TASK_STATE_PEND
:

2227 
OS_TASK_STATE_PEND_TIMEOUT
:

2228 
	`CPU_CRITICAL_EXIT
();

2229 *
p_r
 = 
OS_ERR_TASK_NOT_SUSPENDED
;

2232 
OS_TASK_STATE_SUSPENDED
:

2233 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

2234 
p_tcb
->
SudC
--;

2235 i(
p_tcb
->
SudC
 =(
OS_NESTING_CTR
)0) {

2236 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

2237 
	`OS_TaskRdy
(
p_tcb
);

2239 
	`OS_CRITICAL_EXIT_NO_SCHED
();

2242 
OS_TASK_STATE_DLY_SUSPENDED
:

2243 
p_tcb
->
SudC
--;

2244 i(
p_tcb
->
SudC
 =(
OS_NESTING_CTR
)0) {

2245 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_DLY
;

2247 
	`CPU_CRITICAL_EXIT
();

2250 
OS_TASK_STATE_PEND_SUSPENDED
:

2251 
p_tcb
->
SudC
--;

2252 i(
p_tcb
->
SudC
 =(
OS_NESTING_CTR
)0) {

2253 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND
;

2255 
	`CPU_CRITICAL_EXIT
();

2258 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

2259 
p_tcb
->
SudC
--;

2260 i(
p_tcb
->
SudC
 =(
OS_NESTING_CTR
)0) {

2261 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND_TIMEOUT
;

2263 
	`CPU_CRITICAL_EXIT
();

2267 
	`CPU_CRITICAL_EXIT
();

2268 *
p_r
 = 
OS_ERR_STATE_INVALID
;

2272 
	`OSSched
();

2273 
	}
}

2292 
	$OS_TaskRu
 ()

2294 
OS_ERR
 
r
;

2298 
	`OSTaskRuHook
(
OSTCBCurP
);

2299 #i
OS_CFG_TASK_DEL_EN
 > 0u

2300 
	`OSTaskD
((
OS_TCB
 *)0,

2301 (
OS_ERR
 *)&
r
);

2304 
	`OSTimeDly
((
OS_TICK
 )
OSCfg_TickRe_Hz
,

2305 (
OS_OPT
 )
OS_OPT_TIME_DLY
,

2306 (
OS_ERR
 *)&
r
);

2309 
	}
}

2342 
OS_SEM_CTR
 
	$OS_TaskSemPo
 (
OS_TCB
 *
p_tcb
,

2343 
OS_OPT
 
t
,

2344 
CPU_TS
 
ts
,

2345 
OS_ERR
 *
p_r
)

2347 
OS_SEM_CTR
 
r
;

2348 
	`CPU_SR_ALLOC
();

2352 
	`OS_CRITICAL_ENTER
();

2353 i(
p_tcb
 =(
OS_TCB
 *)0) {

2354 
p_tcb
 = 
OSTCBCurP
;

2356 
p_tcb
->
TS
 = 
ts
;

2357 *
p_r
 = 
OS_ERR_NONE
;

2358 
p_tcb
->
TaskS
) {

2359 
OS_TASK_STATE_RDY
:

2360 
OS_TASK_STATE_DLY
:

2361 
OS_TASK_STATE_SUSPENDED
:

2362 
OS_TASK_STATE_DLY_SUSPENDED
:

2363 (
OS_SEM_CTR
)) {

2365 i(
p_tcb
->
SemC
 =
DEF_INT_08U_MAX_VAL
) {

2366 
	`OS_CRITICAL_EXIT
();

2367 *
p_r
 = 
OS_ERR_SEM_OVF
;

2368  ((
OS_SEM_CTR
)0);

2373 i(
p_tcb
->
SemC
 =
DEF_INT_16U_MAX_VAL
) {

2374 
	`OS_CRITICAL_EXIT
();

2375 *
p_r
 = 
OS_ERR_SEM_OVF
;

2376  ((
OS_SEM_CTR
)0);

2381 i(
p_tcb
->
SemC
 =
DEF_INT_32U_MAX_VAL
) {

2382 
	`OS_CRITICAL_EXIT
();

2383 *
p_r
 = 
OS_ERR_SEM_OVF
;

2384  ((
OS_SEM_CTR
)0);

2391 
p_tcb
->
SemC
++;

2392 
r
 = 
p_tcb
->
SemC
;

2393 
	`OS_CRITICAL_EXIT
();

2396 
OS_TASK_STATE_PEND
:

2397 
OS_TASK_STATE_PEND_TIMEOUT
:

2398 
OS_TASK_STATE_PEND_SUSPENDED
:

2399 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

2400 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_TASK_SEM
) {

2401 
	`OS_Po
((
OS_PEND_OBJ
 *)0,

2402 (
OS_TCB
 *)
p_tcb
,

2404 (
OS_MSG_SIZE
 )0u,

2405 (
CPU_TS
 )
ts
);

2406 
r
 = 
p_tcb
->
SemC
;

2407 
	`OS_CRITICAL_EXIT_NO_SCHED
();

2408 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

2409 
	`OSSched
();

2412 (
OS_SEM_CTR
)) {

2414 i(
p_tcb
->
SemC
 =
DEF_INT_08U_MAX_VAL
) {

2415 
	`OS_CRITICAL_EXIT
();

2416 *
p_r
 = 
OS_ERR_SEM_OVF
;

2417  ((
OS_SEM_CTR
)0);

2422 i(
p_tcb
->
SemC
 =
DEF_INT_16U_MAX_VAL
) {

2423 
	`OS_CRITICAL_EXIT
();

2424 *
p_r
 = 
OS_ERR_SEM_OVF
;

2425  ((
OS_SEM_CTR
)0);

2430 i(
p_tcb
->
SemC
 =
DEF_INT_32U_MAX_VAL
) {

2431 
	`OS_CRITICAL_EXIT
();

2432 *
p_r
 = 
OS_ERR_SEM_OVF
;

2433  ((
OS_SEM_CTR
)0);

2440 
p_tcb
->
SemC
++;

2441 
r
 = 
p_tcb
->
SemC
;

2442 
	`OS_CRITICAL_EXIT
();

2447 
	`OS_CRITICAL_EXIT
();

2448 *
p_r
 = 
OS_ERR_STATE_INVALID
;

2449 
r
 = (
OS_SEM_CTR
)0;

2452  (
r
);

2453 
	}
}

2485 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

2486 
	$OS_TaskSud
 (
OS_TCB
 *
p_tcb
,

2487 
OS_ERR
 *
p_r
)

2489 
	`CPU_SR_ALLOC
();

2493 
	`CPU_CRITICAL_ENTER
();

2494 i(
p_tcb
 =(
OS_TCB
 *)0) {

2495 
p_tcb
 = 
OSTCBCurP
;

2498 i(
p_tcb
 =
OSTCBCurP
) {

2499 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

2500 
	`CPU_CRITICAL_EXIT
();

2501 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

2506 *
p_r
 = 
OS_ERR_NONE
;

2507 
p_tcb
->
TaskS
) {

2508 
OS_TASK_STATE_RDY
:

2509 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

2510 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

2511 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
)1;

2512 
	`OS_RdyLiRemove
(
p_tcb
);

2513 
	`OS_CRITICAL_EXIT_NO_SCHED
();

2516 
OS_TASK_STATE_DLY
:

2517 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_DLY_SUSPENDED
;

2518 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
)1;

2519 
	`CPU_CRITICAL_EXIT
();

2522 
OS_TASK_STATE_PEND
:

2523 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND_SUSPENDED
;

2524 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
)1;

2525 
	`CPU_CRITICAL_EXIT
();

2528 
OS_TASK_STATE_PEND_TIMEOUT
:

2529 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
;

2530 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
)1;

2531 
	`CPU_CRITICAL_EXIT
();

2534 
OS_TASK_STATE_SUSPENDED
:

2535 
OS_TASK_STATE_DLY_SUSPENDED
:

2536 
OS_TASK_STATE_PEND_SUSPENDED
:

2537 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

2538 
p_tcb
->
SudC
++;

2539 
	`CPU_CRITICAL_EXIT
();

2543 
	`CPU_CRITICAL_EXIT
();

2544 *
p_r
 = 
OS_ERR_STATE_INVALID
;

2548 
	`OSSched
();

2549 
	}
}

	@uCOS-III/Source/os_tick.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_tick__c
 = "$Id: $";

61 
	$OS_TickTask
 (*
p_g
)

63 
OS_ERR
 
r
;

64 
CPU_TS
 
ts
;

67 
p_g
 =_arg;

69 
DEF_ON
) {

70 ()
	`OSTaskSemPd
((
OS_TICK
 )0,

71 (
OS_OPT
 )
OS_OPT_PEND_BLOCKING
,

72 (
CPU_TS
 *)&
ts
,

73 (
OS_ERR
 *)&
r
);

74 i(
r
 =
OS_ERR_NONE
) {

75 i(
OSRug
 =
OS_STATE_OS_RUNNING
) {

76 
	`OS_TickLiUpde
();

80 
	}
}

104 
	$OS_TickTaskIn
 (
OS_ERR
 *
p_r
)

106 #ifde
OS_SAFETY_CRITICAL


107 i(
p_r
 =(
OS_ERR
 *)0) {

108 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

113 
OSTickC
 = (
OS_TICK
)0u;

115 
OSTickTaskTimeMax
 = (
CPU_TS
)0u;

118 
	`OS_TickLiIn
();

121 i(
OSCfg_TickTaskStkBaP
 =(
CPU_STK
 *)0) {

122 *
p_r
 = 
OS_ERR_TICK_STK_INVALID
;

126 i(
OSCfg_TickTaskStkSize
 < 
OSCfg_StkSizeM
) {

127 *
p_r
 = 
OS_ERR_TICK_STK_SIZE_INVALID
;

131 i(
OSCfg_TickTaskPrio
 >(
OS_CFG_PRIO_MAX
 - 1u)) {

132 *
p_r
 = 
OS_ERR_TICK_PRIO_INVALID
;

136 
	`OSTaskCe
((
OS_TCB
 *)&
OSTickTaskTCB
,

137 (
CPU_CHAR
 *)((*)"uC/OS-III Tick Task"),

138 (
OS_TASK_PTR
 )
OS_TickTask
,

140 (
OS_PRIO
 )
OSCfg_TickTaskPrio
,

141 (
CPU_STK
 *)
OSCfg_TickTaskStkBaP
,

142 (
CPU_STK_SIZE
)
OSCfg_TickTaskStkLim
,

143 (
CPU_STK_SIZE
)
OSCfg_TickTaskStkSize
,

144 (
OS_MSG_QTY
 )0u,

145 (
OS_TICK
 )0u,

147 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
 | 
OS_OPT_TASK_NO_TLS
),

148 (
OS_ERR
 *)
p_r
);

149 
	}
}

166 
	$OS_TickLiIn
 ()

168 
OS_TICK_SPOKE_IX
 
i
;

169 
OS_TICK_SPOKE
 *
p_oke
;

173 
i
 = 0u; i < 
OSCfg_TickWhlSize
; i++) {

174 
p_oke
 = (
OS_TICK_SPOKE
 *)&
OSCfg_TickWhl
[
i
];

175 
p_oke
->
FP
 = (
OS_TCB
 *)0;

176 
p_oke
->
NbrErs
 = (
OS_OBJ_QTY
 )0u;

177 
p_oke
->
NbrErsMax
 = (
OS_OBJ_QTY
 )0u;

179 
	}
}

220 
	$OS_TickLiIn
 (
OS_TCB
 *
p_tcb
,

221 
OS_TICK
 
time
,

222 
OS_OPT
 
t
,

223 
OS_ERR
 *
p_r
)

225 
OS_TICK
 
tick_d
;

226 
OS_TICK
 
tick_xt
;

227 
OS_TICK_SPOKE
 *
p_oke
;

228 
OS_TCB
 *
p_tcb0
;

229 
OS_TCB
 *
p_tcb1
;

230 
OS_TICK_SPOKE_IX
 
oke
;

234 i(
t
 =
OS_OPT_TIME_MATCH
) {

235 
tick_d
 = 
time
 - 
OSTickC
 - 1u;

236 i(
tick_d
 > 
OS_TICK_TH_RDY
) {

237 
p_tcb
->
TickCMch
 = (
OS_TICK
 )0u;

238 
p_tcb
->
TickRema
 = (
OS_TICK
 )0u;

239 
p_tcb
->
TickSpokeP
 = (
OS_TICK_SPOKE
 *)0;

240 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

243 
p_tcb
->
TickCMch
 = 
time
;

244 
p_tcb
->
TickRema
 = 
tick_d
 + 1u;

246 } i(
time
 > (
OS_TICK
)0u) {

247 i(
t
 =
OS_OPT_TIME_PERIODIC
) {

248 
tick_xt
 = 
p_tcb
->
TickCPv
 + 
time
;

249 
tick_d
 = 
tick_xt
 - 
OSTickC
 - 1u;

250 i(
tick_d
 < 
time
) {

251 
p_tcb
->
TickCMch
 = 
tick_xt
;

253 
p_tcb
->
TickCMch
 = 
OSTickC
 + 
time
;

255 
p_tcb
->
TickRema
 =_tcb->
TickCMch
 - 
OSTickC
;

256 
p_tcb
->
TickCPv
 =_tcb->
TickCMch
;

259 
p_tcb
->
TickCMch
 = 
OSTickC
 + 
time
;

260 
p_tcb
->
TickRema
 = 
time
;

264 
p_tcb
->
TickCMch
 = (
OS_TICK
 )0u;

265 
p_tcb
->
TickRema
 = (
OS_TICK
 )0u;

266 
p_tcb
->
TickSpokeP
 = (
OS_TICK_SPOKE
 *)0;

267 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

272 
oke
 = (
OS_TICK_SPOKE_IX
)(
p_tcb
->
TickCMch
 % 
OSCfg_TickWhlSize
);

273 
p_oke
 = &
OSCfg_TickWhl
[
oke
];

275 i(
p_oke
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

276 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

277 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

278 
p_oke
->
FP
 = 
p_tcb
;

279 
p_oke
->
NbrErs
 = (
OS_OBJ_QTY
)1u;

281 
p_tcb1
 = 
p_oke
->
FP
;

282 
p_tcb1
 !(
OS_TCB
 *)0) {

283 
p_tcb1
->
TickRema
 =_tcb1->
TickCMch


284 - 
OSTickC
;

285 i(
p_tcb
->
TickRema
 > 
p_tcb1
->TickRemain) {

286 i(
p_tcb1
->
TickNextP
 !(
OS_TCB
 *)0) {

287 
p_tcb1
 =_tcb1->
TickNextP
;

289 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

290 
p_tcb
->
TickPvP
 = 
p_tcb1
;

291 
p_tcb1
->
TickNextP
 = 
p_tcb
;

292 
p_tcb1
 = (
OS_TCB
 *)0;

295 i(
p_tcb1
->
TickPvP
 =(
OS_TCB
 *)0) {

296 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

297 
p_tcb
->
TickNextP
 = 
p_tcb1
;

298 
p_tcb1
->
TickPvP
 = 
p_tcb
;

299 
p_oke
->
FP
 = 
p_tcb
;

301 
p_tcb0
 = 
p_tcb1
->
TickPvP
;

302 
p_tcb
->
TickPvP
 = 
p_tcb0
;

303 
p_tcb
->
TickNextP
 = 
p_tcb1
;

304 
p_tcb0
->
TickNextP
 = 
p_tcb
;

305 
p_tcb1
->
TickPvP
 = 
p_tcb
;

307 
p_tcb1
 = (
OS_TCB
 *)0;

310 
p_oke
->
NbrErs
++;

312 i(
p_oke
->
NbrErsMax
 <_oke->
NbrErs
) {

313 
p_oke
->
NbrErsMax
 =_oke->
NbrErs
;

315 
p_tcb
->
TickSpokeP
 = 
p_oke
;

316 *
p_r
 = 
OS_ERR_NONE
;

317 
	}
}

337 
	$OS_TickLiRemove
 (
OS_TCB
 *
p_tcb
)

339 
OS_TICK_SPOKE
 *
p_oke
;

340 
OS_TCB
 *
p_tcb1
;

341 
OS_TCB
 *
p_tcb2
;

345 
p_oke
 = 
p_tcb
->
TickSpokeP
;

346 i(
p_oke
 !(
OS_TICK_SPOKE
 *)0) {

347 
p_tcb
->
TickRema
 = (
OS_TICK
)0u;

348 i(
p_oke
->
FP
 =
p_tcb
) {

349 
p_tcb1
 = (
OS_TCB
 *)
p_tcb
->
TickNextP
;

350 
p_oke
->
FP
 = 
p_tcb1
;

351 i(
p_tcb1
 !(
OS_TCB
 *)0) {

352 
p_tcb1
->
TickPvP
 = (
OS_TCB
 *)0;

355 
p_tcb1
 = 
p_tcb
->
TickPvP
;

356 
p_tcb2
 = 
p_tcb
->
TickNextP
;

357 
p_tcb1
->
TickNextP
 = 
p_tcb2
;

358 i(
p_tcb2
 !(
OS_TCB
 *)0) {

359 
p_tcb2
->
TickPvP
 = 
p_tcb1
;

362 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

363 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

364 
p_tcb
->
TickSpokeP
 = (
OS_TICK_SPOKE
 *)0;

365 
p_tcb
->
TickCMch
 = (
OS_TICK
 )0u;

366 
p_oke
->
NbrErs
--;

368 
	}
}

386 
	$OS_TickLiRetPk
 ()

388 
OS_TICK_SPOKE_IX
 
i
;

389 
OS_TICK_SPOKE
 *
p_oke
;

393 
i
 = 0u; i < 
OSCfg_TickWhlSize
; i++) {

394 
p_oke
 = (
OS_TICK_SPOKE
 *)&
OSCfg_TickWhl
[
i
];

395 
p_oke
->
NbrErsMax
 = (
OS_OBJ_QTY
 )0u;

397 
	}
}

415 
	$OS_TickLiUpde
 ()

417 
CPU_BOOLEAN
 
de
;

418 
OS_TICK_SPOKE
 *
p_oke
;

419 
OS_TCB
 *
p_tcb
;

420 
OS_TCB
 *
p_tcb_xt
;

421 
OS_TICK_SPOKE_IX
 
oke
;

422 
CPU_TS
 
ts_t
;

423 
CPU_TS
 
ts_d
;

424 
	`CPU_SR_ALLOC
();

427 
	`OS_CRITICAL_ENTER
();

428 
ts_t
 = 
	`OS_TS_GET
();

429 
OSTickC
++;

430 
oke
 = (
OS_TICK_SPOKE_IX
)(
OSTickC
 % 
OSCfg_TickWhlSize
);

431 
p_oke
 = &
OSCfg_TickWhl
[
oke
];

432 
p_tcb
 = 
p_oke
->
FP
;

433 
de
 = 
DEF_FALSE
;

434 
de
 =
DEF_FALSE
) {

435 i(
p_tcb
 !(
OS_TCB
 *)0) {

436 
p_tcb_xt
 = 
p_tcb
->
TickNextP
;

437 
p_tcb
->
TaskS
) {

438 
OS_TASK_STATE_RDY
:

439 
OS_TASK_STATE_PEND
:

440 
OS_TASK_STATE_SUSPENDED
:

441 
OS_TASK_STATE_PEND_SUSPENDED
:

444 
OS_TASK_STATE_DLY
:

445 
p_tcb
->
TickRema
 =_tcb->
TickCMch


446 - 
OSTickC
;

447 i(
OSTickC
 =
p_tcb
->
TickCMch
) {

448 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

449 
	`OS_TaskRdy
(
p_tcb
);

451 
de
 = 
DEF_TRUE
;

455 
OS_TASK_STATE_PEND_TIMEOUT
:

456 
p_tcb
->
TickRema
 =_tcb->
TickCMch


457 - 
OSTickC
;

458 i(
OSTickC
 =
p_tcb
->
TickCMch
) {

459 #i(
OS_MSG_EN
 > 0u)

460 
p_tcb
->
MsgP
 = (*)0;

461 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

463 
p_tcb
->
TS
 = 
	`OS_TS_GET
();

464 
	`OS_PdLiRemove
(
p_tcb
);

465 
	`OS_TaskRdy
(
p_tcb
);

466 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

467 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_TIMEOUT
;

468 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

470 
de
 = 
DEF_TRUE
;

474 
OS_TASK_STATE_DLY_SUSPENDED
:

475 
p_tcb
->
TickRema
 =_tcb->
TickCMch


476 - 
OSTickC
;

477 i(
OSTickC
 =
p_tcb
->
TickCMch
) {

478 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

479 
	`OS_TickLiRemove
(
p_tcb
);

481 
de
 = 
DEF_TRUE
;

485 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

486 
p_tcb
->
TickRema
 =_tcb->
TickCMch


487 - 
OSTickC
;

488 i(
OSTickC
 =
p_tcb
->
TickCMch
) {

489 #i(
OS_MSG_EN
 > 0u)

490 
p_tcb
->
MsgP
 = (*)0;

491 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

493 
p_tcb
->
TS
 = 
	`OS_TS_GET
();

494 
	`OS_PdLiRemove
(
p_tcb
);

495 
	`OS_TickLiRemove
(
p_tcb
);

496 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

497 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_TIMEOUT
;

498 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

500 
de
 = 
DEF_TRUE
;

507 
p_tcb
 = 
p_tcb_xt
;

509 
de
 = 
DEF_TRUE
;

512 
ts_d
 = 
	`OS_TS_GET
(- 
ts_t
;

513 i(
OSTickTaskTimeMax
 < 
ts_d
) {

514 
OSTickTaskTimeMax
 = 
ts_d
;

516 
	`OS_CRITICAL_EXIT
();

517 
	}
}

	@uCOS-III/Source/os_time.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_time__c
 = "$Id: $";

80 
	$OSTimeDly
 (
OS_TICK
 
dly
,

81 
OS_OPT
 
t
,

82 
OS_ERR
 *
p_r
)

84 
	`CPU_SR_ALLOC
();

88 #ifde
OS_SAFETY_CRITICAL


89 i(
p_r
 =(
OS_ERR
 *)0) {

90 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

95 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

96 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

97 *
p_r
 = 
OS_ERR_TIME_DLY_ISR
;

102 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0u) {

103 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

107 
t
) {

108 
OS_OPT_TIME_DLY
:

109 
OS_OPT_TIME_TIMEOUT
:

110 
OS_OPT_TIME_PERIODIC
:

111 i(
dly
 =(
OS_TICK
)0u) {

112 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

117 
OS_OPT_TIME_MATCH
:

121 *
p_r
 = 
OS_ERR_OPT_INVALID
;

125 
	`OS_CRITICAL_ENTER
();

126 
OSTCBCurP
->
TaskS
 = 
OS_TASK_STATE_DLY
;

127 
	`OS_TickLiIn
(
OSTCBCurP
,

128 
dly
,

129 
t
,

130 
p_r
);

131 i(*
p_r
 !
OS_ERR_NONE
) {

132 
	`OS_CRITICAL_EXIT_NO_SCHED
();

135 
	`OS_RdyLiRemove
(
OSTCBCurP
);

136 
	`OS_CRITICAL_EXIT_NO_SCHED
();

137 
	`OSSched
();

138 *
p_r
 = 
OS_ERR_NONE
;

139 
	}
}

199 #i
OS_CFG_TIME_DLY_HMSM_EN
 > 0u

200 
	$OSTimeDlyHMSM
 (
CPU_INT16U
 
hours
,

201 
CPU_INT16U
 
mus
,

202 
CPU_INT16U
 
cds
,

203 
CPU_INT32U
 
mli
,

204 
OS_OPT
 
t
,

205 
OS_ERR
 *
p_r
)

207 #i
OS_CFG_ARG_CHK_EN
 > 0u

208 
CPU_BOOLEAN
 
t_vid
;

209 
CPU_BOOLEAN
 
t_n_ri
;

211 
OS_OPT
 
t_time
;

212 
OS_RATE_HZ
 
tick_
;

213 
OS_TICK
 
ticks
;

214 
	`CPU_SR_ALLOC
();

218 #ifde
OS_SAFETY_CRITICAL


219 i(
p_r
 =(
OS_ERR
 *)0) {

220 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

225 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

226 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

227 *
p_r
 = 
OS_ERR_TIME_DLY_ISR
;

232 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0u) {

233 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

237 
t_time
 = 
t
 & 
OS_OPT_TIME_MASK
;

238 
t_time
) {

239 
OS_OPT_TIME_DLY
:

240 
OS_OPT_TIME_TIMEOUT
:

241 
OS_OPT_TIME_PERIODIC
:

242 i(
mli
 =(
CPU_INT32U
)0u) {

243 i(
cds
 =(
CPU_INT16U
)0u) {

244 i(
mus
 =(
CPU_INT16U
)0u) {

245 i(
hours
 =(
CPU_INT16U
)0u) {

246 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

254 
OS_OPT_TIME_MATCH
:

258 *
p_r
 = 
OS_ERR_OPT_INVALID
;

262 #i
OS_CFG_ARG_CHK_EN
 > 0u

263 
t_vid
 = 
	`DEF_BIT_IS_SET_ANY
(
t
, ~
OS_OPT_TIME_OPTS_MASK
);

264 i(
t_vid
 =
DEF_YES
) {

265 *
p_r
 = 
OS_ERR_OPT_INVALID
;

269 
t_n_ri
 = 
	`DEF_BIT_IS_SET
(
t
, 
OS_OPT_TIME_HMSM_NON_STRICT
);

270 i(
t_n_ri
 !
DEF_YES
) {

271 i(
mli
 > (
CPU_INT32U
)999u) {

272 *
p_r
 = 
OS_ERR_TIME_INVALID_MILLISECONDS
;

275 i(
cds
 > (
CPU_INT16U
)59u) {

276 *
p_r
 = 
OS_ERR_TIME_INVALID_SECONDS
;

279 i(
mus
 > (
CPU_INT16U
)59u) {

280 *
p_r
 = 
OS_ERR_TIME_INVALID_MINUTES
;

283 i(
hours
 > (
CPU_INT16U
)99u) {

284 *
p_r
 = 
OS_ERR_TIME_INVALID_HOURS
;

288 i(
mus
 > (
CPU_INT16U
)9999u) {

289 *
p_r
 = 
OS_ERR_TIME_INVALID_MINUTES
;

292 i(
hours
 > (
CPU_INT16U
)999u) {

293 *
p_r
 = 
OS_ERR_TIME_INVALID_HOURS
;

301 
tick_
 = 
OSCfg_TickRe_Hz
;

302 
ticks
 = ((
OS_TICK
)
hours
 * (OS_TICK)3600u + (OS_TICK)
mus
 * (OS_TICK)60u + (OS_TICK)
cds
* 
tick_


303 + (
tick_
 * ((
OS_TICK
)
mli
 + (OS_TICK)500u /ick_rate)) / (OS_TICK)1000u;

305 i(
ticks
 > (
OS_TICK
)0u) {

306 
	`OS_CRITICAL_ENTER
();

307 
OSTCBCurP
->
TaskS
 = 
OS_TASK_STATE_DLY
;

308 
	`OS_TickLiIn
(
OSTCBCurP
,

309 
ticks
,

310 
t_time
,

311 
p_r
);

312 i(*
p_r
 !
OS_ERR_NONE
) {

313 
	`OS_CRITICAL_EXIT_NO_SCHED
();

316 
	`OS_RdyLiRemove
(
OSTCBCurP
);

317 
	`OS_CRITICAL_EXIT_NO_SCHED
();

318 
	`OSSched
();

319 *
p_r
 = 
OS_ERR_NONE
;

321 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

323 
	}
}

348 #i
OS_CFG_TIME_DLY_RESUME_EN
 > 0u

349 
	$OSTimeDlyResume
 (
OS_TCB
 *
p_tcb
,

350 
OS_ERR
 *
p_r
)

352 
	`CPU_SR_ALLOC
();

356 #ifde
OS_SAFETY_CRITICAL


357 i(
p_r
 =(
OS_ERR
 *)0) {

358 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

363 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

364 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

365 *
p_r
 = 
OS_ERR_TIME_DLY_RESUME_ISR
;

370 #i
OS_CFG_ARG_CHK_EN
 > 0u

371 i(
p_tcb
 =(
OS_TCB
 *)0) {

372 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

377 
	`CPU_CRITICAL_ENTER
();

378 i(
p_tcb
 =
OSTCBCurP
) {

379 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

380 
	`CPU_CRITICAL_EXIT
();

384 
p_tcb
->
TaskS
) {

385 
OS_TASK_STATE_RDY
:

386 
	`CPU_CRITICAL_EXIT
();

387 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

390 
OS_TASK_STATE_DLY
:

391 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

392 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

393 
	`OS_TickLiRemove
(
p_tcb
);

394 
	`OS_RdyLiIn
(
p_tcb
);

395 
	`OS_CRITICAL_EXIT_NO_SCHED
();

396 *
p_r
 = 
OS_ERR_NONE
;

399 
OS_TASK_STATE_PEND
:

400 
	`CPU_CRITICAL_EXIT
();

401 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

404 
OS_TASK_STATE_PEND_TIMEOUT
:

405 
	`CPU_CRITICAL_EXIT
();

406 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

409 
OS_TASK_STATE_SUSPENDED
:

410 
	`CPU_CRITICAL_EXIT
();

411 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

414 
OS_TASK_STATE_DLY_SUSPENDED
:

415 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

416 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

417 
	`OS_TickLiRemove
(
p_tcb
);

418 
	`OS_CRITICAL_EXIT_NO_SCHED
();

419 *
p_r
 = 
OS_ERR_TASK_SUSPENDED
;

422 
OS_TASK_STATE_PEND_SUSPENDED
:

423 
	`CPU_CRITICAL_EXIT
();

424 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

427 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

428 
	`CPU_CRITICAL_EXIT
();

429 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

433 
	`CPU_CRITICAL_EXIT
();

434 *
p_r
 = 
OS_ERR_STATE_INVALID
;

438 
	`OSSched
();

439 
	}
}

457 
OS_TICK
 
	$OSTimeG
 (
OS_ERR
 *
p_r
)

459 
OS_TICK
 
ticks
;

460 
	`CPU_SR_ALLOC
();

464 #ifde
OS_SAFETY_CRITICAL


465 i(
p_r
 =(
OS_ERR
 *)0) {

466 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

467  ((
OS_TICK
)0);

471 
	`CPU_CRITICAL_ENTER
();

472 
ticks
 = 
OSTickC
;

473 
	`CPU_CRITICAL_EXIT
();

474 *
p_r
 = 
OS_ERR_NONE
;

475  (
ticks
);

476 
	}
}

494 
	$OSTimeS
 (
OS_TICK
 
ticks
,

495 
OS_ERR
 *
p_r
)

497 
	`CPU_SR_ALLOC
();

501 #ifde
OS_SAFETY_CRITICAL


502 i(
p_r
 =(
OS_ERR
 *)0) {

503 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

508 
	`CPU_CRITICAL_ENTER
();

509 
OSTickC
 = 
ticks
;

510 
	`CPU_CRITICAL_EXIT
();

511 *
p_r
 = 
OS_ERR_NONE
;

512 
	}
}

528 
	$OSTimeTick
 ()

530 
OS_ERR
 
r
;

531 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

532 
CPU_TS
 
ts
;

536 
	`OSTimeTickHook
();

538 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

540 
ts
 = 
	`OS_TS_GET
();

541 
	`OS_IQPo
((
OS_OBJ_TYPE

OS_OBJ_TYPE_TICK
,

542 (*)&
OSRdyLi
[
OSPrioCur
],

544 (
OS_MSG_SIZE
) 0u,

545 (
OS_FLAGS
 ) 0u,

546 (
OS_OPT
 ) 0u,

547 (
CPU_TS
 ) 
ts
,

548 (
OS_ERR
 *)&
r
);

552 ()
	`OSTaskSemPo
((
OS_TCB
 *)&
OSTickTaskTCB
,

553 (
OS_OPT
 ) 
OS_OPT_POST_NONE
,

554 (
OS_ERR
 *)&
r
);

557 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

558 
	`OS_SchedRoundRob
(&
OSRdyLi
[
OSPrioCur
]);

561 #i
OS_CFG_TMR_EN
 > 0u

562 
OSTmrUpdeC
--;

563 i(
OSTmrUpdeC
 =(
OS_CTR
)0u) {

564 
OSTmrUpdeC
 = 
OSTmrUpdeC
;

565 
	`OSTaskSemPo
((
OS_TCB
 *)&
OSTmrTaskTCB
,

566 (
OS_OPT
 ) 
OS_OPT_POST_NONE
,

567 (
OS_ERR
 *)&
r
);

572 
	}
}

	@uCOS-III/Source/os_tmr.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_tmr__c
 = "$Id: $";

41 #i
OS_CFG_TMR_EN
 > 0u

48 
	#OS_OPT_LINK_DLY
 (
OS_OPT
)(0u)

	)

49 
	#OS_OPT_LINK_PERIODIC
 (
OS_OPT
)(1u)

	)

104 
	$OSTmrCe
 (
OS_TMR
 *
p_tmr
,

105 
CPU_CHAR
 *
p_me
,

106 
OS_TICK
 
dly
,

107 
OS_TICK
 
riod
,

108 
OS_OPT
 
t
,

109 
OS_TMR_CALLBACK_PTR
 
p_back
,

110 *
p_back_g
,

111 
OS_ERR
 *
p_r
)

113 
	`CPU_SR_ALLOC
();

117 #ifde
OS_SAFETY_CRITICAL


118 i(
p_r
 =(
OS_ERR
 *)0) {

119 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

124 #ifde
OS_SAFETY_CRITICAL_IEC61508


125 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

126 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

131 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

132 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

133 *
p_r
 = 
OS_ERR_TMR_ISR
;

138 #i
OS_CFG_ARG_CHK_EN
 > 0u

139 i(
p_tmr
 =(
OS_TMR
 *)0) {

140 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

144 
t
) {

145 
OS_OPT_TMR_PERIODIC
:

146 i(
riod
 =(
OS_TICK
)0) {

147 *
p_r
 = 
OS_ERR_TMR_INVALID_PERIOD
;

152 
OS_OPT_TMR_ONE_SHOT
:

153 i(
dly
 =(
OS_TICK
)0) {

154 *
p_r
 = 
OS_ERR_TMR_INVALID_DLY
;

160 *
p_r
 = 
OS_ERR_OPT_INVALID
;

165 
	`OS_CRITICAL_ENTER
();

166 
p_tmr
->
S
 = (
OS_STATE
 )
OS_TMR_STATE_STOPPED
;

167 
p_tmr
->
Ty
 = (
OS_OBJ_TYPE
 )
OS_OBJ_TYPE_TMR
;

168 
p_tmr
->
NameP
 = (
CPU_CHAR
 *)
p_me
;

169 
p_tmr
->
Dly
 = (
OS_TICK
 )
dly
;

170 
p_tmr
->
Mch
 = (
OS_TICK
 )0;

171 
p_tmr
->
Rema
 = (
OS_TICK
 )0;

172 
p_tmr
->
Piod
 = (
OS_TICK
 )
riod
;

173 
p_tmr
->
O
 = (
OS_OPT
 )
t
;

174 
p_tmr
->
ClbackP
 = (
OS_TMR_CALLBACK_PTR
)
p_back
;

175 
p_tmr
->
ClbackPArg
 = (*)
p_back_g
;

176 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

177 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

179 #i
OS_CFG_DBG_EN
 > 0u

180 
	`OS_TmrDbgLiAdd
(
p_tmr
);

182 
OSTmrQty
++;

184 
	`OS_CRITICAL_EXIT_NO_SCHED
();

185 *
p_r
 = 
OS_ERR_NONE
;

186 
	}
}

211 #i
OS_CFG_TMR_DEL_EN
 > 0u

212 
CPU_BOOLEAN
 
	$OSTmrD
 (
OS_TMR
 *
p_tmr
,

213 
OS_ERR
 *
p_r
)

215 
OS_ERR
 
r
;

216 
CPU_BOOLEAN
 
sucss
;

220 #ifde
OS_SAFETY_CRITICAL


221 i(
p_r
 =(
OS_ERR
 *)0) {

222 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

223  (
DEF_FALSE
);

227 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

228 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

229 *
p_r
 = 
OS_ERR_TMR_ISR
;

230  (
DEF_FALSE
);

234 #i
OS_CFG_ARG_CHK_EN
 > 0u

235 i(
p_tmr
 =(
OS_TMR
 *)0) {

236 *
p_r
 = 
OS_ERR_TMR_INVALID
;

237  (
DEF_FALSE
);

241 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

242 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

243 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

244  (
DEF_FALSE
);

248 
	`OSSchedLock
(&
r
);

249 #i
OS_CFG_DBG_EN
 > 0u

250 
	`OS_TmrDbgLiRemove
(
p_tmr
);

252 
OSTmrQty
--;

254 
p_tmr
->
S
) {

255 
OS_TMR_STATE_RUNNING
:

256 
	`OS_TmrUƚk
(
p_tmr
);

257 
	`OS_TmrC
(
p_tmr
);

258 
	`OSSchedUock
(&
r
);

259 *
p_r
 = 
OS_ERR_NONE
;

260 
sucss
 = 
DEF_TRUE
;

263 
OS_TMR_STATE_STOPPED
:

264 
OS_TMR_STATE_COMPLETED
:

265 
	`OS_TmrC
(
p_tmr
);

266 
	`OSSchedUock
(&
r
);

267 *
p_r
 = 
OS_ERR_NONE
;

268 
sucss
 = 
DEF_TRUE
;

271 
OS_TMR_STATE_UNUSED
:

272 
	`OSSchedUock
(&
r
);

273 *
p_r
 = 
OS_ERR_TMR_INACTIVE
;

274 
sucss
 = 
DEF_FALSE
;

278 
	`OSSchedUock
(&
r
);

279 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

280 
sucss
 = 
DEF_FALSE
;

283  (
sucss
);

284 
	}
}

311 
OS_TICK
 
	$OSTmrRemaG
 (
OS_TMR
 *
p_tmr
,

312 
OS_ERR
 *
p_r
)

314 
OS_TICK
 
ma
;

315 
OS_ERR
 
r
;

319 #ifde
OS_SAFETY_CRITICAL


320 i(
p_r
 =(
OS_ERR
 *)0) {

321 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

322  ((
OS_TICK
)0);

326 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

327 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

328 *
p_r
 = 
OS_ERR_TMR_ISR
;

329  ((
OS_TICK
)0);

333 #i
OS_CFG_ARG_CHK_EN
 > 0u

334 i(
p_tmr
 =(
OS_TMR
 *)0) {

335 *
p_r
 = 
OS_ERR_TMR_INVALID
;

336  ((
OS_TICK
)0);

340 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

341 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

342 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

343  ((
OS_TICK
)0);

347 
	`OSSchedLock
(&
r
);

348 
p_tmr
->
S
) {

349 
OS_TMR_STATE_RUNNING
:

350 
ma
 = 
p_tmr
->
Mch


351 - 
OSTmrTickC
;

352 
p_tmr
->
Rema
 = 
ma
;

353 
	`OSSchedUock
(&
r
);

354 *
p_r
 = 
OS_ERR_NONE
;

357 
OS_TMR_STATE_STOPPED
:

358 i(
p_tmr
->
O
 =
OS_OPT_TMR_PERIODIC
) {

359 i(
p_tmr
->
Dly
 == 0u) {

360 
ma
 = 
p_tmr
->
Piod
;

362 
ma
 = 
p_tmr
->
Dly
;

365 
ma
 = 
p_tmr
->
Dly
;

367 
p_tmr
->
Rema
 = 
ma
;

368 
	`OSSchedUock
(&
r
);

369 *
p_r
 = 
OS_ERR_NONE
;

372 
OS_TMR_STATE_COMPLETED
:

373 
	`OSSchedUock
(&
r
);

374 *
p_r
 = 
OS_ERR_NONE
;

375 
ma
 = (
OS_TICK
)0;

378 
OS_TMR_STATE_UNUSED
:

379 
	`OSSchedUock
(&
r
);

380 *
p_r
 = 
OS_ERR_TMR_INACTIVE
;

381 
ma
 = (
OS_TICK
)0;

385 
	`OSSchedUock
(&
r
);

386 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

387 
ma
 = (
OS_TICK
)0;

390  (
ma
);

391 
	}
}

421 
CPU_BOOLEAN
 
	$OSTmrS
 (
OS_TMR
 *
p_tmr
,

422 
OS_ERR
 *
p_r
)

424 
OS_ERR
 
r
;

425 
CPU_BOOLEAN
 
sucss
;

429 #ifde
OS_SAFETY_CRITICAL


430 i(
p_r
 =(
OS_ERR
 *)0) {

431 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

432  (
DEF_FALSE
);

436 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

437 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

438 *
p_r
 = 
OS_ERR_TMR_ISR
;

439  (
DEF_FALSE
);

443 #i
OS_CFG_ARG_CHK_EN
 > 0u

444 i(
p_tmr
 =(
OS_TMR
 *)0) {

445 *
p_r
 = 
OS_ERR_TMR_INVALID
;

446  (
DEF_FALSE
);

450 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

451 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

452 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

453  (
DEF_FALSE
);

457 
	`OSSchedLock
(&
r
);

458 
p_tmr
->
S
) {

459 
OS_TMR_STATE_RUNNING
:

460 
	`OS_TmrUƚk
(
p_tmr
);

461 
	`OS_TmrLk
(
p_tmr
, 
OS_OPT_LINK_DLY
);

462 
	`OSSchedUock
(&
r
);

463 *
p_r
 = 
OS_ERR_NONE
;

464 
sucss
 = 
DEF_TRUE
;

467 
OS_TMR_STATE_STOPPED
:

468 
OS_TMR_STATE_COMPLETED
:

469 
	`OS_TmrLk
(
p_tmr
, 
OS_OPT_LINK_DLY
);

470 
	`OSSchedUock
(&
r
);

471 *
p_r
 = 
OS_ERR_NONE
;

472 
sucss
 = 
DEF_TRUE
;

475 
OS_TMR_STATE_UNUSED
:

476 
	`OSSchedUock
(&
r
);

477 *
p_r
 = 
OS_ERR_TMR_INACTIVE
;

478 
sucss
 = 
DEF_FALSE
;

482 
	`OSSchedUock
(&
r
);

483 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

484 
sucss
 = 
DEF_FALSE
;

487  (
sucss
);

488 
	}
}

516 
OS_STATE
 
	$OSTmrSG
 (
OS_TMR
 *
p_tmr
,

517 
OS_ERR
 *
p_r
)

519 
OS_STATE
 
e
;

520 
	`CPU_SR_ALLOC
();

524 #ifde
OS_SAFETY_CRITICAL


525 i(
p_r
 =(
OS_ERR
 *)0) {

526 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

527  (
OS_TMR_STATE_UNUSED
);

531 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

532 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

533 *
p_r
 = 
OS_ERR_TMR_ISR
;

534  (
OS_TMR_STATE_UNUSED
);

538 #i
OS_CFG_ARG_CHK_EN
 > 0u

539 i(
p_tmr
 =(
OS_TMR
 *)0) {

540 *
p_r
 = 
OS_ERR_TMR_INVALID
;

541  (
OS_TMR_STATE_UNUSED
);

545 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

546 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

547 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

548  (
OS_TMR_STATE_UNUSED
);

552 
	`CPU_CRITICAL_ENTER
();

553 
e
 = 
p_tmr
->
S
;

554 
e
) {

555 
OS_TMR_STATE_UNUSED
:

556 
OS_TMR_STATE_STOPPED
:

557 
OS_TMR_STATE_COMPLETED
:

558 
OS_TMR_STATE_RUNNING
:

559 *
p_r
 = 
OS_ERR_NONE
;

563 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

566 
	`CPU_CRITICAL_EXIT
();

567  (
e
);

568 
	}
}

607 
CPU_BOOLEAN
 
	$OSTmrSt
 (
OS_TMR
 *
p_tmr
,

608 
OS_OPT
 
t
,

609 *
p_back_g
,

610 
OS_ERR
 *
p_r
)

612 
OS_TMR_CALLBACK_PTR
 
p_
;

613 
OS_ERR
 
r
;

614 
CPU_BOOLEAN
 
sucss
;

618 #ifde
OS_SAFETY_CRITICAL


619 i(
p_r
 =(
OS_ERR
 *)0) {

620 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

621  (
DEF_FALSE
);

625 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

626 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

627 *
p_r
 = 
OS_ERR_TMR_ISR
;

628  (
DEF_FALSE
);

632 #i
OS_CFG_ARG_CHK_EN
 > 0u

633 i(
p_tmr
 =(
OS_TMR
 *)0) {

634 *
p_r
 = 
OS_ERR_TMR_INVALID
;

635  (
DEF_FALSE
);

639 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

640 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

641 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

642  (
DEF_FALSE
);

646 
	`OSSchedLock
(&
r
);

647 
p_tmr
->
S
) {

648 
OS_TMR_STATE_RUNNING
:

649 
	`OS_TmrUƚk
(
p_tmr
);

650 *
p_r
 = 
OS_ERR_NONE
;

651 
t
) {

652 
OS_OPT_TMR_CALLBACK
:

653 
p_
 = 
p_tmr
->
ClbackP
;

654 i(
p_
 !(
OS_TMR_CALLBACK_PTR
)0) {

655 (*
p_
)((*)
p_tmr
,_tmr->
ClbackPArg
);

657 *
p_r
 = 
OS_ERR_TMR_NO_CALLBACK
;

661 
OS_OPT_TMR_CALLBACK_ARG
:

662 
p_
 = 
p_tmr
->
ClbackP
;

663 i(
p_
 !(
OS_TMR_CALLBACK_PTR
)0) {

664 (*
p_
)((*)
p_tmr
, 
p_back_g
);

666 *
p_r
 = 
OS_ERR_TMR_NO_CALLBACK
;

670 
OS_OPT_TMR_NONE
:

674 
	`OSSchedUock
(&
r
);

675 *
p_r
 = 
OS_ERR_OPT_INVALID
;

676  (
DEF_FALSE
);

678 
	`OSSchedUock
(&
r
);

679 
sucss
 = 
DEF_TRUE
;

682 
OS_TMR_STATE_COMPLETED
:

683 
OS_TMR_STATE_STOPPED
:

684 
	`OSSchedUock
(&
r
);

685 *
p_r
 = 
OS_ERR_TMR_STOPPED
;

686 
sucss
 = 
DEF_TRUE
;

689 
OS_TMR_STATE_UNUSED
:

690 
	`OSSchedUock
(&
r
);

691 *
p_r
 = 
OS_ERR_TMR_INACTIVE
;

692 
sucss
 = 
DEF_FALSE
;

696 
	`OSSchedUock
(&
r
);

697 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

698 
sucss
 = 
DEF_FALSE
;

701  (
sucss
);

702 
	}
}

720 
	$OS_TmrC
 (
OS_TMR
 *
p_tmr
)

722 
p_tmr
->
S
 = 
OS_TMR_STATE_UNUSED
;

723 
p_tmr
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

724 
p_tmr
->
NameP
 = (
CPU_CHAR
 *)((*)"?TMR");

725 
p_tmr
->
Dly
 = (
OS_TICK
 )0;

726 
p_tmr
->
Mch
 = (
OS_TICK
 )0;

727 
p_tmr
->
Rema
 = (
OS_TICK
 )0;

728 
p_tmr
->
Piod
 = (
OS_TICK
 )0;

729 
p_tmr
->
O
 = (
OS_OPT
 )0;

730 
p_tmr
->
ClbackP
 = (
OS_TMR_CALLBACK_PTR
)0;

731 
p_tmr
->
ClbackPArg
 = (*)0;

732 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

733 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

734 
	}
}

752 #i
OS_CFG_DBG_EN
 > 0u

753 
	$OS_TmrDbgLiAdd
 (
OS_TMR
 *
p_tmr
)

755 
p_tmr
->
DbgPvP
 = (
OS_TMR
 *)0;

756 i(
OSTmrDbgLiP
 =(
OS_TMR
 *)0) {

757 
p_tmr
->
DbgNextP
 = (
OS_TMR
 *)0;

759 
p_tmr
->
DbgNextP
 = 
OSTmrDbgLiP
;

760 
OSTmrDbgLiP
->
DbgPvP
 = 
p_tmr
;

762 
OSTmrDbgLiP
 = 
p_tmr
;

763 
	}
}

767 
	$OS_TmrDbgLiRemove
 (
OS_TMR
 *
p_tmr
)

769 
OS_TMR
 *
p_tmr_xt
;

770 
OS_TMR
 *
p_tmr_ev
;

773 
p_tmr_ev
 = 
p_tmr
->
DbgPvP
;

774 
p_tmr_xt
 = 
p_tmr
->
DbgNextP
;

776 i(
p_tmr_ev
 =(
OS_TMR
 *)0) {

777 
OSTmrDbgLiP
 = 
p_tmr_xt
;

778 i(
p_tmr_xt
 !(
OS_TMR
 *)0) {

779 
p_tmr_xt
->
DbgPvP
 = (
OS_TMR
 *)0;

781 
p_tmr
->
DbgNextP
 = (
OS_TMR
 *)0;

783 } i(
p_tmr_xt
 =(
OS_TMR
 *)0) {

784 
p_tmr_ev
->
DbgNextP
 = (
OS_TMR
 *)0;

785 
p_tmr
->
DbgPvP
 = (
OS_TMR
 *)0;

788 
p_tmr_ev
->
DbgNextP
 = 
p_tmr_xt
;

789 
p_tmr_xt
->
DbgPvP
 = 
p_tmr_ev
;

790 
p_tmr
->
DbgNextP
 = (
OS_TMR
 *)0;

791 
p_tmr
->
DbgPvP
 = (
OS_TMR
 *)0;

793 
	}
}

817 
	$OS_TmrIn
 (
OS_ERR
 *
p_r
)

819 
OS_TMR_SPOKE_IX
 
i
;

820 
OS_TMR_SPOKE
 *
p_oke
;

824 #ifde
OS_SAFETY_CRITICAL


825 i(
p_r
 =(
OS_ERR
 *)0) {

826 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

831 #i
OS_CFG_DBG_EN
 > 0u

832 
OSTmrDbgLiP
 = (
OS_TMR
 *)0;

835 i(
OSCfg_TmrTaskRe_Hz
 > (
OS_RATE_HZ
)0) {

836 
OSTmrUpdeC
 = 
OSCfg_TickRe_Hz
 / 
OSCfg_TmrTaskRe_Hz
;

838 
OSTmrUpdeC
 = 
OSCfg_TickRe_Hz
 / (
OS_RATE_HZ
)10;

840 
OSTmrUpdeC
 = 
OSTmrUpdeC
;

842 
OSTmrTickC
 = (
OS_TICK
)0;

844 
OSTmrTaskTimeMax
 = (
CPU_TS
)0;

846 
i
 = 0u; i < 
OSCfg_TmrWhlSize
; i++) {

847 
p_oke
 = &
OSCfg_TmrWhl
[
i
];

848 
p_oke
->
NbrErs
 = (
OS_OBJ_QTY
)0;

849 
p_oke
->
NbrErsMax
 = (
OS_OBJ_QTY
)0;

850 
p_oke
->
FP
 = (
OS_TMR
 *)0;

854 i(
OSCfg_TmrTaskStkBaP
 =(
CPU_STK
*)0) {

855 *
p_r
 = 
OS_ERR_TMR_STK_INVALID
;

859 i(
OSCfg_TmrTaskStkSize
 < 
OSCfg_StkSizeM
) {

860 *
p_r
 = 
OS_ERR_TMR_STK_SIZE_INVALID
;

864 i(
OSCfg_TmrTaskPrio
 >(
OS_CFG_PRIO_MAX
 - 1u)) {

865 *
p_r
 = 
OS_ERR_TMR_PRIO_INVALID
;

869 
	`OSTaskCe
((
OS_TCB
 *)&
OSTmrTaskTCB
,

870 (
CPU_CHAR
 *)((*)"uC/OS-III Timer Task"),

871 (
OS_TASK_PTR
 )
OS_TmrTask
,

873 (
OS_PRIO
 )
OSCfg_TmrTaskPrio
,

874 (
CPU_STK
 *)
OSCfg_TmrTaskStkBaP
,

875 (
CPU_STK_SIZE
)
OSCfg_TmrTaskStkLim
,

876 (
CPU_STK_SIZE
)
OSCfg_TmrTaskStkSize
,

877 (
OS_MSG_QTY
 )0,

878 (
OS_TICK
 )0,

880 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
 | 
OS_OPT_TASK_NO_TLS
),

881 (
OS_ERR
 *)
p_r
);

882 
	}
}

906 
	$OS_TmrLk
 (
OS_TMR
 *
p_tmr
,

907 
OS_OPT
 
t
)

909 
OS_TMR_SPOKE
 *
p_oke
;

910 
OS_TMR
 *
p_tmr0
;

911 
OS_TMR
 *
p_tmr1
;

912 
OS_TMR_SPOKE_IX
 
oke
;

916 
p_tmr
->
S
 = 
OS_TMR_STATE_RUNNING
;

917 i(
t
 =
OS_OPT_LINK_PERIODIC
) {

918 
p_tmr
->
Mch
 =_tmr->
Piod
 + 
OSTmrTickC
;

920 i(
p_tmr
->
Dly
 =(
OS_TICK
)0) {

921 
p_tmr
->
Mch
 =_tmr->
Piod
 + 
OSTmrTickC
;

923 
p_tmr
->
Mch
 =_tmr->
Dly
 + 
OSTmrTickC
;

926 
oke
 = (
OS_TMR_SPOKE_IX
)(
p_tmr
->
Mch
 % 
OSCfg_TmrWhlSize
);

927 
p_oke
 = &
OSCfg_TmrWhl
[
oke
];

929 i(
p_oke
->
FP
 =(
OS_TMR
 *)0) {

930 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

931 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

932 
p_oke
->
FP
 = 
p_tmr
;

933 
p_oke
->
NbrErs
 = 1u;

935 
p_tmr
->
Rema
 =_tmr->
Mch


936 - 
OSTmrTickC
;

937 
p_tmr1
 = 
p_oke
->
FP
;

938 
p_tmr1
 !(
OS_TMR
 *)0) {

939 
p_tmr1
->
Rema
 =_tmr1->
Mch


940 - 
OSTmrTickC
;

941 i(
p_tmr
->
Rema
 > 
p_tmr1
->Remain) {

942 i(
p_tmr1
->
NextP
 !(
OS_TMR
 *)0) {

943 
p_tmr1
 =_tmr1->
NextP
;

945 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

946 
p_tmr
->
PvP
 = 
p_tmr1
;

947 
p_tmr1
->
NextP
 = 
p_tmr
;

948 
p_tmr1
 = (
OS_TMR
 *)0;

951 i(
p_tmr1
->
PvP
 =(
OS_TMR
 *)0) {

952 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

953 
p_tmr
->
NextP
 = 
p_tmr1
;

954 
p_tmr1
->
PvP
 = 
p_tmr
;

955 
p_oke
->
FP
 = 
p_tmr
;

957 
p_tmr0
 = 
p_tmr1
->
PvP
;

958 
p_tmr
->
PvP
 = 
p_tmr0
;

959 
p_tmr
->
NextP
 = 
p_tmr1
;

960 
p_tmr0
->
NextP
 = 
p_tmr
;

961 
p_tmr1
->
PvP
 = 
p_tmr
;

963 
p_tmr1
 = (
OS_TMR
 *)0;

966 
p_oke
->
NbrErs
++;

968 i(
p_oke
->
NbrErsMax
 <_oke->
NbrErs
) {

969 
p_oke
->
NbrErsMax
 =_oke->
NbrErs
;

971 
	}
}

988 
	$OS_TmrRetPk
 ()

990 
OS_TMR_SPOKE
 *
p_oke
;

991 
OS_TMR_SPOKE_IX
 
i
;

995 
i
 = 0u; i < 
OSCfg_TmrWhlSize
; i++) {

996 
p_oke
 = (
OS_TMR_SPOKE
 *)&
OSCfg_TmrWhl
[
i
];

997 
p_oke
->
NbrErsMax
 = (
OS_OBJ_QTY
 )0u;

999 
	}
}

1017 
	$OS_TmrUƚk
 (
OS_TMR
 *
p_tmr
)

1019 
OS_TMR_SPOKE
 *
p_oke
;

1020 
OS_TMR
 *
p_tmr1
;

1021 
OS_TMR
 *
p_tmr2
;

1022 
OS_TMR_SPOKE_IX
 
oke
;

1026 
oke
 = (
OS_TMR_SPOKE_IX
)(
p_tmr
->
Mch
 % 
OSCfg_TmrWhlSize
);

1027 
p_oke
 = &
OSCfg_TmrWhl
[
oke
];

1029 i(
p_oke
->
FP
 =
p_tmr
) {

1030 
p_tmr1
 = (
OS_TMR
 *)
p_tmr
->
NextP
;

1031 
p_oke
->
FP
 = (
OS_TMR
 *)
p_tmr1
;

1032 i(
p_tmr1
 !(
OS_TMR
 *)0) {

1033 
p_tmr1
->
PvP
 = (
OS_TMR
 *)0;

1036 
p_tmr1
 = (
OS_TMR
 *)
p_tmr
->
PvP
;

1037 
p_tmr2
 = (
OS_TMR
 *)
p_tmr
->
NextP
;

1038 
p_tmr1
->
NextP
 = 
p_tmr2
;

1039 i(
p_tmr2
 !(
OS_TMR
 *)0) {

1040 
p_tmr2
->
PvP
 = (
OS_TMR
 *)
p_tmr1
;

1043 
p_tmr
->
S
 = 
OS_TMR_STATE_STOPPED
;

1044 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

1045 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

1046 
p_oke
->
NbrErs
--;

1047 
	}
}

1064 
	$OS_TmrTask
 (*
p_g
)

1066 
CPU_BOOLEAN
 
de
;

1067 
OS_ERR
 
r
;

1068 
OS_TMR_CALLBACK_PTR
 
p_
;

1069 
OS_TMR_SPOKE
 *
p_oke
;

1070 
OS_TMR
 *
p_tmr
;

1071 
OS_TMR
 *
p_tmr_xt
;

1072 
OS_TMR_SPOKE_IX
 
oke
;

1073 
CPU_TS
 
ts
;

1074 
CPU_TS
 
ts_t
;

1075 
CPU_TS
 
ts_d
;

1079 
p_g
 =_arg;

1080 
DEF_ON
) {

1081 ()
	`OSTaskSemPd
((
OS_TICK
 )0,

1082 (
OS_OPT
 )
OS_OPT_PEND_BLOCKING
,

1083 (
CPU_TS
 *)&
ts
,

1084 (
OS_ERR
 *)&
r
);

1086 
	`OSSchedLock
(&
r
);

1087 
ts_t
 = 
	`OS_TS_GET
();

1088 
OSTmrTickC
++;

1089 
oke
 = (
OS_TMR_SPOKE_IX
)(
OSTmrTickC
 % 
OSCfg_TmrWhlSize
);

1090 
p_oke
 = &
OSCfg_TmrWhl
[
oke
];

1091 
p_tmr
 = 
p_oke
->
FP
;

1092 
de
 = 
DEF_FALSE
;

1093 
de
 =
DEF_FALSE
) {

1094 i(
p_tmr
 !(
OS_TMR
 *)0) {

1095 
p_tmr_xt
 = (
OS_TMR
 *)
p_tmr
->
NextP
;

1097 i(
OSTmrTickC
 =
p_tmr
->
Mch
) {

1098 
	`OS_TmrUƚk
(
p_tmr
);

1099 i(
p_tmr
->
O
 =
OS_OPT_TMR_PERIODIC
) {

1100 
	`OS_TmrLk
(
p_tmr
,

1101 
OS_OPT_LINK_PERIODIC
);

1103 
p_tmr
->
S
 = 
OS_TMR_STATE_COMPLETED
;

1105 
p_
 = 
p_tmr
->
ClbackP
;

1106 i(
p_
 !(
OS_TMR_CALLBACK_PTR
)0) {

1107 (*
p_
)((*)
p_tmr
,

1108 
p_tmr
->
ClbackPArg
);

1110 
p_tmr
 = 
p_tmr_xt
;

1112 
de
 = 
DEF_TRUE
;

1115 
de
 = 
DEF_TRUE
;

1118 
ts_d
 = 
	`OS_TS_GET
(- 
ts_t
;

1119 
	`OSSchedUock
(&
r
);

1120 i(
OSTmrTaskTimeMax
 < 
ts_d
) {

1121 
OSTmrTaskTimeMax
 = 
ts_d
;

1124 
	}
}

	@uCOS-III/Source/os_type.h

31 #ide 
OS_TYPE_H


32 
	#OS_TYPE_H


	)

34 #ifde 
VSC_INCLUDE_H_FILE_NAMES


35 cڡ 
CPU_CHAR
 *
	gos_ty__h
 = "$Id: $";

48 
CPU_INT16U
 
	tOS_CPU_USAGE
;

50 
CPU_INT32U
 
	tOS_CTR
;

52 
CPU_INT32U
 
	tOS_CTX_SW_CTR
;

54 
CPU_INT32U
 
	tOS_CYCLES
;

56 
CPU_INT32U
 
	tOS_FLAGS
;

58 
CPU_INT32U
 
	tOS_IDLE_CTR
;

60 
CPU_INT16U
 
	tOS_MEM_QTY
;

61 
CPU_INT16U
 
	tOS_MEM_SIZE
;

63 
CPU_INT16U
 
	tOS_MSG_QTY
;

64 
CPU_INT16U
 
	tOS_MSG_SIZE
;

66 
CPU_INT08U
 
	tOS_NESTING_CTR
;

68 
CPU_INT16U
 
	tOS_OBJ_QTY
;

69 
CPU_INT32U
 
	tOS_OBJ_TYPE
;

71 
CPU_INT16U
 
	tOS_OPT
;

73 
CPU_INT08U
 
	tOS_PRIO
;

75 
CPU_INT16U
 
	tOS_QTY
;

77 
CPU_INT32U
 
	tOS_RATE_HZ
;

79 
CPU_INT32U
 
	tOS_REG
;

80 
CPU_INT08U
 
	tOS_REG_ID
;

82 
CPU_INT32U
 
	tOS_SEM_CTR
;

84 
CPU_INT08U
 
	tOS_STATE
;

86 
CPU_INT08U
 
	tOS_STATUS
;

88 
CPU_INT32U
 
	tOS_TICK
;

89 
CPU_INT16U
 
	tOS_TICK_SPOKE_IX
;

91 
CPU_INT16U
 
	tOS_TMR_SPOKE_IX
;

	@uCOS-III/Source/os_var.c

33 
	#OS_GLOBALS


	)

35 
	#MICRIUM_SOURCE


	)

36 
	~<os.h
>

38 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


39 cڡ 
CPU_CHAR
 *
	gos_v__c
 = "$Id: $";

	@
1
.
0
118
6120
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/IAR/cstartup.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/OS/uCOS-III/bsp_os.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/OS/uCOS-III/bsp_os.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/cortexm3_macro.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_adc.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_bkp.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_can.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_crc.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_dac.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_dbgmcu.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_dma.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_exti.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_flash.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_fsmc.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_gpio.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_i2c.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_iwdg.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_lib.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_map.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_nvic.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_pwr.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_rcc.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_rtc.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_sdio.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_spi.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_systick.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_tim.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_type.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_usart.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/inc/stm32f10x_wwdg.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_adc.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_bkp.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_can.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_crc.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_dac.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_dbgmcu.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_dma.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_exti.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_flash.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_fsmc.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_gpio.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_i2c.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_iwdg.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_lib.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_nvic.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_pwr.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_rcc.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_rtc.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_sdio.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_spi.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_systick.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_tim.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_usart.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/ST/STM32/src/stm32f10x_wwdg.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_i2c.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_i2c.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_int.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_periph.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_ser.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_ser.h
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_stlm75.c
EvalBoards/Micrium/uC-Eval-STM32F107/BSP/bsp_stlm75.h
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/app.c
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/app_cfg.h
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/cpu_cfg.h
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/includes.h
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/lib_cfg.h
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/os_app_hooks.c
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/os_app_hooks.h
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/os_cfg.h
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/os_cfg_app.h
EvalBoards/Micrium/uC-Eval-STM32F107/uCOS-III/stm32f10x_conf.h
uC-CPU/ARM-Cortex-M3/GNU/cpu.h
uC-CPU/ARM-Cortex-M3/GNU/cpu_c.c
uC-CPU/ARM-Cortex-M3/IAR/cpu.h
uC-CPU/ARM-Cortex-M3/IAR/cpu_c.c
uC-CPU/ARM-Cortex-M3/RealView/cpu.h
uC-CPU/ARM-Cortex-M3/RealView/cpu_c.c
uC-CPU/cpu_core.c
uC-CPU/cpu_core.h
uC-CPU/cpu_def.h
uC-LIB/lib_ascii.c
uC-LIB/lib_ascii.h
uC-LIB/lib_def.h
uC-LIB/lib_math.c
uC-LIB/lib_math.h
uC-LIB/lib_mem.c
uC-LIB/lib_mem.h
uC-LIB/lib_str.c
uC-LIB/lib_str.h
uCOS-III/Ports/ARM-Cortex-M3/Generic/GNU/os_cpu.h
uCOS-III/Ports/ARM-Cortex-M3/Generic/GNU/os_cpu_c.c
uCOS-III/Ports/ARM-Cortex-M3/Generic/IAR/os_cpu.h
uCOS-III/Ports/ARM-Cortex-M3/Generic/IAR/os_cpu_c.c
uCOS-III/Ports/ARM-Cortex-M3/Generic/RealView/os_cpu.h
uCOS-III/Ports/ARM-Cortex-M3/Generic/RealView/os_cpu_c.c
uCOS-III/Source/os.h
uCOS-III/Source/os_cfg_app.c
uCOS-III/Source/os_core.c
uCOS-III/Source/os_dbg.c
uCOS-III/Source/os_flag.c
uCOS-III/Source/os_int.c
uCOS-III/Source/os_mem.c
uCOS-III/Source/os_msg.c
uCOS-III/Source/os_mutex.c
uCOS-III/Source/os_pend_multi.c
uCOS-III/Source/os_prio.c
uCOS-III/Source/os_q.c
uCOS-III/Source/os_sem.c
uCOS-III/Source/os_stat.c
uCOS-III/Source/os_task.c
uCOS-III/Source/os_tick.c
uCOS-III/Source/os_time.c
uCOS-III/Source/os_tmr.c
uCOS-III/Source/os_type.h
uCOS-III/Source/os_var.c
