# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../fletcher64_checksum.srcs/sources_1/new/fletcher64_checksum.v" \

verilog xil_defaultlib  \
"../../../../fletcher64_checksum.srcs/sim_1/new/tb_checksum.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
