Line number: 
[1628, 1634]
Comment: 
This block of code describes a synchronous reset logic for a flip-flop 'fifo_2'. Whenever a rising edge on the clock signal 'clk' or a falling edge on the asynchronous reset signal 'reset_n' is detected, it checks to see if the reset signal is de-asserted (0). If asserted, 'fifo_2' is reset to 0. Otherwise, if the enable signal 'fifo_2_enable' is true, the value of 'fifo_2_mux' is loaded into 'fifo_2'.