TimeQuest Timing Analyzer report for Computer
Thu Jun 18 16:34:21 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Propagation Delay
 16. Minimum Propagation Delay
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Slow Corner Signal Integrity Metrics
 50. Fast Corner Signal Integrity Metrics
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name      ; Computer                                         ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C80F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.71        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   7.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+
; CLK1                                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK1 }                                                                                                         ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 } ;
; t4:timing|inst                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { t4:timing|inst }                                                                                               ;
; t4:timing|inst1                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { t4:timing|inst1 }                                                                                              ;
; t4:timing|inst2                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { t4:timing|inst2 }                                                                                              ;
+--------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; INF MHz    ; 250.0 MHz       ; CLK1                                                                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 48.76 MHz  ; 48.76 MHz       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 97.9 MHz   ; 97.9 MHz        ; t4:timing|inst                                                                                               ;                                                               ;
; 103.04 MHz ; 103.04 MHz      ; t4:timing|inst1                                                                                              ;                                                               ;
; 115.11 MHz ; 115.11 MHz      ; t4:timing|inst2                                                                                              ;                                                               ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; t4:timing|inst1                                                                                              ; -12.294 ; -3815.840     ;
; t4:timing|inst2                                                                                              ; -10.860 ; -681.130      ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -9.755  ; -1470.051     ;
; t4:timing|inst                                                                                               ; -9.215  ; -15.698       ;
; CLK1                                                                                                         ; 2.041   ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK1                                                                                                         ; -6.000 ; -18.576       ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -4.639 ; -639.864      ;
; t4:timing|inst2                                                                                              ; -1.572 ; -25.264       ;
; t4:timing|inst                                                                                               ; -0.950 ; -0.950        ;
; t4:timing|inst1                                                                                              ; 0.557  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                                ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; t4:timing|inst1                                                                                              ; -8.503 ; -36.112       ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.405  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -3.441 ; -56.831       ;
; t4:timing|inst1                                                                                              ; 2.904  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width                                                                                                                                                                                 ;
+--------+--------------+----------------+-------+------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type       ; Clock           ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+-------+------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate  ; CLK1            ; Rise       ; CLK1                                                                                                                         ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a121~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a122~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a122~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a122~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a123~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a123~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a123~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a124~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a124~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a124~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a125~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a125~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a125~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a126~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a126~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a126~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a127~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a127~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a127~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a12~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a13~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a13~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a13~porta_we_reg        ;
+--------+--------------+----------------+-------+------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                            ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; SWA       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -1.581 ; -1.039 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SWB       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.958 ; -0.444 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.222  ; 0.827  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.088 ; 0.513  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.113  ; 0.705  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.056 ; 0.587  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.467 ; 0.212  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.030  ; 0.678  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.069 ; 0.646  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.218 ; 0.446  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.222  ; 0.827  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.076 ; 0.663  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.573 ; 0.036  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.148 ; 0.469  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.127 ; 0.569  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.212 ; 0.412  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.257 ; 0.400  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.153 ; 0.508  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -2.396 ; -2.253 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -4.274 ; -4.277 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.721  ; 4.407  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.849  ; 3.458  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.006  ; 3.611  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.916  ; 3.570  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.207  ; 3.870  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.056  ; 3.759  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.592  ; 4.251  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.721  ; 4.407  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.510  ; 4.175  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.983  ; 3.724  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.748  ; 3.380  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.123  ; 3.768  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.869  ; 3.588  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.655  ; 3.314  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.039  ; 2.696  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.795  ; 3.467  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.738 ; -0.582 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; t4:timing|inst                                                                                               ; 2.254  ; 2.262  ; Rise       ; t4:timing|inst                                                                                               ;
; d0[*]     ; t4:timing|inst1                                                                                              ; 5.396  ; 6.173  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[0]    ; t4:timing|inst1                                                                                              ; 5.019  ; 5.704  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[1]    ; t4:timing|inst1                                                                                              ; 5.014  ; 5.720  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[2]    ; t4:timing|inst1                                                                                              ; 5.147  ; 5.889  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[3]    ; t4:timing|inst1                                                                                              ; 4.864  ; 5.637  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[4]    ; t4:timing|inst1                                                                                              ; 5.387  ; 6.173  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[5]    ; t4:timing|inst1                                                                                              ; 5.285  ; 6.063  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[6]    ; t4:timing|inst1                                                                                              ; 5.292  ; 6.018  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[7]    ; t4:timing|inst1                                                                                              ; 5.396  ; 6.128  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[8]    ; t4:timing|inst1                                                                                              ; 5.339  ; 6.148  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[9]    ; t4:timing|inst1                                                                                              ; 4.861  ; 5.576  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[10]   ; t4:timing|inst1                                                                                              ; 5.123  ; 5.789  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[11]   ; t4:timing|inst1                                                                                              ; 5.234  ; 6.018  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[12]   ; t4:timing|inst1                                                                                              ; 5.100  ; 5.755  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[13]   ; t4:timing|inst1                                                                                              ; 4.937  ; 5.698  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[14]   ; t4:timing|inst1                                                                                              ; 4.972  ; 5.706  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[15]   ; t4:timing|inst1                                                                                              ; 2.237  ; 2.449  ; Rise       ; t4:timing|inst1                                                                                              ;
; d0[*]     ; t4:timing|inst2                                                                                              ; 5.574  ; 6.187  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[0]    ; t4:timing|inst2                                                                                              ; 2.555  ; 3.183  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[1]    ; t4:timing|inst2                                                                                              ; 2.725  ; 3.333  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[2]    ; t4:timing|inst2                                                                                              ; 2.794  ; 3.405  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[3]    ; t4:timing|inst2                                                                                              ; 2.971  ; 3.646  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[4]    ; t4:timing|inst2                                                                                              ; 2.958  ; 3.631  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[5]    ; t4:timing|inst2                                                                                              ; 3.502  ; 4.220  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[6]    ; t4:timing|inst2                                                                                              ; 5.040  ; 5.698  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[7]    ; t4:timing|inst2                                                                                              ; 5.574  ; 6.187  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[8]    ; t4:timing|inst2                                                                                              ; 4.816  ; 5.531  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[9]    ; t4:timing|inst2                                                                                              ; 2.852  ; 3.536  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[10]   ; t4:timing|inst2                                                                                              ; 2.806  ; 3.427  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[11]   ; t4:timing|inst2                                                                                              ; 2.883  ; 3.567  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[12]   ; t4:timing|inst2                                                                                              ; 3.152  ; 3.763  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[13]   ; t4:timing|inst2                                                                                              ; 2.838  ; 3.488  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[14]   ; t4:timing|inst2                                                                                              ; 3.138  ; 3.800  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[15]   ; t4:timing|inst2                                                                                              ; 0.217  ; 0.360  ; Rise       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; SWA       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.905  ; 2.376  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SWB       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.404  ; 1.889  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.633  ; 4.530  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.384  ; 1.821  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.657  ; 2.084  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.063  ; 2.487  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.893  ; 2.248  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.105  ; 1.488  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.626  ; 1.990  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.671  ; 2.061  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.195  ; 1.610  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.014  ; 2.363  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.436  ; 2.878  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.178  ; 1.602  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.682  ; 2.027  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.493  ; 1.905  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.838  ; 2.219  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.387  ; 1.781  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.633  ; 4.530  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.458  ; 5.471  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.863  ; 4.729  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.303  ; 1.731  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.203  ; 1.610  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.281  ; 1.673  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.924  ; 1.280  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.150  ; 1.505  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.713  ; 1.099  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.144  ; 1.524  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.709  ; 1.133  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.965  ; 1.271  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.412  ; 1.831  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.739  ; 1.148  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.195  ; 1.522  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.418  ; 1.802  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.533  ; 1.895  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.282  ; 1.659  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.863  ; 4.729  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; t4:timing|inst                                                                                               ; 1.379  ; 1.358  ; Rise       ; t4:timing|inst                                                                                               ;
; d0[*]     ; t4:timing|inst1                                                                                              ; -0.805 ; -0.927 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[0]    ; t4:timing|inst1                                                                                              ; -3.905 ; -4.503 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[1]    ; t4:timing|inst1                                                                                              ; -4.289 ; -4.923 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[2]    ; t4:timing|inst1                                                                                              ; -4.243 ; -4.889 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[3]    ; t4:timing|inst1                                                                                              ; -3.749 ; -4.424 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[4]    ; t4:timing|inst1                                                                                              ; -4.428 ; -5.119 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[5]    ; t4:timing|inst1                                                                                              ; -4.093 ; -4.775 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[6]    ; t4:timing|inst1                                                                                              ; -4.377 ; -5.030 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[7]    ; t4:timing|inst1                                                                                              ; -4.272 ; -4.861 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[8]    ; t4:timing|inst1                                                                                              ; -3.768 ; -4.461 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[9]    ; t4:timing|inst1                                                                                              ; -4.050 ; -4.727 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[10]   ; t4:timing|inst1                                                                                              ; -4.262 ; -4.850 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[11]   ; t4:timing|inst1                                                                                              ; -3.731 ; -4.427 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[12]   ; t4:timing|inst1                                                                                              ; -3.775 ; -4.425 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[13]   ; t4:timing|inst1                                                                                              ; -3.435 ; -4.058 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[14]   ; t4:timing|inst1                                                                                              ; -3.452 ; -4.072 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[15]   ; t4:timing|inst1                                                                                              ; -0.805 ; -0.927 ; Rise       ; t4:timing|inst1                                                                                              ;
; d0[*]     ; t4:timing|inst2                                                                                              ; 1.566  ; 1.463  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[0]    ; t4:timing|inst2                                                                                              ; -0.683 ; -1.246 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[1]    ; t4:timing|inst2                                                                                              ; -0.410 ; -0.983 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[2]    ; t4:timing|inst2                                                                                              ; -0.004 ; -0.580 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[3]    ; t4:timing|inst2                                                                                              ; -0.174 ; -0.819 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[4]    ; t4:timing|inst2                                                                                              ; -0.962 ; -1.579 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[5]    ; t4:timing|inst2                                                                                              ; -0.441 ; -1.077 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[6]    ; t4:timing|inst2                                                                                              ; -0.396 ; -1.006 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[7]    ; t4:timing|inst2                                                                                              ; -0.872 ; -1.457 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[8]    ; t4:timing|inst2                                                                                              ; -0.053 ; -0.704 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[9]    ; t4:timing|inst2                                                                                              ; 0.369  ; -0.189 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[10]   ; t4:timing|inst2                                                                                              ; -0.889 ; -1.465 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[11]   ; t4:timing|inst2                                                                                              ; -0.385 ; -1.040 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[12]   ; t4:timing|inst2                                                                                              ; -0.574 ; -1.162 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[13]   ; t4:timing|inst2                                                                                              ; -0.229 ; -0.848 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[14]   ; t4:timing|inst2                                                                                              ; -0.680 ; -1.286 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[15]   ; t4:timing|inst2                                                                                              ; 1.566  ; 1.463  ; Rise       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; PC[*]     ; CLK1                                                                                                         ; 11.277 ; 11.488 ; Rise       ; CLK1                                                                                                         ;
;  PC[0]    ; CLK1                                                                                                         ; 9.962  ; 9.954  ; Rise       ; CLK1                                                                                                         ;
;  PC[1]    ; CLK1                                                                                                         ; 10.858 ; 10.985 ; Rise       ; CLK1                                                                                                         ;
;  PC[2]    ; CLK1                                                                                                         ; 9.647  ; 9.673  ; Rise       ; CLK1                                                                                                         ;
;  PC[3]    ; CLK1                                                                                                         ; 9.381  ; 9.414  ; Rise       ; CLK1                                                                                                         ;
;  PC[4]    ; CLK1                                                                                                         ; 10.239 ; 10.331 ; Rise       ; CLK1                                                                                                         ;
;  PC[5]    ; CLK1                                                                                                         ; 10.365 ; 10.489 ; Rise       ; CLK1                                                                                                         ;
;  PC[6]    ; CLK1                                                                                                         ; 10.608 ; 10.716 ; Rise       ; CLK1                                                                                                         ;
;  PC[7]    ; CLK1                                                                                                         ; 9.501  ; 9.470  ; Rise       ; CLK1                                                                                                         ;
;  PC[8]    ; CLK1                                                                                                         ; 10.034 ; 10.163 ; Rise       ; CLK1                                                                                                         ;
;  PC[9]    ; CLK1                                                                                                         ; 11.277 ; 11.488 ; Rise       ; CLK1                                                                                                         ;
;  PC[10]   ; CLK1                                                                                                         ; 10.365 ; 10.408 ; Rise       ; CLK1                                                                                                         ;
;  PC[11]   ; CLK1                                                                                                         ; 10.882 ; 10.890 ; Rise       ; CLK1                                                                                                         ;
;  PC[12]   ; CLK1                                                                                                         ; 10.132 ; 10.258 ; Rise       ; CLK1                                                                                                         ;
;  PC[13]   ; CLK1                                                                                                         ; 10.966 ; 11.079 ; Rise       ; CLK1                                                                                                         ;
;  PC[14]   ; CLK1                                                                                                         ; 9.894  ; 9.931  ; Rise       ; CLK1                                                                                                         ;
;  PC[15]   ; CLK1                                                                                                         ; 10.820 ; 10.907 ; Rise       ; CLK1                                                                                                         ;
; SE[*]     ; CLK1                                                                                                         ; 9.243  ; 9.257  ; Rise       ; CLK1                                                                                                         ;
;  SE[4]    ; CLK1                                                                                                         ; 9.243  ; 9.257  ; Rise       ; CLK1                                                                                                         ;
; uaddr[*]  ; CLK1                                                                                                         ; 9.500  ; 9.682  ; Rise       ; CLK1                                                                                                         ;
;  uaddr[4] ; CLK1                                                                                                         ; 9.500  ; 9.682  ; Rise       ; CLK1                                                                                                         ;
; Ans[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.449 ; 14.714 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.024 ; 14.223 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.274 ; 13.454 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.136 ; 14.229 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.393 ; 13.600 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.449 ; 14.714 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.985 ; 13.177 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.371 ; 13.455 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.841 ; 12.982 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.752 ; 14.030 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.097 ; 14.266 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.397 ; 12.529 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.488 ; 13.659 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.867 ; 14.035 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.248 ; 13.333 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.659 ; 13.706 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.927 ; 13.114 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.653  ; 8.857  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.602  ; 7.631  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.467  ; 8.514  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.452  ; 7.412  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.413  ; 8.553  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.824  ; 6.942  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.047  ; 8.241  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.792  ; 6.818  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.073  ; 7.126  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.659  ; 6.678  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.139  ; 7.099  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.503  ; 6.648  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.947  ; 6.886  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.029  ; 6.979  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.152  ; 8.299  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.998  ; 7.151  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.563  ; 7.717  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.839  ; 7.895  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.789  ; 6.860  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 8.204  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.562  ; 6.644  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.134  ; 7.205  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.413  ; 8.553  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.432  ; 7.526  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.799  ; 9.135  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.799  ; 9.135  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.416  ; 8.453  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.651  ; 8.904  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.304  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.772 ; 19.897 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.713 ; 17.788 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.553 ; 18.788 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.529 ; 17.602 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.315 ; 17.522 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.070 ; 18.198 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.132 ; 18.380 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.447 ; 18.654 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.975 ; 17.159 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.135 ; 18.318 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.610 ; 19.897 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.070 ; 19.262 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.811 ; 18.821 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.239 ; 18.378 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.912 ; 19.141 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.133 ; 18.252 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.772 ; 19.868 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.275  ; 8.129  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.689  ; 7.620  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.697  ; 8.637  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.160  ; 9.158  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.760  ; 7.596  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.726 ; 13.897 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.836 ; 12.031 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.423 ; 11.456 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.659 ; 12.774 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.726 ; 13.897 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.820 ; 11.833 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.287 ; 11.351 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.755  ; 9.594  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.457  ; 9.294  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.755  ; 9.594  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.537  ; 8.388  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.492  ; 7.299  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.947  ; 9.151  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.322 ; 18.574 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.955 ; 17.048 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.779 ; 16.942 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.369 ; 16.485 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.187 ; 16.332 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.623 ; 16.807 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.051 ; 16.183 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.398 ; 16.506 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.765 ; 15.991 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.322 ; 18.574 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.673 ; 16.899 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.440 ; 16.596 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.597 ; 16.658 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.388 ; 17.525 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.875 ; 17.014 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.316 ; 17.551 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.831 ; 17.977 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.140 ; 14.165 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.449 ; 12.398 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.295 ; 12.306 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.567 ; 12.602 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.140 ; 14.165 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.208 ; 12.157 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[6] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.421 ; 13.499 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; I[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.250 ; 14.600 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[0]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.750 ; 11.882 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.006 ; 12.128 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.872 ; 12.030 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.164 ; 12.227 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.186 ; 11.287 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.300 ; 12.503 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.859 ; 11.114 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.007 ; 10.218 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[8]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.812  ; 10.021 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[9]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.523 ; 11.678 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.250 ; 14.600 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.988 ; 12.225 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.378 ; 12.611 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.227 ; 12.417 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[14]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.258 ; 13.444 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[15]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.661 ; 11.766 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.653  ; 8.864  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.602  ; 7.638  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.474  ; 8.514  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.459  ; 7.412  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.420  ; 8.553  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.831  ; 6.942  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.054  ; 8.241  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.799  ; 6.818  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.080  ; 7.126  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.666  ; 6.678  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.146  ; 7.099  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.510  ; 6.648  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.954  ; 6.886  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.036  ; 6.979  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.159  ; 8.299  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.005  ; 7.151  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.570  ; 7.717  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.846  ; 7.895  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.796  ; 6.860  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.999  ; 8.204  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.569  ; 6.644  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.141  ; 7.205  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.420  ; 8.553  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.439  ; 7.526  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.806  ; 9.135  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.806  ; 9.135  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.416  ; 8.460  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.658  ; 8.904  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.311  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.926 ; 20.031 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.309 ; 17.384 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.026 ; 18.284 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.152 ; 17.225 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.151 ; 17.279 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.688 ; 17.816 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.173 ; 18.444 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.197 ; 18.404 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.747 ; 16.893 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.029 ; 18.193 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.540 ; 19.759 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.951 ; 19.118 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.992 ; 19.002 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.420 ; 18.559 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.093 ; 19.319 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.308 ; 18.418 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.926 ; 20.031 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.282  ; 8.129  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.689  ; 7.627  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.704  ; 8.637  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.160  ; 9.165  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.760  ; 7.603  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.102 ; 14.132 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.102 ; 14.132 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.762  ; 9.594  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.457  ; 9.301  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.762  ; 9.594  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.537  ; 8.395  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.492  ; 7.306  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.954  ; 9.151  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.216 ; 18.449 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.551 ; 16.644 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.252 ; 16.438 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.992 ; 16.108 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.023 ; 16.089 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.241 ; 16.425 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.092 ; 16.247 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.148 ; 16.256 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.537 ; 15.725 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.216 ; 18.449 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.603 ; 16.761 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.321 ; 16.452 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.778 ; 16.839 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.569 ; 17.706 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.056 ; 17.192 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.491 ; 17.717 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.985 ; 18.140 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; led[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.765 ; 12.924 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.827 ; 12.102 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.591 ; 11.748 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.269 ; 10.416 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.039 ; 11.187 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.504 ; 12.740 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.369 ; 11.556 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.741 ; 10.886 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.779 ; 11.983 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.395 ; 11.459 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.135 ; 12.275 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.934 ; 12.037 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.161 ; 12.321 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.154 ; 12.277 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.765 ; 12.924 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.818 ; 11.956 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.698 ; 11.801 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.375 ; 14.541 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.375 ; 14.541 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; t4:timing|inst                                                                                               ; 10.494 ; 10.788 ; Rise       ; t4:timing|inst                                                                                               ;
; LDPC      ; t4:timing|inst                                                                                               ; 9.007  ; 9.109  ; Rise       ; t4:timing|inst                                                                                               ;
; LDSP      ; t4:timing|inst                                                                                               ; 10.383 ; 10.444 ; Rise       ; t4:timing|inst                                                                                               ;
; LED_B     ; t4:timing|inst                                                                                               ; 11.724 ; 11.526 ; Rise       ; t4:timing|inst                                                                                               ;
; M[*]      ; t4:timing|inst                                                                                               ; 10.410 ; 10.559 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[8]     ; t4:timing|inst                                                                                               ; 8.140  ; 8.155  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[9]     ; t4:timing|inst                                                                                               ; 8.822  ; 8.817  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[14]    ; t4:timing|inst                                                                                               ; 9.262  ; 9.309  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[15]    ; t4:timing|inst                                                                                               ; 10.410 ; 10.559 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[17]    ; t4:timing|inst                                                                                               ; 9.220  ; 9.285  ; Rise       ; t4:timing|inst                                                                                               ;
; P[*]      ; t4:timing|inst                                                                                               ; 10.699 ; 10.940 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[1]     ; t4:timing|inst                                                                                               ; 10.699 ; 10.940 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[2]     ; t4:timing|inst                                                                                               ; 10.275 ; 10.370 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[3]     ; t4:timing|inst                                                                                               ; 10.141 ; 10.300 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[4]     ; t4:timing|inst                                                                                               ; 9.910  ; 9.907  ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst                                                                                               ; 15.804 ; 16.037 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[0]    ; t4:timing|inst                                                                                               ; 13.934 ; 14.044 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[1]    ; t4:timing|inst                                                                                               ; 14.689 ; 14.901 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[2]    ; t4:timing|inst                                                                                               ; 13.891 ; 13.943 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[3]    ; t4:timing|inst                                                                                               ; 13.838 ; 13.992 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[4]    ; t4:timing|inst                                                                                               ; 14.452 ; 14.574 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[5]    ; t4:timing|inst                                                                                               ; 14.804 ; 15.053 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[6]    ; t4:timing|inst                                                                                               ; 14.631 ; 14.873 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[7]    ; t4:timing|inst                                                                                               ; 13.775 ; 13.835 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[8]    ; t4:timing|inst                                                                                               ; 14.713 ; 14.891 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[9]    ; t4:timing|inst                                                                                               ; 15.804 ; 16.037 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[10]   ; t4:timing|inst                                                                                               ; 15.346 ; 15.538 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[11]   ; t4:timing|inst                                                                                               ; 14.319 ; 14.395 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[12]   ; t4:timing|inst                                                                                               ; 13.696 ; 13.896 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[13]   ; t4:timing|inst                                                                                               ; 13.950 ; 14.210 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[14]   ; t4:timing|inst                                                                                               ; 13.623 ; 13.739 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[15]   ; t4:timing|inst                                                                                               ; 15.000 ; 15.162 ; Rise       ; t4:timing|inst                                                                                               ;
; RAM_B     ; t4:timing|inst                                                                                               ; 9.794  ; 9.760  ; Rise       ; t4:timing|inst                                                                                               ;
; SE[*]     ; t4:timing|inst                                                                                               ; 15.122 ; 15.293 ; Rise       ; t4:timing|inst                                                                                               ;
;  SE[4]    ; t4:timing|inst                                                                                               ; 15.122 ; 15.293 ; Rise       ; t4:timing|inst                                                                                               ;
; SEL[*]    ; t4:timing|inst                                                                                               ; 11.559 ; 11.380 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[0]   ; t4:timing|inst                                                                                               ; 11.012 ; 10.893 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[1]   ; t4:timing|inst                                                                                               ; 11.559 ; 11.380 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[2]   ; t4:timing|inst                                                                                               ; 10.637 ; 10.558 ; Rise       ; t4:timing|inst                                                                                               ;
; SW_B      ; t4:timing|inst                                                                                               ; 10.856 ; 11.024 ; Rise       ; t4:timing|inst                                                                                               ;
; bus[*]    ; t4:timing|inst                                                                                               ; 14.900 ; 15.147 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[0]   ; t4:timing|inst                                                                                               ; 13.176 ; 13.304 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[1]   ; t4:timing|inst                                                                                               ; 12.915 ; 13.055 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[2]   ; t4:timing|inst                                                                                               ; 12.731 ; 12.826 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[3]   ; t4:timing|inst                                                                                               ; 12.710 ; 12.802 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[4]   ; t4:timing|inst                                                                                               ; 13.005 ; 13.183 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[5]   ; t4:timing|inst                                                                                               ; 12.723 ; 12.856 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[6]   ; t4:timing|inst                                                                                               ; 12.582 ; 12.725 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[7]   ; t4:timing|inst                                                                                               ; 12.565 ; 12.667 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[8]   ; t4:timing|inst                                                                                               ; 14.900 ; 15.147 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[9]   ; t4:timing|inst                                                                                               ; 12.867 ; 13.039 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[10]  ; t4:timing|inst                                                                                               ; 12.716 ; 12.872 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[11]  ; t4:timing|inst                                                                                               ; 12.105 ; 12.232 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[12]  ; t4:timing|inst                                                                                               ; 12.845 ; 13.043 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[13]  ; t4:timing|inst                                                                                               ; 11.913 ; 12.083 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[14]  ; t4:timing|inst                                                                                               ; 12.806 ; 13.038 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[15]  ; t4:timing|inst                                                                                               ; 13.059 ; 13.271 ; Rise       ; t4:timing|inst                                                                                               ;
; uaddr[*]  ; t4:timing|inst                                                                                               ; 15.536 ; 15.561 ; Rise       ; t4:timing|inst                                                                                               ;
;  uaddr[4] ; t4:timing|inst                                                                                               ; 15.536 ; 15.561 ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst1                                                                                              ; 16.912 ; 17.172 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[0]    ; t4:timing|inst1                                                                                              ; 15.160 ; 15.261 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[1]    ; t4:timing|inst1                                                                                              ; 15.824 ; 16.036 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[2]    ; t4:timing|inst1                                                                                              ; 15.009 ; 15.055 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[3]    ; t4:timing|inst1                                                                                              ; 14.950 ; 15.104 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[4]    ; t4:timing|inst1                                                                                              ; 15.809 ; 15.931 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[5]    ; t4:timing|inst1                                                                                              ; 15.951 ; 16.200 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[6]    ; t4:timing|inst1                                                                                              ; 15.868 ; 16.101 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[7]    ; t4:timing|inst1                                                                                              ; 14.862 ; 14.918 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[8]    ; t4:timing|inst1                                                                                              ; 15.868 ; 16.077 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[9]    ; t4:timing|inst1                                                                                              ; 16.912 ; 17.172 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[10]   ; t4:timing|inst1                                                                                              ; 16.528 ; 16.693 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[11]   ; t4:timing|inst1                                                                                              ; 15.969 ; 15.987 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[12]   ; t4:timing|inst1                                                                                              ; 14.906 ; 15.089 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[13]   ; t4:timing|inst1                                                                                              ; 15.705 ; 15.976 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[14]   ; t4:timing|inst1                                                                                              ; 14.757 ; 14.870 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[15]   ; t4:timing|inst1                                                                                              ; 16.018 ; 16.143 ; Rise       ; t4:timing|inst1                                                                                              ;
; bus[*]    ; t4:timing|inst1                                                                                              ; 16.055 ; 16.333 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[0]   ; t4:timing|inst1                                                                                              ; 14.402 ; 14.521 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[1]   ; t4:timing|inst1                                                                                              ; 14.050 ; 14.190 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[2]   ; t4:timing|inst1                                                                                              ; 13.849 ; 13.938 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[3]   ; t4:timing|inst1                                                                                              ; 13.822 ; 13.914 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[4]   ; t4:timing|inst1                                                                                              ; 14.362 ; 14.540 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[5]   ; t4:timing|inst1                                                                                              ; 13.870 ; 14.003 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[6]   ; t4:timing|inst1                                                                                              ; 13.819 ; 13.953 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[7]   ; t4:timing|inst1                                                                                              ; 13.652 ; 13.750 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[8]   ; t4:timing|inst1                                                                                              ; 16.055 ; 16.333 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[9]   ; t4:timing|inst1                                                                                              ; 13.975 ; 14.174 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[10]  ; t4:timing|inst1                                                                                              ; 13.898 ; 14.027 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[11]  ; t4:timing|inst1                                                                                              ; 13.755 ; 13.824 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[12]  ; t4:timing|inst1                                                                                              ; 14.055 ; 14.236 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[13]  ; t4:timing|inst1                                                                                              ; 13.668 ; 13.849 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[14]  ; t4:timing|inst1                                                                                              ; 13.940 ; 14.169 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[15]  ; t4:timing|inst1                                                                                              ; 14.077 ; 14.252 ; Rise       ; t4:timing|inst1                                                                                              ;
; uaddr[*]  ; t4:timing|inst1                                                                                              ; 8.306  ; 8.404  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[1] ; t4:timing|inst1                                                                                              ; 7.245  ; 7.268  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[2] ; t4:timing|inst1                                                                                              ; 7.183  ; 7.210  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[3] ; t4:timing|inst1                                                                                              ; 7.468  ; 7.514  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[4] ; t4:timing|inst1                                                                                              ; 7.731  ; 7.919  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[5] ; t4:timing|inst1                                                                                              ; 7.463  ; 7.476  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[6] ; t4:timing|inst1                                                                                              ; 8.306  ; 8.404  ; Rise       ; t4:timing|inst1                                                                                              ;
; Ans[*]    ; t4:timing|inst2                                                                                              ; 11.382 ; 11.647 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[0]   ; t4:timing|inst2                                                                                              ; 10.957 ; 11.156 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[1]   ; t4:timing|inst2                                                                                              ; 10.207 ; 10.387 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[2]   ; t4:timing|inst2                                                                                              ; 11.069 ; 11.162 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[3]   ; t4:timing|inst2                                                                                              ; 10.326 ; 10.533 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[4]   ; t4:timing|inst2                                                                                              ; 11.382 ; 11.647 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[5]   ; t4:timing|inst2                                                                                              ; 9.918  ; 10.110 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[6]   ; t4:timing|inst2                                                                                              ; 10.304 ; 10.388 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[7]   ; t4:timing|inst2                                                                                              ; 9.774  ; 9.915  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[8]   ; t4:timing|inst2                                                                                              ; 10.685 ; 10.963 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[9]   ; t4:timing|inst2                                                                                              ; 11.030 ; 11.199 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[10]  ; t4:timing|inst2                                                                                              ; 9.330  ; 9.462  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[11]  ; t4:timing|inst2                                                                                              ; 10.421 ; 10.592 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[12]  ; t4:timing|inst2                                                                                              ; 10.800 ; 10.968 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[13]  ; t4:timing|inst2                                                                                              ; 10.181 ; 10.266 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[14]  ; t4:timing|inst2                                                                                              ; 10.592 ; 10.639 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[15]  ; t4:timing|inst2                                                                                              ; 9.860  ; 10.047 ; Rise       ; t4:timing|inst2                                                                                              ;
; I[*]      ; t4:timing|inst2                                                                                              ; 11.603 ; 11.953 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[0]     ; t4:timing|inst2                                                                                              ; 9.103  ; 9.235  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[1]     ; t4:timing|inst2                                                                                              ; 9.359  ; 9.481  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[2]     ; t4:timing|inst2                                                                                              ; 9.225  ; 9.383  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[3]     ; t4:timing|inst2                                                                                              ; 9.517  ; 9.580  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[4]     ; t4:timing|inst2                                                                                              ; 8.539  ; 8.640  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[5]     ; t4:timing|inst2                                                                                              ; 9.653  ; 9.856  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[6]     ; t4:timing|inst2                                                                                              ; 8.212  ; 8.467  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[7]     ; t4:timing|inst2                                                                                              ; 7.360  ; 7.571  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[8]     ; t4:timing|inst2                                                                                              ; 7.165  ; 7.374  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[9]     ; t4:timing|inst2                                                                                              ; 8.876  ; 9.031  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[10]    ; t4:timing|inst2                                                                                              ; 11.603 ; 11.953 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[11]    ; t4:timing|inst2                                                                                              ; 9.341  ; 9.578  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[12]    ; t4:timing|inst2                                                                                              ; 9.731  ; 9.964  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[13]    ; t4:timing|inst2                                                                                              ; 9.580  ; 9.770  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[14]    ; t4:timing|inst2                                                                                              ; 10.611 ; 10.797 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[15]    ; t4:timing|inst2                                                                                              ; 9.014  ; 9.119  ; Rise       ; t4:timing|inst2                                                                                              ;
; PC[*]     ; t4:timing|inst2                                                                                              ; 17.282 ; 17.387 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[0]    ; t4:timing|inst2                                                                                              ; 14.662 ; 14.737 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[1]    ; t4:timing|inst2                                                                                              ; 15.379 ; 15.637 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[2]    ; t4:timing|inst2                                                                                              ; 14.505 ; 14.578 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[3]    ; t4:timing|inst2                                                                                              ; 14.504 ; 14.632 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[4]    ; t4:timing|inst2                                                                                              ; 15.041 ; 15.169 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[5]    ; t4:timing|inst2                                                                                              ; 15.529 ; 15.800 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[6]    ; t4:timing|inst2                                                                                              ; 15.550 ; 15.757 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[7]    ; t4:timing|inst2                                                                                              ; 14.100 ; 14.246 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[8]    ; t4:timing|inst2                                                                                              ; 15.385 ; 15.549 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[9]    ; t4:timing|inst2                                                                                              ; 16.896 ; 17.115 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[10]   ; t4:timing|inst2                                                                                              ; 16.307 ; 16.474 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[11]   ; t4:timing|inst2                                                                                              ; 16.348 ; 16.358 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[12]   ; t4:timing|inst2                                                                                              ; 15.776 ; 15.915 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[13]   ; t4:timing|inst2                                                                                              ; 16.449 ; 16.675 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[14]   ; t4:timing|inst2                                                                                              ; 15.664 ; 15.774 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[15]   ; t4:timing|inst2                                                                                              ; 17.282 ; 17.387 ; Rise       ; t4:timing|inst2                                                                                              ;
; SE[*]     ; t4:timing|inst2                                                                                              ; 11.455 ; 11.485 ; Rise       ; t4:timing|inst2                                                                                              ;
;  SE[4]    ; t4:timing|inst2                                                                                              ; 11.455 ; 11.485 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ; 4.823  ;        ; Rise       ; t4:timing|inst2                                                                                              ;
; bus[*]    ; t4:timing|inst2                                                                                              ; 15.572 ; 15.805 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[0]   ; t4:timing|inst2                                                                                              ; 13.904 ; 13.997 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[1]   ; t4:timing|inst2                                                                                              ; 13.605 ; 13.791 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[2]   ; t4:timing|inst2                                                                                              ; 13.345 ; 13.461 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[3]   ; t4:timing|inst2                                                                                              ; 13.376 ; 13.442 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[4]   ; t4:timing|inst2                                                                                              ; 13.594 ; 13.778 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[5]   ; t4:timing|inst2                                                                                              ; 13.448 ; 13.603 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[6]   ; t4:timing|inst2                                                                                              ; 13.501 ; 13.609 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[7]   ; t4:timing|inst2                                                                                              ; 12.890 ; 13.078 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[8]   ; t4:timing|inst2                                                                                              ; 15.572 ; 15.805 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[9]   ; t4:timing|inst2                                                                                              ; 13.959 ; 14.117 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[10]  ; t4:timing|inst2                                                                                              ; 13.677 ; 13.808 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[11]  ; t4:timing|inst2                                                                                              ; 14.134 ; 14.195 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[12]  ; t4:timing|inst2                                                                                              ; 14.925 ; 15.062 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[13]  ; t4:timing|inst2                                                                                              ; 14.412 ; 14.548 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[14]  ; t4:timing|inst2                                                                                              ; 14.847 ; 15.073 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[15]  ; t4:timing|inst2                                                                                              ; 15.341 ; 15.496 ; Rise       ; t4:timing|inst2                                                                                              ;
; uaddr[*]  ; t4:timing|inst2                                                                                              ; 11.728 ; 11.894 ; Rise       ; t4:timing|inst2                                                                                              ;
;  uaddr[4] ; t4:timing|inst2                                                                                              ; 11.728 ; 11.894 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ;        ; 5.016  ; Fall       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; PC[*]     ; CLK1                                                                                                         ; 8.953  ; 9.100  ; Rise       ; CLK1                                                                                                         ;
;  PC[0]    ; CLK1                                                                                                         ; 9.524  ; 9.643  ; Rise       ; CLK1                                                                                                         ;
;  PC[1]    ; CLK1                                                                                                         ; 10.384 ; 10.634 ; Rise       ; CLK1                                                                                                         ;
;  PC[2]    ; CLK1                                                                                                         ; 9.289  ; 9.282  ; Rise       ; CLK1                                                                                                         ;
;  PC[3]    ; CLK1                                                                                                         ; 8.953  ; 9.100  ; Rise       ; CLK1                                                                                                         ;
;  PC[4]    ; CLK1                                                                                                         ; 9.869  ; 9.926  ; Rise       ; CLK1                                                                                                         ;
;  PC[5]    ; CLK1                                                                                                         ; 9.945  ; 10.184 ; Rise       ; CLK1                                                                                                         ;
;  PC[6]    ; CLK1                                                                                                         ; 10.132 ; 10.346 ; Rise       ; CLK1                                                                                                         ;
;  PC[7]    ; CLK1                                                                                                         ; 9.067  ; 9.152  ; Rise       ; CLK1                                                                                                         ;
;  PC[8]    ; CLK1                                                                                                         ; 9.659  ; 9.751  ; Rise       ; CLK1                                                                                                         ;
;  PC[9]    ; CLK1                                                                                                         ; 10.904 ; 11.078 ; Rise       ; CLK1                                                                                                         ;
;  PC[10]   ; CLK1                                                                                                         ; 9.894  ; 10.046 ; Rise       ; CLK1                                                                                                         ;
;  PC[11]   ; CLK1                                                                                                         ; 10.470 ; 10.446 ; Rise       ; CLK1                                                                                                         ;
;  PC[12]   ; CLK1                                                                                                         ; 9.751  ; 9.840  ; Rise       ; CLK1                                                                                                         ;
;  PC[13]   ; CLK1                                                                                                         ; 10.432 ; 10.656 ; Rise       ; CLK1                                                                                                         ;
;  PC[14]   ; CLK1                                                                                                         ; 9.492  ; 9.495  ; Rise       ; CLK1                                                                                                         ;
;  PC[15]   ; CLK1                                                                                                         ; 10.409 ; 10.461 ; Rise       ; CLK1                                                                                                         ;
; SE[*]     ; CLK1                                                                                                         ; 8.954  ; 8.960  ; Rise       ; CLK1                                                                                                         ;
;  SE[4]    ; CLK1                                                                                                         ; 8.954  ; 8.960  ; Rise       ; CLK1                                                                                                         ;
; uaddr[*]  ; CLK1                                                                                                         ; 9.191  ; 9.372  ; Rise       ; CLK1                                                                                                         ;
;  uaddr[4] ; CLK1                                                                                                         ; 9.191  ; 9.372  ; Rise       ; CLK1                                                                                                         ;
; Ans[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.968 ; 12.094 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.531 ; 13.721 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.811 ; 12.984 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.638 ; 13.726 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.923 ; 13.121 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.987 ; 14.245 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.532 ; 12.715 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.903 ; 12.983 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.394 ; 12.529 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.271 ; 13.538 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.599 ; 13.761 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.968 ; 12.094 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.015 ; 13.178 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.379 ; 13.539 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.786 ; 12.867 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.181 ; 13.226 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.476 ; 12.655 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.377  ; 8.572  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.366  ; 7.401  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.204  ; 8.240  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.228  ; 7.184  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.318  ; 6.446  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.628  ; 6.734  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.800  ; 7.978  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.598  ; 6.615  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.868  ; 6.911  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.467  ; 6.478  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.929  ; 6.883  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.318  ; 6.450  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.746  ; 6.681  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.825  ; 6.770  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.900  ; 8.034  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.792  ; 6.932  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.336  ; 7.476  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.602  ; 7.649  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.591  ; 6.652  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.798  ; 7.997  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.374  ; 6.446  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.923  ; 6.984  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.202  ; 8.332  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.210  ; 7.293  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.086  ; 8.045  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.525  ; 8.840  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.198  ; 8.243  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.428  ; 8.668  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.086  ; 8.045  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.106  ; 8.253  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.677  ; 8.776  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.537  ; 9.766  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.442  ; 8.435  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.106  ; 8.253  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.022  ; 9.079  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.098  ; 9.337  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.285  ; 9.499  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.220  ; 8.305  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.812  ; 8.904  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.057 ; 10.231 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.047  ; 9.199  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.623  ; 9.599  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.904  ; 8.993  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.585  ; 9.809  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.645  ; 8.648  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.562  ; 9.614  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.797  ; 7.598  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.450  ; 7.392  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.236  ; 8.101  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.655  ; 8.651  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.245  ; 7.153  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.837  ; 8.926  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.438 ; 11.626 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.042 ; 11.073 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.227 ; 12.336 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.837  ; 8.926  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.421 ; 11.432 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.910 ; 10.971 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.072  ; 7.972  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.380  ; 8.255  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.405  ; 8.278  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.072  ; 7.972  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.028  ; 6.885  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.667  ; 8.855  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.708  ; 7.821  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.264  ; 8.350  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.180  ; 8.310  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.064  ; 8.135  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.508  ; 8.567  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.354  ; 8.482  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.522  ; 8.619  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.934  ; 8.033  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.708  ; 7.821  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.292 ; 10.487 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.405  ; 8.544  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.087  ; 8.193  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.343  ; 8.395  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.458  ; 8.592  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.788  ; 7.910  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.252  ; 8.413  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.607  ; 8.737  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.157  ; 9.255  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.027 ; 11.978 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.834 ; 11.827 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.128 ; 12.132 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.157  ; 9.255  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.796 ; 11.747 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[6] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.933 ; 12.988 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; I[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.483  ; 9.683  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[0]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.347 ; 11.473 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.590 ; 11.707 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.461 ; 11.612 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.742 ; 11.801 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.803 ; 10.899 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.873 ; 12.067 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.540 ; 10.787 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.671  ; 9.873  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[8]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.483  ; 9.683  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[9]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.127 ; 11.276 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.793 ; 14.133 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.572 ; 11.799 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.950 ; 12.173 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.802 ; 11.983 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[14]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.793 ; 12.971 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[15]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.261 ; 11.361 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.383  ; 8.572  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.372  ; 7.401  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.204  ; 8.246  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.228  ; 7.190  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.318  ; 6.452  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.628  ; 6.740  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.800  ; 7.984  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.598  ; 6.621  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.868  ; 6.917  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.467  ; 6.484  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.929  ; 6.889  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.318  ; 6.456  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.746  ; 6.687  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.825  ; 6.776  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.900  ; 8.040  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.792  ; 6.938  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.336  ; 7.482  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.602  ; 7.655  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.591  ; 6.658  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.798  ; 8.003  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.374  ; 6.452  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.923  ; 6.990  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.202  ; 8.338  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.210  ; 7.299  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.092  ; 8.045  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.525  ; 8.846  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.204  ; 8.243  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.428  ; 8.674  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.092  ; 8.045  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.106  ; 8.253  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.677  ; 8.782  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.537  ; 9.772  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.442  ; 8.435  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.106  ; 8.253  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.022  ; 9.079  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.098  ; 9.337  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.285  ; 9.499  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.220  ; 8.305  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.812  ; 8.904  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.057 ; 10.231 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.047  ; 9.199  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.623  ; 9.599  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.904  ; 8.993  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.585  ; 9.809  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.645  ; 8.648  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.562  ; 9.614  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.803  ; 7.598  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.456  ; 7.392  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.242  ; 8.101  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.661  ; 8.651  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.245  ; 7.159  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.837  ; 8.932  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.837  ; 8.932  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.072  ; 7.972  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.380  ; 8.261  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.405  ; 8.284  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.072  ; 7.972  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.034  ; 6.885  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.667  ; 8.861  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.708  ; 7.821  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.264  ; 8.350  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.180  ; 8.310  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.064  ; 8.135  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.508  ; 8.567  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.354  ; 8.482  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.522  ; 8.619  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.934  ; 8.033  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.708  ; 7.821  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.292 ; 10.487 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.405  ; 8.544  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.087  ; 8.193  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.343  ; 8.401  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.458  ; 8.592  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.788  ; 7.910  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.252  ; 8.413  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.607  ; 8.737  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; led[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.923  ; 10.064 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.420 ; 11.684 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.192 ; 11.342 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.923  ; 10.064 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.662 ; 10.804 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.120 ; 12.349 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.978 ; 11.158 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.376 ; 10.514 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.372 ; 11.567 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.003 ; 11.064 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.716 ; 11.851 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.524 ; 11.623 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.739 ; 11.892 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.735 ; 11.853 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.368 ; 12.524 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.409 ; 11.541 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.297 ; 11.395 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.163  ; 9.255  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.163  ; 9.255  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; t4:timing|inst                                                                                               ; 9.946  ; 10.217 ; Rise       ; t4:timing|inst                                                                                               ;
; LDPC      ; t4:timing|inst                                                                                               ; 8.493  ; 8.556  ; Rise       ; t4:timing|inst                                                                                               ;
; LDSP      ; t4:timing|inst                                                                                               ; 9.854  ; 9.862  ; Rise       ; t4:timing|inst                                                                                               ;
; LED_B     ; t4:timing|inst                                                                                               ; 11.279 ; 11.117 ; Rise       ; t4:timing|inst                                                                                               ;
; M[*]      ; t4:timing|inst                                                                                               ; 7.889  ; 7.902  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[8]     ; t4:timing|inst                                                                                               ; 7.889  ; 7.902  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[9]     ; t4:timing|inst                                                                                               ; 8.545  ; 8.540  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[14]    ; t4:timing|inst                                                                                               ; 8.965  ; 9.010  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[15]    ; t4:timing|inst                                                                                               ; 10.068 ; 10.210 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[17]    ; t4:timing|inst                                                                                               ; 8.925  ; 8.987  ; Rise       ; t4:timing|inst                                                                                               ;
; P[*]      ; t4:timing|inst                                                                                               ; 9.573  ; 9.567  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[1]     ; t4:timing|inst                                                                                               ; 10.176 ; 10.429 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[2]     ; t4:timing|inst                                                                                               ; 9.776  ; 9.926  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[3]     ; t4:timing|inst                                                                                               ; 9.575  ; 9.769  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[4]     ; t4:timing|inst                                                                                               ; 9.573  ; 9.567  ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst                                                                                               ; 9.667  ; 9.761  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[0]    ; t4:timing|inst                                                                                               ; 10.238 ; 10.280 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[1]    ; t4:timing|inst                                                                                               ; 11.098 ; 11.270 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[2]    ; t4:timing|inst                                                                                               ; 9.988  ; 9.996  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[3]    ; t4:timing|inst                                                                                               ; 9.667  ; 9.761  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[4]    ; t4:timing|inst                                                                                               ; 10.555 ; 10.640 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[5]    ; t4:timing|inst                                                                                               ; 10.659 ; 10.847 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[6]    ; t4:timing|inst                                                                                               ; 10.846 ; 11.010 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[7]    ; t4:timing|inst                                                                                               ; 9.781  ; 9.817  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[8]    ; t4:timing|inst                                                                                               ; 10.356 ; 10.465 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[9]    ; t4:timing|inst                                                                                               ; 11.602 ; 11.792 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[10]   ; t4:timing|inst                                                                                               ; 10.608 ; 10.715 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[11]   ; t4:timing|inst                                                                                               ; 11.174 ; 11.160 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[12]   ; t4:timing|inst                                                                                               ; 10.451 ; 10.554 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[13]   ; t4:timing|inst                                                                                               ; 11.146 ; 11.359 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[14]   ; t4:timing|inst                                                                                               ; 10.206 ; 10.209 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[15]   ; t4:timing|inst                                                                                               ; 11.111 ; 11.175 ; Rise       ; t4:timing|inst                                                                                               ;
; RAM_B     ; t4:timing|inst                                                                                               ; 9.454  ; 9.412  ; Rise       ; t4:timing|inst                                                                                               ;
; SE[*]     ; t4:timing|inst                                                                                               ; 10.324 ; 10.325 ; Rise       ; t4:timing|inst                                                                                               ;
;  SE[4]    ; t4:timing|inst                                                                                               ; 10.324 ; 10.325 ; Rise       ; t4:timing|inst                                                                                               ;
; SEL[*]    ; t4:timing|inst                                                                                               ; 10.211 ; 10.143 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[0]   ; t4:timing|inst                                                                                               ; 10.608 ; 10.497 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[1]   ; t4:timing|inst                                                                                               ; 10.458 ; 10.333 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[2]   ; t4:timing|inst                                                                                               ; 10.211 ; 10.143 ; Rise       ; t4:timing|inst                                                                                               ;
; SW_B      ; t4:timing|inst                                                                                               ; 10.498 ; 10.658 ; Rise       ; t4:timing|inst                                                                                               ;
; bus[*]    ; t4:timing|inst                                                                                               ; 10.196 ; 10.339 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[0]   ; t4:timing|inst                                                                                               ; 11.311 ; 11.427 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[1]   ; t4:timing|inst                                                                                               ; 10.640 ; 10.784 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[2]   ; t4:timing|inst                                                                                               ; 10.438 ; 10.523 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[3]   ; t4:timing|inst                                                                                               ; 10.786 ; 10.863 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[4]   ; t4:timing|inst                                                                                               ; 11.230 ; 11.394 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[5]   ; t4:timing|inst                                                                                               ; 10.798 ; 10.914 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[6]   ; t4:timing|inst                                                                                               ; 10.295 ; 10.425 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[7]   ; t4:timing|inst                                                                                               ; 10.221 ; 10.342 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[8]   ; t4:timing|inst                                                                                               ; 12.735 ; 12.971 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[9]   ; t4:timing|inst                                                                                               ; 10.854 ; 11.001 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[10]  ; t4:timing|inst                                                                                               ; 10.524 ; 10.662 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[11]  ; t4:timing|inst                                                                                               ; 10.396 ; 10.450 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[12]  ; t4:timing|inst                                                                                               ; 10.980 ; 11.126 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[13]  ; t4:timing|inst                                                                                               ; 10.196 ; 10.339 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[14]  ; t4:timing|inst                                                                                               ; 11.233 ; 11.390 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[15]  ; t4:timing|inst                                                                                               ; 10.972 ; 11.096 ; Rise       ; t4:timing|inst                                                                                               ;
; uaddr[*]  ; t4:timing|inst                                                                                               ; 10.556 ; 10.742 ; Rise       ; t4:timing|inst                                                                                               ;
;  uaddr[4] ; t4:timing|inst                                                                                               ; 10.556 ; 10.742 ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst1                                                                                              ; 9.713  ; 9.752  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[0]    ; t4:timing|inst1                                                                                              ; 11.046 ; 11.151 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[1]    ; t4:timing|inst1                                                                                              ; 12.472 ; 12.682 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[2]    ; t4:timing|inst1                                                                                              ; 9.713  ; 9.752  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[3]    ; t4:timing|inst1                                                                                              ; 10.041 ; 10.184 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[4]    ; t4:timing|inst1                                                                                              ; 11.363 ; 11.475 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[5]    ; t4:timing|inst1                                                                                              ; 11.736 ; 11.982 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[6]    ; t4:timing|inst1                                                                                              ; 12.448 ; 12.671 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[7]    ; t4:timing|inst1                                                                                              ; 10.065 ; 10.113 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[8]    ; t4:timing|inst1                                                                                              ; 10.778 ; 10.946 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[9]    ; t4:timing|inst1                                                                                              ; 14.154 ; 14.372 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[10]   ; t4:timing|inst1                                                                                              ; 11.203 ; 11.352 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[11]   ; t4:timing|inst1                                                                                              ; 11.359 ; 11.364 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[12]   ; t4:timing|inst1                                                                                              ; 10.684 ; 10.840 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[13]   ; t4:timing|inst1                                                                                              ; 10.746 ; 10.966 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[14]   ; t4:timing|inst1                                                                                              ; 10.188 ; 10.296 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[15]   ; t4:timing|inst1                                                                                              ; 11.390 ; 11.490 ; Rise       ; t4:timing|inst1                                                                                              ;
; bus[*]    ; t4:timing|inst1                                                                                              ; 8.636  ; 8.717  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[0]   ; t4:timing|inst1                                                                                              ; 10.322 ; 10.444 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[1]   ; t4:timing|inst1                                                                                              ; 10.775 ; 10.916 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[2]   ; t4:timing|inst1                                                                                              ; 8.636  ; 8.717  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[3]   ; t4:timing|inst1                                                                                              ; 9.012  ; 9.101  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[4]   ; t4:timing|inst1                                                                                              ; 10.011 ; 10.177 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[5]   ; t4:timing|inst1                                                                                              ; 9.742  ; 9.877  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[6]   ; t4:timing|inst1                                                                                              ; 10.531 ; 10.667 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[7]   ; t4:timing|inst1                                                                                              ; 8.951  ; 9.047  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[8]   ; t4:timing|inst1                                                                                              ; 11.044 ; 11.284 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[9]   ; t4:timing|inst1                                                                                              ; 11.322 ; 11.479 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[10]  ; t4:timing|inst1                                                                                              ; 8.731  ; 8.853  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[11]  ; t4:timing|inst1                                                                                              ; 9.270  ; 9.325  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[12]  ; t4:timing|inst1                                                                                              ; 9.906  ; 10.061 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[13]  ; t4:timing|inst1                                                                                              ; 8.845  ; 8.984  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[14]  ; t4:timing|inst1                                                                                              ; 9.435  ; 9.657  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[15]  ; t4:timing|inst1                                                                                              ; 9.566  ; 9.715  ; Rise       ; t4:timing|inst1                                                                                              ;
; uaddr[*]  ; t4:timing|inst1                                                                                              ; 6.904  ; 6.938  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[1] ; t4:timing|inst1                                                                                              ; 6.972  ; 6.965  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[2] ; t4:timing|inst1                                                                                              ; 6.904  ; 6.938  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[3] ; t4:timing|inst1                                                                                              ; 7.177  ; 7.228  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[4] ; t4:timing|inst1                                                                                              ; 7.437  ; 7.588  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[5] ; t4:timing|inst1                                                                                              ; 7.182  ; 7.165  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[6] ; t4:timing|inst1                                                                                              ; 7.977  ; 8.079  ; Rise       ; t4:timing|inst1                                                                                              ;
; Ans[*]    ; t4:timing|inst2                                                                                              ; 9.028  ; 9.154  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[0]   ; t4:timing|inst2                                                                                              ; 10.591 ; 10.781 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[1]   ; t4:timing|inst2                                                                                              ; 9.871  ; 10.044 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[2]   ; t4:timing|inst2                                                                                              ; 10.698 ; 10.786 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[3]   ; t4:timing|inst2                                                                                              ; 9.983  ; 10.181 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[4]   ; t4:timing|inst2                                                                                              ; 11.047 ; 11.305 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[5]   ; t4:timing|inst2                                                                                              ; 9.592  ; 9.775  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[6]   ; t4:timing|inst2                                                                                              ; 9.963  ; 10.043 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[7]   ; t4:timing|inst2                                                                                              ; 9.454  ; 9.589  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[8]   ; t4:timing|inst2                                                                                              ; 10.331 ; 10.598 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[9]   ; t4:timing|inst2                                                                                              ; 10.659 ; 10.821 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[10]  ; t4:timing|inst2                                                                                              ; 9.028  ; 9.154  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[11]  ; t4:timing|inst2                                                                                              ; 10.075 ; 10.238 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[12]  ; t4:timing|inst2                                                                                              ; 10.439 ; 10.599 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[13]  ; t4:timing|inst2                                                                                              ; 9.846  ; 9.927  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[14]  ; t4:timing|inst2                                                                                              ; 10.241 ; 10.286 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[15]  ; t4:timing|inst2                                                                                              ; 9.536  ; 9.715  ; Rise       ; t4:timing|inst2                                                                                              ;
; I[*]      ; t4:timing|inst2                                                                                              ; 6.946  ; 7.146  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[0]     ; t4:timing|inst2                                                                                              ; 8.810  ; 8.936  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[1]     ; t4:timing|inst2                                                                                              ; 9.053  ; 9.170  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[2]     ; t4:timing|inst2                                                                                              ; 8.924  ; 9.075  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[3]     ; t4:timing|inst2                                                                                              ; 9.205  ; 9.264  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[4]     ; t4:timing|inst2                                                                                              ; 8.266  ; 8.362  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[5]     ; t4:timing|inst2                                                                                              ; 9.336  ; 9.530  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[6]     ; t4:timing|inst2                                                                                              ; 8.003  ; 8.250  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[7]     ; t4:timing|inst2                                                                                              ; 7.134  ; 7.336  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[8]     ; t4:timing|inst2                                                                                              ; 6.946  ; 7.146  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[9]     ; t4:timing|inst2                                                                                              ; 8.590  ; 8.739  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[10]    ; t4:timing|inst2                                                                                              ; 11.256 ; 11.596 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[11]    ; t4:timing|inst2                                                                                              ; 9.035  ; 9.262  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[12]    ; t4:timing|inst2                                                                                              ; 9.413  ; 9.636  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[13]    ; t4:timing|inst2                                                                                              ; 9.265  ; 9.446  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[14]    ; t4:timing|inst2                                                                                              ; 10.256 ; 10.434 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[15]    ; t4:timing|inst2                                                                                              ; 8.724  ; 8.824  ; Rise       ; t4:timing|inst2                                                                                              ;
; PC[*]     ; t4:timing|inst2                                                                                              ; 9.930  ; 10.098 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[0]    ; t4:timing|inst2                                                                                              ; 10.676 ; 10.772 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[1]    ; t4:timing|inst2                                                                                              ; 11.122 ; 11.389 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[2]    ; t4:timing|inst2                                                                                              ; 10.459 ; 10.524 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[3]    ; t4:timing|inst2                                                                                              ; 10.119 ; 10.245 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[4]    ; t4:timing|inst2                                                                                              ; 10.644 ; 10.786 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[5]    ; t4:timing|inst2                                                                                              ; 11.212 ; 11.491 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[6]    ; t4:timing|inst2                                                                                              ; 11.148 ; 11.434 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[7]    ; t4:timing|inst2                                                                                              ; 9.930  ; 10.098 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[8]    ; t4:timing|inst2                                                                                              ; 10.724 ; 10.935 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[9]    ; t4:timing|inst2                                                                                              ; 11.820 ; 12.171 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[10]   ; t4:timing|inst2                                                                                              ; 11.379 ; 11.542 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[11]   ; t4:timing|inst2                                                                                              ; 11.606 ; 11.736 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[12]   ; t4:timing|inst2                                                                                              ; 10.555 ; 10.778 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[13]   ; t4:timing|inst2                                                                                              ; 11.184 ; 11.517 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[14]   ; t4:timing|inst2                                                                                              ; 10.658 ; 10.775 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[15]   ; t4:timing|inst2                                                                                              ; 11.380 ; 11.559 ; Rise       ; t4:timing|inst2                                                                                              ;
; SE[*]     ; t4:timing|inst2                                                                                              ; 11.058 ; 11.075 ; Rise       ; t4:timing|inst2                                                                                              ;
;  SE[4]    ; t4:timing|inst2                                                                                              ; 11.058 ; 11.075 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ; 4.712  ;        ; Rise       ; t4:timing|inst2                                                                                              ;
; bus[*]    ; t4:timing|inst2                                                                                              ; 8.816  ; 9.032  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[0]   ; t4:timing|inst2                                                                                              ; 9.952  ; 10.065 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[1]   ; t4:timing|inst2                                                                                              ; 9.425  ; 9.623  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[2]   ; t4:timing|inst2                                                                                              ; 9.382  ; 9.489  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[3]   ; t4:timing|inst2                                                                                              ; 9.090  ; 9.162  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[4]   ; t4:timing|inst2                                                                                              ; 9.292  ; 9.488  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[5]   ; t4:timing|inst2                                                                                              ; 9.218  ; 9.386  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[6]   ; t4:timing|inst2                                                                                              ; 9.231  ; 9.430  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[7]   ; t4:timing|inst2                                                                                              ; 8.816  ; 9.032  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[8]   ; t4:timing|inst2                                                                                              ; 10.990 ; 11.273 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[9]   ; t4:timing|inst2                                                                                              ; 8.988  ; 9.278  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[10]  ; t4:timing|inst2                                                                                              ; 8.907  ; 9.043  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[11]  ; t4:timing|inst2                                                                                              ; 9.517  ; 9.697  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[12]  ; t4:timing|inst2                                                                                              ; 9.777  ; 9.999  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[13]  ; t4:timing|inst2                                                                                              ; 9.283  ; 9.535  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[14]  ; t4:timing|inst2                                                                                              ; 9.905  ; 10.136 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[15]  ; t4:timing|inst2                                                                                              ; 9.556  ; 9.784  ; Rise       ; t4:timing|inst2                                                                                              ;
; uaddr[*]  ; t4:timing|inst2                                                                                              ; 11.306 ; 11.476 ; Rise       ; t4:timing|inst2                                                                                              ;
;  uaddr[4] ; t4:timing|inst2                                                                                              ; 11.306 ; 11.476 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ;        ; 4.896  ; Fall       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; RST1       ; PC[0]       ;        ; 7.668 ; 7.632 ;        ;
; RST1       ; PC[1]       ;        ; 8.702 ; 8.533 ;        ;
; RST1       ; PC[2]       ;        ; 7.309 ; 7.345 ;        ;
; RST1       ; PC[3]       ;        ; 6.881 ; 6.829 ;        ;
; RST1       ; PC[4]       ;        ; 7.725 ; 7.681 ;        ;
; RST1       ; PC[5]       ;        ; 7.947 ; 7.806 ;        ;
; RST1       ; PC[6]       ;        ; 8.142 ; 8.018 ;        ;
; RST1       ; PC[7]       ;        ; 6.928 ; 6.942 ;        ;
; RST1       ; PC[8]       ;        ; 7.849 ; 7.778 ;        ;
; RST1       ; PC[9]       ;        ; 9.126 ; 8.976 ;        ;
; RST1       ; PC[10]      ;        ; 8.145 ; 8.088 ;        ;
; RST1       ; PC[11]      ;        ; 8.056 ; 8.096 ;        ;
; RST1       ; PC[12]      ;        ; 7.422 ; 7.347 ;        ;
; RST1       ; PC[13]      ;        ; 7.695 ; 7.548 ;        ;
; RST1       ; PC[14]      ;        ; 6.836 ; 6.831 ;        ;
; RST1       ; PC[15]      ;        ; 8.078 ; 8.039 ;        ;
; RST1       ; uaddr[1]    ;        ; 7.232 ; 7.264 ;        ;
; RST1       ; uaddr[2]    ;        ; 7.100 ; 7.091 ;        ;
; RST1       ; uaddr[3]    ;        ; 6.960 ; 6.931 ;        ;
; RST1       ; uaddr[4]    ;        ; 7.411 ; 7.283 ;        ;
; RST1       ; uaddr[5]    ;        ; 7.556 ; 7.591 ;        ;
; RST1       ; uaddr[6]    ;        ; 8.218 ; 8.110 ;        ;
; d0[0]      ; PC[0]       ; 10.901 ;       ;       ; 11.571 ;
; d0[0]      ; bus[0]      ; 10.143 ;       ;       ; 10.831 ;
; d0[0]      ; in[0]       ; 5.668  ;       ;       ; 6.044  ;
; d0[1]      ; PC[1]       ; 11.769 ;       ;       ; 12.579 ;
; d0[1]      ; bus[1]      ; 9.995  ;       ;       ; 10.733 ;
; d0[1]      ; in[1]       ; 5.491  ;       ;       ; 5.864  ;
; d0[2]      ; PC[2]       ; 11.080 ;       ;       ; 11.728 ;
; d0[2]      ; bus[2]      ; 9.920  ;       ;       ; 10.611 ;
; d0[2]      ; in[2]       ; 5.523  ;       ;       ; 5.902  ;
; d0[3]      ; PC[3]       ; 10.785 ;       ;       ; 11.556 ;
; d0[3]      ; bus[3]      ; 9.657  ;       ;       ; 10.366 ;
; d0[3]      ; in[3]       ; 5.798  ;       ;       ; 6.158  ;
; d0[4]      ; PC[4]       ; 11.632 ;       ;       ; 12.374 ;
; d0[4]      ; bus[4]      ; 10.185 ;       ;       ; 10.983 ;
; d0[4]      ; in[4]       ; 5.470  ;       ;       ; 5.838  ;
; d0[5]      ; PC[5]       ; 12.181 ;       ;       ; 13.056 ;
; d0[5]      ; bus[5]      ; 10.100 ;       ;       ; 10.859 ;
; d0[5]      ; in[5]       ; 5.501  ;       ;       ; 5.881  ;
; d0[6]      ; PC[6]       ; 11.909 ;       ;       ; 12.742 ;
; d0[6]      ; bus[6]      ; 9.860  ;       ;       ; 10.594 ;
; d0[6]      ; in[6]       ; 5.546  ;       ;       ; 5.911  ;
; d0[7]      ; PC[7]       ; 11.306 ;       ;       ; 11.967 ;
; d0[7]      ; bus[7]      ; 10.096 ;       ;       ; 10.799 ;
; d0[7]      ; in[7]       ; 5.562  ;       ;       ; 5.927  ;
; d0[8]      ; PC[8]       ; 11.847 ;       ;       ; 12.664 ;
; d0[8]      ; bus[8]      ; 12.034 ;       ;       ; 12.920 ;
; d0[8]      ; in[8]       ; 5.467  ;       ;       ; 5.832  ;
; d0[9]      ; PC[9]       ; 12.612 ;       ;       ; 13.414 ;
; d0[9]      ; bus[9]      ; 9.675  ;       ;       ; 10.416 ;
; d0[9]      ; in[9]       ; 5.230  ;       ;       ; 5.620  ;
; d0[10]     ; PC[10]      ; 12.423 ;       ;       ; 13.182 ;
; d0[10]     ; bus[10]     ; 9.793  ;       ;       ; 10.516 ;
; d0[10]     ; in[10]      ; 5.195  ;       ;       ; 5.584  ;
; d0[11]     ; PC[11]      ; 12.089 ;       ;       ; 12.770 ;
; d0[11]     ; bus[11]     ; 9.875  ;       ;       ; 10.607 ;
; d0[11]     ; in[11]      ; 5.520  ;       ;       ; 5.886  ;
; d0[12]     ; PC[12]      ; 11.130 ;       ;       ; 11.880 ;
; d0[12]     ; bus[12]     ; 10.279 ;       ;       ; 11.027 ;
; d0[12]     ; in[12]      ; 5.554  ;       ;       ; 5.920  ;
; d0[13]     ; PC[13]      ; 11.386 ;       ;       ; 12.246 ;
; d0[13]     ; bus[13]     ; 9.349  ;       ;       ; 10.119 ;
; d0[13]     ; in[13]      ; 5.430  ;       ;       ; 5.802  ;
; d0[14]     ; PC[14]      ; 10.693 ;       ;       ; 11.362 ;
; d0[14]     ; bus[14]     ; 9.876  ;       ;       ; 10.661 ;
; d0[14]     ; in[14]      ; 5.215  ;       ;       ; 5.604  ;
; d0[15]     ; PC[15]      ; 9.493  ;       ;       ; 9.686  ;
; d0[15]     ; bus[15]     ; 7.552  ;       ;       ; 7.795  ;
; d0[15]     ; in[15]      ; 3.343  ;       ;       ; 3.513  ;
+------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; RST1       ; PC[0]       ;        ; 7.429 ; 7.411 ;        ;
; RST1       ; PC[1]       ;        ; 8.422 ; 8.275 ;        ;
; RST1       ; PC[2]       ;        ; 7.080 ; 7.122 ;        ;
; RST1       ; PC[3]       ;        ; 6.710 ; 6.669 ;        ;
; RST1       ; PC[4]       ;        ; 7.478 ; 7.444 ;        ;
; RST1       ; PC[5]       ;        ; 7.788 ; 7.657 ;        ;
; RST1       ; PC[6]       ;        ; 7.920 ; 7.810 ;        ;
; RST1       ; PC[7]       ;        ; 6.758 ; 6.781 ;        ;
; RST1       ; PC[8]       ;        ; 7.595 ; 7.535 ;        ;
; RST1       ; PC[9]       ;        ; 8.877 ; 8.737 ;        ;
; RST1       ; PC[10]      ;        ; 7.923 ; 7.877 ;        ;
; RST1       ; PC[11]      ;        ; 7.798 ; 7.843 ;        ;
; RST1       ; PC[12]      ;        ; 7.186 ; 7.121 ;        ;
; RST1       ; PC[13]      ;        ; 7.490 ; 7.358 ;        ;
; RST1       ; PC[14]      ;        ; 6.626 ; 6.630 ;        ;
; RST1       ; PC[15]      ;        ; 7.816 ; 7.785 ;        ;
; RST1       ; uaddr[1]    ;        ; 6.984 ; 7.014 ;        ;
; RST1       ; uaddr[2]    ;        ; 6.863 ; 6.863 ;        ;
; RST1       ; uaddr[3]    ;        ; 6.787 ; 6.769 ;        ;
; RST1       ; uaddr[4]    ;        ; 7.149 ; 7.039 ;        ;
; RST1       ; uaddr[5]    ;        ; 7.290 ; 7.338 ;        ;
; RST1       ; uaddr[6]    ;        ; 7.993 ; 7.898 ;        ;
; d0[0]      ; PC[0]       ; 10.559 ;       ;       ; 11.210 ;
; d0[0]      ; bus[0]      ; 9.835  ;       ;       ; 10.503 ;
; d0[0]      ; in[0]       ; 5.541  ;       ;       ; 5.909  ;
; d0[1]      ; PC[1]       ; 11.392 ;       ;       ; 12.171 ;
; d0[1]      ; bus[1]      ; 9.695  ;       ;       ; 10.405 ;
; d0[1]      ; in[1]       ; 5.370  ;       ;       ; 5.735  ;
; d0[2]      ; PC[2]       ; 10.704 ;       ;       ; 11.322 ;
; d0[2]      ; bus[2]      ; 9.627  ;       ;       ; 10.287 ;
; d0[2]      ; in[2]       ; 5.406  ;       ;       ; 5.775  ;
; d0[3]      ; PC[3]       ; 10.398 ;       ;       ; 11.134 ;
; d0[3]      ; bus[3]      ; 9.369  ;       ;       ; 10.051 ;
; d0[3]      ; in[3]       ; 5.664  ;       ;       ; 6.016  ;
; d0[4]      ; PC[4]       ; 11.182 ;       ;       ; 11.883 ;
; d0[4]      ; bus[4]      ; 9.830  ;       ;       ; 10.585 ;
; d0[4]      ; in[4]       ; 5.350  ;       ;       ; 5.710  ;
; d0[5]      ; PC[5]       ; 11.787 ;       ;       ; 12.629 ;
; d0[5]      ; bus[5]      ; 9.793  ;       ;       ; 10.524 ;
; d0[5]      ; in[5]       ; 5.380  ;       ;       ; 5.751  ;
; d0[6]      ; PC[6]       ; 11.482 ;       ;       ; 12.277 ;
; d0[6]      ; bus[6]      ; 9.565  ;       ;       ; 10.273 ;
; d0[6]      ; in[6]       ; 5.427  ;       ;       ; 5.782  ;
; d0[7]      ; PC[7]       ; 10.907 ;       ;       ; 11.536 ;
; d0[7]      ; bus[7]      ; 9.793  ;       ;       ; 10.470 ;
; d0[7]      ; in[7]       ; 5.444  ;       ;       ; 5.799  ;
; d0[8]      ; PC[8]       ; 11.396 ;       ;       ; 12.184 ;
; d0[8]      ; bus[8]      ; 11.662 ;       ;       ; 12.522 ;
; d0[8]      ; in[8]       ; 5.347  ;       ;       ; 5.705  ;
; d0[9]      ; PC[9]       ; 12.188 ;       ;       ; 12.960 ;
; d0[9]      ; bus[9]      ; 9.356  ;       ;       ; 10.067 ;
; d0[9]      ; in[9]       ; 5.126  ;       ;       ; 5.504  ;
; d0[10]     ; PC[10]      ; 11.977 ;       ;       ; 12.695 ;
; d0[10]     ; bus[10]     ; 9.505  ;       ;       ; 10.196 ;
; d0[10]     ; in[10]      ; 5.090  ;       ;       ; 5.468  ;
; d0[11]     ; PC[11]      ; 11.669 ;       ;       ; 12.326 ;
; d0[11]     ; bus[11]     ; 9.580  ;       ;       ; 10.287 ;
; d0[11]     ; in[11]      ; 5.397  ;       ;       ; 5.755  ;
; d0[12]     ; PC[12]      ; 10.711 ;       ;       ; 11.434 ;
; d0[12]     ; bus[12]     ; 9.933  ;       ;       ; 10.655 ;
; d0[12]     ; in[12]      ; 5.429  ;       ;       ; 5.787  ;
; d0[13]     ; PC[13]      ; 10.942 ;       ;       ; 11.764 ;
; d0[13]     ; bus[13]     ; 9.041  ;       ;       ; 9.782  ;
; d0[13]     ; in[13]      ; 5.310  ;       ;       ; 5.675  ;
; d0[14]     ; PC[14]      ; 10.332 ;       ;       ; 10.971 ;
; d0[14]     ; bus[14]     ; 9.579  ;       ;       ; 10.332 ;
; d0[14]     ; in[14]      ; 5.110  ;       ;       ; 5.488  ;
; d0[15]     ; PC[15]      ; 9.149  ;       ;       ; 9.337  ;
; d0[15]     ; bus[15]     ; 7.325  ;       ;       ; 7.562  ;
; d0[15]     ; in[15]      ; 3.319  ;       ;       ; 3.489  ;
+------------+-------------+--------+-------+-------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; INF MHz    ; 250.0 MHz       ; CLK1                                                                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 53.61 MHz  ; 53.61 MHz       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;                                                               ;
; 109.36 MHz ; 109.36 MHz      ; t4:timing|inst                                                                                               ;                                                               ;
; 115.15 MHz ; 115.15 MHz      ; t4:timing|inst1                                                                                              ;                                                               ;
; 127.96 MHz ; 127.96 MHz      ; t4:timing|inst2                                                                                              ;                                                               ;
+------------+-----------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; t4:timing|inst1                                                                                              ; -11.108 ; -3444.211     ;
; t4:timing|inst2                                                                                              ; -9.730  ; -610.786      ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -8.826  ; -1312.216     ;
; t4:timing|inst                                                                                               ; -8.144  ; -13.839       ;
; CLK1                                                                                                         ; 1.989   ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK1                                                                                                         ; -5.535 ; -17.091       ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -4.248 ; -583.465      ;
; t4:timing|inst2                                                                                              ; -1.457 ; -23.944       ;
; t4:timing|inst                                                                                               ; -0.869 ; -0.869        ;
; t4:timing|inst1                                                                                              ; 0.517  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; t4:timing|inst1                                                                                              ; -7.504 ; -32.192       ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.402  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -3.127 ; -50.158       ;
; t4:timing|inst1                                                                                              ; 2.647  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                  ;
+--------+--------------+----------------+-------+------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type       ; Clock           ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+-------+------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate  ; CLK1            ; Rise       ; CLK1                                                                                                                         ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a121~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a122~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a122~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a122~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a123~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a123~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a123~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a124~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a124~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a124~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a125~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a125~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a125~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a126~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a126~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a126~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a127~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a127~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a127~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a12~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a13~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a13~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; 0.000 ; Min Period ; t4:timing|inst1 ; Rise       ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_jad1:auto_generated|ram_block1a13~porta_we_reg        ;
+--------+--------------+----------------+-------+------------+-----------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                            ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; SWA       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -1.496 ; -1.054 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SWB       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.930 ; -0.511 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.200  ; 0.601  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.113 ; 0.338  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.088  ; 0.510  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.073 ; 0.371  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.462 ; 0.022  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.006 ; 0.465  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.085 ; 0.418  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.229 ; 0.226  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.200  ; 0.601  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.104 ; 0.449  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.545 ; -0.103 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.139 ; 0.276  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.127 ; 0.397  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.223 ; 0.214  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.263 ; 0.198  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.159 ; 0.316  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -2.112 ; -1.953 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -3.836 ; -3.751 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.381  ; 3.893  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.574  ; 3.045  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.734  ; 3.185  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.654  ; 3.129  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.914  ; 3.410  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.764  ; 3.276  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.278  ; 3.779  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.381  ; 3.893  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.229  ; 3.681  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.707  ; 3.270  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.514  ; 2.967  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.868  ; 3.286  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.610  ; 3.185  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.419  ; 2.928  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.826  ; 2.329  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.553  ; 3.056  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.578 ; -0.403 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; t4:timing|inst                                                                                               ; 2.083  ; 2.176  ; Rise       ; t4:timing|inst                                                                                               ;
; d0[*]     ; t4:timing|inst1                                                                                              ; 4.980  ; 5.504  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[0]    ; t4:timing|inst1                                                                                              ; 4.610  ; 5.084  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[1]    ; t4:timing|inst1                                                                                              ; 4.620  ; 5.104  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[2]    ; t4:timing|inst1                                                                                              ; 4.726  ; 5.226  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[3]    ; t4:timing|inst1                                                                                              ; 4.455  ; 5.032  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[4]    ; t4:timing|inst1                                                                                              ; 4.949  ; 5.486  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[5]    ; t4:timing|inst1                                                                                              ; 4.859  ; 5.412  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[6]    ; t4:timing|inst1                                                                                              ; 4.860  ; 5.359  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[7]    ; t4:timing|inst1                                                                                              ; 4.980  ; 5.465  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[8]    ; t4:timing|inst1                                                                                              ; 4.909  ; 5.504  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[9]    ; t4:timing|inst1                                                                                              ; 4.469  ; 4.961  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[10]   ; t4:timing|inst1                                                                                              ; 4.733  ; 5.160  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[11]   ; t4:timing|inst1                                                                                              ; 4.816  ; 5.393  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[12]   ; t4:timing|inst1                                                                                              ; 4.691  ; 5.144  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[13]   ; t4:timing|inst1                                                                                              ; 4.537  ; 5.084  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[14]   ; t4:timing|inst1                                                                                              ; 4.576  ; 5.098  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[15]   ; t4:timing|inst1                                                                                              ; 2.165  ; 2.359  ; Rise       ; t4:timing|inst1                                                                                              ;
; d0[*]     ; t4:timing|inst2                                                                                              ; 5.052  ; 5.448  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[0]    ; t4:timing|inst2                                                                                              ; 2.294  ; 2.742  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[1]    ; t4:timing|inst2                                                                                              ; 2.471  ; 2.891  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[2]    ; t4:timing|inst2                                                                                              ; 2.520  ; 2.957  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[3]    ; t4:timing|inst2                                                                                              ; 2.685  ; 3.163  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[4]    ; t4:timing|inst2                                                                                              ; 2.659  ; 3.128  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[5]    ; t4:timing|inst2                                                                                              ; 3.171  ; 3.683  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[6]    ; t4:timing|inst2                                                                                              ; 4.532  ; 5.007  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[7]    ; t4:timing|inst2                                                                                              ; 5.052  ; 5.448  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[8]    ; t4:timing|inst2                                                                                              ; 4.324  ; 4.870  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[9]    ; t4:timing|inst2                                                                                              ; 2.596  ; 3.063  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[10]   ; t4:timing|inst2                                                                                              ; 2.554  ; 2.974  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[11]   ; t4:timing|inst2                                                                                              ; 2.610  ; 3.145  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[12]   ; t4:timing|inst2                                                                                              ; 2.860  ; 3.294  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[13]   ; t4:timing|inst2                                                                                              ; 2.561  ; 3.029  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[14]   ; t4:timing|inst2                                                                                              ; 2.842  ; 3.314  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[15]   ; t4:timing|inst2                                                                                              ; 0.271  ; 0.430  ; Rise       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; SWA       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.678  ; 2.249  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SWB       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.221  ; 1.805  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.155  ; 4.045  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.209  ; 1.793  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.440  ; 2.027  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.827  ; 2.400  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.687  ; 2.176  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.953  ; 1.514  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.425  ; 1.941  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.470  ; 2.019  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.019  ; 1.609  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.782  ; 2.278  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.160  ; 2.743  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.995  ; 1.605  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.478  ; 1.948  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.297  ; 1.859  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.618  ; 2.158  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.220  ; 1.755  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.155  ; 4.045  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.891  ; 4.836  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.330  ; 4.178  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.092  ; 1.659  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.987  ; 1.551  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.060  ; 1.624  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.754  ; 1.276  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.956  ; 1.492  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.532  ; 1.073  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.940  ; 1.508  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.518  ; 1.147  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.773  ; 1.260  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.172  ; 1.764  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.544  ; 1.168  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.989  ; 1.455  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.189  ; 1.719  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.297  ; 1.832  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.068  ; 1.609  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.330  ; 4.178  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; t4:timing|inst                                                                                               ; 1.190  ; 1.090  ; Rise       ; t4:timing|inst                                                                                               ;
; d0[*]     ; t4:timing|inst1                                                                                              ; -0.840 ; -0.977 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[0]    ; t4:timing|inst1                                                                                              ; -3.570 ; -3.996 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[1]    ; t4:timing|inst1                                                                                              ; -3.954 ; -4.403 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[2]    ; t4:timing|inst1                                                                                              ; -3.898 ; -4.352 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[3]    ; t4:timing|inst1                                                                                              ; -3.427 ; -3.941 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[4]    ; t4:timing|inst1                                                                                              ; -4.063 ; -4.546 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[5]    ; t4:timing|inst1                                                                                              ; -3.757 ; -4.268 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[6]    ; t4:timing|inst1                                                                                              ; -4.020 ; -4.477 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[7]    ; t4:timing|inst1                                                                                              ; -3.941 ; -4.325 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[8]    ; t4:timing|inst1                                                                                              ; -3.458 ; -3.981 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[9]    ; t4:timing|inst1                                                                                              ; -3.739 ; -4.218 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[10]   ; t4:timing|inst1                                                                                              ; -3.953 ; -4.311 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[11]   ; t4:timing|inst1                                                                                              ; -3.424 ; -3.959 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[12]   ; t4:timing|inst1                                                                                              ; -3.465 ; -3.936 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[13]   ; t4:timing|inst1                                                                                              ; -3.144 ; -3.610 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[14]   ; t4:timing|inst1                                                                                              ; -3.155 ; -3.615 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[15]   ; t4:timing|inst1                                                                                              ; -0.840 ; -0.977 ; Rise       ; t4:timing|inst1                                                                                              ;
; d0[*]     ; t4:timing|inst2                                                                                              ; 1.364  ; 1.254  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[0]    ; t4:timing|inst2                                                                                              ; -0.582 ; -0.998 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[1]    ; t4:timing|inst2                                                                                              ; -0.351 ; -0.764 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[2]    ; t4:timing|inst2                                                                                              ; 0.036  ; -0.391 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[3]    ; t4:timing|inst2                                                                                              ; -0.104 ; -0.615 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[4]    ; t4:timing|inst2                                                                                              ; -0.838 ; -1.277 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[5]    ; t4:timing|inst2                                                                                              ; -0.366 ; -0.850 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[6]    ; t4:timing|inst2                                                                                              ; -0.321 ; -0.772 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[7]    ; t4:timing|inst2                                                                                              ; -0.772 ; -1.182 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[8]    ; t4:timing|inst2                                                                                              ; -0.009 ; -0.513 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[9]    ; t4:timing|inst2                                                                                              ; 0.369  ; -0.048 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[10]   ; t4:timing|inst2                                                                                              ; -0.796 ; -1.186 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[11]   ; t4:timing|inst2                                                                                              ; -0.313 ; -0.843 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[12]   ; t4:timing|inst2                                                                                              ; -0.494 ; -0.932 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[13]   ; t4:timing|inst2                                                                                              ; -0.173 ; -0.633 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[14]   ; t4:timing|inst2                                                                                              ; -0.571 ; -1.036 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[15]   ; t4:timing|inst2                                                                                              ; 1.364  ; 1.254  ; Rise       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; PC[*]     ; CLK1                                                                                                         ; 10.651 ; 10.750 ; Rise       ; CLK1                                                                                                         ;
;  PC[0]    ; CLK1                                                                                                         ; 9.337  ; 9.293  ; Rise       ; CLK1                                                                                                         ;
;  PC[1]    ; CLK1                                                                                                         ; 10.145 ; 10.172 ; Rise       ; CLK1                                                                                                         ;
;  PC[2]    ; CLK1                                                                                                         ; 9.091  ; 9.009  ; Rise       ; CLK1                                                                                                         ;
;  PC[3]    ; CLK1                                                                                                         ; 8.783  ; 8.782  ; Rise       ; CLK1                                                                                                         ;
;  PC[4]    ; CLK1                                                                                                         ; 9.598  ; 9.584  ; Rise       ; CLK1                                                                                                         ;
;  PC[5]    ; CLK1                                                                                                         ; 9.796  ; 9.880  ; Rise       ; CLK1                                                                                                         ;
;  PC[6]    ; CLK1                                                                                                         ; 9.902  ; 9.909  ; Rise       ; CLK1                                                                                                         ;
;  PC[7]    ; CLK1                                                                                                         ; 8.903  ; 8.816  ; Rise       ; CLK1                                                                                                         ;
;  PC[8]    ; CLK1                                                                                                         ; 9.407  ; 9.408  ; Rise       ; CLK1                                                                                                         ;
;  PC[9]    ; CLK1                                                                                                         ; 10.651 ; 10.750 ; Rise       ; CLK1                                                                                                         ;
;  PC[10]   ; CLK1                                                                                                         ; 9.704  ; 9.626  ; Rise       ; CLK1                                                                                                         ;
;  PC[11]   ; CLK1                                                                                                         ; 10.243 ; 10.065 ; Rise       ; CLK1                                                                                                         ;
;  PC[12]   ; CLK1                                                                                                         ; 9.503  ; 9.511  ; Rise       ; CLK1                                                                                                         ;
;  PC[13]   ; CLK1                                                                                                         ; 10.224 ; 10.239 ; Rise       ; CLK1                                                                                                         ;
;  PC[14]   ; CLK1                                                                                                         ; 9.265  ; 9.224  ; Rise       ; CLK1                                                                                                         ;
;  PC[15]   ; CLK1                                                                                                         ; 10.137 ; 10.079 ; Rise       ; CLK1                                                                                                         ;
; SE[*]     ; CLK1                                                                                                         ; 8.698  ; 8.626  ; Rise       ; CLK1                                                                                                         ;
;  SE[4]    ; CLK1                                                                                                         ; 8.698  ; 8.626  ; Rise       ; CLK1                                                                                                         ;
; uaddr[*]  ; CLK1                                                                                                         ; 8.946  ; 8.971  ; Rise       ; CLK1                                                                                                         ;
;  uaddr[4] ; CLK1                                                                                                         ; 8.946  ; 8.971  ; Rise       ; CLK1                                                                                                         ;
; Ans[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.461 ; 13.629 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.987 ; 13.004 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.294 ; 12.376 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.114 ; 13.080 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.406 ; 12.517 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.461 ; 13.629 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.030 ; 12.124 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.376 ; 12.360 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.906 ; 11.948 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.748 ; 12.903 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.055 ; 13.088 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.486 ; 11.537 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.498 ; 12.557 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.836 ; 12.875 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.266 ; 12.237 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.697 ; 12.574 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.968 ; 12.045 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.090  ; 8.171  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.111  ; 7.064  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.919  ; 7.933  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.889  ; 6.935  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.972  ; 8.033  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.418  ; 6.454  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.551  ; 7.611  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.379  ; 6.304  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.645  ; 6.605  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.262  ; 6.197  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.694  ; 6.625  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.118  ; 6.173  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.532  ; 6.376  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.611  ; 6.454  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.624  ; 7.586  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.565  ; 6.607  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.076  ; 7.085  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.349  ; 7.273  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.368  ; 6.319  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.574  ; 7.668  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.168  ; 6.131  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.695  ; 6.644  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.972  ; 8.033  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.956  ; 6.957  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.248  ; 8.395  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.248  ; 8.395  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.929  ; 7.944  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.193  ; 8.324  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.770  ; 7.681  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.188 ; 18.263 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.318 ; 16.269 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.105 ; 17.154 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.217 ; 16.148 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.931 ; 15.974 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.629 ; 16.576 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.807 ; 16.925 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.981 ; 17.000 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.627 ; 15.657 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.685 ; 16.654 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.154 ; 18.263 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.573 ; 17.566 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.404 ; 17.186 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.825 ; 16.809 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.417 ; 17.485 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.703 ; 16.688 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.188 ; 18.102 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.613  ; 7.586  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.108  ; 7.166  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.981  ; 8.042  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.417  ; 8.567  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.172  ; 7.126  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.569 ; 12.582 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.968 ; 11.066 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.582 ; 10.545 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.718 ; 11.692 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.569 ; 12.582 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.941 ; 10.880 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.454 ; 10.475 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.953  ; 8.918  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.644  ; 8.656  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.953  ; 8.918  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.824  ; 7.817  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.914  ; 6.842  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.372  ; 8.388  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.968 ; 17.046 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.622 ; 15.605 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.492 ; 15.540 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.117 ; 15.153 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.915 ; 14.921 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.312 ; 15.346 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.796 ; 14.820 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.121 ; 15.119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.522 ; 14.645 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.968 ; 17.046 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.376 ; 15.491 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.162 ; 15.236 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.307 ; 15.259 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.027 ; 16.066 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.566 ; 15.615 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.953 ; 16.077 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.395 ; 16.437 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.902 ; 12.842 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.505 ; 11.399 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.367 ; 11.303 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.619 ; 11.570 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.902 ; 12.842 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.298 ; 11.172 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[6] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.433 ; 12.372 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; I[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.290 ; 13.506 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[0]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.886 ; 10.917 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.112 ; 11.090 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.975 ; 11.019 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.246 ; 11.322 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.355 ; 10.378 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.393 ; 11.489 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.223 ; 10.342 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.318  ; 9.388  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[8]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.139  ; 9.278  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[9]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.655 ; 10.771 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.290 ; 13.506 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.118 ; 11.235 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.477 ; 11.589 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.316 ; 11.350 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[14]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.274 ; 12.292 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[15]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.798 ; 10.792 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.090  ; 8.177  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.111  ; 7.070  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.925  ; 7.933  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.895  ; 6.935  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.978  ; 8.033  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.424  ; 6.454  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.557  ; 7.611  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.385  ; 6.304  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.651  ; 6.605  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.268  ; 6.197  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.700  ; 6.625  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.124  ; 6.173  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.538  ; 6.376  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.617  ; 6.454  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.630  ; 7.586  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.571  ; 6.607  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.082  ; 7.085  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.355  ; 7.273  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.374  ; 6.319  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.580  ; 7.668  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.174  ; 6.131  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.701  ; 6.644  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.978  ; 8.033  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.962  ; 6.957  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.254  ; 8.395  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.254  ; 8.395  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.929  ; 7.950  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.199  ; 8.324  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.770  ; 7.687  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.314 ; 18.228 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.911 ; 15.862 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.618 ; 16.615 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.830 ; 15.761 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.729 ; 15.749 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.238 ; 16.185 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.780 ; 16.972 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.696 ; 16.715 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.366 ; 15.371 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.583 ; 16.579 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.068 ; 18.131 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.418 ; 17.378 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.530 ; 17.312 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.951 ; 16.935 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.543 ; 17.611 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.829 ; 16.814 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.314 ; 18.228 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.619  ; 7.586  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.108  ; 7.172  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.987  ; 8.042  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.417  ; 8.573  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.172  ; 7.132  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.024 ; 12.908 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.024 ; 12.908 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.959  ; 8.918  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.644  ; 8.662  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.959  ; 8.918  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.824  ; 7.823  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.914  ; 6.848  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.378  ; 8.388  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.866 ; 16.971 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.215 ; 15.198 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.005 ; 15.001 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.730 ; 14.766 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.713 ; 14.696 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.921 ; 14.955 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.769 ; 14.867 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.836 ; 14.834 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.261 ; 14.359 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.866 ; 16.971 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.290 ; 15.359 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.007 ; 15.048 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.433 ; 15.385 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.153 ; 16.192 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.692 ; 15.741 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.079 ; 16.203 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.521 ; 16.563 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; led[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.894 ; 11.942 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.946 ; 11.067 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.725 ; 10.713 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.488  ; 9.576  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.201 ; 10.263 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.658 ; 11.756 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.518 ; 10.595 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.925  ; 9.986  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.879 ; 10.911 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.532 ; 10.507 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.225 ; 11.211 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.034 ; 11.014 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.237 ; 11.229 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.249 ; 11.244 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.894 ; 11.942 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.917 ; 10.895 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.820 ; 10.831 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.228 ; 13.297 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.228 ; 13.297 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; t4:timing|inst                                                                                               ; 9.778  ; 9.890  ; Rise       ; t4:timing|inst                                                                                               ;
; LDPC      ; t4:timing|inst                                                                                               ; 8.394  ; 8.367  ; Rise       ; t4:timing|inst                                                                                               ;
; LDSP      ; t4:timing|inst                                                                                               ; 9.653  ; 9.667  ; Rise       ; t4:timing|inst                                                                                               ;
; LED_B     ; t4:timing|inst                                                                                               ; 10.689 ; 10.717 ; Rise       ; t4:timing|inst                                                                                               ;
; M[*]      ; t4:timing|inst                                                                                               ; 9.696  ; 9.670  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[8]     ; t4:timing|inst                                                                                               ; 7.596  ; 7.533  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[9]     ; t4:timing|inst                                                                                               ; 8.234  ; 8.138  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[14]    ; t4:timing|inst                                                                                               ; 8.644  ; 8.567  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[15]    ; t4:timing|inst                                                                                               ; 9.696  ; 9.670  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[17]    ; t4:timing|inst                                                                                               ; 8.589  ; 8.583  ; Rise       ; t4:timing|inst                                                                                               ;
; P[*]      ; t4:timing|inst                                                                                               ; 9.929  ; 10.064 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[1]     ; t4:timing|inst                                                                                               ; 9.929  ; 10.064 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[2]     ; t4:timing|inst                                                                                               ; 9.621  ; 9.673  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[3]     ; t4:timing|inst                                                                                               ; 9.505  ; 9.606  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[4]     ; t4:timing|inst                                                                                               ; 9.216  ; 9.115  ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst                                                                                               ; 14.669 ; 14.761 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[0]    ; t4:timing|inst                                                                                               ; 12.886 ; 12.859 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[1]    ; t4:timing|inst                                                                                               ; 13.548 ; 13.571 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[2]    ; t4:timing|inst                                                                                               ; 12.858 ; 12.757 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[3]    ; t4:timing|inst                                                                                               ; 12.738 ; 12.784 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[4]    ; t4:timing|inst                                                                                               ; 13.320 ; 13.286 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[5]    ; t4:timing|inst                                                                                               ; 13.749 ; 13.894 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[6]    ; t4:timing|inst                                                                                               ; 13.502 ; 13.543 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[7]    ; t4:timing|inst                                                                                               ; 12.745 ; 12.640 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[8]    ; t4:timing|inst                                                                                               ; 13.579 ; 13.595 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[9]    ; t4:timing|inst                                                                                               ; 14.669 ; 14.761 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[10]   ; t4:timing|inst                                                                                               ; 14.173 ; 14.166 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[11]   ; t4:timing|inst                                                                                               ; 13.278 ; 13.118 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[12]   ; t4:timing|inst                                                                                               ; 12.659 ; 12.708 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[13]   ; t4:timing|inst                                                                                               ; 12.873 ; 12.974 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[14]   ; t4:timing|inst                                                                                               ; 12.598 ; 12.579 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[15]   ; t4:timing|inst                                                                                               ; 13.858 ; 13.825 ; Rise       ; t4:timing|inst                                                                                               ;
; RAM_B     ; t4:timing|inst                                                                                               ; 9.052  ; 9.058  ; Rise       ; t4:timing|inst                                                                                               ;
; SE[*]     ; t4:timing|inst                                                                                               ; 13.851 ; 13.864 ; Rise       ; t4:timing|inst                                                                                               ;
;  SE[4]    ; t4:timing|inst                                                                                               ; 13.851 ; 13.864 ; Rise       ; t4:timing|inst                                                                                               ;
; SEL[*]    ; t4:timing|inst                                                                                               ; 10.592 ; 10.604 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[0]   ; t4:timing|inst                                                                                               ; 10.100 ; 10.105 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[1]   ; t4:timing|inst                                                                                               ; 10.592 ; 10.604 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[2]   ; t4:timing|inst                                                                                               ; 9.766  ; 9.785  ; Rise       ; t4:timing|inst                                                                                               ;
; SW_B      ; t4:timing|inst                                                                                               ; 10.106 ; 10.147 ; Rise       ; t4:timing|inst                                                                                               ;
; bus[*]    ; t4:timing|inst                                                                                               ; 13.862 ; 13.987 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[0]   ; t4:timing|inst                                                                                               ; 12.190 ; 12.195 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[1]   ; t4:timing|inst                                                                                               ; 11.935 ; 11.957 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[2]   ; t4:timing|inst                                                                                               ; 11.758 ; 11.762 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[3]   ; t4:timing|inst                                                                                               ; 11.722 ; 11.731 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[4]   ; t4:timing|inst                                                                                               ; 12.003 ; 12.056 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[5]   ; t4:timing|inst                                                                                               ; 11.738 ; 11.789 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[6]   ; t4:timing|inst                                                                                               ; 11.642 ; 11.662 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[7]   ; t4:timing|inst                                                                                               ; 11.640 ; 11.628 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[8]   ; t4:timing|inst                                                                                               ; 13.862 ; 13.987 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[9]   ; t4:timing|inst                                                                                               ; 11.891 ; 11.989 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[10]  ; t4:timing|inst                                                                                               ; 11.762 ; 11.836 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[11]  ; t4:timing|inst                                                                                               ; 11.181 ; 11.191 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[12]  ; t4:timing|inst                                                                                               ; 11.861 ; 11.965 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[13]  ; t4:timing|inst                                                                                               ; 11.022 ; 11.104 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[14]  ; t4:timing|inst                                                                                               ; 11.848 ; 11.968 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[15]  ; t4:timing|inst                                                                                               ; 12.065 ; 12.160 ; Rise       ; t4:timing|inst                                                                                               ;
; uaddr[*]  ; t4:timing|inst                                                                                               ; 14.184 ; 14.124 ; Rise       ; t4:timing|inst                                                                                               ;
;  uaddr[4] ; t4:timing|inst                                                                                               ; 14.184 ; 14.124 ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst1                                                                                              ; 15.586 ; 15.678 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[0]    ; t4:timing|inst1                                                                                              ; 13.875 ; 13.848 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[1]    ; t4:timing|inst1                                                                                              ; 14.497 ; 14.520 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[2]    ; t4:timing|inst1                                                                                              ; 13.773 ; 13.667 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[3]    ; t4:timing|inst1                                                                                              ; 13.690 ; 13.739 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[4]    ; t4:timing|inst1                                                                                              ; 14.461 ; 14.423 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[5]    ; t4:timing|inst1                                                                                              ; 14.754 ; 14.902 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[6]    ; t4:timing|inst1                                                                                              ; 14.538 ; 14.587 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[7]    ; t4:timing|inst1                                                                                              ; 13.683 ; 13.586 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[8]    ; t4:timing|inst1                                                                                              ; 14.545 ; 14.563 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[9]    ; t4:timing|inst1                                                                                              ; 15.586 ; 15.678 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[10]   ; t4:timing|inst1                                                                                              ; 15.133 ; 15.089 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[11]   ; t4:timing|inst1                                                                                              ; 14.725 ; 14.511 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[12]   ; t4:timing|inst1                                                                                              ; 13.745 ; 13.731 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[13]   ; t4:timing|inst1                                                                                              ; 14.391 ; 14.489 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[14]   ; t4:timing|inst1                                                                                              ; 13.556 ; 13.544 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[15]   ; t4:timing|inst1                                                                                              ; 14.740 ; 14.646 ; Rise       ; t4:timing|inst1                                                                                              ;
; bus[*]    ; t4:timing|inst1                                                                                              ; 14.828 ; 14.955 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[0]   ; t4:timing|inst1                                                                                              ; 13.179 ; 13.184 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[1]   ; t4:timing|inst1                                                                                              ; 12.884 ; 12.906 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[2]   ; t4:timing|inst1                                                                                              ; 12.673 ; 12.672 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[3]   ; t4:timing|inst1                                                                                              ; 12.674 ; 12.686 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[4]   ; t4:timing|inst1                                                                                              ; 13.144 ; 13.193 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[5]   ; t4:timing|inst1                                                                                              ; 12.743 ; 12.797 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[6]   ; t4:timing|inst1                                                                                              ; 12.678 ; 12.706 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[7]   ; t4:timing|inst1                                                                                              ; 12.578 ; 12.574 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[8]   ; t4:timing|inst1                                                                                              ; 14.828 ; 14.955 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[9]   ; t4:timing|inst1                                                                                              ; 12.808 ; 12.906 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[10]  ; t4:timing|inst1                                                                                              ; 12.722 ; 12.759 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[11]  ; t4:timing|inst1                                                                                              ; 12.628 ; 12.584 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[12]  ; t4:timing|inst1                                                                                              ; 12.947 ; 12.988 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[13]  ; t4:timing|inst1                                                                                              ; 12.540 ; 12.619 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[14]  ; t4:timing|inst1                                                                                              ; 12.806 ; 12.933 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[15]  ; t4:timing|inst1                                                                                              ; 12.947 ; 12.981 ; Rise       ; t4:timing|inst1                                                                                              ;
; uaddr[*]  ; t4:timing|inst1                                                                                              ; 7.763  ; 7.712  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[1] ; t4:timing|inst1                                                                                              ; 6.755  ; 6.688  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[2] ; t4:timing|inst1                                                                                              ; 6.700  ; 6.643  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[3] ; t4:timing|inst1                                                                                              ; 6.965  ; 6.921  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[4] ; t4:timing|inst1                                                                                              ; 7.206  ; 7.258  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[5] ; t4:timing|inst1                                                                                              ; 6.958  ; 6.889  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[6] ; t4:timing|inst1                                                                                              ; 7.763  ; 7.712  ; Rise       ; t4:timing|inst1                                                                                              ;
; Ans[*]    ; t4:timing|inst2                                                                                              ; 10.670 ; 10.838 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[0]   ; t4:timing|inst2                                                                                              ; 10.196 ; 10.213 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[1]   ; t4:timing|inst2                                                                                              ; 9.503  ; 9.585  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[2]   ; t4:timing|inst2                                                                                              ; 10.323 ; 10.289 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[3]   ; t4:timing|inst2                                                                                              ; 9.615  ; 9.726  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[4]   ; t4:timing|inst2                                                                                              ; 10.670 ; 10.838 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[5]   ; t4:timing|inst2                                                                                              ; 9.239  ; 9.333  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[6]   ; t4:timing|inst2                                                                                              ; 9.585  ; 9.569  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[7]   ; t4:timing|inst2                                                                                              ; 9.115  ; 9.157  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[8]   ; t4:timing|inst2                                                                                              ; 9.957  ; 10.112 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[9]   ; t4:timing|inst2                                                                                              ; 10.264 ; 10.297 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[10]  ; t4:timing|inst2                                                                                              ; 8.695  ; 8.746  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[11]  ; t4:timing|inst2                                                                                              ; 9.707  ; 9.766  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[12]  ; t4:timing|inst2                                                                                              ; 10.045 ; 10.084 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[13]  ; t4:timing|inst2                                                                                              ; 9.475  ; 9.446  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[14]  ; t4:timing|inst2                                                                                              ; 9.906  ; 9.783  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[15]  ; t4:timing|inst2                                                                                              ; 9.177  ; 9.254  ; Rise       ; t4:timing|inst2                                                                                              ;
; I[*]      ; t4:timing|inst2                                                                                              ; 10.896 ; 11.112 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[0]     ; t4:timing|inst2                                                                                              ; 8.492  ; 8.523  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[1]     ; t4:timing|inst2                                                                                              ; 8.718  ; 8.696  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[2]     ; t4:timing|inst2                                                                                              ; 8.581  ; 8.625  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[3]     ; t4:timing|inst2                                                                                              ; 8.852  ; 8.928  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[4]     ; t4:timing|inst2                                                                                              ; 7.961  ; 7.984  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[5]     ; t4:timing|inst2                                                                                              ; 8.999  ; 9.095  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[6]     ; t4:timing|inst2                                                                                              ; 7.829  ; 7.948  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[7]     ; t4:timing|inst2                                                                                              ; 6.924  ; 6.994  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[8]     ; t4:timing|inst2                                                                                              ; 6.745  ; 6.884  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[9]     ; t4:timing|inst2                                                                                              ; 8.261  ; 8.377  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[10]    ; t4:timing|inst2                                                                                              ; 10.896 ; 11.112 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[11]    ; t4:timing|inst2                                                                                              ; 8.724  ; 8.841  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[12]    ; t4:timing|inst2                                                                                              ; 9.083  ; 9.195  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[13]    ; t4:timing|inst2                                                                                              ; 8.922  ; 8.956  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[14]    ; t4:timing|inst2                                                                                              ; 9.880  ; 9.898  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[15]    ; t4:timing|inst2                                                                                              ; 8.404  ; 8.398  ; Rise       ; t4:timing|inst2                                                                                              ;
; PC[*]     ; t4:timing|inst2                                                                                              ; 15.926 ; 15.840 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[0]    ; t4:timing|inst2                                                                                              ; 13.517 ; 13.468 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[1]    ; t4:timing|inst2                                                                                              ; 14.224 ; 14.221 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[2]    ; t4:timing|inst2                                                                                              ; 13.436 ; 13.367 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[3]    ; t4:timing|inst2                                                                                              ; 13.335 ; 13.355 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[4]    ; t4:timing|inst2                                                                                              ; 13.844 ; 13.791 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[5]    ; t4:timing|inst2                                                                                              ; 14.392 ; 14.584 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[6]    ; t4:timing|inst2                                                                                              ; 14.302 ; 14.321 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[7]    ; t4:timing|inst2                                                                                              ; 12.972 ; 12.977 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[8]    ; t4:timing|inst2                                                                                              ; 14.195 ; 14.191 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[9]    ; t4:timing|inst2                                                                                              ; 15.680 ; 15.743 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[10]   ; t4:timing|inst2                                                                                              ; 15.030 ; 14.990 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[11]   ; t4:timing|inst2                                                                                              ; 15.142 ; 14.924 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[12]   ; t4:timing|inst2                                                                                              ; 14.563 ; 14.547 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[13]   ; t4:timing|inst2                                                                                              ; 15.155 ; 15.223 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[14]   ; t4:timing|inst2                                                                                              ; 14.441 ; 14.426 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[15]   ; t4:timing|inst2                                                                                              ; 15.926 ; 15.840 ; Rise       ; t4:timing|inst2                                                                                              ;
; SE[*]     ; t4:timing|inst2                                                                                              ; 10.630 ; 10.514 ; Rise       ; t4:timing|inst2                                                                                              ;
;  SE[4]    ; t4:timing|inst2                                                                                              ; 10.630 ; 10.514 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ; 4.619  ;        ; Rise       ; t4:timing|inst2                                                                                              ;
; bus[*]    ; t4:timing|inst2                                                                                              ; 14.478 ; 14.583 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[0]   ; t4:timing|inst2                                                                                              ; 12.821 ; 12.804 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[1]   ; t4:timing|inst2                                                                                              ; 12.611 ; 12.607 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[2]   ; t4:timing|inst2                                                                                              ; 12.336 ; 12.372 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[3]   ; t4:timing|inst2                                                                                              ; 12.319 ; 12.302 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[4]   ; t4:timing|inst2                                                                                              ; 12.527 ; 12.561 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[5]   ; t4:timing|inst2                                                                                              ; 12.381 ; 12.479 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[6]   ; t4:timing|inst2                                                                                              ; 12.442 ; 12.440 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[7]   ; t4:timing|inst2                                                                                              ; 11.867 ; 11.965 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[8]   ; t4:timing|inst2                                                                                              ; 14.478 ; 14.583 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[9]   ; t4:timing|inst2                                                                                              ; 12.902 ; 12.971 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[10]  ; t4:timing|inst2                                                                                              ; 12.619 ; 12.660 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[11]  ; t4:timing|inst2                                                                                              ; 13.045 ; 12.997 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[12]  ; t4:timing|inst2                                                                                              ; 13.765 ; 13.804 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[13]  ; t4:timing|inst2                                                                                              ; 13.304 ; 13.353 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[14]  ; t4:timing|inst2                                                                                              ; 13.691 ; 13.815 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[15]  ; t4:timing|inst2                                                                                              ; 14.133 ; 14.175 ; Rise       ; t4:timing|inst2                                                                                              ;
; uaddr[*]  ; t4:timing|inst2                                                                                              ; 10.834 ; 10.903 ; Rise       ; t4:timing|inst2                                                                                              ;
;  uaddr[4] ; t4:timing|inst2                                                                                              ; 10.834 ; 10.903 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ;        ; 4.678  ; Fall       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                          ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; PC[*]     ; CLK1                                                                                                         ; 8.443  ; 8.502  ; Rise       ; CLK1                                                                                                         ;
;  PC[0]    ; CLK1                                                                                                         ; 8.985  ; 8.974  ; Rise       ; CLK1                                                                                                         ;
;  PC[1]    ; CLK1                                                                                                         ; 9.763  ; 9.815  ; Rise       ; CLK1                                                                                                         ;
;  PC[2]    ; CLK1                                                                                                         ; 8.813  ; 8.705  ; Rise       ; CLK1                                                                                                         ;
;  PC[3]    ; CLK1                                                                                                         ; 8.443  ; 8.502  ; Rise       ; CLK1                                                                                                         ;
;  PC[4]    ; CLK1                                                                                                         ; 9.303  ; 9.272  ; Rise       ; CLK1                                                                                                         ;
;  PC[5]    ; CLK1                                                                                                         ; 9.464  ; 9.609  ; Rise       ; CLK1                                                                                                         ;
;  PC[6]    ; CLK1                                                                                                         ; 9.529  ; 9.575  ; Rise       ; CLK1                                                                                                         ;
;  PC[7]    ; CLK1                                                                                                         ; 8.559  ; 8.537  ; Rise       ; CLK1                                                                                                         ;
;  PC[8]    ; CLK1                                                                                                         ; 9.114  ; 9.085  ; Rise       ; CLK1                                                                                                         ;
;  PC[9]    ; CLK1                                                                                                         ; 10.358 ; 10.428 ; Rise       ; CLK1                                                                                                         ;
;  PC[10]   ; CLK1                                                                                                         ; 9.315  ; 9.327  ; Rise       ; CLK1                                                                                                         ;
;  PC[11]   ; CLK1                                                                                                         ; 9.916  ; 9.717  ; Rise       ; CLK1                                                                                                         ;
;  PC[12]   ; CLK1                                                                                                         ; 9.207  ; 9.185  ; Rise       ; CLK1                                                                                                         ;
;  PC[13]   ; CLK1                                                                                                         ; 9.807  ; 9.917  ; Rise       ; CLK1                                                                                                         ;
;  PC[14]   ; CLK1                                                                                                         ; 8.960  ; 8.892  ; Rise       ; CLK1                                                                                                         ;
;  PC[15]   ; CLK1                                                                                                         ; 9.815  ; 9.731  ; Rise       ; CLK1                                                                                                         ;
; SE[*]     ; CLK1                                                                                                         ; 8.438  ; 8.360  ; Rise       ; CLK1                                                                                                         ;
;  SE[4]    ; CLK1                                                                                                         ; 8.438  ; 8.360  ; Rise       ; CLK1                                                                                                         ;
; uaddr[*]  ; CLK1                                                                                                         ; 8.665  ; 8.696  ; Rise       ; CLK1                                                                                                         ;
;  uaddr[4] ; CLK1                                                                                                         ; 8.665  ; 8.696  ; Rise       ; CLK1                                                                                                         ;
; Ans[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.091 ; 11.139 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.531 ; 12.547 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.868 ; 11.947 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.654 ; 12.621 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.974 ; 12.079 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.036 ; 13.200 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.613 ; 11.703 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.944 ; 11.928 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.493 ; 11.532 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.305 ; 12.454 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.597 ; 12.629 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.091 ; 11.139 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.063 ; 12.118 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.387 ; 12.424 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.842 ; 11.814 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.255 ; 12.136 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.553 ; 11.626 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.835  ; 7.910  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.894  ; 6.852  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.674  ; 7.681  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.685  ; 6.725  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.945  ; 5.951  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.236  ; 6.264  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.321  ; 7.372  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.198  ; 6.121  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.454  ; 6.409  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.083  ; 6.015  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.499  ; 6.426  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.945  ; 5.992  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.345  ; 6.189  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.421  ; 6.265  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.391  ; 7.348  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.374  ; 6.408  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.866  ; 6.867  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.130  ; 7.051  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.184  ; 6.131  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.394  ; 7.482  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.994  ; 5.951  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.499  ; 6.443  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.776  ; 7.831  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.750  ; 6.744  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.526  ; 7.448  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 8.130  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.728  ; 7.751  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.986  ; 8.111  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.526  ; 7.448  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.566  ; 7.612  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.108  ; 8.084  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.886  ; 8.925  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.934  ; 7.828  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.566  ; 7.612  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.413  ; 8.395  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.587  ; 8.719  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.652  ; 8.685  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.682  ; 7.647  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.235  ; 8.208  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.480  ; 9.551  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.438  ; 8.437  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.039  ; 8.840  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.326  ; 8.308  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.930  ; 9.027  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.083  ; 8.015  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.935  ; 8.854  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.159  ; 7.125  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.893  ; 6.953  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.538  ; 7.579  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.956  ; 8.105  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.729  ; 6.699  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.258  ; 8.195  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.604 ; 10.697 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.232 ; 10.196 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.321 ; 11.296 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.258  ; 8.195  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.574 ; 10.514 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.107 ; 10.127 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.423  ; 7.446  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.714  ; 7.704  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.759  ; 7.728  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.423  ; 7.446  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.490  ; 6.470  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.113  ; 8.122  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.191  ; 7.260  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.707  ; 7.756  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.623  ; 7.709  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.512  ; 7.550  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.907  ; 7.920  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.798  ; 7.870  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.923  ; 7.977  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.408  ; 7.436  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.191  ; 7.260  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.663  ; 9.776  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.835  ; 7.935  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.533  ; 7.609  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.776  ; 7.719  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.880  ; 7.955  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.260  ; 7.345  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.718  ; 7.783  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.996  ; 8.064  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.500  ; 8.516  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.118 ; 11.016 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.946 ; 10.869 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.215 ; 11.140 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.500  ; 8.516  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.919 ; 10.797 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[6] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.985 ; 11.903 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; I[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.838  ; 8.970  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[0]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.519 ; 10.549 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.734 ; 10.712 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.602 ; 10.644 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.862 ; 10.934 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.007 ; 10.028 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.004 ; 11.095 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.930  ; 10.047 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.010  ; 9.077  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[8]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.838  ; 8.970  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[9]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.295 ; 10.406 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.873 ; 13.084 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.738 ; 10.850 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.086 ; 11.193 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.928 ; 10.960 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[14]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.849 ; 11.866 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[15]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.434 ; 10.428 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.842  ; 7.910  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.901  ; 6.852  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.674  ; 7.688  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.685  ; 6.732  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.945  ; 5.958  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.236  ; 6.271  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.321  ; 7.379  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.198  ; 6.128  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.454  ; 6.416  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.083  ; 6.022  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.499  ; 6.433  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.945  ; 5.999  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.345  ; 6.196  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.421  ; 6.272  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.391  ; 7.355  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.374  ; 6.415  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.866  ; 6.874  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.130  ; 7.058  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.184  ; 6.138  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.394  ; 7.489  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.994  ; 5.958  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.499  ; 6.450  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.776  ; 7.838  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.750  ; 6.751  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.533  ; 7.448  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 8.137  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.735  ; 7.751  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.986  ; 8.118  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.533  ; 7.448  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.566  ; 7.619  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.108  ; 8.091  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.886  ; 8.932  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.936  ; 7.828  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.566  ; 7.619  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.420  ; 8.395  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.587  ; 8.726  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.652  ; 8.692  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.682  ; 7.654  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.237  ; 8.208  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.481  ; 9.551  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.438  ; 8.444  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.039  ; 8.840  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.330  ; 8.308  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.930  ; 9.034  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.083  ; 8.015  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.938  ; 8.854  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.166  ; 7.125  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.900  ; 6.953  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.545  ; 7.579  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.963  ; 8.105  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.729  ; 6.706  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.258  ; 8.202  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.258  ; 8.202  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.430  ; 7.450  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.714  ; 7.711  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.759  ; 7.735  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.430  ; 7.450  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.497  ; 6.470  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.113  ; 8.129  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.198  ; 7.267  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.714  ; 7.756  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.630  ; 7.709  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.519  ; 7.556  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.914  ; 7.927  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.805  ; 7.870  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.930  ; 7.984  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.415  ; 7.443  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.198  ; 7.267  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.670  ; 9.783  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.842  ; 7.942  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.540  ; 7.609  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.783  ; 7.726  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.887  ; 7.957  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.267  ; 7.352  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.725  ; 7.790  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.003  ; 8.071  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; led[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.173  ; 9.257  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.576 ; 10.692 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.361 ; 10.349 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.173  ; 9.257  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.858  ; 9.917  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.308 ; 11.405 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.162 ; 10.236 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.593  ; 9.651  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.509 ; 10.538 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.175 ; 10.151 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.843 ; 10.830 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.661 ; 10.641 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.852 ; 10.844 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.866 ; 10.861 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.533 ; 11.582 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.545 ; 10.523 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.455 ; 10.465 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.507  ; 8.516  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.507  ; 8.516  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; t4:timing|inst                                                                                               ; 9.273  ; 9.371  ; Rise       ; t4:timing|inst                                                                                               ;
; LDPC      ; t4:timing|inst                                                                                               ; 7.921  ; 7.869  ; Rise       ; t4:timing|inst                                                                                               ;
; LDSP      ; t4:timing|inst                                                                                               ; 9.167  ; 9.140  ; Rise       ; t4:timing|inst                                                                                               ;
; LED_B     ; t4:timing|inst                                                                                               ; 10.285 ; 10.332 ; Rise       ; t4:timing|inst                                                                                               ;
; M[*]      ; t4:timing|inst                                                                                               ; 7.357  ; 7.296  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[8]     ; t4:timing|inst                                                                                               ; 7.357  ; 7.296  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[9]     ; t4:timing|inst                                                                                               ; 7.971  ; 7.879  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[14]    ; t4:timing|inst                                                                                               ; 8.363  ; 8.288  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[15]    ; t4:timing|inst                                                                                               ; 9.373  ; 9.348  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[17]    ; t4:timing|inst                                                                                               ; 8.310  ; 8.305  ; Rise       ; t4:timing|inst                                                                                               ;
; P[*]      ; t4:timing|inst                                                                                               ; 8.895  ; 8.797  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[1]     ; t4:timing|inst                                                                                               ; 9.458  ; 9.599  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[2]     ; t4:timing|inst                                                                                               ; 9.190  ; 9.246  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[3]     ; t4:timing|inst                                                                                               ; 9.012  ; 9.102  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[4]     ; t4:timing|inst                                                                                               ; 8.895  ; 8.797  ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst                                                                                               ; 8.936  ; 8.989  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[0]    ; t4:timing|inst                                                                                               ; 9.478  ; 9.461  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[1]    ; t4:timing|inst                                                                                               ; 10.256 ; 10.302 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[2]    ; t4:timing|inst                                                                                               ; 9.306  ; 9.198  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[3]    ; t4:timing|inst                                                                                               ; 8.936  ; 8.989  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[4]    ; t4:timing|inst                                                                                               ; 9.790  ; 9.765  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[5]    ; t4:timing|inst                                                                                               ; 9.957  ; 10.096 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[6]    ; t4:timing|inst                                                                                               ; 10.022 ; 10.062 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[7]    ; t4:timing|inst                                                                                               ; 9.052  ; 9.024  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[8]    ; t4:timing|inst                                                                                               ; 9.607  ; 9.578  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[9]    ; t4:timing|inst                                                                                               ; 10.851 ; 10.921 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[10]   ; t4:timing|inst                                                                                               ; 9.808  ; 9.814  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[11]   ; t4:timing|inst                                                                                               ; 10.409 ; 10.210 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[12]   ; t4:timing|inst                                                                                               ; 9.700  ; 9.678  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[13]   ; t4:timing|inst                                                                                               ; 10.300 ; 10.404 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[14]   ; t4:timing|inst                                                                                               ; 9.453  ; 9.385  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[15]   ; t4:timing|inst                                                                                               ; 10.308 ; 10.224 ; Rise       ; t4:timing|inst                                                                                               ;
; RAM_B     ; t4:timing|inst                                                                                               ; 8.739  ; 8.735  ; Rise       ; t4:timing|inst                                                                                               ;
; SE[*]     ; t4:timing|inst                                                                                               ; 9.566  ; 9.509  ; Rise       ; t4:timing|inst                                                                                               ;
;  SE[4]    ; t4:timing|inst                                                                                               ; 9.566  ; 9.509  ; Rise       ; t4:timing|inst                                                                                               ;
; SEL[*]    ; t4:timing|inst                                                                                               ; 9.379  ; 9.397  ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[0]   ; t4:timing|inst                                                                                               ; 9.733  ; 9.739  ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[1]   ; t4:timing|inst                                                                                               ; 9.617  ; 9.571  ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[2]   ; t4:timing|inst                                                                                               ; 9.379  ; 9.397  ; Rise       ; t4:timing|inst                                                                                               ;
; SW_B      ; t4:timing|inst                                                                                               ; 9.770  ; 9.809  ; Rise       ; t4:timing|inst                                                                                               ;
; bus[*]    ; t4:timing|inst                                                                                               ; 9.461  ; 9.520  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[0]   ; t4:timing|inst                                                                                               ; 10.490 ; 10.504 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[1]   ; t4:timing|inst                                                                                               ; 9.873  ; 9.914  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[2]   ; t4:timing|inst                                                                                               ; 9.683  ; 9.691  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[3]   ; t4:timing|inst                                                                                               ; 9.980  ; 9.993  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[4]   ; t4:timing|inst                                                                                               ; 10.415 ; 10.463 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[5]   ; t4:timing|inst                                                                                               ; 9.994  ; 10.048 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[6]   ; t4:timing|inst                                                                                               ; 9.555  ; 9.579  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[7]   ; t4:timing|inst                                                                                               ; 9.482  ; 9.520  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[8]   ; t4:timing|inst                                                                                               ; 11.899 ; 12.010 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[9]   ; t4:timing|inst                                                                                               ; 10.077 ; 10.142 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[10]  ; t4:timing|inst                                                                                               ; 9.752  ; 9.821  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[11]  ; t4:timing|inst                                                                                               ; 9.619  ; 9.562  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[12]  ; t4:timing|inst                                                                                               ; 10.173 ; 10.230 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[13]  ; t4:timing|inst                                                                                               ; 9.461  ; 9.527  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[14]  ; t4:timing|inst                                                                                               ; 10.410 ; 10.477 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[15]  ; t4:timing|inst                                                                                               ; 10.177 ; 10.194 ; Rise       ; t4:timing|inst                                                                                               ;
; uaddr[*]  ; t4:timing|inst                                                                                               ; 9.814  ; 9.824  ; Rise       ; t4:timing|inst                                                                                               ;
;  uaddr[4] ; t4:timing|inst                                                                                               ; 9.814  ; 9.824  ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst1                                                                                              ; 9.029  ; 8.928  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[0]    ; t4:timing|inst1                                                                                              ; 10.276 ; 10.258 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[1]    ; t4:timing|inst1                                                                                              ; 11.582 ; 11.613 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[2]    ; t4:timing|inst1                                                                                              ; 9.029  ; 8.928  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[3]    ; t4:timing|inst1                                                                                              ; 9.288  ; 9.321  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[4]    ; t4:timing|inst1                                                                                              ; 10.545 ; 10.507 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[5]    ; t4:timing|inst1                                                                                              ; 10.993 ; 11.132 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[6]    ; t4:timing|inst1                                                                                              ; 11.542 ; 11.579 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[7]    ; t4:timing|inst1                                                                                              ; 9.363  ; 9.265  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[8]    ; t4:timing|inst1                                                                                              ; 9.962  ; 9.985  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[9]    ; t4:timing|inst1                                                                                              ; 13.207 ; 13.271 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[10]   ; t4:timing|inst1                                                                                              ; 10.383 ; 10.333 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[11]   ; t4:timing|inst1                                                                                              ; 10.582 ; 10.372 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[12]   ; t4:timing|inst1                                                                                              ; 9.914  ; 9.929  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[13]   ; t4:timing|inst1                                                                                              ; 9.966  ; 10.030 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[14]   ; t4:timing|inst1                                                                                              ; 9.468  ; 9.453  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[15]   ; t4:timing|inst1                                                                                              ; 10.603 ; 10.516 ; Rise       ; t4:timing|inst1                                                                                              ;
; bus[*]    ; t4:timing|inst1                                                                                              ; 8.006  ; 8.008  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[0]   ; t4:timing|inst1                                                                                              ; 9.612  ; 9.624  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[1]   ; t4:timing|inst1                                                                                              ; 10.039 ; 10.069 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[2]   ; t4:timing|inst1                                                                                              ; 8.006  ; 8.008  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[3]   ; t4:timing|inst1                                                                                              ; 8.359  ; 8.364  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[4]   ; t4:timing|inst1                                                                                              ; 9.314  ; 9.362  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[5]   ; t4:timing|inst1                                                                                              ; 9.059  ; 9.112  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[6]   ; t4:timing|inst1                                                                                              ; 9.800  ; 9.826  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[7]   ; t4:timing|inst1                                                                                              ; 8.345  ; 8.342  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[8]   ; t4:timing|inst1                                                                                              ; 10.316 ; 10.450 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[9]   ; t4:timing|inst1                                                                                              ; 10.524 ; 10.590 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[10]  ; t4:timing|inst1                                                                                              ; 8.112  ; 8.151  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[11]  ; t4:timing|inst1                                                                                              ; 8.602  ; 8.555  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[12]  ; t4:timing|inst1                                                                                              ; 9.184  ; 9.253  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[13]  ; t4:timing|inst1                                                                                              ; 8.235  ; 8.288  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[14]  ; t4:timing|inst1                                                                                              ; 8.777  ; 8.898  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[15]  ; t4:timing|inst1                                                                                              ; 8.917  ; 8.953  ; Rise       ; t4:timing|inst1                                                                                              ;
; uaddr[*]  ; t4:timing|inst1                                                                                              ; 6.454  ; 6.406  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[1] ; t4:timing|inst1                                                                                              ; 6.512  ; 6.419  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[2] ; t4:timing|inst1                                                                                              ; 6.454  ; 6.406  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[3] ; t4:timing|inst1                                                                                              ; 6.707  ; 6.671  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[4] ; t4:timing|inst1                                                                                              ; 6.942  ; 6.962  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[5] ; t4:timing|inst1                                                                                              ; 6.706  ; 6.611  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[6] ; t4:timing|inst1                                                                                              ; 7.470  ; 7.428  ; Rise       ; t4:timing|inst1                                                                                              ;
; Ans[*]    ; t4:timing|inst2                                                                                              ; 8.420  ; 8.468  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[0]   ; t4:timing|inst2                                                                                              ; 9.860  ; 9.876  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[1]   ; t4:timing|inst2                                                                                              ; 9.197  ; 9.276  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[2]   ; t4:timing|inst2                                                                                              ; 9.983  ; 9.950  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[3]   ; t4:timing|inst2                                                                                              ; 9.303  ; 9.408  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[4]   ; t4:timing|inst2                                                                                              ; 10.365 ; 10.529 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[5]   ; t4:timing|inst2                                                                                              ; 8.942  ; 9.032  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[6]   ; t4:timing|inst2                                                                                              ; 9.273  ; 9.257  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[7]   ; t4:timing|inst2                                                                                              ; 8.822  ; 8.861  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[8]   ; t4:timing|inst2                                                                                              ; 9.634  ; 9.783  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[9]   ; t4:timing|inst2                                                                                              ; 9.926  ; 9.958  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[10]  ; t4:timing|inst2                                                                                              ; 8.420  ; 8.468  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[11]  ; t4:timing|inst2                                                                                              ; 9.392  ; 9.447  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[12]  ; t4:timing|inst2                                                                                              ; 9.716  ; 9.753  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[13]  ; t4:timing|inst2                                                                                              ; 9.171  ; 9.143  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[14]  ; t4:timing|inst2                                                                                              ; 9.584  ; 9.465  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[15]  ; t4:timing|inst2                                                                                              ; 8.882  ; 8.955  ; Rise       ; t4:timing|inst2                                                                                              ;
; I[*]      ; t4:timing|inst2                                                                                              ; 6.547  ; 6.679  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[0]     ; t4:timing|inst2                                                                                              ; 8.228  ; 8.258  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[1]     ; t4:timing|inst2                                                                                              ; 8.443  ; 8.421  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[2]     ; t4:timing|inst2                                                                                              ; 8.311  ; 8.353  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[3]     ; t4:timing|inst2                                                                                              ; 8.571  ; 8.643  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[4]     ; t4:timing|inst2                                                                                              ; 7.716  ; 7.737  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[5]     ; t4:timing|inst2                                                                                              ; 8.713  ; 8.804  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[6]     ; t4:timing|inst2                                                                                              ; 7.639  ; 7.756  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[7]     ; t4:timing|inst2                                                                                              ; 6.719  ; 6.786  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[8]     ; t4:timing|inst2                                                                                              ; 6.547  ; 6.679  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[9]     ; t4:timing|inst2                                                                                              ; 8.004  ; 8.115  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[10]    ; t4:timing|inst2                                                                                              ; 10.582 ; 10.793 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[11]    ; t4:timing|inst2                                                                                              ; 8.447  ; 8.559  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[12]    ; t4:timing|inst2                                                                                              ; 8.795  ; 8.902  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[13]    ; t4:timing|inst2                                                                                              ; 8.637  ; 8.669  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[14]    ; t4:timing|inst2                                                                                              ; 9.558  ; 9.575  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[15]    ; t4:timing|inst2                                                                                              ; 8.143  ; 8.137  ; Rise       ; t4:timing|inst2                                                                                              ;
; PC[*]     ; t4:timing|inst2                                                                                              ; 9.278  ; 9.292  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[0]    ; t4:timing|inst2                                                                                              ; 9.981  ; 9.945  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[1]    ; t4:timing|inst2                                                                                              ; 10.372 ; 10.422 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[2]    ; t4:timing|inst2                                                                                              ; 9.802  ; 9.703  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[3]    ; t4:timing|inst2                                                                                              ; 9.422  ; 9.408  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[4]    ; t4:timing|inst2                                                                                              ; 9.951  ; 9.886  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[5]    ; t4:timing|inst2                                                                                              ; 10.567 ; 10.667 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[6]    ; t4:timing|inst2                                                                                              ; 10.397 ; 10.452 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[7]    ; t4:timing|inst2                                                                                              ; 9.278  ; 9.292  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[8]    ; t4:timing|inst2                                                                                              ; 10.021 ; 10.030 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[9]    ; t4:timing|inst2                                                                                              ; 11.105 ; 11.226 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[10]   ; t4:timing|inst2                                                                                              ; 10.618 ; 10.572 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[11]   ; t4:timing|inst2                                                                                              ; 10.890 ; 10.779 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[12]   ; t4:timing|inst2                                                                                              ; 9.872  ; 9.897  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[13]   ; t4:timing|inst2                                                                                              ; 10.435 ; 10.545 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[14]   ; t4:timing|inst2                                                                                              ; 9.949  ; 9.942  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[15]   ; t4:timing|inst2                                                                                              ; 10.635 ; 10.603 ; Rise       ; t4:timing|inst2                                                                                              ;
; SE[*]     ; t4:timing|inst2                                                                                              ; 10.269 ; 10.150 ; Rise       ; t4:timing|inst2                                                                                              ;
;  SE[4]    ; t4:timing|inst2                                                                                              ; 10.269 ; 10.150 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ; 4.515  ;        ; Rise       ; t4:timing|inst2                                                                                              ;
; bus[*]    ; t4:timing|inst2                                                                                              ; 8.260  ; 8.369  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[0]   ; t4:timing|inst2                                                                                              ; 9.317  ; 9.311  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[1]   ; t4:timing|inst2                                                                                              ; 8.829  ; 8.878  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[2]   ; t4:timing|inst2                                                                                              ; 8.779  ; 8.783  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[3]   ; t4:timing|inst2                                                                                              ; 8.493  ; 8.451  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[4]   ; t4:timing|inst2                                                                                              ; 8.720  ; 8.741  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[5]   ; t4:timing|inst2                                                                                              ; 8.633  ; 8.647  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[6]   ; t4:timing|inst2                                                                                              ; 8.655  ; 8.699  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[7]   ; t4:timing|inst2                                                                                              ; 8.260  ; 8.369  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[8]   ; t4:timing|inst2                                                                                              ; 10.375 ; 10.495 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[9]   ; t4:timing|inst2                                                                                              ; 8.422  ; 8.545  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[10]  ; t4:timing|inst2                                                                                              ; 8.347  ; 8.390  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[11]  ; t4:timing|inst2                                                                                              ; 8.910  ; 8.962  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[12]  ; t4:timing|inst2                                                                                              ; 9.142  ; 9.221  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[13]  ; t4:timing|inst2                                                                                              ; 8.704  ; 8.803  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[14]  ; t4:timing|inst2                                                                                              ; 9.258  ; 9.387  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[15]  ; t4:timing|inst2                                                                                              ; 8.949  ; 9.040  ; Rise       ; t4:timing|inst2                                                                                              ;
; uaddr[*]  ; t4:timing|inst2                                                                                              ; 10.455 ; 10.527 ; Rise       ; t4:timing|inst2                                                                                              ;
;  uaddr[4] ; t4:timing|inst2                                                                                              ; 10.455 ; 10.527 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ;        ; 4.572  ; Fall       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; RST1       ; PC[0]       ;        ; 7.139 ; 7.271 ;        ;
; RST1       ; PC[1]       ;        ; 8.020 ; 8.085 ;        ;
; RST1       ; PC[2]       ;        ; 6.820 ; 7.029 ;        ;
; RST1       ; PC[3]       ;        ; 6.426 ; 6.507 ;        ;
; RST1       ; PC[4]       ;        ; 7.184 ; 7.316 ;        ;
; RST1       ; PC[5]       ;        ; 7.519 ; 7.516 ;        ;
; RST1       ; PC[6]       ;        ; 7.516 ; 7.600 ;        ;
; RST1       ; PC[7]       ;        ; 6.456 ; 6.624 ;        ;
; RST1       ; PC[8]       ;        ; 7.277 ; 7.400 ;        ;
; RST1       ; PC[9]       ;        ; 8.561 ; 8.588 ;        ;
; RST1       ; PC[10]      ;        ; 7.525 ; 7.670 ;        ;
; RST1       ; PC[11]      ;        ; 7.466 ; 7.754 ;        ;
; RST1       ; PC[12]      ;        ; 6.910 ; 7.015 ;        ;
; RST1       ; PC[13]      ;        ; 7.156 ; 7.181 ;        ;
; RST1       ; PC[14]      ;        ; 6.392 ; 6.526 ;        ;
; RST1       ; PC[15]      ;        ; 7.486 ; 7.654 ;        ;
; RST1       ; uaddr[1]    ;        ; 6.734 ; 6.924 ;        ;
; RST1       ; uaddr[2]    ;        ; 6.628 ; 6.771 ;        ;
; RST1       ; uaddr[3]    ;        ; 6.504 ; 6.626 ;        ;
; RST1       ; uaddr[4]    ;        ; 6.876 ; 6.941 ;        ;
; RST1       ; uaddr[5]    ;        ; 7.043 ; 7.223 ;        ;
; RST1       ; uaddr[6]    ;        ; 7.632 ; 7.736 ;        ;
; d0[0]      ; PC[0]       ; 10.103 ;       ;       ; 10.541 ;
; d0[0]      ; bus[0]      ; 9.407  ;       ;       ; 9.877  ;
; d0[0]      ; in[0]       ; 5.258  ;       ;       ; 5.575  ;
; d0[1]      ; PC[1]       ; 10.893 ;       ;       ; 11.393 ;
; d0[1]      ; bus[1]      ; 9.280  ;       ;       ; 9.779  ;
; d0[1]      ; in[1]       ; 5.099  ;       ;       ; 5.410  ;
; d0[2]      ; PC[2]       ; 10.295 ;       ;       ; 10.651 ;
; d0[2]      ; bus[2]      ; 9.195  ;       ;       ; 9.656  ;
; d0[2]      ; in[2]       ; 5.127  ;       ;       ; 5.449  ;
; d0[3]      ; PC[3]       ; 9.955  ;       ;       ; 10.490 ;
; d0[3]      ; bus[3]      ; 8.939  ;       ;       ; 9.437  ;
; d0[3]      ; in[3]       ; 5.380  ;       ;       ; 5.673  ;
; d0[4]      ; PC[4]       ; 10.753 ;       ;       ; 11.202 ;
; d0[4]      ; bus[4]      ; 9.436  ;       ;       ; 9.972  ;
; d0[4]      ; in[4]       ; 5.083  ;       ;       ; 5.385  ;
; d0[5]      ; PC[5]       ; 11.369 ;       ;       ; 11.999 ;
; d0[5]      ; bus[5]      ; 9.358  ;       ;       ; 9.894  ;
; d0[5]      ; in[5]       ; 5.110  ;       ;       ; 5.423  ;
; d0[6]      ; PC[6]       ; 10.998 ;       ;       ; 11.500 ;
; d0[6]      ; bus[6]      ; 9.138  ;       ;       ; 9.619  ;
; d0[6]      ; in[6]       ; 5.159  ;       ;       ; 5.450  ;
; d0[7]      ; PC[7]       ; 10.479 ;       ;       ; 10.835 ;
; d0[7]      ; bus[7]      ; 9.374  ;       ;       ; 9.823  ;
; d0[7]      ; in[7]       ; 5.177  ;       ;       ; 5.468  ;
; d0[8]      ; PC[8]       ; 10.956 ;       ;       ; 11.464 ;
; d0[8]      ; bus[8]      ; 11.239 ;       ;       ; 11.856 ;
; d0[8]      ; in[8]       ; 5.080  ;       ;       ; 5.379  ;
; d0[9]      ; PC[9]       ; 11.767 ;       ;       ; 12.279 ;
; d0[9]      ; bus[9]      ; 8.989  ;       ;       ; 9.507  ;
; d0[9]      ; in[9]       ; 4.860  ;       ;       ; 5.197  ;
; d0[10]     ; PC[10]      ; 11.497 ;       ;       ; 11.893 ;
; d0[10]     ; bus[10]     ; 9.086  ;       ;       ; 9.563  ;
; d0[10]     ; in[10]      ; 4.825  ;       ;       ; 5.163  ;
; d0[11]     ; PC[11]      ; 11.255 ;       ;       ; 11.598 ;
; d0[11]     ; bus[11]     ; 9.158  ;       ;       ; 9.671  ;
; d0[11]     ; in[11]      ; 5.123  ;       ;       ; 5.431  ;
; d0[12]     ; PC[12]      ; 10.319 ;       ;       ; 10.798 ;
; d0[12]     ; bus[12]     ; 9.521  ;       ;       ; 10.055 ;
; d0[12]     ; in[12]      ; 5.154  ;       ;       ; 5.455  ;
; d0[13]     ; PC[13]      ; 10.524 ;       ;       ; 11.087 ;
; d0[13]     ; bus[13]     ; 8.673  ;       ;       ; 9.217  ;
; d0[13]     ; in[13]      ; 5.043  ;       ;       ; 5.350  ;
; d0[14]     ; PC[14]      ; 9.903  ;       ;       ; 10.324 ;
; d0[14]     ; bus[14]     ; 9.153  ;       ;       ; 9.713  ;
; d0[14]     ; in[14]      ; 4.845  ;       ;       ; 5.183  ;
; d0[15]     ; PC[15]      ; 8.932  ;       ;       ; 8.986  ;
; d0[15]     ; bus[15]     ; 7.139  ;       ;       ; 7.321  ;
; d0[15]     ; in[15]      ; 3.277  ;       ;       ; 3.462  ;
+------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; RST1       ; PC[0]       ;        ; 6.925 ; 7.067 ;        ;
; RST1       ; PC[1]       ;        ; 7.770 ; 7.848 ;        ;
; RST1       ; PC[2]       ;        ; 6.616 ; 6.826 ;        ;
; RST1       ; PC[3]       ;        ; 6.274 ; 6.361 ;        ;
; RST1       ; PC[4]       ;        ; 6.963 ; 7.099 ;        ;
; RST1       ; PC[5]       ;        ; 7.376 ; 7.378 ;        ;
; RST1       ; PC[6]       ;        ; 7.319 ; 7.409 ;        ;
; RST1       ; PC[7]       ;        ; 6.305 ; 6.474 ;        ;
; RST1       ; PC[8]       ;        ; 7.052 ; 7.178 ;        ;
; RST1       ; PC[9]       ;        ; 8.341 ; 8.372 ;        ;
; RST1       ; PC[10]      ;        ; 7.328 ; 7.477 ;        ;
; RST1       ; PC[11]      ;        ; 7.237 ; 7.521 ;        ;
; RST1       ; PC[12]      ;        ; 6.699 ; 6.809 ;        ;
; RST1       ; PC[13]      ;        ; 6.974 ; 7.006 ;        ;
; RST1       ; PC[14]      ;        ; 6.205 ; 6.341 ;        ;
; RST1       ; PC[15]      ;        ; 7.253 ; 7.422 ;        ;
; RST1       ; uaddr[1]    ;        ; 6.515 ; 6.699 ;        ;
; RST1       ; uaddr[2]    ;        ; 6.418 ; 6.560 ;        ;
; RST1       ; uaddr[3]    ;        ; 6.350 ; 6.476 ;        ;
; RST1       ; uaddr[4]    ;        ; 6.646 ; 6.719 ;        ;
; RST1       ; uaddr[5]    ;        ; 6.811 ; 6.992 ;        ;
; RST1       ; uaddr[6]    ;        ; 7.430 ; 7.539 ;        ;
; d0[0]      ; PC[0]       ; 9.797  ;       ;       ; 10.225 ;
; d0[0]      ; bus[0]      ; 9.133  ;       ;       ; 9.591  ;
; d0[0]      ; in[0]       ; 5.151  ;       ;       ; 5.461  ;
; d0[1]      ; PC[1]       ; 10.555 ;       ;       ; 11.041 ;
; d0[1]      ; bus[1]      ; 9.012  ;       ;       ; 9.497  ;
; d0[1]      ; in[1]       ; 4.997  ;       ;       ; 5.301  ;
; d0[2]      ; PC[2]       ; 9.956  ;       ;       ; 10.300 ;
; d0[2]      ; bus[2]      ; 8.933  ;       ;       ; 9.380  ;
; d0[2]      ; in[2]       ; 5.030  ;       ;       ; 5.342  ;
; d0[3]      ; PC[3]       ; 9.612  ;       ;       ; 10.123 ;
; d0[3]      ; bus[3]      ; 8.683  ;       ;       ; 9.166  ;
; d0[3]      ; in[3]       ; 5.266  ;       ;       ; 5.553  ;
; d0[4]      ; PC[4]       ; 10.349 ;       ;       ; 10.775 ;
; d0[4]      ; bus[4]      ; 9.118  ;       ;       ; 9.630  ;
; d0[4]      ; in[4]       ; 4.982  ;       ;       ; 5.278  ;
; d0[5]      ; PC[5]       ; 11.020 ;       ;       ; 11.627 ;
; d0[5]      ; bus[5]      ; 9.086  ;       ;       ; 9.607  ;
; d0[5]      ; in[5]       ; 5.008  ;       ;       ; 5.314  ;
; d0[6]      ; PC[6]       ; 10.617 ;       ;       ; 11.094 ;
; d0[6]      ; bus[6]      ; 8.875  ;       ;       ; 9.341  ;
; d0[6]      ; in[6]       ; 5.059  ;       ;       ; 5.343  ;
; d0[7]      ; PC[7]       ; 10.121 ;       ;       ; 10.464 ;
; d0[7]      ; bus[7]      ; 9.103  ;       ;       ; 9.541  ;
; d0[7]      ; in[7]       ; 5.077  ;       ;       ; 5.361  ;
; d0[8]      ; PC[8]       ; 10.556 ;       ;       ; 11.043 ;
; d0[8]      ; bus[8]      ; 10.910 ;       ;       ; 11.508 ;
; d0[8]      ; in[8]       ; 4.980  ;       ;       ; 5.272  ;
; d0[9]      ; PC[9]       ; 11.388 ;       ;       ; 11.884 ;
; d0[9]      ; bus[9]      ; 8.705  ;       ;       ; 9.203  ;
; d0[9]      ; in[9]       ; 4.773  ;       ;       ; 5.101  ;
; d0[10]     ; PC[10]      ; 11.099 ;       ;       ; 11.473 ;
; d0[10]     ; bus[10]     ; 8.828  ;       ;       ; 9.291  ;
; d0[10]     ; in[10]      ; 4.738  ;       ;       ; 5.066  ;
; d0[11]     ; PC[11]      ; 10.875 ;       ;       ; 11.213 ;
; d0[11]     ; bus[11]     ; 8.895  ;       ;       ; 9.396  ;
; d0[11]     ; in[11]      ; 5.020  ;       ;       ; 5.321  ;
; d0[12]     ; PC[12]      ; 9.943  ;       ;       ; 10.409 ;
; d0[12]     ; bus[12]     ; 9.213  ;       ;       ; 9.733  ;
; d0[12]     ; in[12]      ; 5.049  ;       ;       ; 5.344  ;
; d0[13]     ; PC[13]      ; 10.129 ;       ;       ; 10.667 ;
; d0[13]     ; bus[13]     ; 8.398  ;       ;       ; 8.925  ;
; d0[13]     ; in[13]      ; 4.944  ;       ;       ; 5.243  ;
; d0[14]     ; PC[14]      ; 9.577  ;       ;       ; 9.982  ;
; d0[14]     ; bus[14]     ; 8.886  ;       ;       ; 9.427  ;
; d0[14]     ; in[14]      ; 4.758  ;       ;       ; 5.086  ;
; d0[15]     ; PC[15]      ; 8.618  ;       ;       ; 8.678  ;
; d0[15]     ; bus[15]     ; 6.932  ;       ;       ; 7.115  ;
; d0[15]     ; in[15]      ; 3.257  ;       ;       ; 3.440  ;
+------------+-------------+--------+-------+-------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; t4:timing|inst1                                                                                              ; -6.589 ; -2068.089     ;
; t4:timing|inst2                                                                                              ; -5.922 ; -353.135      ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -5.368 ; -785.048      ;
; t4:timing|inst                                                                                               ; -4.688 ; -7.746        ;
; CLK1                                                                                                         ; 1.327  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK1                                                                                                         ; -3.476 ; -10.920       ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -2.785 ; -401.174      ;
; t4:timing|inst2                                                                                              ; -1.258 ; -32.306       ;
; t4:timing|inst                                                                                               ; -0.581 ; -0.581        ;
; t4:timing|inst1                                                                                              ; -0.047 ; -0.047        ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; t4:timing|inst1                                                                                              ; -4.218 ; -16.418       ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.484  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -2.056 ; -35.654       ;
; t4:timing|inst1                                                                                              ; 1.295  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                  ;
+--------+--------------+----------------+-------+------------+--------------------------------------------------------------------------------------------------------------+------------+-----------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type       ; Clock                                                                                                        ; Clock Edge ; Target          ;
+--------+--------------+----------------+-------+------------+--------------------------------------------------------------------------------------------------------------+------------+-----------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate  ; CLK1                                                                                                         ; Rise       ; CLK1            ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|12 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|12 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|13 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|13 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|14 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|14 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|15 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|15 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|16 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|16 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|17 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|17 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|18 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|18 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|19 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|19 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|20 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|20 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|21 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|21 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|22 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|22 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|23 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|23 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|24 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|24 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|25 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|25 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|26 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|26 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst16|27 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst16|27 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|12 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|12 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|13 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|13 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|14 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|14 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|15 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|15 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|16 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|16 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|17 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|17 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|18 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|18 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|19 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|19 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|20 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|20 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|21 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|21 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|22 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|22 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|23 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|23 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|24 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|24 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|25 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|25 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|26 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|26 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Rise       ; 273_2:inst19|27 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst19|27 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|12 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|13 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|14 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|15 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|16 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|17 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|18 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|19 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|20 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|21 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|22 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|23 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|24 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|25 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|26 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst21|27 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|12 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|13 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|14 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|15 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|16 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|17 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|18 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|19 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|20 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|21 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|22 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|23 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|24 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|25 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|26 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst24|27 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst30|12 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; t4:timing|inst2                                                                                              ; Rise       ; 273_2:inst30|12 ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; Fall       ; 273_2:inst30|13 ;
+--------+--------------+----------------+-------+------------+--------------------------------------------------------------------------------------------------------------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                            ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; SWA       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.662 ; 0.001  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SWB       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.338 ; 0.365  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.365  ; 1.215  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.146  ; 0.973  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.250  ; 1.063  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.204  ; 1.035  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.031 ; 0.829  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.251  ; 1.136  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.211  ; 1.089  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.092  ; 0.947  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.365  ; 1.215  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.214  ; 1.130  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.122 ; 0.691  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.151  ; 0.996  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.233  ; 1.112  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.102  ; 0.956  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.073  ; 0.920  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.152  ; 0.987  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -1.099 ; -0.748 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -2.204 ; -2.025 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.342  ; 3.167  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.789  ; 2.625  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.897  ; 2.708  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.857  ; 2.675  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.051  ; 2.878  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.939  ; 2.786  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.241  ; 3.114  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.342  ; 3.167  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.215  ; 3.084  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.882  ; 2.766  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.754  ; 2.555  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.970  ; 2.829  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.874  ; 2.756  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.722  ; 2.571  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.360  ; 2.125  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.771  ; 2.574  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.223 ; 0.124  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; t4:timing|inst                                                                                               ; 1.424  ; 1.589  ; Rise       ; t4:timing|inst                                                                                               ;
; d0[*]     ; t4:timing|inst1                                                                                              ; 3.059  ; 4.023  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[0]    ; t4:timing|inst1                                                                                              ; 2.787  ; 3.734  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[1]    ; t4:timing|inst1                                                                                              ; 2.800  ; 3.750  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[2]    ; t4:timing|inst1                                                                                              ; 2.915  ; 3.825  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[3]    ; t4:timing|inst1                                                                                              ; 2.739  ; 3.683  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[4]    ; t4:timing|inst1                                                                                              ; 3.059  ; 4.023  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[5]    ; t4:timing|inst1                                                                                              ; 2.973  ; 3.932  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[6]    ; t4:timing|inst1                                                                                              ; 2.977  ; 3.915  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[7]    ; t4:timing|inst1                                                                                              ; 3.047  ; 3.972  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[8]    ; t4:timing|inst1                                                                                              ; 3.020  ; 3.995  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[9]    ; t4:timing|inst1                                                                                              ; 2.700  ; 3.610  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[10]   ; t4:timing|inst1                                                                                              ; 2.866  ; 3.778  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[11]   ; t4:timing|inst1                                                                                              ; 2.993  ; 3.977  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[12]   ; t4:timing|inst1                                                                                              ; 2.845  ; 3.791  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[13]   ; t4:timing|inst1                                                                                              ; 2.781  ; 3.699  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[14]   ; t4:timing|inst1                                                                                              ; 2.789  ; 3.691  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[15]   ; t4:timing|inst1                                                                                              ; 1.312  ; 1.738  ; Rise       ; t4:timing|inst1                                                                                              ;
; d0[*]     ; t4:timing|inst2                                                                                              ; 3.169  ; 4.013  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[0]    ; t4:timing|inst2                                                                                              ; 1.352  ; 2.221  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[1]    ; t4:timing|inst2                                                                                              ; 1.440  ; 2.312  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[2]    ; t4:timing|inst2                                                                                              ; 1.469  ; 2.284  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[3]    ; t4:timing|inst2                                                                                              ; 1.603  ; 2.431  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[4]    ; t4:timing|inst2                                                                                              ; 1.582  ; 2.454  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[5]    ; t4:timing|inst2                                                                                              ; 1.916  ; 2.800  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[6]    ; t4:timing|inst2                                                                                              ; 2.872  ; 3.694  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[7]    ; t4:timing|inst2                                                                                              ; 3.169  ; 4.013  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[8]    ; t4:timing|inst2                                                                                              ; 2.766  ; 3.616  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[9]    ; t4:timing|inst2                                                                                              ; 1.566  ; 2.436  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[10]   ; t4:timing|inst2                                                                                              ; 1.506  ; 2.298  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[11]   ; t4:timing|inst2                                                                                              ; 1.607  ; 2.467  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[12]   ; t4:timing|inst2                                                                                              ; 1.686  ; 2.546  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[13]   ; t4:timing|inst2                                                                                              ; 1.509  ; 2.317  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[14]   ; t4:timing|inst2                                                                                              ; 1.681  ; 2.524  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[15]   ; t4:timing|inst2                                                                                              ; 0.084  ; 0.434  ; Rise       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; SWA       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.427  ; 0.777  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SWB       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.170  ; 0.477  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.434  ; 2.097  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.201  ; 0.401  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.347  ; 0.563  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.566  ; 0.818  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.466  ; 0.708  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.038  ; 0.234  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.310  ; 0.520  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.358  ; 0.579  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.093  ; 0.323  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.509  ; 0.724  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.783  ; 1.066  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.081  ; 0.303  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.290  ; 0.473  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.245  ; 0.431  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.433  ; 0.670  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.207  ; 0.433  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.434  ; 2.097  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.927  ; 2.728  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.613  ; 2.266  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.235  ; 0.422  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.164  ; 0.357  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.211  ; 0.412  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.993  ; 0.168  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.117  ; 0.304  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.886  ; 0.038  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.146  ; 0.339  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.903  ; 0.087  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.011  ; 0.150  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.296  ; 0.513  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.897  ; 0.059  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.111  ; 0.252  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.276  ; 0.448  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.343  ; 0.555  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.208  ; 0.425  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.613  ; 2.266  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; t4:timing|inst                                                                                               ; 0.770  ; 0.562  ; Rise       ; t4:timing|inst                                                                                               ;
; d0[*]     ; t4:timing|inst1                                                                                              ; -0.432 ; -0.775 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[0]    ; t4:timing|inst1                                                                                              ; -2.122 ; -2.973 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[1]    ; t4:timing|inst1                                                                                              ; -2.376 ; -3.277 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[2]    ; t4:timing|inst1                                                                                              ; -2.328 ; -3.200 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[3]    ; t4:timing|inst1                                                                                              ; -2.078 ; -2.925 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[4]    ; t4:timing|inst1                                                                                              ; -2.490 ; -3.371 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[5]    ; t4:timing|inst1                                                                                              ; -2.272 ; -3.151 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[6]    ; t4:timing|inst1                                                                                              ; -2.405 ; -3.292 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[7]    ; t4:timing|inst1                                                                                              ; -2.336 ; -3.169 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[8]    ; t4:timing|inst1                                                                                              ; -2.088 ; -2.949 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[9]    ; t4:timing|inst1                                                                                              ; -2.255 ; -3.130 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[10]   ; t4:timing|inst1                                                                                              ; -2.331 ; -3.189 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[11]   ; t4:timing|inst1                                                                                              ; -2.108 ; -2.981 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[12]   ; t4:timing|inst1                                                                                              ; -2.113 ; -2.963 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[13]   ; t4:timing|inst1                                                                                              ; -1.868 ; -2.676 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[14]   ; t4:timing|inst1                                                                                              ; -1.889 ; -2.678 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[15]   ; t4:timing|inst1                                                                                              ; -0.432 ; -0.775 ; Rise       ; t4:timing|inst1                                                                                              ;
; d0[*]     ; t4:timing|inst2                                                                                              ; 0.907  ; 0.570  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[0]    ; t4:timing|inst2                                                                                              ; -0.326 ; -1.126 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[1]    ; t4:timing|inst2                                                                                              ; -0.180 ; -0.964 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[2]    ; t4:timing|inst2                                                                                              ; 0.039  ; -0.709 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[3]    ; t4:timing|inst2                                                                                              ; -0.061 ; -0.819 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[4]    ; t4:timing|inst2                                                                                              ; -0.489 ; -1.293 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[5]    ; t4:timing|inst2                                                                                              ; -0.217 ; -1.007 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[6]    ; t4:timing|inst2                                                                                              ; -0.169 ; -0.948 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[7]    ; t4:timing|inst2                                                                                              ; -0.434 ; -1.204 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[8]    ; t4:timing|inst2                                                                                              ; -0.018 ; -0.803 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[9]    ; t4:timing|inst2                                                                                              ; 0.256  ; -0.461 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[10]   ; t4:timing|inst2                                                                                              ; -0.446 ; -1.224 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[11]   ; t4:timing|inst2                                                                                              ; -0.237 ; -1.054 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[12]   ; t4:timing|inst2                                                                                              ; -0.282 ; -1.096 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[13]   ; t4:timing|inst2                                                                                              ; -0.094 ; -0.857 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[14]   ; t4:timing|inst2                                                                                              ; -0.320 ; -1.094 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[15]   ; t4:timing|inst2                                                                                              ; 0.907  ; 0.570  ; Rise       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; PC[*]     ; CLK1                                                                                                         ; 6.796  ; 7.080  ; Rise       ; CLK1                                                                                                         ;
;  PC[0]    ; CLK1                                                                                                         ; 5.793  ; 5.958  ; Rise       ; CLK1                                                                                                         ;
;  PC[1]    ; CLK1                                                                                                         ; 6.403  ; 6.608  ; Rise       ; CLK1                                                                                                         ;
;  PC[2]    ; CLK1                                                                                                         ; 5.598  ; 5.784  ; Rise       ; CLK1                                                                                                         ;
;  PC[3]    ; CLK1                                                                                                         ; 5.473  ; 5.598  ; Rise       ; CLK1                                                                                                         ;
;  PC[4]    ; CLK1                                                                                                         ; 5.979  ; 6.211  ; Rise       ; CLK1                                                                                                         ;
;  PC[5]    ; CLK1                                                                                                         ; 6.212  ; 6.406  ; Rise       ; CLK1                                                                                                         ;
;  PC[6]    ; CLK1                                                                                                         ; 6.230  ; 6.437  ; Rise       ; CLK1                                                                                                         ;
;  PC[7]    ; CLK1                                                                                                         ; 5.508  ; 5.624  ; Rise       ; CLK1                                                                                                         ;
;  PC[8]    ; CLK1                                                                                                         ; 5.854  ; 6.044  ; Rise       ; CLK1                                                                                                         ;
;  PC[9]    ; CLK1                                                                                                         ; 6.796  ; 7.080  ; Rise       ; CLK1                                                                                                         ;
;  PC[10]   ; CLK1                                                                                                         ; 6.043  ; 6.242  ; Rise       ; CLK1                                                                                                         ;
;  PC[11]   ; CLK1                                                                                                         ; 6.289  ; 6.509  ; Rise       ; CLK1                                                                                                         ;
;  PC[12]   ; CLK1                                                                                                         ; 5.884  ; 6.113  ; Rise       ; CLK1                                                                                                         ;
;  PC[13]   ; CLK1                                                                                                         ; 6.504  ; 6.689  ; Rise       ; CLK1                                                                                                         ;
;  PC[14]   ; CLK1                                                                                                         ; 5.767  ; 5.932  ; Rise       ; CLK1                                                                                                         ;
;  PC[15]   ; CLK1                                                                                                         ; 6.268  ; 6.522  ; Rise       ; CLK1                                                                                                         ;
; SE[*]     ; CLK1                                                                                                         ; 5.403  ; 5.533  ; Rise       ; CLK1                                                                                                         ;
;  SE[4]    ; CLK1                                                                                                         ; 5.403  ; 5.533  ; Rise       ; CLK1                                                                                                         ;
; uaddr[*]  ; CLK1                                                                                                         ; 5.484  ; 5.785  ; Rise       ; CLK1                                                                                                         ;
;  uaddr[4] ; CLK1                                                                                                         ; 5.484  ; 5.785  ; Rise       ; CLK1                                                                                                         ;
; Ans[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.344  ; 8.655  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.970  ; 8.212  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.486  ; 7.757  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.939  ; 8.223  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.567  ; 7.812  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.344  ; 8.655  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.344  ; 7.573  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.562  ; 7.758  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.228  ; 7.429  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.795  ; 8.140  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.018  ; 8.287  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.988  ; 7.163  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.621  ; 7.858  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.862  ; 8.117  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.464  ; 7.683  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.665  ; 7.901  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.286  ; 7.506  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877  ; 5.109  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.234  ; 4.290  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.687  ; 5.041  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.230  ; 4.125  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.862  ; 5.126  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.800  ; 4.044  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.490  ; 4.808  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.718  ; 3.908  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.883  ; 4.121  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.638  ; 3.818  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.938  ; 4.147  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.578  ; 3.784  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.774  ; 3.958  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.839  ; 4.015  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.565  ; 4.816  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.865  ; 4.105  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.253  ; 4.477  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.309  ; 4.575  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.727  ; 3.907  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.689  ; 4.917  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.608  ; 3.785  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.937  ; 4.138  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.862  ; 5.126  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.167  ; 4.390  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.965  ; 5.375  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.958  ; 5.375  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.876  ; 4.953  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.965  ; 5.302  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.663  ; 4.738  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.337 ; 11.734 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.965  ; 10.271 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.477 ; 10.806 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.881  ; 10.143 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.669  ; 10.071 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.158 ; 10.473 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.377 ; 10.733 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.460 ; 10.781 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.427  ; 9.825  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.236 ; 10.560 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.337 ; 11.734 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.810 ; 11.196 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.484 ; 10.766 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.185 ; 10.473 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.685 ; 10.990 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.104 ; 10.356 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.996 ; 11.307 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.694  ; 4.556  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.438  ; 4.166  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.998  ; 4.877  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335  ; 5.070  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.469  ; 4.204  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.878  ; 8.192  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.706  ; 6.950  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.417  ; 6.577  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.195  ; 7.411  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.878  ; 8.192  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.622  ; 6.781  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.357  ; 6.524  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.606  ; 5.313  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.465  ; 5.180  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.606  ; 5.313  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.959  ; 4.671  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.271  ; 3.990  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.014  ; 5.358  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.548 ; 10.926 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.569  ; 9.859  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.445  ; 9.711  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.260  ; 9.484  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.055  ; 9.377  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.375  ; 9.646  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.027  ; 9.284  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.276  ; 9.477  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.815  ; 9.162  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.548 ; 10.926 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.500  ; 9.796  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.337  ; 9.565  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.284  ; 9.485  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.761  ; 10.020 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.472  ; 9.690  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.697  ; 9.958  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.969  ; 10.207 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.143  ; 8.260  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.010  ; 7.102  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.916  ; 7.049  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.055  ; 7.238  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.143  ; 8.260  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.835  ; 6.987  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[6] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.542  ; 7.772  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; I[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.335  ; 8.722  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[0]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.675  ; 6.897  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.864  ; 7.048  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.808  ; 7.003  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.980  ; 7.222  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.344  ; 6.517  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.011  ; 7.310  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.250  ; 6.547  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.560  ; 5.841  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[8]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.498  ; 5.787  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[9]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.610  ; 6.845  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.335  ; 8.722  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.835  ; 7.103  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.092  ; 7.393  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.007  ; 7.218  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[14]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.561  ; 7.865  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[15]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.608  ; 6.814  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.877  ; 5.115  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.234  ; 4.296  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.693  ; 5.041  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.236  ; 4.125  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.868  ; 5.126  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.806  ; 4.044  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.496  ; 4.808  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.724  ; 3.908  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.889  ; 4.121  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.644  ; 3.818  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.944  ; 4.147  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.584  ; 3.784  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.780  ; 3.958  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.845  ; 4.015  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.571  ; 4.816  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.871  ; 4.105  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.259  ; 4.477  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.315  ; 4.575  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.733  ; 3.907  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.695  ; 4.917  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.614  ; 3.785  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.943  ; 4.138  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.868  ; 5.126  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.173  ; 4.390  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.971  ; 5.375  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.964  ; 5.375  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.876  ; 4.959  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.971  ; 5.302  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.663  ; 4.744  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.220 ; 11.617 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.808  ; 10.114 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.285 ; 10.684 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.753  ; 10.015 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.760  ; 10.030 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.031 ; 10.346 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.379 ; 10.708 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.405 ; 10.726 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.408  ; 9.751  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.188 ; 10.481 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.220 ; 11.617 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.703 ; 11.089 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.606 ; 10.888 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.307 ; 10.595 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.807 ; 11.112 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.222 ; 10.476 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.118 ; 11.429 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.700  ; 4.556  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.438  ; 4.172  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.004  ; 4.877  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.335  ; 5.070  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.469  ; 4.204  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.955  ; 8.205  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.955  ; 8.205  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.612  ; 5.313  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.465  ; 5.186  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.612  ; 5.313  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.959  ; 4.677  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.271  ; 3.996  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.020  ; 5.358  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.500 ; 10.847 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.412  ; 9.702  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.253  ; 9.589  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.132  ; 9.356  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.146  ; 9.336  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.248  ; 9.519  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.029  ; 9.259  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.221  ; 9.422  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.796  ; 9.088  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.500 ; 10.847 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.383  ; 9.679  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.230  ; 9.458  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.406  ; 9.607  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.883  ; 10.142 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.594  ; 9.812  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.815  ; 10.078 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.091 ; 10.329 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; led[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.383  ; 7.661  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.729  ; 7.060  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.581  ; 6.813  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.846  ; 6.027  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.270  ; 6.470  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.323  ; 7.588  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.464  ; 6.731  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.088  ; 6.279  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.722  ; 6.948  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.448  ; 6.653  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.877  ; 7.169  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.782  ; 7.049  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.932  ; 7.178  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.855  ; 7.168  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.383  ; 7.661  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.747  ; 6.964  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.606  ; 6.874  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.156  ; 8.337  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.156  ; 8.337  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; t4:timing|inst                                                                                               ; 5.874  ; 6.252  ; Rise       ; t4:timing|inst                                                                                               ;
; LDPC      ; t4:timing|inst                                                                                               ; 4.956  ; 5.172  ; Rise       ; t4:timing|inst                                                                                               ;
; LDSP      ; t4:timing|inst                                                                                               ; 5.787  ; 6.134  ; Rise       ; t4:timing|inst                                                                                               ;
; LED_B     ; t4:timing|inst                                                                                               ; 6.817  ; 6.480  ; Rise       ; t4:timing|inst                                                                                               ;
; M[*]      ; t4:timing|inst                                                                                               ; 5.834  ; 6.164  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[8]     ; t4:timing|inst                                                                                               ; 4.473  ; 4.610  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[9]     ; t4:timing|inst                                                                                               ; 4.868  ; 5.058  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[14]    ; t4:timing|inst                                                                                               ; 5.138  ; 5.351  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[15]    ; t4:timing|inst                                                                                               ; 5.834  ; 6.164  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[17]    ; t4:timing|inst                                                                                               ; 5.174  ; 5.395  ; Rise       ; t4:timing|inst                                                                                               ;
; P[*]      ; t4:timing|inst                                                                                               ; 6.093  ; 6.330  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[1]     ; t4:timing|inst                                                                                               ; 6.093  ; 6.330  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[2]     ; t4:timing|inst                                                                                               ; 5.926  ; 6.034  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[3]     ; t4:timing|inst                                                                                               ; 5.848  ; 6.011  ; Rise       ; t4:timing|inst                                                                                               ;
;  P[4]     ; t4:timing|inst                                                                                               ; 5.541  ; 5.699  ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst                                                                                               ; 9.141  ; 9.511  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[0]    ; t4:timing|inst                                                                                               ; 7.763  ; 8.088  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[1]    ; t4:timing|inst                                                                                               ; 8.319  ; 8.650  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[2]    ; t4:timing|inst                                                                                               ; 7.798  ; 8.047  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[3]    ; t4:timing|inst                                                                                               ; 7.766  ; 8.050  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[4]    ; t4:timing|inst                                                                                               ; 8.124  ; 8.438  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[5]    ; t4:timing|inst                                                                                               ; 8.495  ; 8.850  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[6]    ; t4:timing|inst                                                                                               ; 8.265  ; 8.605  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[7]    ; t4:timing|inst                                                                                               ; 7.674  ; 7.946  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[8]    ; t4:timing|inst                                                                                               ; 8.279  ; 8.572  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[9]    ; t4:timing|inst                                                                                               ; 9.141  ; 9.511  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[10]   ; t4:timing|inst                                                                                               ; 8.670  ; 9.056  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[11]   ; t4:timing|inst                                                                                               ; 7.952  ; 8.269  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[12]   ; t4:timing|inst                                                                                               ; 7.634  ; 7.950  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[13]   ; t4:timing|inst                                                                                               ; 7.890  ; 8.213  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[14]   ; t4:timing|inst                                                                                               ; 7.614  ; 7.866  ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[15]   ; t4:timing|inst                                                                                               ; 8.367  ; 8.721  ; Rise       ; t4:timing|inst                                                                                               ;
; RAM_B     ; t4:timing|inst                                                                                               ; 5.580  ; 5.453  ; Rise       ; t4:timing|inst                                                                                               ;
; SE[*]     ; t4:timing|inst                                                                                               ; 8.587  ; 8.901  ; Rise       ; t4:timing|inst                                                                                               ;
;  SE[4]    ; t4:timing|inst                                                                                               ; 8.587  ; 8.901  ; Rise       ; t4:timing|inst                                                                                               ;
; SEL[*]    ; t4:timing|inst                                                                                               ; 6.689  ; 6.289  ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[0]   ; t4:timing|inst                                                                                               ; 6.328  ; 6.173  ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[1]   ; t4:timing|inst                                                                                               ; 6.689  ; 6.289  ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[2]   ; t4:timing|inst                                                                                               ; 6.115  ; 5.994  ; Rise       ; t4:timing|inst                                                                                               ;
; SW_B      ; t4:timing|inst                                                                                               ; 6.090  ; 6.466  ; Rise       ; t4:timing|inst                                                                                               ;
; bus[*]    ; t4:timing|inst                                                                                               ; 8.591  ; 8.938  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[0]   ; t4:timing|inst                                                                                               ; 7.367  ; 7.676  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[1]   ; t4:timing|inst                                                                                               ; 7.287  ; 7.555  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[2]   ; t4:timing|inst                                                                                               ; 7.177  ; 7.388  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[3]   ; t4:timing|inst                                                                                               ; 7.152  ; 7.356  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[4]   ; t4:timing|inst                                                                                               ; 7.341  ; 7.611  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[5]   ; t4:timing|inst                                                                                               ; 7.145  ; 7.401  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[6]   ; t4:timing|inst                                                                                               ; 7.081  ; 7.301  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[7]   ; t4:timing|inst                                                                                               ; 7.062  ; 7.283  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[8]   ; t4:timing|inst                                                                                               ; 8.591  ; 8.938  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[9]   ; t4:timing|inst                                                                                               ; 7.304  ; 7.573  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[10]  ; t4:timing|inst                                                                                               ; 7.197  ; 7.425  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[11]  ; t4:timing|inst                                                                                               ; 6.752  ; 6.988  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[12]  ; t4:timing|inst                                                                                               ; 7.210  ; 7.497  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[13]  ; t4:timing|inst                                                                                               ; 6.677  ; 6.913  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[14]  ; t4:timing|inst                                                                                               ; 7.207  ; 7.468  ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[15]  ; t4:timing|inst                                                                                               ; 7.340  ; 7.621  ; Rise       ; t4:timing|inst                                                                                               ;
; uaddr[*]  ; t4:timing|inst                                                                                               ; 8.852  ; 8.969  ; Rise       ; t4:timing|inst                                                                                               ;
;  uaddr[4] ; t4:timing|inst                                                                                               ; 8.852  ; 8.969  ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst1                                                                                              ; 9.852  ; 10.238 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[0]    ; t4:timing|inst1                                                                                              ; 8.540  ; 8.858  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[1]    ; t4:timing|inst1                                                                                              ; 9.040  ; 9.362  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[2]    ; t4:timing|inst1                                                                                              ; 8.521  ; 8.770  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[3]    ; t4:timing|inst1                                                                                              ; 8.498  ; 8.782  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[4]    ; t4:timing|inst1                                                                                              ; 8.967  ; 9.281  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[5]    ; t4:timing|inst1                                                                                              ; 9.286  ; 9.641  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[6]    ; t4:timing|inst1                                                                                              ; 9.041  ; 9.374  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[7]    ; t4:timing|inst1                                                                                              ; 8.377  ; 8.642  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[8]    ; t4:timing|inst1                                                                                              ; 9.011  ; 9.316  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[9]    ; t4:timing|inst1                                                                                              ; 9.852  ; 10.238 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[10]   ; t4:timing|inst1                                                                                              ; 9.399  ; 9.773  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[11]   ; t4:timing|inst1                                                                                              ; 9.039  ; 9.320  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[12]   ; t4:timing|inst1                                                                                              ; 8.443  ; 8.757  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[13]   ; t4:timing|inst1                                                                                              ; 8.997  ; 9.329  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[14]   ; t4:timing|inst1                                                                                              ; 8.357  ; 8.609  ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[15]   ; t4:timing|inst1                                                                                              ; 9.053  ; 9.398  ; Rise       ; t4:timing|inst1                                                                                              ;
; bus[*]    ; t4:timing|inst1                                                                                              ; 9.323  ; 9.682  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[0]   ; t4:timing|inst1                                                                                              ; 8.144  ; 8.446  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[1]   ; t4:timing|inst1                                                                                              ; 8.008  ; 8.267  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[2]   ; t4:timing|inst1                                                                                              ; 7.900  ; 8.111  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[3]   ; t4:timing|inst1                                                                                              ; 7.884  ; 8.088  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[4]   ; t4:timing|inst1                                                                                              ; 8.184  ; 8.454  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[5]   ; t4:timing|inst1                                                                                              ; 7.936  ; 8.192  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[6]   ; t4:timing|inst1                                                                                              ; 7.857  ; 8.070  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[7]   ; t4:timing|inst1                                                                                              ; 7.765  ; 7.979  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[8]   ; t4:timing|inst1                                                                                              ; 9.323  ; 9.682  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[9]   ; t4:timing|inst1                                                                                              ; 8.015  ; 8.300  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[10]  ; t4:timing|inst1                                                                                              ; 7.926  ; 8.142  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[11]  ; t4:timing|inst1                                                                                              ; 7.839  ; 8.039  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[12]  ; t4:timing|inst1                                                                                              ; 8.019  ; 8.304  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[13]  ; t4:timing|inst1                                                                                              ; 7.784  ; 8.029  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[14]  ; t4:timing|inst1                                                                                              ; 7.950  ; 8.211  ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[15]  ; t4:timing|inst1                                                                                              ; 8.026  ; 8.298  ; Rise       ; t4:timing|inst1                                                                                              ;
; uaddr[*]  ; t4:timing|inst1                                                                                              ; 4.886  ; 5.149  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[1] ; t4:timing|inst1                                                                                              ; 4.264  ; 4.436  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[2] ; t4:timing|inst1                                                                                              ; 4.260  ; 4.424  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[3] ; t4:timing|inst1                                                                                              ; 4.412  ; 4.616  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[4] ; t4:timing|inst1                                                                                              ; 4.577  ; 4.840  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[5] ; t4:timing|inst1                                                                                              ; 4.387  ; 4.581  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[6] ; t4:timing|inst1                                                                                              ; 4.886  ; 5.149  ; Rise       ; t4:timing|inst1                                                                                              ;
; Ans[*]    ; t4:timing|inst2                                                                                              ; 6.817  ; 7.128  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[0]   ; t4:timing|inst2                                                                                              ; 6.443  ; 6.685  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[1]   ; t4:timing|inst2                                                                                              ; 5.959  ; 6.230  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[2]   ; t4:timing|inst2                                                                                              ; 6.412  ; 6.696  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[3]   ; t4:timing|inst2                                                                                              ; 6.040  ; 6.285  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[4]   ; t4:timing|inst2                                                                                              ; 6.817  ; 7.128  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[5]   ; t4:timing|inst2                                                                                              ; 5.817  ; 6.046  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[6]   ; t4:timing|inst2                                                                                              ; 6.035  ; 6.231  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[7]   ; t4:timing|inst2                                                                                              ; 5.701  ; 5.902  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[8]   ; t4:timing|inst2                                                                                              ; 6.268  ; 6.613  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[9]   ; t4:timing|inst2                                                                                              ; 6.491  ; 6.760  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[10]  ; t4:timing|inst2                                                                                              ; 5.461  ; 5.636  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[11]  ; t4:timing|inst2                                                                                              ; 6.094  ; 6.331  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[12]  ; t4:timing|inst2                                                                                              ; 6.335  ; 6.590  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[13]  ; t4:timing|inst2                                                                                              ; 5.937  ; 6.156  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[14]  ; t4:timing|inst2                                                                                              ; 6.138  ; 6.374  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[15]  ; t4:timing|inst2                                                                                              ; 5.759  ; 5.979  ; Rise       ; t4:timing|inst2                                                                                              ;
; I[*]      ; t4:timing|inst2                                                                                              ; 7.027  ; 7.414  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[0]     ; t4:timing|inst2                                                                                              ; 5.367  ; 5.589  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[1]     ; t4:timing|inst2                                                                                              ; 5.556  ; 5.740  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[2]     ; t4:timing|inst2                                                                                              ; 5.500  ; 5.695  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[3]     ; t4:timing|inst2                                                                                              ; 5.672  ; 5.914  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[4]     ; t4:timing|inst2                                                                                              ; 5.036  ; 5.209  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[5]     ; t4:timing|inst2                                                                                              ; 5.703  ; 6.002  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[6]     ; t4:timing|inst2                                                                                              ; 4.942  ; 5.239  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[7]     ; t4:timing|inst2                                                                                              ; 4.252  ; 4.533  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[8]     ; t4:timing|inst2                                                                                              ; 4.190  ; 4.479  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[9]     ; t4:timing|inst2                                                                                              ; 5.302  ; 5.537  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[10]    ; t4:timing|inst2                                                                                              ; 7.027  ; 7.414  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[11]    ; t4:timing|inst2                                                                                              ; 5.527  ; 5.795  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[12]    ; t4:timing|inst2                                                                                              ; 5.784  ; 6.085  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[13]    ; t4:timing|inst2                                                                                              ; 5.699  ; 5.910  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[14]    ; t4:timing|inst2                                                                                              ; 6.253  ; 6.557  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[15]    ; t4:timing|inst2                                                                                              ; 5.300  ; 5.506  ; Rise       ; t4:timing|inst2                                                                                              ;
; PC[*]     ; t4:timing|inst2                                                                                              ; 9.915  ; 10.309 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[0]    ; t4:timing|inst2                                                                                              ; 8.500  ; 8.806  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[1]    ; t4:timing|inst2                                                                                              ; 8.977  ; 9.376  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[2]    ; t4:timing|inst2                                                                                              ; 8.445  ; 8.707  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[3]    ; t4:timing|inst2                                                                                              ; 8.452  ; 8.722  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[4]    ; t4:timing|inst2                                                                                              ; 8.723  ; 9.038  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[5]    ; t4:timing|inst2                                                                                              ; 9.074  ; 9.403  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[6]    ; t4:timing|inst2                                                                                              ; 9.097  ; 9.418  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[7]    ; t4:timing|inst2                                                                                              ; 8.100  ; 8.443  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[8]    ; t4:timing|inst2                                                                                              ; 8.880  ; 9.173  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[9]    ; t4:timing|inst2                                                                                              ; 9.915  ; 10.309 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[10]   ; t4:timing|inst2                                                                                              ; 9.395  ; 9.781  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[11]   ; t4:timing|inst2                                                                                              ; 9.301  ; 9.583  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[12]   ; t4:timing|inst2                                                                                              ; 9.002  ; 9.290  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[13]   ; t4:timing|inst2                                                                                              ; 9.502  ; 9.807  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[14]   ; t4:timing|inst2                                                                                              ; 8.917  ; 9.171  ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[15]   ; t4:timing|inst2                                                                                              ; 9.813  ; 10.124 ; Rise       ; t4:timing|inst2                                                                                              ;
; SE[*]     ; t4:timing|inst2                                                                                              ; 6.647  ; 6.897  ; Rise       ; t4:timing|inst2                                                                                              ;
;  SE[4]    ; t4:timing|inst2                                                                                              ; 6.647  ; 6.897  ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ; 2.854  ;        ; Rise       ; t4:timing|inst2                                                                                              ;
; bus[*]    ; t4:timing|inst2                                                                                              ; 9.192  ; 9.539  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[0]   ; t4:timing|inst2                                                                                              ; 8.104  ; 8.394  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[1]   ; t4:timing|inst2                                                                                              ; 7.945  ; 8.281  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[2]   ; t4:timing|inst2                                                                                              ; 7.824  ; 8.048  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[3]   ; t4:timing|inst2                                                                                              ; 7.838  ; 8.028  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[4]   ; t4:timing|inst2                                                                                              ; 7.940  ; 8.211  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[5]   ; t4:timing|inst2                                                                                              ; 7.724  ; 7.954  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[6]   ; t4:timing|inst2                                                                                              ; 7.913  ; 8.114  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[7]   ; t4:timing|inst2                                                                                              ; 7.488  ; 7.780  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[8]   ; t4:timing|inst2                                                                                              ; 9.192  ; 9.539  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[9]   ; t4:timing|inst2                                                                                              ; 8.078  ; 8.371  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[10]  ; t4:timing|inst2                                                                                              ; 7.922  ; 8.150  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[11]  ; t4:timing|inst2                                                                                              ; 8.101  ; 8.302  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[12]  ; t4:timing|inst2                                                                                              ; 8.578  ; 8.837  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[13]  ; t4:timing|inst2                                                                                              ; 8.289  ; 8.507  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[14]  ; t4:timing|inst2                                                                                              ; 8.510  ; 8.773  ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[15]  ; t4:timing|inst2                                                                                              ; 8.786  ; 9.024  ; Rise       ; t4:timing|inst2                                                                                              ;
; uaddr[*]  ; t4:timing|inst2                                                                                              ; 6.848  ; 7.029  ; Rise       ; t4:timing|inst2                                                                                              ;
;  uaddr[4] ; t4:timing|inst2                                                                                              ; 6.848  ; 7.029  ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ;        ; 3.129  ; Fall       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; PC[*]     ; CLK1                                                                                                         ; 5.139 ; 5.320 ; Rise       ; CLK1                                                                                                         ;
;  PC[0]    ; CLK1                                                                                                         ; 5.436 ; 5.662 ; Rise       ; CLK1                                                                                                         ;
;  PC[1]    ; CLK1                                                                                                         ; 6.021 ; 6.287 ; Rise       ; CLK1                                                                                                         ;
;  PC[2]    ; CLK1                                                                                                         ; 5.315 ; 5.477 ; Rise       ; CLK1                                                                                                         ;
;  PC[3]    ; CLK1                                                                                                         ; 5.139 ; 5.320 ; Rise       ; CLK1                                                                                                         ;
;  PC[4]    ; CLK1                                                                                                         ; 5.668 ; 5.873 ; Rise       ; CLK1                                                                                                         ;
;  PC[5]    ; CLK1                                                                                                         ; 5.884 ; 6.135 ; Rise       ; CLK1                                                                                                         ;
;  PC[6]    ; CLK1                                                                                                         ; 5.865 ; 6.119 ; Rise       ; CLK1                                                                                                         ;
;  PC[7]    ; CLK1                                                                                                         ; 5.173 ; 5.347 ; Rise       ; CLK1                                                                                                         ;
;  PC[8]    ; CLK1                                                                                                         ; 5.559 ; 5.724 ; Rise       ; CLK1                                                                                                         ;
;  PC[9]    ; CLK1                                                                                                         ; 6.503 ; 6.759 ; Rise       ; CLK1                                                                                                         ;
;  PC[10]   ; CLK1                                                                                                         ; 5.705 ; 5.951 ; Rise       ; CLK1                                                                                                         ;
;  PC[11]   ; CLK1                                                                                                         ; 5.955 ; 6.149 ; Rise       ; CLK1                                                                                                         ;
;  PC[12]   ; CLK1                                                                                                         ; 5.565 ; 5.766 ; Rise       ; CLK1                                                                                                         ;
;  PC[13]   ; CLK1                                                                                                         ; 6.090 ; 6.329 ; Rise       ; CLK1                                                                                                         ;
;  PC[14]   ; CLK1                                                                                                         ; 5.443 ; 5.585 ; Rise       ; CLK1                                                                                                         ;
;  PC[15]   ; CLK1                                                                                                         ; 5.933 ; 6.158 ; Rise       ; CLK1                                                                                                         ;
; SE[*]     ; CLK1                                                                                                         ; 5.229 ; 5.359 ; Rise       ; CLK1                                                                                                         ;
;  SE[4]    ; CLK1                                                                                                         ; 5.229 ; 5.359 ; Rise       ; CLK1                                                                                                         ;
; uaddr[*]  ; CLK1                                                                                                         ; 5.309 ; 5.595 ; Rise       ; CLK1                                                                                                         ;
;  uaddr[4] ; CLK1                                                                                                         ; 5.309 ; 5.595 ; Rise       ; CLK1                                                                                                         ;
; Ans[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.716 ; 6.885 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.659 ; 7.892 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.195 ; 7.456 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.629 ; 7.902 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.271 ; 7.507 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.053 ; 8.354 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.057 ; 7.277 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.266 ; 7.455 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.947 ; 7.140 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.491 ; 7.824 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.704 ; 7.963 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.716 ; 6.885 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.323 ; 7.551 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.555 ; 7.800 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.174 ; 7.385 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.367 ; 7.594 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.001 ; 7.213 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.691 ; 4.916 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.073 ; 4.132 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.513 ; 4.847 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.075 ; 3.968 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.449 ; 3.641 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.663 ; 3.892 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.324 ; 4.624 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.585 ; 3.762 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.743 ; 3.967 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.505 ; 3.673 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.794 ; 3.990 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.449 ; 3.641 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.638 ; 3.810 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.700 ; 3.865 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.632 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.724 ; 3.948 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.098 ; 4.306 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.152 ; 4.402 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.591 ; 3.758 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.552 ; 4.768 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.478 ; 3.642 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.792 ; 3.980 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.718 ; 4.968 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.014 ; 4.223 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.484 ; 4.566 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.775 ; 5.171 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.725 ; 4.809 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.817 ; 5.137 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.484 ; 4.566 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.576 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.692 ; 4.918 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.277 ; 5.543 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.571 ; 4.733 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.576 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.924 ; 5.129 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.140 ; 5.391 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.121 ; 5.375 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.429 ; 4.603 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.815 ; 4.980 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.759 ; 6.015 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.961 ; 5.207 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.211 ; 5.405 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.821 ; 5.022 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.346 ; 5.585 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.699 ; 4.841 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.189 ; 5.414 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.435 ; 4.168 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.272 ; 4.015 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.745 ; 4.491 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.003 ; 4.715 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.102 ; 3.925 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.890 ; 5.148 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.452 ; 6.688 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.176 ; 6.331 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.921 ; 7.129 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.890 ; 5.148 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.370 ; 6.523 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.117 ; 6.278 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.619 ; 4.421 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.792 ; 4.605 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.796 ; 4.590 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.619 ; 4.421 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.970 ; 3.733 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.830 ; 5.156 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.204 ; 4.376 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.494 ; 4.718 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.702 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.391 ; 4.567 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.631 ; 4.796 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.588 ; 4.788 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.625 ; 4.840 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.328 ; 4.502 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.204 ; 4.376 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.858 ; 6.144 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.647 ; 4.871 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.430 ; 4.608 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.533 ; 4.760 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.630 ; 4.865 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.247 ; 4.432 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.516 ; 4.729 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.702 ; 4.914 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.098 ; 5.256 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.744 ; 6.835 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.631 ; 6.753 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.785 ; 6.945 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.098 ; 5.256 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.577 ; 6.724 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[6] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.242 ; 7.455 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; I[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.285 ; 5.562 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[0]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.417 ; 6.632 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.597 ; 6.774 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.543 ; 6.730 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.708 ; 6.941 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.097 ; 6.265 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.739 ; 7.026 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.044 ; 6.333 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.346 ; 5.615 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[8]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.285 ; 5.562 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[9]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.354 ; 6.581 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.046 ; 8.420 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.569 ; 6.827 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.817 ; 7.108 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.734 ; 6.937 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[14]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.267 ; 7.559 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[15]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.353 ; 6.551 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.697 ; 4.916 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.079 ; 4.132 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.513 ; 4.853 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.075 ; 3.974 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.449 ; 3.647 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.663 ; 3.898 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.324 ; 4.630 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.585 ; 3.768 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.743 ; 3.973 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.505 ; 3.679 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.794 ; 3.996 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.449 ; 3.647 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.638 ; 3.816 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.700 ; 3.871 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.638 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.724 ; 3.954 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.098 ; 4.312 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.152 ; 4.408 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.591 ; 3.764 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.552 ; 4.774 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.478 ; 3.648 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.792 ; 3.986 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.718 ; 4.974 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.014 ; 4.229 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.490 ; 4.566 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.775 ; 5.177 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.731 ; 4.809 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.817 ; 5.143 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.490 ; 4.566 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.576 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.692 ; 4.918 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.277 ; 5.543 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.571 ; 4.733 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.576 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.924 ; 5.129 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.140 ; 5.391 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.121 ; 5.375 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.429 ; 4.603 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.815 ; 4.980 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.759 ; 6.015 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.961 ; 5.207 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.211 ; 5.405 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.821 ; 5.022 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.346 ; 5.585 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.699 ; 4.841 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.189 ; 5.414 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.441 ; 4.168 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.278 ; 4.015 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.749 ; 4.491 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.009 ; 4.715 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.102 ; 3.931 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.890 ; 5.154 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.890 ; 5.154 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.619 ; 4.421 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.792 ; 4.611 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.796 ; 4.596 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.619 ; 4.421 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.976 ; 3.733 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.830 ; 5.162 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.204 ; 4.376 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.494 ; 4.718 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.702 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.391 ; 4.567 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.631 ; 4.796 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.588 ; 4.788 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.625 ; 4.840 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.328 ; 4.502 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.204 ; 4.376 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.858 ; 6.144 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.647 ; 4.871 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.430 ; 4.608 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.533 ; 4.760 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.630 ; 4.865 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.247 ; 4.432 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.516 ; 4.729 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.702 ; 4.914 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; led[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.620 ; 5.795 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.469 ; 6.788 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.326 ; 6.549 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.620 ; 5.795 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.027 ; 6.220 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.076 ; 7.332 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.213 ; 6.469 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.853 ; 6.037 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.460 ; 6.677 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.198 ; 6.395 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.611 ; 6.893 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.522 ; 6.780 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.663 ; 6.900 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.591 ; 6.893 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.132 ; 7.402 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.485 ; 6.694 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.351 ; 6.610 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.104 ; 5.256 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.104 ; 5.256 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; t4:timing|inst                                                                                               ; 5.532 ; 5.888 ; Rise       ; t4:timing|inst                                                                                               ;
; LDPC      ; t4:timing|inst                                                                                               ; 4.635 ; 4.817 ; Rise       ; t4:timing|inst                                                                                               ;
; LDSP      ; t4:timing|inst                                                                                               ; 5.454 ; 5.756 ; Rise       ; t4:timing|inst                                                                                               ;
; LED_B     ; t4:timing|inst                                                                                               ; 6.518 ; 6.210 ; Rise       ; t4:timing|inst                                                                                               ;
; M[*]      ; t4:timing|inst                                                                                               ; 4.297 ; 4.429 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[8]     ; t4:timing|inst                                                                                               ; 4.297 ; 4.429 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[9]     ; t4:timing|inst                                                                                               ; 4.677 ; 4.861 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[14]    ; t4:timing|inst                                                                                               ; 4.936 ; 5.141 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[15]    ; t4:timing|inst                                                                                               ; 5.603 ; 5.921 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[17]    ; t4:timing|inst                                                                                               ; 4.970 ; 5.182 ; Rise       ; t4:timing|inst                                                                                               ;
; P[*]      ; t4:timing|inst                                                                                               ; 5.240 ; 5.423 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[1]     ; t4:timing|inst                                                                                               ; 5.750 ; 6.003 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[2]     ; t4:timing|inst                                                                                               ; 5.555 ; 5.797 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[3]     ; t4:timing|inst                                                                                               ; 5.459 ; 5.712 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[4]     ; t4:timing|inst                                                                                               ; 5.240 ; 5.423 ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst                                                                                               ; 5.336 ; 5.480 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[0]    ; t4:timing|inst                                                                                               ; 5.633 ; 5.825 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[1]    ; t4:timing|inst                                                                                               ; 6.218 ; 6.450 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[2]    ; t4:timing|inst                                                                                               ; 5.480 ; 5.661 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[3]    ; t4:timing|inst                                                                                               ; 5.336 ; 5.480 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[4]    ; t4:timing|inst                                                                                               ; 5.845 ; 6.069 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[5]    ; t4:timing|inst                                                                                               ; 6.081 ; 6.295 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[6]    ; t4:timing|inst                                                                                               ; 6.062 ; 6.284 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[7]    ; t4:timing|inst                                                                                               ; 5.370 ; 5.507 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[8]    ; t4:timing|inst                                                                                               ; 5.724 ; 5.908 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[9]    ; t4:timing|inst                                                                                               ; 6.668 ; 6.943 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[10]   ; t4:timing|inst                                                                                               ; 5.902 ; 6.098 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[11]   ; t4:timing|inst                                                                                               ; 6.144 ; 6.346 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[12]   ; t4:timing|inst                                                                                               ; 5.754 ; 5.963 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[13]   ; t4:timing|inst                                                                                               ; 6.287 ; 6.526 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[14]   ; t4:timing|inst                                                                                               ; 5.640 ; 5.782 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[15]   ; t4:timing|inst                                                                                               ; 6.123 ; 6.355 ; Rise       ; t4:timing|inst                                                                                               ;
; RAM_B     ; t4:timing|inst                                                                                               ; 5.349 ; 5.216 ; Rise       ; t4:timing|inst                                                                                               ;
; SE[*]     ; t4:timing|inst                                                                                               ; 5.779 ; 5.879 ; Rise       ; t4:timing|inst                                                                                               ;
;  SE[4]    ; t4:timing|inst                                                                                               ; 5.779 ; 5.879 ; Rise       ; t4:timing|inst                                                                                               ;
; SEL[*]    ; t4:timing|inst                                                                                               ; 5.831 ; 5.715 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[0]   ; t4:timing|inst                                                                                               ; 6.055 ; 5.909 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[1]   ; t4:timing|inst                                                                                               ; 5.959 ; 5.743 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[2]   ; t4:timing|inst                                                                                               ; 5.831 ; 5.715 ; Rise       ; t4:timing|inst                                                                                               ;
; SW_B      ; t4:timing|inst                                                                                               ; 5.853 ; 6.214 ; Rise       ; t4:timing|inst                                                                                               ;
; bus[*]    ; t4:timing|inst                                                                                               ; 5.660 ; 5.838 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[0]   ; t4:timing|inst                                                                                               ; 6.259 ; 6.543 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[1]   ; t4:timing|inst                                                                                               ; 5.916 ; 6.130 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[2]   ; t4:timing|inst                                                                                               ; 5.783 ; 5.958 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[3]   ; t4:timing|inst                                                                                               ; 5.986 ; 6.177 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[4]   ; t4:timing|inst                                                                                               ; 6.249 ; 6.488 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[5]   ; t4:timing|inst                                                                                               ; 5.979 ; 6.221 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[6]   ; t4:timing|inst                                                                                               ; 5.681 ; 5.881 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[7]   ; t4:timing|inst                                                                                               ; 5.672 ; 5.838 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[8]   ; t4:timing|inst                                                                                               ; 7.284 ; 7.605 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[9]   ; t4:timing|inst                                                                                               ; 6.080 ; 6.320 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[10]  ; t4:timing|inst                                                                                               ; 5.859 ; 6.056 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[11]  ; t4:timing|inst                                                                                               ; 5.696 ; 5.923 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[12]  ; t4:timing|inst                                                                                               ; 6.109 ; 6.348 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[13]  ; t4:timing|inst                                                                                               ; 5.660 ; 5.860 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[14]  ; t4:timing|inst                                                                                               ; 6.242 ; 6.470 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[15]  ; t4:timing|inst                                                                                               ; 6.104 ; 6.327 ; Rise       ; t4:timing|inst                                                                                               ;
; uaddr[*]  ; t4:timing|inst                                                                                               ; 5.829 ; 6.145 ; Rise       ; t4:timing|inst                                                                                               ;
;  uaddr[4] ; t4:timing|inst                                                                                               ; 5.829 ; 6.145 ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst1                                                                                              ; 5.602 ; 5.853 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[0]    ; t4:timing|inst1                                                                                              ; 6.364 ; 6.676 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[1]    ; t4:timing|inst1                                                                                              ; 7.274 ; 7.594 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[2]    ; t4:timing|inst1                                                                                              ; 5.602 ; 5.853 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[3]    ; t4:timing|inst1                                                                                              ; 5.801 ; 6.081 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[4]    ; t4:timing|inst1                                                                                              ; 6.573 ; 6.873 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[5]    ; t4:timing|inst1                                                                                              ; 6.960 ; 7.311 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[6]    ; t4:timing|inst1                                                                                              ; 7.230 ; 7.558 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[7]    ; t4:timing|inst1                                                                                              ; 5.744 ; 6.009 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[8]    ; t4:timing|inst1                                                                                              ; 6.222 ; 6.498 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[9]    ; t4:timing|inst1                                                                                              ; 8.373 ; 8.728 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[10]   ; t4:timing|inst1                                                                                              ; 6.470 ; 6.837 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[11]   ; t4:timing|inst1                                                                                              ; 6.494 ; 6.775 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[12]   ; t4:timing|inst1                                                                                              ; 6.142 ; 6.427 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[13]   ; t4:timing|inst1                                                                                              ; 6.287 ; 6.589 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[14]   ; t4:timing|inst1                                                                                              ; 5.863 ; 6.116 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[15]   ; t4:timing|inst1                                                                                              ; 6.514 ; 6.827 ; Rise       ; t4:timing|inst1                                                                                              ;
; bus[*]    ; t4:timing|inst1                                                                                              ; 5.026 ; 5.241 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[0]   ; t4:timing|inst1                                                                                              ; 5.985 ; 6.283 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[1]   ; t4:timing|inst1                                                                                              ; 6.286 ; 6.545 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[2]   ; t4:timing|inst1                                                                                              ; 5.026 ; 5.241 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[3]   ; t4:timing|inst1                                                                                              ; 5.242 ; 5.447 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[4]   ; t4:timing|inst1                                                                                              ; 5.842 ; 6.100 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[5]   ; t4:timing|inst1                                                                                              ; 5.658 ; 5.913 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[6]   ; t4:timing|inst1                                                                                              ; 6.123 ; 6.338 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[7]   ; t4:timing|inst1                                                                                              ; 5.185 ; 5.400 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[8]   ; t4:timing|inst1                                                                                              ; 6.579 ; 6.908 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[9]   ; t4:timing|inst1                                                                                              ; 6.595 ; 6.852 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[10]  ; t4:timing|inst1                                                                                              ; 5.085 ; 5.305 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[11]  ; t4:timing|inst1                                                                                              ; 5.363 ; 5.565 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[12]  ; t4:timing|inst1                                                                                              ; 5.758 ; 6.016 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[13]  ; t4:timing|inst1                                                                                              ; 5.153 ; 5.373 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[14]  ; t4:timing|inst1                                                                                              ; 5.491 ; 5.751 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[15]  ; t4:timing|inst1                                                                                              ; 5.549 ; 5.794 ; Rise       ; t4:timing|inst1                                                                                              ;
; uaddr[*]  ; t4:timing|inst1                                                                                              ; 4.098 ; 4.259 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[1] ; t4:timing|inst1                                                                                              ; 4.111 ; 4.259 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[2] ; t4:timing|inst1                                                                                              ; 4.098 ; 4.264 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[3] ; t4:timing|inst1                                                                                              ; 4.241 ; 4.446 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[4] ; t4:timing|inst1                                                                                              ; 4.409 ; 4.643 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[5] ; t4:timing|inst1                                                                                              ; 4.230 ; 4.399 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[6] ; t4:timing|inst1                                                                                              ; 4.696 ; 4.957 ; Rise       ; t4:timing|inst1                                                                                              ;
; Ans[*]    ; t4:timing|inst2                                                                                              ; 5.288 ; 5.457 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[0]   ; t4:timing|inst2                                                                                              ; 6.231 ; 6.464 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[1]   ; t4:timing|inst2                                                                                              ; 5.767 ; 6.028 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[2]   ; t4:timing|inst2                                                                                              ; 6.201 ; 6.474 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[3]   ; t4:timing|inst2                                                                                              ; 5.843 ; 6.079 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[4]   ; t4:timing|inst2                                                                                              ; 6.625 ; 6.926 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[5]   ; t4:timing|inst2                                                                                              ; 5.629 ; 5.849 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[6]   ; t4:timing|inst2                                                                                              ; 5.838 ; 6.027 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[7]   ; t4:timing|inst2                                                                                              ; 5.519 ; 5.712 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[8]   ; t4:timing|inst2                                                                                              ; 6.063 ; 6.396 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[9]   ; t4:timing|inst2                                                                                              ; 6.276 ; 6.535 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[10]  ; t4:timing|inst2                                                                                              ; 5.288 ; 5.457 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[11]  ; t4:timing|inst2                                                                                              ; 5.895 ; 6.123 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[12]  ; t4:timing|inst2                                                                                              ; 6.127 ; 6.372 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[13]  ; t4:timing|inst2                                                                                              ; 5.746 ; 5.957 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[14]  ; t4:timing|inst2                                                                                              ; 5.939 ; 6.166 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[15]  ; t4:timing|inst2                                                                                              ; 5.573 ; 5.785 ; Rise       ; t4:timing|inst2                                                                                              ;
; I[*]      ; t4:timing|inst2                                                                                              ; 4.067 ; 4.344 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[0]     ; t4:timing|inst2                                                                                              ; 5.199 ; 5.414 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[1]     ; t4:timing|inst2                                                                                              ; 5.379 ; 5.556 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[2]     ; t4:timing|inst2                                                                                              ; 5.325 ; 5.512 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[3]     ; t4:timing|inst2                                                                                              ; 5.490 ; 5.723 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[4]     ; t4:timing|inst2                                                                                              ; 4.879 ; 5.047 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[5]     ; t4:timing|inst2                                                                                              ; 5.521 ; 5.808 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[6]     ; t4:timing|inst2                                                                                              ; 4.826 ; 5.115 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[7]     ; t4:timing|inst2                                                                                              ; 4.128 ; 4.397 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[8]     ; t4:timing|inst2                                                                                              ; 4.067 ; 4.344 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[9]     ; t4:timing|inst2                                                                                              ; 5.136 ; 5.363 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[10]    ; t4:timing|inst2                                                                                              ; 6.828 ; 7.202 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[11]    ; t4:timing|inst2                                                                                              ; 5.351 ; 5.609 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[12]    ; t4:timing|inst2                                                                                              ; 5.599 ; 5.890 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[13]    ; t4:timing|inst2                                                                                              ; 5.516 ; 5.719 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[14]    ; t4:timing|inst2                                                                                              ; 6.049 ; 6.341 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[15]    ; t4:timing|inst2                                                                                              ; 5.135 ; 5.333 ; Rise       ; t4:timing|inst2                                                                                              ;
; PC[*]     ; t4:timing|inst2                                                                                              ; 5.648 ; 5.983 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[0]    ; t4:timing|inst2                                                                                              ; 6.036 ; 6.397 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[1]    ; t4:timing|inst2                                                                                              ; 6.381 ; 6.749 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[2]    ; t4:timing|inst2                                                                                              ; 5.915 ; 6.225 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[3]    ; t4:timing|inst2                                                                                              ; 5.700 ; 6.023 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[4]    ; t4:timing|inst2                                                                                              ; 6.018 ; 6.398 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[5]    ; t4:timing|inst2                                                                                              ; 6.516 ; 6.955 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[6]    ; t4:timing|inst2                                                                                              ; 6.381 ; 6.791 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[7]    ; t4:timing|inst2                                                                                              ; 5.648 ; 5.983 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[8]    ; t4:timing|inst2                                                                                              ; 6.125 ; 6.490 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[9]    ; t4:timing|inst2                                                                                              ; 6.929 ; 7.404 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[10]   ; t4:timing|inst2                                                                                              ; 6.477 ; 6.887 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[11]   ; t4:timing|inst2                                                                                              ; 6.537 ; 6.908 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[12]   ; t4:timing|inst2                                                                                              ; 5.975 ; 6.360 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[13]   ; t4:timing|inst2                                                                                              ; 6.429 ; 6.859 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[14]   ; t4:timing|inst2                                                                                              ; 6.035 ; 6.354 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[15]   ; t4:timing|inst2                                                                                              ; 6.430 ; 6.845 ; Rise       ; t4:timing|inst2                                                                                              ;
; SE[*]     ; t4:timing|inst2                                                                                              ; 6.420 ; 6.660 ; Rise       ; t4:timing|inst2                                                                                              ;
;  SE[4]    ; t4:timing|inst2                                                                                              ; 6.420 ; 6.660 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ; 2.792 ;       ; Rise       ; t4:timing|inst2                                                                                              ;
; bus[*]    ; t4:timing|inst2                                                                                              ; 5.089 ; 5.355 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[0]   ; t4:timing|inst2                                                                                              ; 5.657 ; 6.004 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[1]   ; t4:timing|inst2                                                                                              ; 5.393 ; 5.700 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[2]   ; t4:timing|inst2                                                                                              ; 5.339 ; 5.613 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[3]   ; t4:timing|inst2                                                                                              ; 5.141 ; 5.389 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[4]   ; t4:timing|inst2                                                                                              ; 5.287 ; 5.625 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[5]   ; t4:timing|inst2                                                                                              ; 5.214 ; 5.557 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[6]   ; t4:timing|inst2                                                                                              ; 5.274 ; 5.571 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[7]   ; t4:timing|inst2                                                                                              ; 5.089 ; 5.374 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[8]   ; t4:timing|inst2                                                                                              ; 6.482 ; 6.900 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[9]   ; t4:timing|inst2                                                                                              ; 5.151 ; 5.528 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[10]  ; t4:timing|inst2                                                                                              ; 5.092 ; 5.355 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[11]  ; t4:timing|inst2                                                                                              ; 5.406 ; 5.698 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[12]  ; t4:timing|inst2                                                                                              ; 5.591 ; 5.949 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[13]  ; t4:timing|inst2                                                                                              ; 5.295 ; 5.643 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[14]  ; t4:timing|inst2                                                                                              ; 5.663 ; 5.989 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[15]  ; t4:timing|inst2                                                                                              ; 5.465 ; 5.812 ; Rise       ; t4:timing|inst2                                                                                              ;
; uaddr[*]  ; t4:timing|inst2                                                                                              ; 6.610 ; 6.786 ; Rise       ; t4:timing|inst2                                                                                              ;
;  uaddr[4] ; t4:timing|inst2                                                                                              ; 6.610 ; 6.786 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ;       ; 3.056 ; Fall       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; RST1       ; PC[0]       ;       ; 4.754 ; 4.746 ;       ;
; RST1       ; PC[1]       ;       ; 5.407 ; 5.359 ;       ;
; RST1       ; PC[2]       ;       ; 4.534 ; 4.591 ;       ;
; RST1       ; PC[3]       ;       ; 4.257 ; 4.315 ;       ;
; RST1       ; PC[4]       ;       ; 4.794 ; 4.793 ;       ;
; RST1       ; PC[5]       ;       ; 5.057 ; 5.050 ;       ;
; RST1       ; PC[6]       ;       ; 5.067 ; 5.047 ;       ;
; RST1       ; PC[7]       ;       ; 4.275 ; 4.346 ;       ;
; RST1       ; PC[8]       ;       ; 4.825 ; 4.872 ;       ;
; RST1       ; PC[9]       ;       ; 5.831 ; 5.790 ;       ;
; RST1       ; PC[10]      ;       ; 5.058 ; 5.051 ;       ;
; RST1       ; PC[11]      ;       ; 4.968 ; 4.987 ;       ;
; RST1       ; PC[12]      ;       ; 4.570 ; 4.581 ;       ;
; RST1       ; PC[13]      ;       ; 4.814 ; 4.816 ;       ;
; RST1       ; PC[14]      ;       ; 4.229 ; 4.299 ;       ;
; RST1       ; PC[15]      ;       ; 4.987 ; 4.972 ;       ;
; RST1       ; uaddr[1]    ;       ; 4.474 ; 4.545 ;       ;
; RST1       ; uaddr[2]    ;       ; 4.405 ; 4.467 ;       ;
; RST1       ; uaddr[3]    ;       ; 4.318 ; 4.353 ;       ;
; RST1       ; uaddr[4]    ;       ; 4.573 ; 4.583 ;       ;
; RST1       ; uaddr[5]    ;       ; 4.694 ; 4.730 ;       ;
; RST1       ; uaddr[6]    ;       ; 5.095 ; 5.034 ;       ;
; d0[0]      ; PC[0]       ; 6.275 ;       ;       ; 7.312 ;
; d0[0]      ; bus[0]      ; 5.879 ;       ;       ; 6.900 ;
; d0[0]      ; in[0]       ; 3.389 ;       ;       ; 3.974 ;
; d0[1]      ; PC[1]       ; 6.879 ;       ;       ; 7.944 ;
; d0[1]      ; bus[1]      ; 5.847 ;       ;       ; 6.849 ;
; d0[1]      ; in[1]       ; 3.259 ;       ;       ; 3.827 ;
; d0[2]      ; PC[2]       ; 6.393 ;       ;       ; 7.383 ;
; d0[2]      ; bus[2]      ; 5.772 ;       ;       ; 6.724 ;
; d0[2]      ; in[2]       ; 3.289 ;       ;       ; 3.872 ;
; d0[3]      ; PC[3]       ; 6.257 ;       ;       ; 7.267 ;
; d0[3]      ; bus[3]      ; 5.643 ;       ;       ; 6.573 ;
; d0[3]      ; in[3]       ; 3.424 ;       ;       ; 4.024 ;
; d0[4]      ; PC[4]       ; 6.743 ;       ;       ; 7.800 ;
; d0[4]      ; bus[4]      ; 5.960 ;       ;       ; 6.973 ;
; d0[4]      ; in[4]       ; 3.253 ;       ;       ; 3.814 ;
; d0[5]      ; PC[5]       ; 7.226 ;       ;       ; 8.343 ;
; d0[5]      ; bus[5]      ; 5.876 ;       ;       ; 6.894 ;
; d0[5]      ; in[5]       ; 3.270 ;       ;       ; 3.840 ;
; d0[6]      ; PC[6]       ; 6.933 ;       ;       ; 7.998 ;
; d0[6]      ; bus[6]      ; 5.749 ;       ;       ; 6.694 ;
; d0[6]      ; in[6]       ; 3.274 ;       ;       ; 3.848 ;
; d0[7]      ; PC[7]       ; 6.493 ;       ;       ; 7.490 ;
; d0[7]      ; bus[7]      ; 5.881 ;       ;       ; 6.827 ;
; d0[7]      ; in[7]       ; 3.296 ;       ;       ; 3.870 ;
; d0[8]      ; PC[8]       ; 6.879 ;       ;       ; 7.930 ;
; d0[8]      ; bus[8]      ; 7.191 ;       ;       ; 8.296 ;
; d0[8]      ; in[8]       ; 3.246 ;       ;       ; 3.806 ;
; d0[9]      ; PC[9]       ; 7.521 ;       ;       ; 8.591 ;
; d0[9]      ; bus[9]      ; 5.684 ;       ;       ; 6.653 ;
; d0[9]      ; in[9]       ; 3.125 ;       ;       ; 3.688 ;
; d0[10]     ; PC[10]      ; 7.209 ;       ;       ; 8.311 ;
; d0[10]     ; bus[10]     ; 5.736 ;       ;       ; 6.680 ;
; d0[10]     ; in[10]      ; 3.091 ;       ;       ; 3.655 ;
; d0[11]     ; PC[11]      ; 6.996 ;       ;       ; 8.077 ;
; d0[11]     ; bus[11]     ; 5.796 ;       ;       ; 6.796 ;
; d0[11]     ; in[11]      ; 3.276 ;       ;       ; 3.841 ;
; d0[12]     ; PC[12]      ; 6.427 ;       ;       ; 7.490 ;
; d0[12]     ; bus[12]     ; 6.003 ;       ;       ; 7.037 ;
; d0[12]     ; in[12]      ; 3.282 ;       ;       ; 3.852 ;
; d0[13]     ; PC[13]      ; 6.687 ;       ;       ; 7.722 ;
; d0[13]     ; bus[13]     ; 5.474 ;       ;       ; 6.422 ;
; d0[13]     ; in[13]      ; 3.217 ;       ;       ; 3.781 ;
; d0[14]     ; PC[14]      ; 6.169 ;       ;       ; 7.117 ;
; d0[14]     ; bus[14]     ; 5.762 ;       ;       ; 6.719 ;
; d0[14]     ; in[14]      ; 3.111 ;       ;       ; 3.675 ;
; d0[15]     ; PC[15]      ; 5.533 ;       ;       ; 6.121 ;
; d0[15]     ; bus[15]     ; 4.506 ;       ;       ; 5.021 ;
; d0[15]     ; in[15]      ; 2.051 ;       ;       ; 2.436 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; RST1       ; PC[0]       ;       ; 4.606 ; 4.619 ;       ;
; RST1       ; PC[1]       ;       ; 5.235 ; 5.207 ;       ;
; RST1       ; PC[2]       ;       ; 4.395 ; 4.464 ;       ;
; RST1       ; PC[3]       ;       ; 4.152 ; 4.222 ;       ;
; RST1       ; PC[4]       ;       ; 4.643 ; 4.657 ;       ;
; RST1       ; PC[5]       ;       ; 4.959 ; 4.963 ;       ;
; RST1       ; PC[6]       ;       ; 4.929 ; 4.924 ;       ;
; RST1       ; PC[7]       ;       ; 4.172 ; 4.253 ;       ;
; RST1       ; PC[8]       ;       ; 4.672 ; 4.732 ;       ;
; RST1       ; PC[9]       ;       ; 5.677 ; 5.652 ;       ;
; RST1       ; PC[10]      ;       ; 4.922 ; 4.930 ;       ;
; RST1       ; PC[11]      ;       ; 4.812 ; 4.845 ;       ;
; RST1       ; PC[12]      ;       ; 4.426 ; 4.452 ;       ;
; RST1       ; PC[13]      ;       ; 4.686 ; 4.703 ;       ;
; RST1       ; PC[14]      ;       ; 4.104 ; 4.184 ;       ;
; RST1       ; PC[15]      ;       ; 4.826 ; 4.828 ;       ;
; RST1       ; uaddr[1]    ;       ; 4.324 ; 4.398 ;       ;
; RST1       ; uaddr[2]    ;       ; 4.262 ; 4.330 ;       ;
; RST1       ; uaddr[3]    ;       ; 4.212 ; 4.260 ;       ;
; RST1       ; uaddr[4]    ;       ; 4.414 ; 4.441 ;       ;
; RST1       ; uaddr[5]    ;       ; 4.533 ; 4.584 ;       ;
; RST1       ; uaddr[6]    ;       ; 4.956 ; 4.912 ;       ;
; d0[0]      ; PC[0]       ; 6.087 ;       ;       ; 7.097 ;
; d0[0]      ; bus[0]      ; 5.708 ;       ;       ; 6.704 ;
; d0[0]      ; in[0]       ; 3.317 ;       ;       ; 3.894 ;
; d0[1]      ; PC[1]       ; 6.664 ;       ;       ; 7.703 ;
; d0[1]      ; bus[1]      ; 5.676 ;       ;       ; 6.654 ;
; d0[1]      ; in[1]       ; 3.191 ;       ;       ; 3.752 ;
; d0[2]      ; PC[2]       ; 6.176 ;       ;       ; 7.146 ;
; d0[2]      ; bus[2]      ; 5.600 ;       ;       ; 6.534 ;
; d0[2]      ; in[2]       ; 3.219 ;       ;       ; 3.797 ;
; d0[3]      ; PC[3]       ; 6.039 ;       ;       ; 7.022 ;
; d0[3]      ; bus[3]      ; 5.480 ;       ;       ; 6.388 ;
; d0[3]      ; in[3]       ; 3.349 ;       ;       ; 3.940 ;
; d0[4]      ; PC[4]       ; 6.490 ;       ;       ; 7.509 ;
; d0[4]      ; bus[4]      ; 5.759 ;       ;       ; 6.736 ;
; d0[4]      ; in[4]       ; 3.186 ;       ;       ; 3.739 ;
; d0[5]      ; PC[5]       ; 7.007 ;       ;       ; 8.095 ;
; d0[5]      ; bus[5]      ; 5.705 ;       ;       ; 6.697 ;
; d0[5]      ; in[5]       ; 3.201 ;       ;       ; 3.765 ;
; d0[6]      ; PC[6]       ; 6.685 ;       ;       ; 7.725 ;
; d0[6]      ; bus[6]      ; 5.578 ;       ;       ; 6.505 ;
; d0[6]      ; in[6]       ; 3.203 ;       ;       ; 3.772 ;
; d0[7]      ; PC[7]       ; 6.265 ;       ;       ; 7.242 ;
; d0[7]      ; bus[7]      ; 5.706 ;       ;       ; 6.633 ;
; d0[7]      ; in[7]       ; 3.226 ;       ;       ; 3.795 ;
; d0[8]      ; PC[8]       ; 6.624 ;       ;       ; 7.651 ;
; d0[8]      ; bus[8]      ; 6.981 ;       ;       ; 8.061 ;
; d0[8]      ; in[8]       ; 3.178 ;       ;       ; 3.731 ;
; d0[9]      ; PC[9]       ; 7.277 ;       ;       ; 8.325 ;
; d0[9]      ; bus[9]      ; 5.499 ;       ;       ; 6.449 ;
; d0[9]      ; in[9]       ; 3.062 ;       ;       ; 3.621 ;
; d0[10]     ; PC[10]      ; 6.951 ;       ;       ; 8.025 ;
; d0[10]     ; bus[10]     ; 5.566 ;       ;       ; 6.493 ;
; d0[10]     ; in[10]      ; 3.028 ;       ;       ; 3.588 ;
; d0[11]     ; PC[11]      ; 6.757 ;       ;       ; 7.814 ;
; d0[11]     ; bus[11]     ; 5.626 ;       ;       ; 6.604 ;
; d0[11]     ; in[11]      ; 3.207 ;       ;       ; 3.765 ;
; d0[12]     ; PC[12]      ; 6.190 ;       ;       ; 7.228 ;
; d0[12]     ; bus[12]     ; 5.806 ;       ;       ; 6.817 ;
; d0[12]     ; in[12]      ; 3.212 ;       ;       ; 3.774 ;
; d0[13]     ; PC[13]      ; 6.430 ;       ;       ; 7.442 ;
; d0[13]     ; bus[13]     ; 5.296 ;       ;       ; 6.226 ;
; d0[13]     ; in[13]      ; 3.150 ;       ;       ; 3.707 ;
; d0[14]     ; PC[14]      ; 5.962 ;       ;       ; 6.891 ;
; d0[14]     ; bus[14]     ; 5.590 ;       ;       ; 6.526 ;
; d0[14]     ; in[14]      ; 3.048 ;       ;       ; 3.608 ;
; d0[15]     ; PC[15]      ; 5.336 ;       ;       ; 5.918 ;
; d0[15]     ; bus[15]     ; 4.371 ;       ;       ; 4.885 ;
; d0[15]     ; in[15]      ; 2.037 ;       ;       ; 2.423 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                                         ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                              ; -12.294   ; -6.000   ; -8.503   ; -3.441  ; -3.000              ;
;  CLK1                                                                                                         ; 1.327     ; -6.000   ; N/A      ; N/A     ; N/A                 ;
;  lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -9.755    ; -4.639   ; 0.402    ; -3.441  ; N/A                 ;
;  t4:timing|inst                                                                                               ; -9.215    ; -0.950   ; N/A      ; N/A     ; N/A                 ;
;  t4:timing|inst1                                                                                              ; -12.294   ; -0.047   ; -8.503   ; 1.295   ; N/A                 ;
;  t4:timing|inst2                                                                                              ; -10.860   ; -1.572   ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                                                                               ; -5982.719 ; -684.654 ; -36.112  ; -56.831 ; N/A                 ;
;  CLK1                                                                                                         ; 0.000     ; -18.576  ; N/A      ; N/A     ; N/A                 ;
;  lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -1470.051 ; -639.864 ; 0.000    ; -56.831 ; N/A                 ;
;  t4:timing|inst                                                                                               ; -15.698   ; -0.950   ; N/A      ; N/A     ; N/A                 ;
;  t4:timing|inst1                                                                                              ; -3815.840 ; -0.047   ; -36.112  ; 0.000   ; N/A                 ;
;  t4:timing|inst2                                                                                              ; -681.130  ; -32.306  ; N/A      ; N/A     ; N/A                 ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                            ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; SWA       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.662 ; 0.001  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SWB       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.338 ; 0.365  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.365  ; 1.215  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.146  ; 0.973  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.250  ; 1.063  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.204  ; 1.035  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.031 ; 0.829  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.251  ; 1.136  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.211  ; 1.089  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.092  ; 0.947  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.365  ; 1.215  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.214  ; 1.130  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.122 ; 0.691  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.151  ; 0.996  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.233  ; 1.112  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.102  ; 0.956  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.073  ; 0.920  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0.152  ; 0.987  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -1.099 ; -0.748 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -2.204 ; -2.025 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.721  ; 4.407  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.849  ; 3.458  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.006  ; 3.611  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.916  ; 3.570  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.207  ; 3.870  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.056  ; 3.759  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.592  ; 4.251  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.721  ; 4.407  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.510  ; 4.175  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.983  ; 3.724  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.748  ; 3.380  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.123  ; 3.768  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.869  ; 3.588  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.655  ; 3.314  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.039  ; 2.696  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.795  ; 3.467  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; -0.223 ; 0.124  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; t4:timing|inst                                                                                               ; 2.254  ; 2.262  ; Rise       ; t4:timing|inst                                                                                               ;
; d0[*]     ; t4:timing|inst1                                                                                              ; 5.396  ; 6.173  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[0]    ; t4:timing|inst1                                                                                              ; 5.019  ; 5.704  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[1]    ; t4:timing|inst1                                                                                              ; 5.014  ; 5.720  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[2]    ; t4:timing|inst1                                                                                              ; 5.147  ; 5.889  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[3]    ; t4:timing|inst1                                                                                              ; 4.864  ; 5.637  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[4]    ; t4:timing|inst1                                                                                              ; 5.387  ; 6.173  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[5]    ; t4:timing|inst1                                                                                              ; 5.285  ; 6.063  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[6]    ; t4:timing|inst1                                                                                              ; 5.292  ; 6.018  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[7]    ; t4:timing|inst1                                                                                              ; 5.396  ; 6.128  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[8]    ; t4:timing|inst1                                                                                              ; 5.339  ; 6.148  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[9]    ; t4:timing|inst1                                                                                              ; 4.861  ; 5.576  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[10]   ; t4:timing|inst1                                                                                              ; 5.123  ; 5.789  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[11]   ; t4:timing|inst1                                                                                              ; 5.234  ; 6.018  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[12]   ; t4:timing|inst1                                                                                              ; 5.100  ; 5.755  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[13]   ; t4:timing|inst1                                                                                              ; 4.937  ; 5.698  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[14]   ; t4:timing|inst1                                                                                              ; 4.972  ; 5.706  ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[15]   ; t4:timing|inst1                                                                                              ; 2.237  ; 2.449  ; Rise       ; t4:timing|inst1                                                                                              ;
; d0[*]     ; t4:timing|inst2                                                                                              ; 5.574  ; 6.187  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[0]    ; t4:timing|inst2                                                                                              ; 2.555  ; 3.183  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[1]    ; t4:timing|inst2                                                                                              ; 2.725  ; 3.333  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[2]    ; t4:timing|inst2                                                                                              ; 2.794  ; 3.405  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[3]    ; t4:timing|inst2                                                                                              ; 2.971  ; 3.646  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[4]    ; t4:timing|inst2                                                                                              ; 2.958  ; 3.631  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[5]    ; t4:timing|inst2                                                                                              ; 3.502  ; 4.220  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[6]    ; t4:timing|inst2                                                                                              ; 5.040  ; 5.698  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[7]    ; t4:timing|inst2                                                                                              ; 5.574  ; 6.187  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[8]    ; t4:timing|inst2                                                                                              ; 4.816  ; 5.531  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[9]    ; t4:timing|inst2                                                                                              ; 2.852  ; 3.536  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[10]   ; t4:timing|inst2                                                                                              ; 2.806  ; 3.427  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[11]   ; t4:timing|inst2                                                                                              ; 2.883  ; 3.567  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[12]   ; t4:timing|inst2                                                                                              ; 3.152  ; 3.763  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[13]   ; t4:timing|inst2                                                                                              ; 2.838  ; 3.488  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[14]   ; t4:timing|inst2                                                                                              ; 3.138  ; 3.800  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[15]   ; t4:timing|inst2                                                                                              ; 0.271  ; 0.434  ; Rise       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                             ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; SWA       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.905  ; 2.376  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SWB       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.404  ; 1.889  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.633  ; 4.530  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.384  ; 1.821  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.657  ; 2.084  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.063  ; 2.487  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.893  ; 2.248  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.105  ; 1.514  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.626  ; 1.990  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.671  ; 2.061  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.195  ; 1.610  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.014  ; 2.363  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.436  ; 2.878  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.178  ; 1.605  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.682  ; 2.027  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.493  ; 1.905  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.838  ; 2.219  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.387  ; 1.781  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.633  ; 4.530  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.458  ; 5.471  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; d0[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.863  ; 4.729  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.303  ; 1.731  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.203  ; 1.610  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.281  ; 1.673  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.924  ; 1.280  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.150  ; 1.505  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.713  ; 1.099  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.144  ; 1.524  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.709  ; 1.147  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.965  ; 1.271  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.412  ; 1.831  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1.739  ; 1.168  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.195  ; 1.522  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.418  ; 1.802  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.533  ; 1.895  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2.282  ; 1.659  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  d0[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.863  ; 4.729  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RST1      ; t4:timing|inst                                                                                               ; 1.379  ; 1.358  ; Rise       ; t4:timing|inst                                                                                               ;
; d0[*]     ; t4:timing|inst1                                                                                              ; -0.432 ; -0.775 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[0]    ; t4:timing|inst1                                                                                              ; -2.122 ; -2.973 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[1]    ; t4:timing|inst1                                                                                              ; -2.376 ; -3.277 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[2]    ; t4:timing|inst1                                                                                              ; -2.328 ; -3.200 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[3]    ; t4:timing|inst1                                                                                              ; -2.078 ; -2.925 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[4]    ; t4:timing|inst1                                                                                              ; -2.490 ; -3.371 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[5]    ; t4:timing|inst1                                                                                              ; -2.272 ; -3.151 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[6]    ; t4:timing|inst1                                                                                              ; -2.405 ; -3.292 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[7]    ; t4:timing|inst1                                                                                              ; -2.336 ; -3.169 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[8]    ; t4:timing|inst1                                                                                              ; -2.088 ; -2.949 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[9]    ; t4:timing|inst1                                                                                              ; -2.255 ; -3.130 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[10]   ; t4:timing|inst1                                                                                              ; -2.331 ; -3.189 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[11]   ; t4:timing|inst1                                                                                              ; -2.108 ; -2.981 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[12]   ; t4:timing|inst1                                                                                              ; -2.113 ; -2.963 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[13]   ; t4:timing|inst1                                                                                              ; -1.868 ; -2.676 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[14]   ; t4:timing|inst1                                                                                              ; -1.889 ; -2.678 ; Rise       ; t4:timing|inst1                                                                                              ;
;  d0[15]   ; t4:timing|inst1                                                                                              ; -0.432 ; -0.775 ; Rise       ; t4:timing|inst1                                                                                              ;
; d0[*]     ; t4:timing|inst2                                                                                              ; 1.566  ; 1.463  ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[0]    ; t4:timing|inst2                                                                                              ; -0.326 ; -0.998 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[1]    ; t4:timing|inst2                                                                                              ; -0.180 ; -0.764 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[2]    ; t4:timing|inst2                                                                                              ; 0.039  ; -0.391 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[3]    ; t4:timing|inst2                                                                                              ; -0.061 ; -0.615 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[4]    ; t4:timing|inst2                                                                                              ; -0.489 ; -1.277 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[5]    ; t4:timing|inst2                                                                                              ; -0.217 ; -0.850 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[6]    ; t4:timing|inst2                                                                                              ; -0.169 ; -0.772 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[7]    ; t4:timing|inst2                                                                                              ; -0.434 ; -1.182 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[8]    ; t4:timing|inst2                                                                                              ; -0.009 ; -0.513 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[9]    ; t4:timing|inst2                                                                                              ; 0.369  ; -0.048 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[10]   ; t4:timing|inst2                                                                                              ; -0.446 ; -1.186 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[11]   ; t4:timing|inst2                                                                                              ; -0.237 ; -0.843 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[12]   ; t4:timing|inst2                                                                                              ; -0.282 ; -0.932 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[13]   ; t4:timing|inst2                                                                                              ; -0.094 ; -0.633 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[14]   ; t4:timing|inst2                                                                                              ; -0.320 ; -1.036 ; Rise       ; t4:timing|inst2                                                                                              ;
;  d0[15]   ; t4:timing|inst2                                                                                              ; 1.566  ; 1.463  ; Rise       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+
; PC[*]     ; CLK1                                                                                                         ; 11.277 ; 11.488 ; Rise       ; CLK1                                                                                                         ;
;  PC[0]    ; CLK1                                                                                                         ; 9.962  ; 9.954  ; Rise       ; CLK1                                                                                                         ;
;  PC[1]    ; CLK1                                                                                                         ; 10.858 ; 10.985 ; Rise       ; CLK1                                                                                                         ;
;  PC[2]    ; CLK1                                                                                                         ; 9.647  ; 9.673  ; Rise       ; CLK1                                                                                                         ;
;  PC[3]    ; CLK1                                                                                                         ; 9.381  ; 9.414  ; Rise       ; CLK1                                                                                                         ;
;  PC[4]    ; CLK1                                                                                                         ; 10.239 ; 10.331 ; Rise       ; CLK1                                                                                                         ;
;  PC[5]    ; CLK1                                                                                                         ; 10.365 ; 10.489 ; Rise       ; CLK1                                                                                                         ;
;  PC[6]    ; CLK1                                                                                                         ; 10.608 ; 10.716 ; Rise       ; CLK1                                                                                                         ;
;  PC[7]    ; CLK1                                                                                                         ; 9.501  ; 9.470  ; Rise       ; CLK1                                                                                                         ;
;  PC[8]    ; CLK1                                                                                                         ; 10.034 ; 10.163 ; Rise       ; CLK1                                                                                                         ;
;  PC[9]    ; CLK1                                                                                                         ; 11.277 ; 11.488 ; Rise       ; CLK1                                                                                                         ;
;  PC[10]   ; CLK1                                                                                                         ; 10.365 ; 10.408 ; Rise       ; CLK1                                                                                                         ;
;  PC[11]   ; CLK1                                                                                                         ; 10.882 ; 10.890 ; Rise       ; CLK1                                                                                                         ;
;  PC[12]   ; CLK1                                                                                                         ; 10.132 ; 10.258 ; Rise       ; CLK1                                                                                                         ;
;  PC[13]   ; CLK1                                                                                                         ; 10.966 ; 11.079 ; Rise       ; CLK1                                                                                                         ;
;  PC[14]   ; CLK1                                                                                                         ; 9.894  ; 9.931  ; Rise       ; CLK1                                                                                                         ;
;  PC[15]   ; CLK1                                                                                                         ; 10.820 ; 10.907 ; Rise       ; CLK1                                                                                                         ;
; SE[*]     ; CLK1                                                                                                         ; 9.243  ; 9.257  ; Rise       ; CLK1                                                                                                         ;
;  SE[4]    ; CLK1                                                                                                         ; 9.243  ; 9.257  ; Rise       ; CLK1                                                                                                         ;
; uaddr[*]  ; CLK1                                                                                                         ; 9.500  ; 9.682  ; Rise       ; CLK1                                                                                                         ;
;  uaddr[4] ; CLK1                                                                                                         ; 9.500  ; 9.682  ; Rise       ; CLK1                                                                                                         ;
; Ans[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.449 ; 14.714 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.024 ; 14.223 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.274 ; 13.454 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.136 ; 14.229 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.393 ; 13.600 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.449 ; 14.714 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.985 ; 13.177 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.371 ; 13.455 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.841 ; 12.982 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.752 ; 14.030 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.097 ; 14.266 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.397 ; 12.529 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.488 ; 13.659 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.867 ; 14.035 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.248 ; 13.333 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.659 ; 13.706 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.927 ; 13.114 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.653  ; 8.857  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.602  ; 7.631  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.467  ; 8.514  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.452  ; 7.412  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.413  ; 8.553  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.824  ; 6.942  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.047  ; 8.241  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.792  ; 6.818  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.073  ; 7.126  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.659  ; 6.678  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.139  ; 7.099  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.503  ; 6.648  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.947  ; 6.886  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.029  ; 6.979  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.152  ; 8.299  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.998  ; 7.151  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.563  ; 7.717  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.839  ; 7.895  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.789  ; 6.860  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.992  ; 8.204  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.562  ; 6.644  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.134  ; 7.205  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.413  ; 8.553  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.432  ; 7.526  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.799  ; 9.135  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.799  ; 9.135  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.416  ; 8.453  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.651  ; 8.904  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.304  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.772 ; 19.897 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.713 ; 17.788 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.553 ; 18.788 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.529 ; 17.602 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.315 ; 17.522 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.070 ; 18.198 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.132 ; 18.380 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.447 ; 18.654 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.975 ; 17.159 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.135 ; 18.318 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.610 ; 19.897 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.070 ; 19.262 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.811 ; 18.821 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.239 ; 18.378 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.912 ; 19.141 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.133 ; 18.252 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.772 ; 19.868 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.275  ; 8.129  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.689  ; 7.620  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.697  ; 8.637  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.160  ; 9.158  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.760  ; 7.596  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.726 ; 13.897 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.836 ; 12.031 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.423 ; 11.456 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.659 ; 12.774 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.726 ; 13.897 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.820 ; 11.833 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.287 ; 11.351 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.755  ; 9.594  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.457  ; 9.294  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.755  ; 9.594  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.537  ; 8.388  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.492  ; 7.299  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.947  ; 9.151  ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.322 ; 18.574 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.955 ; 17.048 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.779 ; 16.942 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.369 ; 16.485 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.187 ; 16.332 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.623 ; 16.807 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.051 ; 16.183 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.398 ; 16.506 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.765 ; 15.991 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.322 ; 18.574 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.673 ; 16.899 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.440 ; 16.596 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.597 ; 16.658 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.388 ; 17.525 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.875 ; 17.014 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.316 ; 17.551 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.831 ; 17.977 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.140 ; 14.165 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.449 ; 12.398 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.295 ; 12.306 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.567 ; 12.602 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.140 ; 14.165 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.208 ; 12.157 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[6] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.421 ; 13.499 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; I[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.250 ; 14.600 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[0]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.750 ; 11.882 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.006 ; 12.128 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.872 ; 12.030 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.164 ; 12.227 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.186 ; 11.287 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.300 ; 12.503 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.859 ; 11.114 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.007 ; 10.218 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[8]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.812  ; 10.021 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[9]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.523 ; 11.678 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.250 ; 14.600 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.988 ; 12.225 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.378 ; 12.611 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.227 ; 12.417 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[14]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 13.258 ; 13.444 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[15]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.661 ; 11.766 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.653  ; 8.864  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.602  ; 7.638  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.474  ; 8.514  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.459  ; 7.412  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.420  ; 8.553  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.831  ; 6.942  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.054  ; 8.241  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.799  ; 6.818  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.080  ; 7.126  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.666  ; 6.678  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.146  ; 7.099  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.510  ; 6.648  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.954  ; 6.886  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.036  ; 6.979  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.159  ; 8.299  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.005  ; 7.151  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.570  ; 7.717  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.846  ; 7.895  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.796  ; 6.860  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.999  ; 8.204  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.569  ; 6.644  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.141  ; 7.205  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.420  ; 8.553  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.439  ; 7.526  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.806  ; 9.135  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.806  ; 9.135  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.416  ; 8.460  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.658  ; 8.904  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.349  ; 8.311  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.926 ; 20.031 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.309 ; 17.384 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.026 ; 18.284 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.152 ; 17.225 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.151 ; 17.279 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.688 ; 17.816 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.173 ; 18.444 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.197 ; 18.404 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.747 ; 16.893 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.029 ; 18.193 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.540 ; 19.759 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.951 ; 19.118 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.992 ; 19.002 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.420 ; 18.559 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.093 ; 19.319 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.308 ; 18.418 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 19.926 ; 20.031 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.282  ; 8.129  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.689  ; 7.627  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.704  ; 8.637  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.160  ; 9.165  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.760  ; 7.603  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.102 ; 14.132 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.102 ; 14.132 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.762  ; 9.594  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.457  ; 9.301  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9.762  ; 9.594  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.537  ; 8.395  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.492  ; 7.306  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.954  ; 9.151  ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.216 ; 18.449 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.551 ; 16.644 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.252 ; 16.438 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.992 ; 16.108 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.023 ; 16.089 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.241 ; 16.425 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.092 ; 16.247 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.148 ; 16.256 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 15.537 ; 15.725 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 18.216 ; 18.449 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.603 ; 16.761 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.321 ; 16.452 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 16.778 ; 16.839 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.569 ; 17.706 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.056 ; 17.192 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.491 ; 17.717 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 17.985 ; 18.140 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; led[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.765 ; 12.924 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.827 ; 12.102 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.591 ; 11.748 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.269 ; 10.416 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.039 ; 11.187 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.504 ; 12.740 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.369 ; 11.556 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 10.741 ; 10.886 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.779 ; 11.983 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.395 ; 11.459 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.135 ; 12.275 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.934 ; 12.037 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.161 ; 12.321 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.154 ; 12.277 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 12.765 ; 12.924 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.818 ; 11.956 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 11.698 ; 11.801 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.375 ; 14.541 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 14.375 ; 14.541 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; t4:timing|inst                                                                                               ; 10.494 ; 10.788 ; Rise       ; t4:timing|inst                                                                                               ;
; LDPC      ; t4:timing|inst                                                                                               ; 9.007  ; 9.109  ; Rise       ; t4:timing|inst                                                                                               ;
; LDSP      ; t4:timing|inst                                                                                               ; 10.383 ; 10.444 ; Rise       ; t4:timing|inst                                                                                               ;
; LED_B     ; t4:timing|inst                                                                                               ; 11.724 ; 11.526 ; Rise       ; t4:timing|inst                                                                                               ;
; M[*]      ; t4:timing|inst                                                                                               ; 10.410 ; 10.559 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[8]     ; t4:timing|inst                                                                                               ; 8.140  ; 8.155  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[9]     ; t4:timing|inst                                                                                               ; 8.822  ; 8.817  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[14]    ; t4:timing|inst                                                                                               ; 9.262  ; 9.309  ; Rise       ; t4:timing|inst                                                                                               ;
;  M[15]    ; t4:timing|inst                                                                                               ; 10.410 ; 10.559 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[17]    ; t4:timing|inst                                                                                               ; 9.220  ; 9.285  ; Rise       ; t4:timing|inst                                                                                               ;
; P[*]      ; t4:timing|inst                                                                                               ; 10.699 ; 10.940 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[1]     ; t4:timing|inst                                                                                               ; 10.699 ; 10.940 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[2]     ; t4:timing|inst                                                                                               ; 10.275 ; 10.370 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[3]     ; t4:timing|inst                                                                                               ; 10.141 ; 10.300 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[4]     ; t4:timing|inst                                                                                               ; 9.910  ; 9.907  ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst                                                                                               ; 15.804 ; 16.037 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[0]    ; t4:timing|inst                                                                                               ; 13.934 ; 14.044 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[1]    ; t4:timing|inst                                                                                               ; 14.689 ; 14.901 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[2]    ; t4:timing|inst                                                                                               ; 13.891 ; 13.943 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[3]    ; t4:timing|inst                                                                                               ; 13.838 ; 13.992 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[4]    ; t4:timing|inst                                                                                               ; 14.452 ; 14.574 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[5]    ; t4:timing|inst                                                                                               ; 14.804 ; 15.053 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[6]    ; t4:timing|inst                                                                                               ; 14.631 ; 14.873 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[7]    ; t4:timing|inst                                                                                               ; 13.775 ; 13.835 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[8]    ; t4:timing|inst                                                                                               ; 14.713 ; 14.891 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[9]    ; t4:timing|inst                                                                                               ; 15.804 ; 16.037 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[10]   ; t4:timing|inst                                                                                               ; 15.346 ; 15.538 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[11]   ; t4:timing|inst                                                                                               ; 14.319 ; 14.395 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[12]   ; t4:timing|inst                                                                                               ; 13.696 ; 13.896 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[13]   ; t4:timing|inst                                                                                               ; 13.950 ; 14.210 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[14]   ; t4:timing|inst                                                                                               ; 13.623 ; 13.739 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[15]   ; t4:timing|inst                                                                                               ; 15.000 ; 15.162 ; Rise       ; t4:timing|inst                                                                                               ;
; RAM_B     ; t4:timing|inst                                                                                               ; 9.794  ; 9.760  ; Rise       ; t4:timing|inst                                                                                               ;
; SE[*]     ; t4:timing|inst                                                                                               ; 15.122 ; 15.293 ; Rise       ; t4:timing|inst                                                                                               ;
;  SE[4]    ; t4:timing|inst                                                                                               ; 15.122 ; 15.293 ; Rise       ; t4:timing|inst                                                                                               ;
; SEL[*]    ; t4:timing|inst                                                                                               ; 11.559 ; 11.380 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[0]   ; t4:timing|inst                                                                                               ; 11.012 ; 10.893 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[1]   ; t4:timing|inst                                                                                               ; 11.559 ; 11.380 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[2]   ; t4:timing|inst                                                                                               ; 10.637 ; 10.558 ; Rise       ; t4:timing|inst                                                                                               ;
; SW_B      ; t4:timing|inst                                                                                               ; 10.856 ; 11.024 ; Rise       ; t4:timing|inst                                                                                               ;
; bus[*]    ; t4:timing|inst                                                                                               ; 14.900 ; 15.147 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[0]   ; t4:timing|inst                                                                                               ; 13.176 ; 13.304 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[1]   ; t4:timing|inst                                                                                               ; 12.915 ; 13.055 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[2]   ; t4:timing|inst                                                                                               ; 12.731 ; 12.826 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[3]   ; t4:timing|inst                                                                                               ; 12.710 ; 12.802 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[4]   ; t4:timing|inst                                                                                               ; 13.005 ; 13.183 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[5]   ; t4:timing|inst                                                                                               ; 12.723 ; 12.856 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[6]   ; t4:timing|inst                                                                                               ; 12.582 ; 12.725 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[7]   ; t4:timing|inst                                                                                               ; 12.565 ; 12.667 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[8]   ; t4:timing|inst                                                                                               ; 14.900 ; 15.147 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[9]   ; t4:timing|inst                                                                                               ; 12.867 ; 13.039 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[10]  ; t4:timing|inst                                                                                               ; 12.716 ; 12.872 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[11]  ; t4:timing|inst                                                                                               ; 12.105 ; 12.232 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[12]  ; t4:timing|inst                                                                                               ; 12.845 ; 13.043 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[13]  ; t4:timing|inst                                                                                               ; 11.913 ; 12.083 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[14]  ; t4:timing|inst                                                                                               ; 12.806 ; 13.038 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[15]  ; t4:timing|inst                                                                                               ; 13.059 ; 13.271 ; Rise       ; t4:timing|inst                                                                                               ;
; uaddr[*]  ; t4:timing|inst                                                                                               ; 15.536 ; 15.561 ; Rise       ; t4:timing|inst                                                                                               ;
;  uaddr[4] ; t4:timing|inst                                                                                               ; 15.536 ; 15.561 ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst1                                                                                              ; 16.912 ; 17.172 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[0]    ; t4:timing|inst1                                                                                              ; 15.160 ; 15.261 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[1]    ; t4:timing|inst1                                                                                              ; 15.824 ; 16.036 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[2]    ; t4:timing|inst1                                                                                              ; 15.009 ; 15.055 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[3]    ; t4:timing|inst1                                                                                              ; 14.950 ; 15.104 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[4]    ; t4:timing|inst1                                                                                              ; 15.809 ; 15.931 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[5]    ; t4:timing|inst1                                                                                              ; 15.951 ; 16.200 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[6]    ; t4:timing|inst1                                                                                              ; 15.868 ; 16.101 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[7]    ; t4:timing|inst1                                                                                              ; 14.862 ; 14.918 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[8]    ; t4:timing|inst1                                                                                              ; 15.868 ; 16.077 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[9]    ; t4:timing|inst1                                                                                              ; 16.912 ; 17.172 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[10]   ; t4:timing|inst1                                                                                              ; 16.528 ; 16.693 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[11]   ; t4:timing|inst1                                                                                              ; 15.969 ; 15.987 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[12]   ; t4:timing|inst1                                                                                              ; 14.906 ; 15.089 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[13]   ; t4:timing|inst1                                                                                              ; 15.705 ; 15.976 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[14]   ; t4:timing|inst1                                                                                              ; 14.757 ; 14.870 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[15]   ; t4:timing|inst1                                                                                              ; 16.018 ; 16.143 ; Rise       ; t4:timing|inst1                                                                                              ;
; bus[*]    ; t4:timing|inst1                                                                                              ; 16.055 ; 16.333 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[0]   ; t4:timing|inst1                                                                                              ; 14.402 ; 14.521 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[1]   ; t4:timing|inst1                                                                                              ; 14.050 ; 14.190 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[2]   ; t4:timing|inst1                                                                                              ; 13.849 ; 13.938 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[3]   ; t4:timing|inst1                                                                                              ; 13.822 ; 13.914 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[4]   ; t4:timing|inst1                                                                                              ; 14.362 ; 14.540 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[5]   ; t4:timing|inst1                                                                                              ; 13.870 ; 14.003 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[6]   ; t4:timing|inst1                                                                                              ; 13.819 ; 13.953 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[7]   ; t4:timing|inst1                                                                                              ; 13.652 ; 13.750 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[8]   ; t4:timing|inst1                                                                                              ; 16.055 ; 16.333 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[9]   ; t4:timing|inst1                                                                                              ; 13.975 ; 14.174 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[10]  ; t4:timing|inst1                                                                                              ; 13.898 ; 14.027 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[11]  ; t4:timing|inst1                                                                                              ; 13.755 ; 13.824 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[12]  ; t4:timing|inst1                                                                                              ; 14.055 ; 14.236 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[13]  ; t4:timing|inst1                                                                                              ; 13.668 ; 13.849 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[14]  ; t4:timing|inst1                                                                                              ; 13.940 ; 14.169 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[15]  ; t4:timing|inst1                                                                                              ; 14.077 ; 14.252 ; Rise       ; t4:timing|inst1                                                                                              ;
; uaddr[*]  ; t4:timing|inst1                                                                                              ; 8.306  ; 8.404  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[1] ; t4:timing|inst1                                                                                              ; 7.245  ; 7.268  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[2] ; t4:timing|inst1                                                                                              ; 7.183  ; 7.210  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[3] ; t4:timing|inst1                                                                                              ; 7.468  ; 7.514  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[4] ; t4:timing|inst1                                                                                              ; 7.731  ; 7.919  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[5] ; t4:timing|inst1                                                                                              ; 7.463  ; 7.476  ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[6] ; t4:timing|inst1                                                                                              ; 8.306  ; 8.404  ; Rise       ; t4:timing|inst1                                                                                              ;
; Ans[*]    ; t4:timing|inst2                                                                                              ; 11.382 ; 11.647 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[0]   ; t4:timing|inst2                                                                                              ; 10.957 ; 11.156 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[1]   ; t4:timing|inst2                                                                                              ; 10.207 ; 10.387 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[2]   ; t4:timing|inst2                                                                                              ; 11.069 ; 11.162 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[3]   ; t4:timing|inst2                                                                                              ; 10.326 ; 10.533 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[4]   ; t4:timing|inst2                                                                                              ; 11.382 ; 11.647 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[5]   ; t4:timing|inst2                                                                                              ; 9.918  ; 10.110 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[6]   ; t4:timing|inst2                                                                                              ; 10.304 ; 10.388 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[7]   ; t4:timing|inst2                                                                                              ; 9.774  ; 9.915  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[8]   ; t4:timing|inst2                                                                                              ; 10.685 ; 10.963 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[9]   ; t4:timing|inst2                                                                                              ; 11.030 ; 11.199 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[10]  ; t4:timing|inst2                                                                                              ; 9.330  ; 9.462  ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[11]  ; t4:timing|inst2                                                                                              ; 10.421 ; 10.592 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[12]  ; t4:timing|inst2                                                                                              ; 10.800 ; 10.968 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[13]  ; t4:timing|inst2                                                                                              ; 10.181 ; 10.266 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[14]  ; t4:timing|inst2                                                                                              ; 10.592 ; 10.639 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[15]  ; t4:timing|inst2                                                                                              ; 9.860  ; 10.047 ; Rise       ; t4:timing|inst2                                                                                              ;
; I[*]      ; t4:timing|inst2                                                                                              ; 11.603 ; 11.953 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[0]     ; t4:timing|inst2                                                                                              ; 9.103  ; 9.235  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[1]     ; t4:timing|inst2                                                                                              ; 9.359  ; 9.481  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[2]     ; t4:timing|inst2                                                                                              ; 9.225  ; 9.383  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[3]     ; t4:timing|inst2                                                                                              ; 9.517  ; 9.580  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[4]     ; t4:timing|inst2                                                                                              ; 8.539  ; 8.640  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[5]     ; t4:timing|inst2                                                                                              ; 9.653  ; 9.856  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[6]     ; t4:timing|inst2                                                                                              ; 8.212  ; 8.467  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[7]     ; t4:timing|inst2                                                                                              ; 7.360  ; 7.571  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[8]     ; t4:timing|inst2                                                                                              ; 7.165  ; 7.374  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[9]     ; t4:timing|inst2                                                                                              ; 8.876  ; 9.031  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[10]    ; t4:timing|inst2                                                                                              ; 11.603 ; 11.953 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[11]    ; t4:timing|inst2                                                                                              ; 9.341  ; 9.578  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[12]    ; t4:timing|inst2                                                                                              ; 9.731  ; 9.964  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[13]    ; t4:timing|inst2                                                                                              ; 9.580  ; 9.770  ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[14]    ; t4:timing|inst2                                                                                              ; 10.611 ; 10.797 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[15]    ; t4:timing|inst2                                                                                              ; 9.014  ; 9.119  ; Rise       ; t4:timing|inst2                                                                                              ;
; PC[*]     ; t4:timing|inst2                                                                                              ; 17.282 ; 17.387 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[0]    ; t4:timing|inst2                                                                                              ; 14.662 ; 14.737 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[1]    ; t4:timing|inst2                                                                                              ; 15.379 ; 15.637 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[2]    ; t4:timing|inst2                                                                                              ; 14.505 ; 14.578 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[3]    ; t4:timing|inst2                                                                                              ; 14.504 ; 14.632 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[4]    ; t4:timing|inst2                                                                                              ; 15.041 ; 15.169 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[5]    ; t4:timing|inst2                                                                                              ; 15.529 ; 15.800 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[6]    ; t4:timing|inst2                                                                                              ; 15.550 ; 15.757 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[7]    ; t4:timing|inst2                                                                                              ; 14.100 ; 14.246 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[8]    ; t4:timing|inst2                                                                                              ; 15.385 ; 15.549 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[9]    ; t4:timing|inst2                                                                                              ; 16.896 ; 17.115 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[10]   ; t4:timing|inst2                                                                                              ; 16.307 ; 16.474 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[11]   ; t4:timing|inst2                                                                                              ; 16.348 ; 16.358 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[12]   ; t4:timing|inst2                                                                                              ; 15.776 ; 15.915 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[13]   ; t4:timing|inst2                                                                                              ; 16.449 ; 16.675 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[14]   ; t4:timing|inst2                                                                                              ; 15.664 ; 15.774 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[15]   ; t4:timing|inst2                                                                                              ; 17.282 ; 17.387 ; Rise       ; t4:timing|inst2                                                                                              ;
; SE[*]     ; t4:timing|inst2                                                                                              ; 11.455 ; 11.485 ; Rise       ; t4:timing|inst2                                                                                              ;
;  SE[4]    ; t4:timing|inst2                                                                                              ; 11.455 ; 11.485 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ; 4.823  ;        ; Rise       ; t4:timing|inst2                                                                                              ;
; bus[*]    ; t4:timing|inst2                                                                                              ; 15.572 ; 15.805 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[0]   ; t4:timing|inst2                                                                                              ; 13.904 ; 13.997 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[1]   ; t4:timing|inst2                                                                                              ; 13.605 ; 13.791 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[2]   ; t4:timing|inst2                                                                                              ; 13.345 ; 13.461 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[3]   ; t4:timing|inst2                                                                                              ; 13.376 ; 13.442 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[4]   ; t4:timing|inst2                                                                                              ; 13.594 ; 13.778 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[5]   ; t4:timing|inst2                                                                                              ; 13.448 ; 13.603 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[6]   ; t4:timing|inst2                                                                                              ; 13.501 ; 13.609 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[7]   ; t4:timing|inst2                                                                                              ; 12.890 ; 13.078 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[8]   ; t4:timing|inst2                                                                                              ; 15.572 ; 15.805 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[9]   ; t4:timing|inst2                                                                                              ; 13.959 ; 14.117 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[10]  ; t4:timing|inst2                                                                                              ; 13.677 ; 13.808 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[11]  ; t4:timing|inst2                                                                                              ; 14.134 ; 14.195 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[12]  ; t4:timing|inst2                                                                                              ; 14.925 ; 15.062 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[13]  ; t4:timing|inst2                                                                                              ; 14.412 ; 14.548 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[14]  ; t4:timing|inst2                                                                                              ; 14.847 ; 15.073 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[15]  ; t4:timing|inst2                                                                                              ; 15.341 ; 15.496 ; Rise       ; t4:timing|inst2                                                                                              ;
; uaddr[*]  ; t4:timing|inst2                                                                                              ; 11.728 ; 11.894 ; Rise       ; t4:timing|inst2                                                                                              ;
;  uaddr[4] ; t4:timing|inst2                                                                                              ; 11.728 ; 11.894 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ;        ; 5.016  ; Fall       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                        ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; PC[*]     ; CLK1                                                                                                         ; 5.139 ; 5.320 ; Rise       ; CLK1                                                                                                         ;
;  PC[0]    ; CLK1                                                                                                         ; 5.436 ; 5.662 ; Rise       ; CLK1                                                                                                         ;
;  PC[1]    ; CLK1                                                                                                         ; 6.021 ; 6.287 ; Rise       ; CLK1                                                                                                         ;
;  PC[2]    ; CLK1                                                                                                         ; 5.315 ; 5.477 ; Rise       ; CLK1                                                                                                         ;
;  PC[3]    ; CLK1                                                                                                         ; 5.139 ; 5.320 ; Rise       ; CLK1                                                                                                         ;
;  PC[4]    ; CLK1                                                                                                         ; 5.668 ; 5.873 ; Rise       ; CLK1                                                                                                         ;
;  PC[5]    ; CLK1                                                                                                         ; 5.884 ; 6.135 ; Rise       ; CLK1                                                                                                         ;
;  PC[6]    ; CLK1                                                                                                         ; 5.865 ; 6.119 ; Rise       ; CLK1                                                                                                         ;
;  PC[7]    ; CLK1                                                                                                         ; 5.173 ; 5.347 ; Rise       ; CLK1                                                                                                         ;
;  PC[8]    ; CLK1                                                                                                         ; 5.559 ; 5.724 ; Rise       ; CLK1                                                                                                         ;
;  PC[9]    ; CLK1                                                                                                         ; 6.503 ; 6.759 ; Rise       ; CLK1                                                                                                         ;
;  PC[10]   ; CLK1                                                                                                         ; 5.705 ; 5.951 ; Rise       ; CLK1                                                                                                         ;
;  PC[11]   ; CLK1                                                                                                         ; 5.955 ; 6.149 ; Rise       ; CLK1                                                                                                         ;
;  PC[12]   ; CLK1                                                                                                         ; 5.565 ; 5.766 ; Rise       ; CLK1                                                                                                         ;
;  PC[13]   ; CLK1                                                                                                         ; 6.090 ; 6.329 ; Rise       ; CLK1                                                                                                         ;
;  PC[14]   ; CLK1                                                                                                         ; 5.443 ; 5.585 ; Rise       ; CLK1                                                                                                         ;
;  PC[15]   ; CLK1                                                                                                         ; 5.933 ; 6.158 ; Rise       ; CLK1                                                                                                         ;
; SE[*]     ; CLK1                                                                                                         ; 5.229 ; 5.359 ; Rise       ; CLK1                                                                                                         ;
;  SE[4]    ; CLK1                                                                                                         ; 5.229 ; 5.359 ; Rise       ; CLK1                                                                                                         ;
; uaddr[*]  ; CLK1                                                                                                         ; 5.309 ; 5.595 ; Rise       ; CLK1                                                                                                         ;
;  uaddr[4] ; CLK1                                                                                                         ; 5.309 ; 5.595 ; Rise       ; CLK1                                                                                                         ;
; Ans[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.716 ; 6.885 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.659 ; 7.892 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.195 ; 7.456 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.629 ; 7.902 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.271 ; 7.507 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.053 ; 8.354 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.057 ; 7.277 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.266 ; 7.455 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.947 ; 7.140 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.491 ; 7.824 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.704 ; 7.963 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.716 ; 6.885 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.323 ; 7.551 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.555 ; 7.800 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.174 ; 7.385 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.367 ; 7.594 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  Ans[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.001 ; 7.213 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.691 ; 4.916 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.073 ; 4.132 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.513 ; 4.847 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.075 ; 3.968 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.449 ; 3.641 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.663 ; 3.892 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.324 ; 4.624 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.585 ; 3.762 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.743 ; 3.967 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.505 ; 3.673 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.794 ; 3.990 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.449 ; 3.641 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.638 ; 3.810 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.700 ; 3.865 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.632 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.724 ; 3.948 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.098 ; 4.306 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.152 ; 4.402 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.591 ; 3.758 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.552 ; 4.768 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.478 ; 3.642 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.792 ; 3.980 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.718 ; 4.968 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.014 ; 4.223 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.484 ; 4.566 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.775 ; 5.171 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.725 ; 4.809 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.817 ; 5.137 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.484 ; 4.566 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.576 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.692 ; 4.918 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.277 ; 5.543 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.571 ; 4.733 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.576 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.924 ; 5.129 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.140 ; 5.391 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.121 ; 5.375 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.429 ; 4.603 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.815 ; 4.980 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.759 ; 6.015 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.961 ; 5.207 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.211 ; 5.405 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.821 ; 5.022 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.346 ; 5.585 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.699 ; 4.841 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.189 ; 5.414 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.435 ; 4.168 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.272 ; 4.015 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.745 ; 4.491 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.003 ; 4.715 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.102 ; 3.925 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.890 ; 5.148 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.452 ; 6.688 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.176 ; 6.331 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.921 ; 7.129 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.890 ; 5.148 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.370 ; 6.523 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.117 ; 6.278 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.619 ; 4.421 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.792 ; 4.605 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.796 ; 4.590 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.619 ; 4.421 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.970 ; 3.733 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.830 ; 5.156 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.204 ; 4.376 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.494 ; 4.718 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.702 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.391 ; 4.567 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.631 ; 4.796 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.588 ; 4.788 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.625 ; 4.840 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.328 ; 4.502 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.204 ; 4.376 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.858 ; 6.144 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.647 ; 4.871 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.430 ; 4.608 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.533 ; 4.760 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.630 ; 4.865 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.247 ; 4.432 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.516 ; 4.729 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.702 ; 4.914 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.098 ; 5.256 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[1] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.744 ; 6.835 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[2] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.631 ; 6.753 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[3] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.785 ; 6.945 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.098 ; 5.256 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[5] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.577 ; 6.724 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[6] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.242 ; 7.455 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; I[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.285 ; 5.562 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[0]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.417 ; 6.632 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.597 ; 6.774 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.543 ; 6.730 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.708 ; 6.941 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.097 ; 6.265 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.739 ; 7.026 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.044 ; 6.333 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.346 ; 5.615 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[8]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.285 ; 5.562 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[9]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.354 ; 6.581 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 8.046 ; 8.420 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.569 ; 6.827 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.817 ; 7.108 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.734 ; 6.937 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[14]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.267 ; 7.559 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  I[15]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.353 ; 6.551 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.697 ; 4.916 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDPC      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.079 ; 4.132 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDSP      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.513 ; 4.853 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LED_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.075 ; 3.974 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; M[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.449 ; 3.647 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.663 ; 3.898 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.324 ; 4.630 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.585 ; 3.768 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.743 ; 3.973 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[5]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.505 ; 3.679 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[6]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.794 ; 3.996 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[7]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.449 ; 3.647 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[10]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.638 ; 3.816 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[11]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.700 ; 3.871 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[12]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.638 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[13]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.724 ; 3.954 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[16]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.098 ; 4.312 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[18]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.152 ; 4.408 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[19]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.591 ; 3.764 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[20]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.552 ; 4.774 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[21]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.478 ; 3.648 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[22]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.792 ; 3.986 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[23]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.718 ; 4.974 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  M[24]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.014 ; 4.229 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; P[*]      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.490 ; 4.566 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[1]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.775 ; 5.177 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[2]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.731 ; 4.809 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[3]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.817 ; 5.143 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  P[4]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.490 ; 4.566 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.576 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[0]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.692 ; 4.918 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[1]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.277 ; 5.543 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[2]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.571 ; 4.733 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[3]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.395 ; 4.576 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.924 ; 5.129 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[5]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.140 ; 5.391 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[6]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.121 ; 5.375 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[7]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.429 ; 4.603 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[8]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.815 ; 4.980 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[9]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.759 ; 6.015 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[10]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.961 ; 5.207 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[11]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.211 ; 5.405 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[12]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.821 ; 5.022 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[13]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.346 ; 5.585 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[14]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.699 ; 4.841 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  PC[15]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.189 ; 5.414 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; PC_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.441 ; 4.168 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RAM_B     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.278 ; 4.015 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RD_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.749 ; 4.491 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RI_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.009 ; 4.715 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; RS_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.102 ; 3.931 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SE[*]     ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.890 ; 5.154 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SE[4]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.890 ; 5.154 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SEL[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.619 ; 4.421 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.792 ; 4.611 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.796 ; 4.596 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  SEL[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.619 ; 4.421 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SP_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3.976 ; 3.733 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; SW_B      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.830 ; 5.162 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; bus[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.204 ; 4.376 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.494 ; 4.718 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.489 ; 4.702 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.391 ; 4.567 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.631 ; 4.796 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.588 ; 4.788 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.625 ; 4.840 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.328 ; 4.502 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.204 ; 4.376 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.858 ; 6.144 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.647 ; 4.871 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.430 ; 4.608 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.533 ; 4.760 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.630 ; 4.865 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.247 ; 4.432 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.516 ; 4.729 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  bus[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 4.702 ; 4.914 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; led[*]    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.620 ; 5.795 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[0]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.469 ; 6.788 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[1]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.326 ; 6.549 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[2]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.620 ; 5.795 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[3]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.027 ; 6.220 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[4]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.076 ; 7.332 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[5]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.213 ; 6.469 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[6]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.853 ; 6.037 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[7]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.460 ; 6.677 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[8]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.198 ; 6.395 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[9]   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.611 ; 6.893 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[10]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.522 ; 6.780 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[11]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.663 ; 6.900 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[12]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.591 ; 6.893 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[13]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 7.132 ; 7.402 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[14]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.485 ; 6.694 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  led[15]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6.351 ; 6.610 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; uaddr[*]  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.104 ; 5.256 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
;  uaddr[4] ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5.104 ; 5.256 ; Fall       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ;
; LDAR      ; t4:timing|inst                                                                                               ; 5.532 ; 5.888 ; Rise       ; t4:timing|inst                                                                                               ;
; LDPC      ; t4:timing|inst                                                                                               ; 4.635 ; 4.817 ; Rise       ; t4:timing|inst                                                                                               ;
; LDSP      ; t4:timing|inst                                                                                               ; 5.454 ; 5.756 ; Rise       ; t4:timing|inst                                                                                               ;
; LED_B     ; t4:timing|inst                                                                                               ; 6.518 ; 6.210 ; Rise       ; t4:timing|inst                                                                                               ;
; M[*]      ; t4:timing|inst                                                                                               ; 4.297 ; 4.429 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[8]     ; t4:timing|inst                                                                                               ; 4.297 ; 4.429 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[9]     ; t4:timing|inst                                                                                               ; 4.677 ; 4.861 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[14]    ; t4:timing|inst                                                                                               ; 4.936 ; 5.141 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[15]    ; t4:timing|inst                                                                                               ; 5.603 ; 5.921 ; Rise       ; t4:timing|inst                                                                                               ;
;  M[17]    ; t4:timing|inst                                                                                               ; 4.970 ; 5.182 ; Rise       ; t4:timing|inst                                                                                               ;
; P[*]      ; t4:timing|inst                                                                                               ; 5.240 ; 5.423 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[1]     ; t4:timing|inst                                                                                               ; 5.750 ; 6.003 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[2]     ; t4:timing|inst                                                                                               ; 5.555 ; 5.797 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[3]     ; t4:timing|inst                                                                                               ; 5.459 ; 5.712 ; Rise       ; t4:timing|inst                                                                                               ;
;  P[4]     ; t4:timing|inst                                                                                               ; 5.240 ; 5.423 ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst                                                                                               ; 5.336 ; 5.480 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[0]    ; t4:timing|inst                                                                                               ; 5.633 ; 5.825 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[1]    ; t4:timing|inst                                                                                               ; 6.218 ; 6.450 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[2]    ; t4:timing|inst                                                                                               ; 5.480 ; 5.661 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[3]    ; t4:timing|inst                                                                                               ; 5.336 ; 5.480 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[4]    ; t4:timing|inst                                                                                               ; 5.845 ; 6.069 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[5]    ; t4:timing|inst                                                                                               ; 6.081 ; 6.295 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[6]    ; t4:timing|inst                                                                                               ; 6.062 ; 6.284 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[7]    ; t4:timing|inst                                                                                               ; 5.370 ; 5.507 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[8]    ; t4:timing|inst                                                                                               ; 5.724 ; 5.908 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[9]    ; t4:timing|inst                                                                                               ; 6.668 ; 6.943 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[10]   ; t4:timing|inst                                                                                               ; 5.902 ; 6.098 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[11]   ; t4:timing|inst                                                                                               ; 6.144 ; 6.346 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[12]   ; t4:timing|inst                                                                                               ; 5.754 ; 5.963 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[13]   ; t4:timing|inst                                                                                               ; 6.287 ; 6.526 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[14]   ; t4:timing|inst                                                                                               ; 5.640 ; 5.782 ; Rise       ; t4:timing|inst                                                                                               ;
;  PC[15]   ; t4:timing|inst                                                                                               ; 6.123 ; 6.355 ; Rise       ; t4:timing|inst                                                                                               ;
; RAM_B     ; t4:timing|inst                                                                                               ; 5.349 ; 5.216 ; Rise       ; t4:timing|inst                                                                                               ;
; SE[*]     ; t4:timing|inst                                                                                               ; 5.779 ; 5.879 ; Rise       ; t4:timing|inst                                                                                               ;
;  SE[4]    ; t4:timing|inst                                                                                               ; 5.779 ; 5.879 ; Rise       ; t4:timing|inst                                                                                               ;
; SEL[*]    ; t4:timing|inst                                                                                               ; 5.831 ; 5.715 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[0]   ; t4:timing|inst                                                                                               ; 6.055 ; 5.909 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[1]   ; t4:timing|inst                                                                                               ; 5.959 ; 5.743 ; Rise       ; t4:timing|inst                                                                                               ;
;  SEL[2]   ; t4:timing|inst                                                                                               ; 5.831 ; 5.715 ; Rise       ; t4:timing|inst                                                                                               ;
; SW_B      ; t4:timing|inst                                                                                               ; 5.853 ; 6.214 ; Rise       ; t4:timing|inst                                                                                               ;
; bus[*]    ; t4:timing|inst                                                                                               ; 5.660 ; 5.838 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[0]   ; t4:timing|inst                                                                                               ; 6.259 ; 6.543 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[1]   ; t4:timing|inst                                                                                               ; 5.916 ; 6.130 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[2]   ; t4:timing|inst                                                                                               ; 5.783 ; 5.958 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[3]   ; t4:timing|inst                                                                                               ; 5.986 ; 6.177 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[4]   ; t4:timing|inst                                                                                               ; 6.249 ; 6.488 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[5]   ; t4:timing|inst                                                                                               ; 5.979 ; 6.221 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[6]   ; t4:timing|inst                                                                                               ; 5.681 ; 5.881 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[7]   ; t4:timing|inst                                                                                               ; 5.672 ; 5.838 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[8]   ; t4:timing|inst                                                                                               ; 7.284 ; 7.605 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[9]   ; t4:timing|inst                                                                                               ; 6.080 ; 6.320 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[10]  ; t4:timing|inst                                                                                               ; 5.859 ; 6.056 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[11]  ; t4:timing|inst                                                                                               ; 5.696 ; 5.923 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[12]  ; t4:timing|inst                                                                                               ; 6.109 ; 6.348 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[13]  ; t4:timing|inst                                                                                               ; 5.660 ; 5.860 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[14]  ; t4:timing|inst                                                                                               ; 6.242 ; 6.470 ; Rise       ; t4:timing|inst                                                                                               ;
;  bus[15]  ; t4:timing|inst                                                                                               ; 6.104 ; 6.327 ; Rise       ; t4:timing|inst                                                                                               ;
; uaddr[*]  ; t4:timing|inst                                                                                               ; 5.829 ; 6.145 ; Rise       ; t4:timing|inst                                                                                               ;
;  uaddr[4] ; t4:timing|inst                                                                                               ; 5.829 ; 6.145 ; Rise       ; t4:timing|inst                                                                                               ;
; PC[*]     ; t4:timing|inst1                                                                                              ; 5.602 ; 5.853 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[0]    ; t4:timing|inst1                                                                                              ; 6.364 ; 6.676 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[1]    ; t4:timing|inst1                                                                                              ; 7.274 ; 7.594 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[2]    ; t4:timing|inst1                                                                                              ; 5.602 ; 5.853 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[3]    ; t4:timing|inst1                                                                                              ; 5.801 ; 6.081 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[4]    ; t4:timing|inst1                                                                                              ; 6.573 ; 6.873 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[5]    ; t4:timing|inst1                                                                                              ; 6.960 ; 7.311 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[6]    ; t4:timing|inst1                                                                                              ; 7.230 ; 7.558 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[7]    ; t4:timing|inst1                                                                                              ; 5.744 ; 6.009 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[8]    ; t4:timing|inst1                                                                                              ; 6.222 ; 6.498 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[9]    ; t4:timing|inst1                                                                                              ; 8.373 ; 8.728 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[10]   ; t4:timing|inst1                                                                                              ; 6.470 ; 6.837 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[11]   ; t4:timing|inst1                                                                                              ; 6.494 ; 6.775 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[12]   ; t4:timing|inst1                                                                                              ; 6.142 ; 6.427 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[13]   ; t4:timing|inst1                                                                                              ; 6.287 ; 6.589 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[14]   ; t4:timing|inst1                                                                                              ; 5.863 ; 6.116 ; Rise       ; t4:timing|inst1                                                                                              ;
;  PC[15]   ; t4:timing|inst1                                                                                              ; 6.514 ; 6.827 ; Rise       ; t4:timing|inst1                                                                                              ;
; bus[*]    ; t4:timing|inst1                                                                                              ; 5.026 ; 5.241 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[0]   ; t4:timing|inst1                                                                                              ; 5.985 ; 6.283 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[1]   ; t4:timing|inst1                                                                                              ; 6.286 ; 6.545 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[2]   ; t4:timing|inst1                                                                                              ; 5.026 ; 5.241 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[3]   ; t4:timing|inst1                                                                                              ; 5.242 ; 5.447 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[4]   ; t4:timing|inst1                                                                                              ; 5.842 ; 6.100 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[5]   ; t4:timing|inst1                                                                                              ; 5.658 ; 5.913 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[6]   ; t4:timing|inst1                                                                                              ; 6.123 ; 6.338 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[7]   ; t4:timing|inst1                                                                                              ; 5.185 ; 5.400 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[8]   ; t4:timing|inst1                                                                                              ; 6.579 ; 6.908 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[9]   ; t4:timing|inst1                                                                                              ; 6.595 ; 6.852 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[10]  ; t4:timing|inst1                                                                                              ; 5.085 ; 5.305 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[11]  ; t4:timing|inst1                                                                                              ; 5.363 ; 5.565 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[12]  ; t4:timing|inst1                                                                                              ; 5.758 ; 6.016 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[13]  ; t4:timing|inst1                                                                                              ; 5.153 ; 5.373 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[14]  ; t4:timing|inst1                                                                                              ; 5.491 ; 5.751 ; Rise       ; t4:timing|inst1                                                                                              ;
;  bus[15]  ; t4:timing|inst1                                                                                              ; 5.549 ; 5.794 ; Rise       ; t4:timing|inst1                                                                                              ;
; uaddr[*]  ; t4:timing|inst1                                                                                              ; 4.098 ; 4.259 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[1] ; t4:timing|inst1                                                                                              ; 4.111 ; 4.259 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[2] ; t4:timing|inst1                                                                                              ; 4.098 ; 4.264 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[3] ; t4:timing|inst1                                                                                              ; 4.241 ; 4.446 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[4] ; t4:timing|inst1                                                                                              ; 4.409 ; 4.643 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[5] ; t4:timing|inst1                                                                                              ; 4.230 ; 4.399 ; Rise       ; t4:timing|inst1                                                                                              ;
;  uaddr[6] ; t4:timing|inst1                                                                                              ; 4.696 ; 4.957 ; Rise       ; t4:timing|inst1                                                                                              ;
; Ans[*]    ; t4:timing|inst2                                                                                              ; 5.288 ; 5.457 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[0]   ; t4:timing|inst2                                                                                              ; 6.231 ; 6.464 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[1]   ; t4:timing|inst2                                                                                              ; 5.767 ; 6.028 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[2]   ; t4:timing|inst2                                                                                              ; 6.201 ; 6.474 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[3]   ; t4:timing|inst2                                                                                              ; 5.843 ; 6.079 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[4]   ; t4:timing|inst2                                                                                              ; 6.625 ; 6.926 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[5]   ; t4:timing|inst2                                                                                              ; 5.629 ; 5.849 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[6]   ; t4:timing|inst2                                                                                              ; 5.838 ; 6.027 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[7]   ; t4:timing|inst2                                                                                              ; 5.519 ; 5.712 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[8]   ; t4:timing|inst2                                                                                              ; 6.063 ; 6.396 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[9]   ; t4:timing|inst2                                                                                              ; 6.276 ; 6.535 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[10]  ; t4:timing|inst2                                                                                              ; 5.288 ; 5.457 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[11]  ; t4:timing|inst2                                                                                              ; 5.895 ; 6.123 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[12]  ; t4:timing|inst2                                                                                              ; 6.127 ; 6.372 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[13]  ; t4:timing|inst2                                                                                              ; 5.746 ; 5.957 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[14]  ; t4:timing|inst2                                                                                              ; 5.939 ; 6.166 ; Rise       ; t4:timing|inst2                                                                                              ;
;  Ans[15]  ; t4:timing|inst2                                                                                              ; 5.573 ; 5.785 ; Rise       ; t4:timing|inst2                                                                                              ;
; I[*]      ; t4:timing|inst2                                                                                              ; 4.067 ; 4.344 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[0]     ; t4:timing|inst2                                                                                              ; 5.199 ; 5.414 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[1]     ; t4:timing|inst2                                                                                              ; 5.379 ; 5.556 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[2]     ; t4:timing|inst2                                                                                              ; 5.325 ; 5.512 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[3]     ; t4:timing|inst2                                                                                              ; 5.490 ; 5.723 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[4]     ; t4:timing|inst2                                                                                              ; 4.879 ; 5.047 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[5]     ; t4:timing|inst2                                                                                              ; 5.521 ; 5.808 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[6]     ; t4:timing|inst2                                                                                              ; 4.826 ; 5.115 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[7]     ; t4:timing|inst2                                                                                              ; 4.128 ; 4.397 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[8]     ; t4:timing|inst2                                                                                              ; 4.067 ; 4.344 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[9]     ; t4:timing|inst2                                                                                              ; 5.136 ; 5.363 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[10]    ; t4:timing|inst2                                                                                              ; 6.828 ; 7.202 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[11]    ; t4:timing|inst2                                                                                              ; 5.351 ; 5.609 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[12]    ; t4:timing|inst2                                                                                              ; 5.599 ; 5.890 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[13]    ; t4:timing|inst2                                                                                              ; 5.516 ; 5.719 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[14]    ; t4:timing|inst2                                                                                              ; 6.049 ; 6.341 ; Rise       ; t4:timing|inst2                                                                                              ;
;  I[15]    ; t4:timing|inst2                                                                                              ; 5.135 ; 5.333 ; Rise       ; t4:timing|inst2                                                                                              ;
; PC[*]     ; t4:timing|inst2                                                                                              ; 5.648 ; 5.983 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[0]    ; t4:timing|inst2                                                                                              ; 6.036 ; 6.397 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[1]    ; t4:timing|inst2                                                                                              ; 6.381 ; 6.749 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[2]    ; t4:timing|inst2                                                                                              ; 5.915 ; 6.225 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[3]    ; t4:timing|inst2                                                                                              ; 5.700 ; 6.023 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[4]    ; t4:timing|inst2                                                                                              ; 6.018 ; 6.398 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[5]    ; t4:timing|inst2                                                                                              ; 6.516 ; 6.955 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[6]    ; t4:timing|inst2                                                                                              ; 6.381 ; 6.791 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[7]    ; t4:timing|inst2                                                                                              ; 5.648 ; 5.983 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[8]    ; t4:timing|inst2                                                                                              ; 6.125 ; 6.490 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[9]    ; t4:timing|inst2                                                                                              ; 6.929 ; 7.404 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[10]   ; t4:timing|inst2                                                                                              ; 6.477 ; 6.887 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[11]   ; t4:timing|inst2                                                                                              ; 6.537 ; 6.908 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[12]   ; t4:timing|inst2                                                                                              ; 5.975 ; 6.360 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[13]   ; t4:timing|inst2                                                                                              ; 6.429 ; 6.859 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[14]   ; t4:timing|inst2                                                                                              ; 6.035 ; 6.354 ; Rise       ; t4:timing|inst2                                                                                              ;
;  PC[15]   ; t4:timing|inst2                                                                                              ; 6.430 ; 6.845 ; Rise       ; t4:timing|inst2                                                                                              ;
; SE[*]     ; t4:timing|inst2                                                                                              ; 6.420 ; 6.660 ; Rise       ; t4:timing|inst2                                                                                              ;
;  SE[4]    ; t4:timing|inst2                                                                                              ; 6.420 ; 6.660 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ; 2.792 ;       ; Rise       ; t4:timing|inst2                                                                                              ;
; bus[*]    ; t4:timing|inst2                                                                                              ; 5.089 ; 5.355 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[0]   ; t4:timing|inst2                                                                                              ; 5.657 ; 6.004 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[1]   ; t4:timing|inst2                                                                                              ; 5.393 ; 5.700 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[2]   ; t4:timing|inst2                                                                                              ; 5.339 ; 5.613 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[3]   ; t4:timing|inst2                                                                                              ; 5.141 ; 5.389 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[4]   ; t4:timing|inst2                                                                                              ; 5.287 ; 5.625 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[5]   ; t4:timing|inst2                                                                                              ; 5.214 ; 5.557 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[6]   ; t4:timing|inst2                                                                                              ; 5.274 ; 5.571 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[7]   ; t4:timing|inst2                                                                                              ; 5.089 ; 5.374 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[8]   ; t4:timing|inst2                                                                                              ; 6.482 ; 6.900 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[9]   ; t4:timing|inst2                                                                                              ; 5.151 ; 5.528 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[10]  ; t4:timing|inst2                                                                                              ; 5.092 ; 5.355 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[11]  ; t4:timing|inst2                                                                                              ; 5.406 ; 5.698 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[12]  ; t4:timing|inst2                                                                                              ; 5.591 ; 5.949 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[13]  ; t4:timing|inst2                                                                                              ; 5.295 ; 5.643 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[14]  ; t4:timing|inst2                                                                                              ; 5.663 ; 5.989 ; Rise       ; t4:timing|inst2                                                                                              ;
;  bus[15]  ; t4:timing|inst2                                                                                              ; 5.465 ; 5.812 ; Rise       ; t4:timing|inst2                                                                                              ;
; uaddr[*]  ; t4:timing|inst2                                                                                              ; 6.610 ; 6.786 ; Rise       ; t4:timing|inst2                                                                                              ;
;  uaddr[4] ; t4:timing|inst2                                                                                              ; 6.610 ; 6.786 ; Rise       ; t4:timing|inst2                                                                                              ;
; T3        ; t4:timing|inst2                                                                                              ;       ; 3.056 ; Fall       ; t4:timing|inst2                                                                                              ;
+-----------+--------------------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; RST1       ; PC[0]       ;        ; 7.668 ; 7.632 ;        ;
; RST1       ; PC[1]       ;        ; 8.702 ; 8.533 ;        ;
; RST1       ; PC[2]       ;        ; 7.309 ; 7.345 ;        ;
; RST1       ; PC[3]       ;        ; 6.881 ; 6.829 ;        ;
; RST1       ; PC[4]       ;        ; 7.725 ; 7.681 ;        ;
; RST1       ; PC[5]       ;        ; 7.947 ; 7.806 ;        ;
; RST1       ; PC[6]       ;        ; 8.142 ; 8.018 ;        ;
; RST1       ; PC[7]       ;        ; 6.928 ; 6.942 ;        ;
; RST1       ; PC[8]       ;        ; 7.849 ; 7.778 ;        ;
; RST1       ; PC[9]       ;        ; 9.126 ; 8.976 ;        ;
; RST1       ; PC[10]      ;        ; 8.145 ; 8.088 ;        ;
; RST1       ; PC[11]      ;        ; 8.056 ; 8.096 ;        ;
; RST1       ; PC[12]      ;        ; 7.422 ; 7.347 ;        ;
; RST1       ; PC[13]      ;        ; 7.695 ; 7.548 ;        ;
; RST1       ; PC[14]      ;        ; 6.836 ; 6.831 ;        ;
; RST1       ; PC[15]      ;        ; 8.078 ; 8.039 ;        ;
; RST1       ; uaddr[1]    ;        ; 7.232 ; 7.264 ;        ;
; RST1       ; uaddr[2]    ;        ; 7.100 ; 7.091 ;        ;
; RST1       ; uaddr[3]    ;        ; 6.960 ; 6.931 ;        ;
; RST1       ; uaddr[4]    ;        ; 7.411 ; 7.283 ;        ;
; RST1       ; uaddr[5]    ;        ; 7.556 ; 7.591 ;        ;
; RST1       ; uaddr[6]    ;        ; 8.218 ; 8.110 ;        ;
; d0[0]      ; PC[0]       ; 10.901 ;       ;       ; 11.571 ;
; d0[0]      ; bus[0]      ; 10.143 ;       ;       ; 10.831 ;
; d0[0]      ; in[0]       ; 5.668  ;       ;       ; 6.044  ;
; d0[1]      ; PC[1]       ; 11.769 ;       ;       ; 12.579 ;
; d0[1]      ; bus[1]      ; 9.995  ;       ;       ; 10.733 ;
; d0[1]      ; in[1]       ; 5.491  ;       ;       ; 5.864  ;
; d0[2]      ; PC[2]       ; 11.080 ;       ;       ; 11.728 ;
; d0[2]      ; bus[2]      ; 9.920  ;       ;       ; 10.611 ;
; d0[2]      ; in[2]       ; 5.523  ;       ;       ; 5.902  ;
; d0[3]      ; PC[3]       ; 10.785 ;       ;       ; 11.556 ;
; d0[3]      ; bus[3]      ; 9.657  ;       ;       ; 10.366 ;
; d0[3]      ; in[3]       ; 5.798  ;       ;       ; 6.158  ;
; d0[4]      ; PC[4]       ; 11.632 ;       ;       ; 12.374 ;
; d0[4]      ; bus[4]      ; 10.185 ;       ;       ; 10.983 ;
; d0[4]      ; in[4]       ; 5.470  ;       ;       ; 5.838  ;
; d0[5]      ; PC[5]       ; 12.181 ;       ;       ; 13.056 ;
; d0[5]      ; bus[5]      ; 10.100 ;       ;       ; 10.859 ;
; d0[5]      ; in[5]       ; 5.501  ;       ;       ; 5.881  ;
; d0[6]      ; PC[6]       ; 11.909 ;       ;       ; 12.742 ;
; d0[6]      ; bus[6]      ; 9.860  ;       ;       ; 10.594 ;
; d0[6]      ; in[6]       ; 5.546  ;       ;       ; 5.911  ;
; d0[7]      ; PC[7]       ; 11.306 ;       ;       ; 11.967 ;
; d0[7]      ; bus[7]      ; 10.096 ;       ;       ; 10.799 ;
; d0[7]      ; in[7]       ; 5.562  ;       ;       ; 5.927  ;
; d0[8]      ; PC[8]       ; 11.847 ;       ;       ; 12.664 ;
; d0[8]      ; bus[8]      ; 12.034 ;       ;       ; 12.920 ;
; d0[8]      ; in[8]       ; 5.467  ;       ;       ; 5.832  ;
; d0[9]      ; PC[9]       ; 12.612 ;       ;       ; 13.414 ;
; d0[9]      ; bus[9]      ; 9.675  ;       ;       ; 10.416 ;
; d0[9]      ; in[9]       ; 5.230  ;       ;       ; 5.620  ;
; d0[10]     ; PC[10]      ; 12.423 ;       ;       ; 13.182 ;
; d0[10]     ; bus[10]     ; 9.793  ;       ;       ; 10.516 ;
; d0[10]     ; in[10]      ; 5.195  ;       ;       ; 5.584  ;
; d0[11]     ; PC[11]      ; 12.089 ;       ;       ; 12.770 ;
; d0[11]     ; bus[11]     ; 9.875  ;       ;       ; 10.607 ;
; d0[11]     ; in[11]      ; 5.520  ;       ;       ; 5.886  ;
; d0[12]     ; PC[12]      ; 11.130 ;       ;       ; 11.880 ;
; d0[12]     ; bus[12]     ; 10.279 ;       ;       ; 11.027 ;
; d0[12]     ; in[12]      ; 5.554  ;       ;       ; 5.920  ;
; d0[13]     ; PC[13]      ; 11.386 ;       ;       ; 12.246 ;
; d0[13]     ; bus[13]     ; 9.349  ;       ;       ; 10.119 ;
; d0[13]     ; in[13]      ; 5.430  ;       ;       ; 5.802  ;
; d0[14]     ; PC[14]      ; 10.693 ;       ;       ; 11.362 ;
; d0[14]     ; bus[14]     ; 9.876  ;       ;       ; 10.661 ;
; d0[14]     ; in[14]      ; 5.215  ;       ;       ; 5.604  ;
; d0[15]     ; PC[15]      ; 9.493  ;       ;       ; 9.686  ;
; d0[15]     ; bus[15]     ; 7.552  ;       ;       ; 7.795  ;
; d0[15]     ; in[15]      ; 3.343  ;       ;       ; 3.513  ;
+------------+-------------+--------+-------+-------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; RST1       ; PC[0]       ;       ; 4.606 ; 4.619 ;       ;
; RST1       ; PC[1]       ;       ; 5.235 ; 5.207 ;       ;
; RST1       ; PC[2]       ;       ; 4.395 ; 4.464 ;       ;
; RST1       ; PC[3]       ;       ; 4.152 ; 4.222 ;       ;
; RST1       ; PC[4]       ;       ; 4.643 ; 4.657 ;       ;
; RST1       ; PC[5]       ;       ; 4.959 ; 4.963 ;       ;
; RST1       ; PC[6]       ;       ; 4.929 ; 4.924 ;       ;
; RST1       ; PC[7]       ;       ; 4.172 ; 4.253 ;       ;
; RST1       ; PC[8]       ;       ; 4.672 ; 4.732 ;       ;
; RST1       ; PC[9]       ;       ; 5.677 ; 5.652 ;       ;
; RST1       ; PC[10]      ;       ; 4.922 ; 4.930 ;       ;
; RST1       ; PC[11]      ;       ; 4.812 ; 4.845 ;       ;
; RST1       ; PC[12]      ;       ; 4.426 ; 4.452 ;       ;
; RST1       ; PC[13]      ;       ; 4.686 ; 4.703 ;       ;
; RST1       ; PC[14]      ;       ; 4.104 ; 4.184 ;       ;
; RST1       ; PC[15]      ;       ; 4.826 ; 4.828 ;       ;
; RST1       ; uaddr[1]    ;       ; 4.324 ; 4.398 ;       ;
; RST1       ; uaddr[2]    ;       ; 4.262 ; 4.330 ;       ;
; RST1       ; uaddr[3]    ;       ; 4.212 ; 4.260 ;       ;
; RST1       ; uaddr[4]    ;       ; 4.414 ; 4.441 ;       ;
; RST1       ; uaddr[5]    ;       ; 4.533 ; 4.584 ;       ;
; RST1       ; uaddr[6]    ;       ; 4.956 ; 4.912 ;       ;
; d0[0]      ; PC[0]       ; 6.087 ;       ;       ; 7.097 ;
; d0[0]      ; bus[0]      ; 5.708 ;       ;       ; 6.704 ;
; d0[0]      ; in[0]       ; 3.317 ;       ;       ; 3.894 ;
; d0[1]      ; PC[1]       ; 6.664 ;       ;       ; 7.703 ;
; d0[1]      ; bus[1]      ; 5.676 ;       ;       ; 6.654 ;
; d0[1]      ; in[1]       ; 3.191 ;       ;       ; 3.752 ;
; d0[2]      ; PC[2]       ; 6.176 ;       ;       ; 7.146 ;
; d0[2]      ; bus[2]      ; 5.600 ;       ;       ; 6.534 ;
; d0[2]      ; in[2]       ; 3.219 ;       ;       ; 3.797 ;
; d0[3]      ; PC[3]       ; 6.039 ;       ;       ; 7.022 ;
; d0[3]      ; bus[3]      ; 5.480 ;       ;       ; 6.388 ;
; d0[3]      ; in[3]       ; 3.349 ;       ;       ; 3.940 ;
; d0[4]      ; PC[4]       ; 6.490 ;       ;       ; 7.509 ;
; d0[4]      ; bus[4]      ; 5.759 ;       ;       ; 6.736 ;
; d0[4]      ; in[4]       ; 3.186 ;       ;       ; 3.739 ;
; d0[5]      ; PC[5]       ; 7.007 ;       ;       ; 8.095 ;
; d0[5]      ; bus[5]      ; 5.705 ;       ;       ; 6.697 ;
; d0[5]      ; in[5]       ; 3.201 ;       ;       ; 3.765 ;
; d0[6]      ; PC[6]       ; 6.685 ;       ;       ; 7.725 ;
; d0[6]      ; bus[6]      ; 5.578 ;       ;       ; 6.505 ;
; d0[6]      ; in[6]       ; 3.203 ;       ;       ; 3.772 ;
; d0[7]      ; PC[7]       ; 6.265 ;       ;       ; 7.242 ;
; d0[7]      ; bus[7]      ; 5.706 ;       ;       ; 6.633 ;
; d0[7]      ; in[7]       ; 3.226 ;       ;       ; 3.795 ;
; d0[8]      ; PC[8]       ; 6.624 ;       ;       ; 7.651 ;
; d0[8]      ; bus[8]      ; 6.981 ;       ;       ; 8.061 ;
; d0[8]      ; in[8]       ; 3.178 ;       ;       ; 3.731 ;
; d0[9]      ; PC[9]       ; 7.277 ;       ;       ; 8.325 ;
; d0[9]      ; bus[9]      ; 5.499 ;       ;       ; 6.449 ;
; d0[9]      ; in[9]       ; 3.062 ;       ;       ; 3.621 ;
; d0[10]     ; PC[10]      ; 6.951 ;       ;       ; 8.025 ;
; d0[10]     ; bus[10]     ; 5.566 ;       ;       ; 6.493 ;
; d0[10]     ; in[10]      ; 3.028 ;       ;       ; 3.588 ;
; d0[11]     ; PC[11]      ; 6.757 ;       ;       ; 7.814 ;
; d0[11]     ; bus[11]     ; 5.626 ;       ;       ; 6.604 ;
; d0[11]     ; in[11]      ; 3.207 ;       ;       ; 3.765 ;
; d0[12]     ; PC[12]      ; 6.190 ;       ;       ; 7.228 ;
; d0[12]     ; bus[12]     ; 5.806 ;       ;       ; 6.817 ;
; d0[12]     ; in[12]      ; 3.212 ;       ;       ; 3.774 ;
; d0[13]     ; PC[13]      ; 6.430 ;       ;       ; 7.442 ;
; d0[13]     ; bus[13]     ; 5.296 ;       ;       ; 6.226 ;
; d0[13]     ; in[13]      ; 3.150 ;       ;       ; 3.707 ;
; d0[14]     ; PC[14]      ; 5.962 ;       ;       ; 6.891 ;
; d0[14]     ; bus[14]     ; 5.590 ;       ;       ; 6.526 ;
; d0[14]     ; in[14]      ; 3.048 ;       ;       ; 3.608 ;
; d0[15]     ; PC[15]      ; 5.336 ;       ;       ; 5.918 ;
; d0[15]     ; bus[15]     ; 4.371 ;       ;       ; 4.885 ;
; d0[15]     ; in[15]      ; 2.037 ;       ;       ; 2.423 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; LED_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; M[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; uaddr[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; uaddr[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; uaddr[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; uaddr[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; uaddr[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; uaddr[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SE[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SE[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SE[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SE[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SE[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SE[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; T3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bus[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SP_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ans[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LDSP          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LDAR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LDPC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEL[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEL[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEL[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAM_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RI_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RD_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RS_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SW_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; in[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d0[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWB                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STEP                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.33 V              ; -0.0033 V           ; 0.134 V                              ; 0.076 V                              ; 3.33e-009 s                 ; 3.16e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.33 V             ; -0.0033 V          ; 0.134 V                             ; 0.076 V                             ; 3.33e-009 s                ; 3.16e-009 s                ; Yes                       ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.33 V              ; -0.0033 V           ; 0.134 V                              ; 0.076 V                              ; 3.33e-009 s                 ; 3.16e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.33 V             ; -0.0033 V          ; 0.134 V                             ; 0.076 V                             ; 3.33e-009 s                ; 3.16e-009 s                ; Yes                       ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00438 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00438 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; uaddr[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; uaddr[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; uaddr[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; uaddr[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; uaddr[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; uaddr[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; SE[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; SE[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; SE[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; SE[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; SE[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; SE[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; bus[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.33 V              ; -0.0033 V           ; 0.134 V                              ; 0.076 V                              ; 3.33e-009 s                 ; 3.16e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.33 V             ; -0.0033 V          ; 0.134 V                             ; 0.076 V                             ; 3.33e-009 s                ; 3.16e-009 s                ; Yes                       ; Yes                       ;
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; SP_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Ans[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Ans[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Ans[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.33 V              ; -0.00345 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-009 s                 ; 3.13e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.33 V             ; -0.00345 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-009 s                ; 3.13e-009 s                ; Yes                       ; Yes                       ;
; Ans[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Ans[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Ans[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; LDSP          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; PC[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; PC[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.33 V              ; -0.0033 V           ; 0.134 V                              ; 0.076 V                              ; 3.33e-009 s                 ; 3.16e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.33 V             ; -0.0033 V          ; 0.134 V                             ; 0.076 V                             ; 3.33e-009 s                ; 3.16e-009 s                ; Yes                       ; Yes                       ;
; PC[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.33 V              ; -0.00345 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-009 s                 ; 3.13e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.33 V             ; -0.00345 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-009 s                ; 3.13e-009 s                ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; I[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; I[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.33 V              ; -0.00345 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-009 s                 ; 3.13e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.33 V             ; -0.00345 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-009 s                ; 3.13e-009 s                ; Yes                       ; Yes                       ;
; I[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.33 V              ; -0.0033 V           ; 0.134 V                              ; 0.076 V                              ; 3.33e-009 s                 ; 3.16e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.33 V             ; -0.0033 V          ; 0.134 V                             ; 0.076 V                             ; 3.33e-009 s                ; 3.16e-009 s                ; Yes                       ; Yes                       ;
; I[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; I[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RI_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; P[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; P[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.33 V              ; -0.00345 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-009 s                 ; 3.13e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.33 V             ; -0.00345 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-009 s                ; 3.13e-009 s                ; Yes                       ; Yes                       ;
; P[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.33 V              ; -0.00345 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-009 s                 ; 3.13e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.33 V             ; -0.00345 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-009 s                ; 3.13e-009 s                ; Yes                       ; Yes                       ;
; P[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; in[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; in[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; in[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; in[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; in[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; in[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; in[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; in[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; in[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; in[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; in[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; in[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; in[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; in[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; in[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; in[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; led[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.33 V              ; -0.00345 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-009 s                 ; 3.13e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.33 V             ; -0.00345 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-009 s                ; 3.13e-009 s                ; Yes                       ; Yes                       ;
; led[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; led[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; led[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; led[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.33 V              ; -0.0033 V           ; 0.134 V                              ; 0.076 V                              ; 3.33e-009 s                 ; 3.16e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.33 V             ; -0.0033 V          ; 0.134 V                             ; 0.076 V                             ; 3.33e-009 s                ; 3.16e-009 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00841 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00841 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.36 V              ; -0.0226 V           ; 0.073 V                              ; 0.034 V                              ; 3.97e-010 s                 ; 3.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.36 V             ; -0.0226 V          ; 0.073 V                             ; 0.034 V                             ; 3.97e-010 s                ; 3.26e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00567 V          ; 0.081 V                              ; 0.032 V                              ; 5.3e-010 s                  ; 7.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00567 V         ; 0.081 V                             ; 0.032 V                             ; 5.3e-010 s                 ; 7.56e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.23e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.23e-009 s                ; No                        ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.23e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.23e-009 s                ; No                        ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0402 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.62e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0402 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.62e-010 s                ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; uaddr[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; uaddr[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; uaddr[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; uaddr[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; uaddr[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; uaddr[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; SE[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; SE[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; SE[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; SE[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; SE[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; SE[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; bus[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.23e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.23e-009 s                ; No                        ; Yes                       ;
; bus[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; bus[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; bus[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; bus[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; SP_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Ans[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Ans[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Ans[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0117 V           ; 0.201 V                              ; 0.176 V                              ; 2.38e-009 s                 ; 2.22e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0117 V          ; 0.201 V                             ; 0.176 V                             ; 2.38e-009 s                ; 2.22e-009 s                ; No                        ; Yes                       ;
; Ans[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Ans[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Ans[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LDSP          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; PC[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; PC[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.23e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.23e-009 s                ; No                        ; Yes                       ;
; PC[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0117 V           ; 0.201 V                              ; 0.176 V                              ; 2.38e-009 s                 ; 2.22e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0117 V          ; 0.201 V                             ; 0.176 V                             ; 2.38e-009 s                ; 2.22e-009 s                ; No                        ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; I[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; I[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0117 V           ; 0.201 V                              ; 0.176 V                              ; 2.38e-009 s                 ; 2.22e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0117 V          ; 0.201 V                             ; 0.176 V                             ; 2.38e-009 s                ; 2.22e-009 s                ; No                        ; Yes                       ;
; I[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.23e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.23e-009 s                ; No                        ; Yes                       ;
; I[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; I[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; SEL[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; SEL[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; SEL[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RI_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; P[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; P[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0117 V           ; 0.201 V                              ; 0.176 V                              ; 2.38e-009 s                 ; 2.22e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0117 V          ; 0.201 V                             ; 0.176 V                             ; 2.38e-009 s                ; 2.22e-009 s                ; No                        ; Yes                       ;
; P[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0117 V           ; 0.201 V                              ; 0.176 V                              ; 2.38e-009 s                 ; 2.22e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0117 V          ; 0.201 V                             ; 0.176 V                             ; 2.38e-009 s                ; 2.22e-009 s                ; No                        ; Yes                       ;
; P[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; in[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; in[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; in[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; in[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; in[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; in[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; in[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; in[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; in[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; in[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; in[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; in[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; in[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; in[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; in[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; in[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0117 V           ; 0.201 V                              ; 0.176 V                              ; 2.38e-009 s                 ; 2.22e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0117 V          ; 0.201 V                             ; 0.176 V                             ; 2.38e-009 s                ; 2.22e-009 s                ; No                        ; Yes                       ;
; led[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.23e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.23e-009 s                ; No                        ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0351 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0351 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.0119 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.97e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.0119 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.97e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK1                                                                                                         ; CLK1                                                                                                         ; 2        ; 0        ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; CLK1                                                                                                         ; 2        ; 2        ; 0        ; 0        ;
; t4:timing|inst1                                                                                              ; CLK1                                                                                                         ; 2        ; 2        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; CLK1                                                                                                         ; 2        ; 2        ; 0        ; 0        ;
; CLK1                                                                                                         ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 16       ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 20219    ; 19756    ; 12190    ; 12228    ;
; t4:timing|inst                                                                                               ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1618     ; 0        ; 992      ; 0        ;
; t4:timing|inst1                                                                                              ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2400     ; 0        ; 1440     ; 0        ;
; t4:timing|inst2                                                                                              ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9477     ; 0        ; 5682     ; 0        ;
; CLK1                                                                                                         ; t4:timing|inst                                                                                               ; 4        ; 0        ; 0        ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; t4:timing|inst                                                                                               ; 16       ; 8        ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; t4:timing|inst                                                                                               ; 12       ; 0        ; 0        ; 0        ;
; t4:timing|inst1                                                                                              ; t4:timing|inst                                                                                               ; 12       ; 0        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; t4:timing|inst                                                                                               ; 2        ; 0        ; 0        ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; t4:timing|inst1                                                                                              ; 16302    ; 17977    ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; t4:timing|inst1                                                                                              ; 1280     ; 0        ; 0        ; 0        ;
; t4:timing|inst1                                                                                              ; t4:timing|inst1                                                                                              ; 1920     ; 0        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; t4:timing|inst1                                                                                              ; 7576     ; 0        ; 0        ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; t4:timing|inst2                                                                                              ; 10318    ; 10083    ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; t4:timing|inst2                                                                                              ; 800      ; 0        ; 0        ; 0        ;
; t4:timing|inst1                                                                                              ; t4:timing|inst2                                                                                              ; 1200     ; 0        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; t4:timing|inst2                                                                                              ; 4828     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK1                                                                                                         ; CLK1                                                                                                         ; 2        ; 0        ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; CLK1                                                                                                         ; 2        ; 2        ; 0        ; 0        ;
; t4:timing|inst1                                                                                              ; CLK1                                                                                                         ; 2        ; 2        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; CLK1                                                                                                         ; 2        ; 2        ; 0        ; 0        ;
; CLK1                                                                                                         ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 0        ; 0        ; 16       ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 20219    ; 19756    ; 12190    ; 12228    ;
; t4:timing|inst                                                                                               ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 1618     ; 0        ; 992      ; 0        ;
; t4:timing|inst1                                                                                              ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 2400     ; 0        ; 1440     ; 0        ;
; t4:timing|inst2                                                                                              ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 9477     ; 0        ; 5682     ; 0        ;
; CLK1                                                                                                         ; t4:timing|inst                                                                                               ; 4        ; 0        ; 0        ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; t4:timing|inst                                                                                               ; 16       ; 8        ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; t4:timing|inst                                                                                               ; 12       ; 0        ; 0        ; 0        ;
; t4:timing|inst1                                                                                              ; t4:timing|inst                                                                                               ; 12       ; 0        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; t4:timing|inst                                                                                               ; 2        ; 0        ; 0        ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; t4:timing|inst1                                                                                              ; 16302    ; 17977    ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; t4:timing|inst1                                                                                              ; 1280     ; 0        ; 0        ; 0        ;
; t4:timing|inst1                                                                                              ; t4:timing|inst1                                                                                              ; 1920     ; 0        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; t4:timing|inst1                                                                                              ; 7576     ; 0        ; 0        ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; t4:timing|inst2                                                                                              ; 10318    ; 10083    ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; t4:timing|inst2                                                                                              ; 800      ; 0        ; 0        ; 0        ;
; t4:timing|inst1                                                                                              ; t4:timing|inst2                                                                                              ; 1200     ; 0        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; t4:timing|inst2                                                                                              ; 4828     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK1                                                                                                         ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5        ; 0        ; 16       ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3        ; 3        ; 16       ; 16       ;
; t4:timing|inst                                                                                               ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6        ; 0        ; 32       ; 0        ;
; CLK1                                                                                                         ; t4:timing|inst1                                                                                              ; 2        ; 0        ; 0        ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; t4:timing|inst1                                                                                              ; 8        ; 4        ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; t4:timing|inst1                                                                                              ; 6        ; 0        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; t4:timing|inst1                                                                                              ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK1                                                                                                         ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 5        ; 0        ; 16       ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 3        ; 3        ; 16       ; 16       ;
; t4:timing|inst                                                                                               ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; 6        ; 0        ; 32       ; 0        ;
; CLK1                                                                                                         ; t4:timing|inst1                                                                                              ; 2        ; 0        ; 0        ; 0        ;
; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 ; t4:timing|inst1                                                                                              ; 8        ; 4        ; 0        ; 0        ;
; t4:timing|inst                                                                                               ; t4:timing|inst1                                                                                              ; 6        ; 0        ; 0        ; 0        ;
; t4:timing|inst2                                                                                              ; t4:timing|inst1                                                                                              ; 1        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 524   ; 524  ;
; Unconstrained Output Ports      ; 151   ; 151  ;
; Unconstrained Output Port Paths ; 1852  ; 1852 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Jun 18 16:33:44 2020
Info: Command: quartus_sta Computer -c Computer
Info: qsta_default_script.tcl version: #3
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst9|inst40~latch|combout" is a latch
    Warning: Node "inst1|res[1]|combout" is a latch
    Warning: Node "inst1|res[2]|combout" is a latch
    Warning: Node "inst9|inst41~latch|combout" is a latch
    Warning: Node "inst9|inst42~latch|combout" is a latch
    Warning: Node "inst1|res[3]|combout" is a latch
    Warning: Node "inst9|inst43~latch|combout" is a latch
    Warning: Node "inst9|inst44~latch|combout" is a latch
    Warning: Node "inst1|res[5]|combout" is a latch
    Warning: Node "inst1|res[6]|combout" is a latch
    Warning: Node "inst9|inst45~latch|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[12]~19|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[10]~21|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[11]~20|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[14]~17|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[15]~16|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[13]~18|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[0]~31|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[1]~30|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[2]~29|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[3]~28|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[4]~27|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[5]~26|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[6]~25|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[7]~24|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[8]~23|combout" is a latch
    Warning: Node "inst7|lpm_counter_component|auto_generated|latch_signal[9]~22|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'Computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name t4:timing|inst t4:timing|inst
    Info: create_clock -period 1.000 -name CLK1 CLK1
    Info: create_clock -period 1.000 -name t4:timing|inst1 t4:timing|inst1
    Info: create_clock -period 1.000 -name lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0
    Info: create_clock -period 1.000 -name t4:timing|inst2 t4:timing|inst2
Warning: Found combinational loop of 4 nodes
    Warning: Node "inst1|res[4]|combout"
    Warning: Node "inst1|res[4]~407|datab"
    Warning: Node "inst1|res[4]~407|combout"
    Warning: Node "inst1|res[4]|dataa"
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[18]
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst1 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst1 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst2 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst2 (Fall) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -12.294
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -12.294     -3815.840 t4:timing|inst1 
    Info:   -10.860      -681.130 t4:timing|inst2 
    Info:    -9.755     -1470.051 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:    -9.215       -15.698 t4:timing|inst 
    Info:     2.041         0.000 CLK1 
Info: Worst-case hold slack is -6.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.000       -18.576 CLK1 
    Info:    -4.639      -639.864 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:    -1.572       -25.264 t4:timing|inst2 
    Info:    -0.950        -0.950 t4:timing|inst 
    Info:     0.557         0.000 t4:timing|inst1 
Info: Worst-case recovery slack is -8.503
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.503       -36.112 t4:timing|inst1 
    Info:     0.405         0.000 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
Info: Worst-case removal slack is -3.441
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.441       -56.831 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:     2.904         0.000 t4:timing|inst1 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found combinational loop of 4 nodes
    Warning: Node "inst1|res[4]|combout"
    Warning: Node "inst1|res[4]~407|datab"
    Warning: Node "inst1|res[4]~407|combout"
    Warning: Node "inst1|res[4]|dataa"
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[18]
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst1 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst1 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst2 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst2 (Fall) (setup and hold)
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -11.108
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -11.108     -3444.211 t4:timing|inst1 
    Info:    -9.730      -610.786 t4:timing|inst2 
    Info:    -8.826     -1312.216 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:    -8.144       -13.839 t4:timing|inst 
    Info:     1.989         0.000 CLK1 
Info: Worst-case hold slack is -5.535
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.535       -17.091 CLK1 
    Info:    -4.248      -583.465 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:    -1.457       -23.944 t4:timing|inst2 
    Info:    -0.869        -0.869 t4:timing|inst 
    Info:     0.517         0.000 t4:timing|inst1 
Info: Worst-case recovery slack is -7.504
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.504       -32.192 t4:timing|inst1 
    Info:     0.402         0.000 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
Info: Worst-case removal slack is -3.127
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.127       -50.158 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:     2.647         0.000 t4:timing|inst1 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found combinational loop of 4 nodes
    Warning: Node "inst1|res[4]|combout"
    Warning: Node "inst1|res[4]~407|datab"
    Warning: Node "inst1|res[4]~407|combout"
    Warning: Node "inst1|res[4]|dataa"
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0  to: inst|altsyncram_component|auto_generated|ram_block1a0|portadataout[18]
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to t4:timing|inst (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to t4:timing|inst (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Fall) to CLK1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst1 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst1 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Fall) to t4:timing|inst1 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From CLK1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 (Fall) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst2 (Rise) to t4:timing|inst2 (Rise) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Rise) to t4:timing|inst2 (Fall) (setup and hold)
    Critical Warning: From t4:timing|inst1 (Fall) to t4:timing|inst2 (Fall) (setup and hold)
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.589
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.589     -2068.089 t4:timing|inst1 
    Info:    -5.922      -353.135 t4:timing|inst2 
    Info:    -5.368      -785.048 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:    -4.688        -7.746 t4:timing|inst 
    Info:     1.327         0.000 CLK1 
Info: Worst-case hold slack is -3.476
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.476       -10.920 CLK1 
    Info:    -2.785      -401.174 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:    -1.258       -32.306 t4:timing|inst2 
    Info:    -0.581        -0.581 t4:timing|inst 
    Info:    -0.047        -0.047 t4:timing|inst1 
Info: Worst-case recovery slack is -4.218
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.218       -16.418 t4:timing|inst1 
    Info:     0.484         0.000 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
Info: Worst-case removal slack is -2.056
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.056       -35.654 lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_t741:auto_generated|ram_block1a0~porta_address_reg0 
    Info:     1.295         0.000 t4:timing|inst1 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 209 warnings
    Info: Peak virtual memory: 318 megabytes
    Info: Processing ended: Thu Jun 18 16:34:20 2020
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:22


