Running: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/festus/Documents/SSL/SSL/ssl_test_isim_beh.exe -prj /home/festus/Documents/SSL/SSL/ssl_test_beh.prj work.ssl_test 
ISim P.49d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/festus/Documents/SSL/SSL/modmult.vhd" into library work
Parsing VHDL file "/home/festus/Documents/SSL/SSL/rsacypher_encrypt.vhd" into library work
Parsing VHDL file "/home/festus/Documents/SSL/SSL/rsacypher_decrypt.vhd" into library work
Parsing VHDL file "/home/festus/Documents/SSL/SSL/outputcon.vhd" into library work
Parsing VHDL file "/home/festus/Documents/SSL/SSL/inputcon.vhd" into library work
Parsing VHDL file "/home/festus/Documents/SSL/SSL/des56_encrypt.vhd" into library work
Parsing VHDL file "/home/festus/Documents/SSL/SSL/des56_decrypt.vhd" into library work
Parsing VHDL file "/home/festus/Documents/SSL/SSL/SSL.vhd" into library work
Parsing VHDL file "/home/festus/Documents/SSL/SSL/ssl_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99844 KB
Fuse CPU Usage: 860 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity inputcon [inputcon_default]
Compiling architecture modmult1 of entity modmult [\modmult(64)\]
Compiling architecture behavioral of entity RSACypher_encrypt [\RSACypher_encrypt(64)\]
Compiling architecture behavioral of entity rsacypher_decrypt [\rsacypher_decrypt(64)\]
Compiling architecture behavioral of entity outputcon [outputcon_default]
Compiling architecture behavioral of entity des56_encrypt [des56_encrypt_default]
Compiling architecture behavioral of entity des56_decrypt [des56_decrypt_default]
Compiling architecture behavioral of entity SSL [ssl_default]
Compiling architecture behavior of entity ssl_test
Time Resolution for simulation is 1ps.
Compiled 22 VHDL Units
Built simulation executable /home/festus/Documents/SSL/SSL/ssl_test_isim_beh.exe
Fuse Memory Usage: 1201140 KB
Fuse CPU Usage: 1160 ms
GCC CPU Usage: 4480 ms
