#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000243026a3ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000024302767ca0_0 .net "PC", 31 0, v000002430275c1b0_0;  1 drivers
v0000024302767700_0 .var "clk", 0 0;
v00000243027675c0_0 .net "clkout", 0 0, L_00000243026954e0;  1 drivers
v00000243027673e0_0 .net "cycles_consumed", 31 0, v0000024302765970_0;  1 drivers
v0000024302768a60_0 .net "regs0", 31 0, L_0000024302695940;  1 drivers
v00000243027686a0_0 .net "regs1", 31 0, L_0000024302695010;  1 drivers
v0000024302767f20_0 .net "regs2", 31 0, L_0000024302695860;  1 drivers
v0000024302768c40_0 .net "regs3", 31 0, L_0000024302694f30;  1 drivers
v0000024302767e80_0 .net "regs4", 31 0, L_0000024302694e50;  1 drivers
v0000024302767160_0 .net "regs5", 31 0, L_0000024302695390;  1 drivers
v0000024302767a20_0 .var "rst", 0 0;
S_00000243026a6c60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000243026a3ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000243026a6df0 .param/l "RType" 0 4 2, C4<000000>;
P_00000243026a6e28 .param/l "add" 0 4 5, C4<100000>;
P_00000243026a6e60 .param/l "addi" 0 4 8, C4<001000>;
P_00000243026a6e98 .param/l "addu" 0 4 5, C4<100001>;
P_00000243026a6ed0 .param/l "and_" 0 4 5, C4<100100>;
P_00000243026a6f08 .param/l "andi" 0 4 8, C4<001100>;
P_00000243026a6f40 .param/l "beq" 0 4 10, C4<000100>;
P_00000243026a6f78 .param/l "bne" 0 4 10, C4<000101>;
P_00000243026a6fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000243026a6fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000243026a7020 .param/l "j" 0 4 12, C4<000010>;
P_00000243026a7058 .param/l "jal" 0 4 12, C4<000011>;
P_00000243026a7090 .param/l "jr" 0 4 6, C4<001000>;
P_00000243026a70c8 .param/l "lw" 0 4 8, C4<100011>;
P_00000243026a7100 .param/l "nor_" 0 4 5, C4<100111>;
P_00000243026a7138 .param/l "or_" 0 4 5, C4<100101>;
P_00000243026a7170 .param/l "ori" 0 4 8, C4<001101>;
P_00000243026a71a8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000243026a71e0 .param/l "sll" 0 4 6, C4<000000>;
P_00000243026a7218 .param/l "slt" 0 4 5, C4<101010>;
P_00000243026a7250 .param/l "slti" 0 4 8, C4<101010>;
P_00000243026a7288 .param/l "srl" 0 4 6, C4<000010>;
P_00000243026a72c0 .param/l "sub" 0 4 5, C4<100010>;
P_00000243026a72f8 .param/l "subu" 0 4 5, C4<100011>;
P_00000243026a7330 .param/l "sw" 0 4 8, C4<101011>;
P_00000243026a7368 .param/l "xor_" 0 4 5, C4<100110>;
P_00000243026a73a0 .param/l "xori" 0 4 8, C4<001110>;
L_0000024302695630 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_0000024302695a20 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_0000024302694c90 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_00000243026957f0 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_0000024302695470 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_0000024302694de0 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_00000243026956a0 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_0000024302695240 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_00000243026954e0 .functor OR 1, v0000024302767700_0, v000002430268b930_0, C4<0>, C4<0>;
L_0000024302695550 .functor OR 1, L_0000024302768d80, L_0000024302767340, C4<0>, C4<0>;
L_0000024302694d70 .functor AND 1, L_00000243027c1cd0, L_00000243027c2310, C4<1>, C4<1>;
L_0000024302694d00 .functor NOT 1, v0000024302767a20_0, C4<0>, C4<0>, C4<0>;
L_00000243026958d0 .functor OR 1, L_00000243027c15f0, L_00000243027c1870, C4<0>, C4<0>;
L_0000024302694ec0 .functor OR 1, L_00000243026958d0, L_00000243027c10f0, C4<0>, C4<0>;
L_0000024302694bb0 .functor OR 1, L_00000243027c1c30, L_00000243027c2950, C4<0>, C4<0>;
L_0000024302695400 .functor AND 1, L_00000243027c28b0, L_0000024302694bb0, C4<1>, C4<1>;
L_00000243026952b0 .functor OR 1, L_00000243027c1690, L_00000243027c14b0, C4<0>, C4<0>;
L_0000024302695320 .functor AND 1, L_00000243027c1e10, L_00000243026952b0, C4<1>, C4<1>;
v000002430275cb10_0 .net "ALUOp", 3 0, v000002430268ca10_0;  1 drivers
v000002430275ccf0_0 .net "ALUResult", 31 0, v00000243026bd360_0;  1 drivers
v000002430275d650_0 .net "ALUSrc", 0 0, v000002430268c6f0_0;  1 drivers
v000002430275ced0_0 .net "ALUin2", 31 0, L_00000243027c1370;  1 drivers
v000002430275dab0_0 .net "MemReadEn", 0 0, v000002430268b430_0;  1 drivers
v000002430275d010_0 .net "MemWriteEn", 0 0, v000002430268ab70_0;  1 drivers
v000002430275d8d0_0 .net "MemtoReg", 0 0, v000002430268c510_0;  1 drivers
v000002430275ca70_0 .net "PC", 31 0, v000002430275c1b0_0;  alias, 1 drivers
v000002430275db50_0 .net "PCPlus1", 31 0, L_0000024302768600;  1 drivers
v000002430275dbf0_0 .net "PCsrc", 1 0, v00000243026bd540_0;  1 drivers
v000002430275cf70_0 .net "RegDst", 0 0, v000002430268b7f0_0;  1 drivers
v000002430275d6f0_0 .net "RegWriteEn", 0 0, v000002430268ac10_0;  1 drivers
v000002430275d970_0 .net "WriteRegister", 4 0, L_00000243027c2f90;  1 drivers
v000002430275d330_0 .net *"_ivl_0", 0 0, L_0000024302695630;  1 drivers
L_00000243027690d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002430275dd30_0 .net/2u *"_ivl_10", 4 0, L_00000243027690d0;  1 drivers
L_00000243027694c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002430275c250_0 .net *"_ivl_101", 15 0, L_00000243027694c0;  1 drivers
v000002430275ddd0_0 .net *"_ivl_102", 31 0, L_00000243027c2270;  1 drivers
L_0000024302769508 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002430275dc90_0 .net *"_ivl_105", 25 0, L_0000024302769508;  1 drivers
L_0000024302769550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002430275ce30_0 .net/2u *"_ivl_106", 31 0, L_0000024302769550;  1 drivers
v000002430275cbb0_0 .net *"_ivl_108", 0 0, L_00000243027c1cd0;  1 drivers
L_0000024302769598 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002430275d1f0_0 .net/2u *"_ivl_110", 5 0, L_0000024302769598;  1 drivers
v000002430275d5b0_0 .net *"_ivl_112", 0 0, L_00000243027c2310;  1 drivers
v000002430275de70_0 .net *"_ivl_115", 0 0, L_0000024302694d70;  1 drivers
v000002430275d790_0 .net *"_ivl_116", 47 0, L_00000243027c2090;  1 drivers
L_00000243027695e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002430275c4d0_0 .net *"_ivl_119", 15 0, L_00000243027695e0;  1 drivers
L_0000024302769118 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002430275df10_0 .net/2u *"_ivl_12", 5 0, L_0000024302769118;  1 drivers
v000002430275d3d0_0 .net *"_ivl_120", 47 0, L_00000243027c1b90;  1 drivers
L_0000024302769628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002430275c070_0 .net *"_ivl_123", 15 0, L_0000024302769628;  1 drivers
v000002430275c2f0_0 .net *"_ivl_125", 0 0, L_00000243027c1eb0;  1 drivers
v000002430275c110_0 .net *"_ivl_126", 31 0, L_00000243027c1a50;  1 drivers
v000002430275d470_0 .net *"_ivl_128", 47 0, L_00000243027c1ff0;  1 drivers
v000002430275d510_0 .net *"_ivl_130", 47 0, L_00000243027c1f50;  1 drivers
v000002430275c430_0 .net *"_ivl_132", 47 0, L_00000243027c2ef0;  1 drivers
v000002430275c570_0 .net *"_ivl_134", 47 0, L_00000243027c2db0;  1 drivers
L_0000024302769670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002430275c890_0 .net/2u *"_ivl_138", 1 0, L_0000024302769670;  1 drivers
v000002430275cc50_0 .net *"_ivl_14", 0 0, L_0000024302768740;  1 drivers
v000002430275da10_0 .net *"_ivl_140", 0 0, L_00000243027c2c70;  1 drivers
L_00000243027696b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002430275c610_0 .net/2u *"_ivl_142", 1 0, L_00000243027696b8;  1 drivers
v000002430275c6b0_0 .net *"_ivl_144", 0 0, L_00000243027c2d10;  1 drivers
L_0000024302769700 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002430275c750_0 .net/2u *"_ivl_146", 1 0, L_0000024302769700;  1 drivers
v000002430275c7f0_0 .net *"_ivl_148", 0 0, L_00000243027c2bd0;  1 drivers
L_0000024302769748 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002430275cd90_0 .net/2u *"_ivl_150", 31 0, L_0000024302769748;  1 drivers
L_0000024302769790 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002430275c930_0 .net/2u *"_ivl_152", 31 0, L_0000024302769790;  1 drivers
v0000024302763820_0 .net *"_ivl_154", 31 0, L_00000243027c29f0;  1 drivers
v0000024302764f40_0 .net *"_ivl_156", 31 0, L_00000243027c23b0;  1 drivers
L_0000024302769160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024302764a40_0 .net/2u *"_ivl_16", 4 0, L_0000024302769160;  1 drivers
v0000024302764ea0_0 .net *"_ivl_160", 0 0, L_0000024302694d00;  1 drivers
L_0000024302769820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243027642c0_0 .net/2u *"_ivl_162", 31 0, L_0000024302769820;  1 drivers
L_00000243027698f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024302763f00_0 .net/2u *"_ivl_166", 5 0, L_00000243027698f8;  1 drivers
v0000024302764680_0 .net *"_ivl_168", 0 0, L_00000243027c15f0;  1 drivers
L_0000024302769940 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024302763780_0 .net/2u *"_ivl_170", 5 0, L_0000024302769940;  1 drivers
v0000024302764360_0 .net *"_ivl_172", 0 0, L_00000243027c1870;  1 drivers
v00000243027644a0_0 .net *"_ivl_175", 0 0, L_00000243026958d0;  1 drivers
L_0000024302769988 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024302764ae0_0 .net/2u *"_ivl_176", 5 0, L_0000024302769988;  1 drivers
v0000024302764e00_0 .net *"_ivl_178", 0 0, L_00000243027c10f0;  1 drivers
v0000024302764220_0 .net *"_ivl_181", 0 0, L_0000024302694ec0;  1 drivers
L_00000243027699d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302763dc0_0 .net/2u *"_ivl_182", 15 0, L_00000243027699d0;  1 drivers
v00000243027635a0_0 .net *"_ivl_184", 31 0, L_00000243027c2590;  1 drivers
v00000243027638c0_0 .net *"_ivl_187", 0 0, L_00000243027c12d0;  1 drivers
v0000024302763960_0 .net *"_ivl_188", 15 0, L_00000243027c26d0;  1 drivers
v0000024302763d20_0 .net *"_ivl_19", 4 0, L_0000024302767480;  1 drivers
v0000024302764d60_0 .net *"_ivl_190", 31 0, L_00000243027c2b30;  1 drivers
v00000243027630a0_0 .net *"_ivl_194", 31 0, L_00000243027c2810;  1 drivers
L_0000024302769a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302763aa0_0 .net *"_ivl_197", 25 0, L_0000024302769a18;  1 drivers
L_0000024302769a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302764180_0 .net/2u *"_ivl_198", 31 0, L_0000024302769a60;  1 drivers
L_0000024302769088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024302764400_0 .net/2u *"_ivl_2", 5 0, L_0000024302769088;  1 drivers
v0000024302764720_0 .net *"_ivl_20", 4 0, L_00000243027687e0;  1 drivers
v0000024302764b80_0 .net *"_ivl_200", 0 0, L_00000243027c28b0;  1 drivers
L_0000024302769aa8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024302763140_0 .net/2u *"_ivl_202", 5 0, L_0000024302769aa8;  1 drivers
v0000024302763a00_0 .net *"_ivl_204", 0 0, L_00000243027c1c30;  1 drivers
L_0000024302769af0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024302763e60_0 .net/2u *"_ivl_206", 5 0, L_0000024302769af0;  1 drivers
v0000024302764c20_0 .net *"_ivl_208", 0 0, L_00000243027c2950;  1 drivers
v0000024302763500_0 .net *"_ivl_211", 0 0, L_0000024302694bb0;  1 drivers
v0000024302763b40_0 .net *"_ivl_213", 0 0, L_0000024302695400;  1 drivers
L_0000024302769b38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000243027631e0_0 .net/2u *"_ivl_214", 5 0, L_0000024302769b38;  1 drivers
v0000024302763640_0 .net *"_ivl_216", 0 0, L_00000243027c2a90;  1 drivers
L_0000024302769b80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024302763280_0 .net/2u *"_ivl_218", 31 0, L_0000024302769b80;  1 drivers
v0000024302764cc0_0 .net *"_ivl_220", 31 0, L_00000243027c1190;  1 drivers
v0000024302763be0_0 .net *"_ivl_224", 31 0, L_00000243027c1410;  1 drivers
L_0000024302769bc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302763fa0_0 .net *"_ivl_227", 25 0, L_0000024302769bc8;  1 drivers
L_0000024302769c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302763460_0 .net/2u *"_ivl_228", 31 0, L_0000024302769c10;  1 drivers
v0000024302763c80_0 .net *"_ivl_230", 0 0, L_00000243027c1e10;  1 drivers
L_0000024302769c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000243027636e0_0 .net/2u *"_ivl_232", 5 0, L_0000024302769c58;  1 drivers
v00000243027647c0_0 .net *"_ivl_234", 0 0, L_00000243027c1690;  1 drivers
L_0000024302769ca0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024302763320_0 .net/2u *"_ivl_236", 5 0, L_0000024302769ca0;  1 drivers
v0000024302764540_0 .net *"_ivl_238", 0 0, L_00000243027c14b0;  1 drivers
v00000243027645e0_0 .net *"_ivl_24", 0 0, L_0000024302694c90;  1 drivers
v0000024302764860_0 .net *"_ivl_241", 0 0, L_00000243026952b0;  1 drivers
v0000024302764040_0 .net *"_ivl_243", 0 0, L_0000024302695320;  1 drivers
L_0000024302769ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000243027640e0_0 .net/2u *"_ivl_244", 5 0, L_0000024302769ce8;  1 drivers
v0000024302764900_0 .net *"_ivl_246", 0 0, L_00000243027c1910;  1 drivers
v00000243027633c0_0 .net *"_ivl_248", 31 0, L_00000243027c1af0;  1 drivers
L_00000243027691a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000243027649a0_0 .net/2u *"_ivl_26", 4 0, L_00000243027691a8;  1 drivers
v0000024302766eb0_0 .net *"_ivl_29", 4 0, L_00000243027677a0;  1 drivers
v00000243027662d0_0 .net *"_ivl_32", 0 0, L_00000243026957f0;  1 drivers
L_00000243027691f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000243027667d0_0 .net/2u *"_ivl_34", 4 0, L_00000243027691f0;  1 drivers
v00000243027656f0_0 .net *"_ivl_37", 4 0, L_00000243027670c0;  1 drivers
v0000024302765a10_0 .net *"_ivl_40", 0 0, L_0000024302695470;  1 drivers
L_0000024302769238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302766c30_0 .net/2u *"_ivl_42", 15 0, L_0000024302769238;  1 drivers
v0000024302765d30_0 .net *"_ivl_45", 15 0, L_00000243027678e0;  1 drivers
v00000243027650b0_0 .net *"_ivl_48", 0 0, L_0000024302694de0;  1 drivers
v0000024302765ab0_0 .net *"_ivl_5", 5 0, L_0000024302767b60;  1 drivers
L_0000024302769280 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302765b50_0 .net/2u *"_ivl_50", 36 0, L_0000024302769280;  1 drivers
L_00000243027692c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302765470_0 .net/2u *"_ivl_52", 31 0, L_00000243027692c8;  1 drivers
v0000024302766370_0 .net *"_ivl_55", 4 0, L_0000024302767200;  1 drivers
v0000024302766190_0 .net *"_ivl_56", 36 0, L_0000024302768880;  1 drivers
v0000024302766730_0 .net *"_ivl_58", 36 0, L_0000024302767fc0;  1 drivers
v0000024302765150_0 .net *"_ivl_62", 0 0, L_00000243026956a0;  1 drivers
L_0000024302769310 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024302765650_0 .net/2u *"_ivl_64", 5 0, L_0000024302769310;  1 drivers
v00000243027651f0_0 .net *"_ivl_67", 5 0, L_0000024302768ba0;  1 drivers
v0000024302766550_0 .net *"_ivl_70", 0 0, L_0000024302695240;  1 drivers
L_0000024302769358 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302766690_0 .net/2u *"_ivl_72", 57 0, L_0000024302769358;  1 drivers
L_00000243027693a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024302765290_0 .net/2u *"_ivl_74", 31 0, L_00000243027693a0;  1 drivers
v0000024302765e70_0 .net *"_ivl_77", 25 0, L_0000024302768240;  1 drivers
v0000024302766050_0 .net *"_ivl_78", 57 0, L_0000024302767660;  1 drivers
v0000024302765830_0 .net *"_ivl_8", 0 0, L_0000024302695a20;  1 drivers
v0000024302765bf0_0 .net *"_ivl_80", 57 0, L_00000243027682e0;  1 drivers
L_00000243027693e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024302765c90_0 .net/2u *"_ivl_84", 31 0, L_00000243027693e8;  1 drivers
L_0000024302769430 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024302765fb0_0 .net/2u *"_ivl_88", 5 0, L_0000024302769430;  1 drivers
v0000024302765330_0 .net *"_ivl_90", 0 0, L_0000024302768d80;  1 drivers
L_0000024302769478 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024302766230_0 .net/2u *"_ivl_92", 5 0, L_0000024302769478;  1 drivers
v00000243027658d0_0 .net *"_ivl_94", 0 0, L_0000024302767340;  1 drivers
v00000243027655b0_0 .net *"_ivl_97", 0 0, L_0000024302695550;  1 drivers
v0000024302766410_0 .net *"_ivl_98", 47 0, L_0000024302767840;  1 drivers
v00000243027664b0_0 .net "adderResult", 31 0, L_00000243027c2e50;  1 drivers
v0000024302766910_0 .net "address", 31 0, L_00000243027672a0;  1 drivers
v0000024302766e10_0 .net "clk", 0 0, L_00000243026954e0;  alias, 1 drivers
v0000024302765970_0 .var "cycles_consumed", 31 0;
o0000024302711888 .functor BUFZ 1, C4<z>; HiZ drive
v00000243027660f0_0 .net "excep_flag", 0 0, o0000024302711888;  0 drivers
v0000024302765dd0_0 .net "extImm", 31 0, L_00000243027c2770;  1 drivers
v0000024302766f50_0 .net "funct", 5 0, L_0000024302768ce0;  1 drivers
v0000024302765790_0 .net "hlt", 0 0, v000002430268b930_0;  1 drivers
v0000024302765f10_0 .net "imm", 15 0, L_0000024302767d40;  1 drivers
v00000243027665f0_0 .net "immediate", 31 0, L_00000243027c1230;  1 drivers
v0000024302766cd0_0 .net "input_clk", 0 0, v0000024302767700_0;  1 drivers
v0000024302766870_0 .net "instruction", 31 0, L_00000243027c2450;  1 drivers
v00000243027669b0_0 .net "memoryReadData", 31 0, v000002430275d0b0_0;  1 drivers
v0000024302766a50_0 .net "nextPC", 31 0, L_00000243027c1d70;  1 drivers
v0000024302766af0_0 .net "opcode", 5 0, L_0000024302768f60;  1 drivers
v0000024302766b90_0 .net "rd", 4 0, L_0000024302768b00;  1 drivers
v0000024302766d70_0 .net "readData1", 31 0, L_0000024302695a90;  1 drivers
v00000243027653d0_0 .net "readData1_w", 31 0, L_00000243027c5230;  1 drivers
v0000024302765510_0 .net "readData2", 31 0, L_0000024302695780;  1 drivers
v0000024302767ac0_0 .net "regs0", 31 0, L_0000024302695940;  alias, 1 drivers
v0000024302768560_0 .net "regs1", 31 0, L_0000024302695010;  alias, 1 drivers
v0000024302768060_0 .net "regs2", 31 0, L_0000024302695860;  alias, 1 drivers
v0000024302767c00_0 .net "regs3", 31 0, L_0000024302694f30;  alias, 1 drivers
v0000024302767980_0 .net "regs4", 31 0, L_0000024302694e50;  alias, 1 drivers
v0000024302768100_0 .net "regs5", 31 0, L_0000024302695390;  alias, 1 drivers
v0000024302768e20_0 .net "rs", 4 0, L_00000243027681a0;  1 drivers
v0000024302768ec0_0 .net "rst", 0 0, v0000024302767a20_0;  1 drivers
v0000024302768420_0 .net "rt", 4 0, L_0000024302767520;  1 drivers
v0000024302768920_0 .net "shamt", 31 0, L_0000024302767de0;  1 drivers
v0000024302768380_0 .net "wire_instruction", 31 0, L_0000024302695710;  1 drivers
v00000243027689c0_0 .net "writeData", 31 0, L_00000243027c46f0;  1 drivers
v00000243027684c0_0 .net "zero", 0 0, L_00000243027c4a10;  1 drivers
L_0000024302767b60 .part L_00000243027c2450, 26, 6;
L_0000024302768f60 .functor MUXZ 6, L_0000024302767b60, L_0000024302769088, L_0000024302695630, C4<>;
L_0000024302768740 .cmp/eq 6, L_0000024302768f60, L_0000024302769118;
L_0000024302767480 .part L_00000243027c2450, 11, 5;
L_00000243027687e0 .functor MUXZ 5, L_0000024302767480, L_0000024302769160, L_0000024302768740, C4<>;
L_0000024302768b00 .functor MUXZ 5, L_00000243027687e0, L_00000243027690d0, L_0000024302695a20, C4<>;
L_00000243027677a0 .part L_00000243027c2450, 21, 5;
L_00000243027681a0 .functor MUXZ 5, L_00000243027677a0, L_00000243027691a8, L_0000024302694c90, C4<>;
L_00000243027670c0 .part L_00000243027c2450, 16, 5;
L_0000024302767520 .functor MUXZ 5, L_00000243027670c0, L_00000243027691f0, L_00000243026957f0, C4<>;
L_00000243027678e0 .part L_00000243027c2450, 0, 16;
L_0000024302767d40 .functor MUXZ 16, L_00000243027678e0, L_0000024302769238, L_0000024302695470, C4<>;
L_0000024302767200 .part L_00000243027c2450, 6, 5;
L_0000024302768880 .concat [ 5 32 0 0], L_0000024302767200, L_00000243027692c8;
L_0000024302767fc0 .functor MUXZ 37, L_0000024302768880, L_0000024302769280, L_0000024302694de0, C4<>;
L_0000024302767de0 .part L_0000024302767fc0, 0, 32;
L_0000024302768ba0 .part L_00000243027c2450, 0, 6;
L_0000024302768ce0 .functor MUXZ 6, L_0000024302768ba0, L_0000024302769310, L_00000243026956a0, C4<>;
L_0000024302768240 .part L_00000243027c2450, 0, 26;
L_0000024302767660 .concat [ 26 32 0 0], L_0000024302768240, L_00000243027693a0;
L_00000243027682e0 .functor MUXZ 58, L_0000024302767660, L_0000024302769358, L_0000024302695240, C4<>;
L_00000243027672a0 .part L_00000243027682e0, 0, 32;
L_0000024302768600 .arith/sum 32, v000002430275c1b0_0, L_00000243027693e8;
L_0000024302768d80 .cmp/eq 6, L_0000024302768f60, L_0000024302769430;
L_0000024302767340 .cmp/eq 6, L_0000024302768f60, L_0000024302769478;
L_0000024302767840 .concat [ 32 16 0 0], L_00000243027672a0, L_00000243027694c0;
L_00000243027c2270 .concat [ 6 26 0 0], L_0000024302768f60, L_0000024302769508;
L_00000243027c1cd0 .cmp/eq 32, L_00000243027c2270, L_0000024302769550;
L_00000243027c2310 .cmp/eq 6, L_0000024302768ce0, L_0000024302769598;
L_00000243027c2090 .concat [ 32 16 0 0], L_0000024302695a90, L_00000243027695e0;
L_00000243027c1b90 .concat [ 32 16 0 0], v000002430275c1b0_0, L_0000024302769628;
L_00000243027c1eb0 .part L_0000024302767d40, 15, 1;
LS_00000243027c1a50_0_0 .concat [ 1 1 1 1], L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0;
LS_00000243027c1a50_0_4 .concat [ 1 1 1 1], L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0;
LS_00000243027c1a50_0_8 .concat [ 1 1 1 1], L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0;
LS_00000243027c1a50_0_12 .concat [ 1 1 1 1], L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0;
LS_00000243027c1a50_0_16 .concat [ 1 1 1 1], L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0;
LS_00000243027c1a50_0_20 .concat [ 1 1 1 1], L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0;
LS_00000243027c1a50_0_24 .concat [ 1 1 1 1], L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0;
LS_00000243027c1a50_0_28 .concat [ 1 1 1 1], L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0, L_00000243027c1eb0;
LS_00000243027c1a50_1_0 .concat [ 4 4 4 4], LS_00000243027c1a50_0_0, LS_00000243027c1a50_0_4, LS_00000243027c1a50_0_8, LS_00000243027c1a50_0_12;
LS_00000243027c1a50_1_4 .concat [ 4 4 4 4], LS_00000243027c1a50_0_16, LS_00000243027c1a50_0_20, LS_00000243027c1a50_0_24, LS_00000243027c1a50_0_28;
L_00000243027c1a50 .concat [ 16 16 0 0], LS_00000243027c1a50_1_0, LS_00000243027c1a50_1_4;
L_00000243027c1ff0 .concat [ 16 32 0 0], L_0000024302767d40, L_00000243027c1a50;
L_00000243027c1f50 .arith/sum 48, L_00000243027c1b90, L_00000243027c1ff0;
L_00000243027c2ef0 .functor MUXZ 48, L_00000243027c1f50, L_00000243027c2090, L_0000024302694d70, C4<>;
L_00000243027c2db0 .functor MUXZ 48, L_00000243027c2ef0, L_0000024302767840, L_0000024302695550, C4<>;
L_00000243027c2e50 .part L_00000243027c2db0, 0, 32;
L_00000243027c2c70 .cmp/eq 2, v00000243026bd540_0, L_0000024302769670;
L_00000243027c2d10 .cmp/eq 2, v00000243026bd540_0, L_00000243027696b8;
L_00000243027c2bd0 .cmp/eq 2, v00000243026bd540_0, L_0000024302769700;
L_00000243027c29f0 .functor MUXZ 32, L_0000024302769790, L_0000024302769748, L_00000243027c2bd0, C4<>;
L_00000243027c23b0 .functor MUXZ 32, L_00000243027c29f0, L_00000243027c2e50, L_00000243027c2d10, C4<>;
L_00000243027c1d70 .functor MUXZ 32, L_00000243027c23b0, L_0000024302768600, L_00000243027c2c70, C4<>;
L_00000243027c2450 .functor MUXZ 32, L_0000024302695710, L_0000024302769820, L_0000024302694d00, C4<>;
L_00000243027c15f0 .cmp/eq 6, L_0000024302768f60, L_00000243027698f8;
L_00000243027c1870 .cmp/eq 6, L_0000024302768f60, L_0000024302769940;
L_00000243027c10f0 .cmp/eq 6, L_0000024302768f60, L_0000024302769988;
L_00000243027c2590 .concat [ 16 16 0 0], L_0000024302767d40, L_00000243027699d0;
L_00000243027c12d0 .part L_0000024302767d40, 15, 1;
LS_00000243027c26d0_0_0 .concat [ 1 1 1 1], L_00000243027c12d0, L_00000243027c12d0, L_00000243027c12d0, L_00000243027c12d0;
LS_00000243027c26d0_0_4 .concat [ 1 1 1 1], L_00000243027c12d0, L_00000243027c12d0, L_00000243027c12d0, L_00000243027c12d0;
LS_00000243027c26d0_0_8 .concat [ 1 1 1 1], L_00000243027c12d0, L_00000243027c12d0, L_00000243027c12d0, L_00000243027c12d0;
LS_00000243027c26d0_0_12 .concat [ 1 1 1 1], L_00000243027c12d0, L_00000243027c12d0, L_00000243027c12d0, L_00000243027c12d0;
L_00000243027c26d0 .concat [ 4 4 4 4], LS_00000243027c26d0_0_0, LS_00000243027c26d0_0_4, LS_00000243027c26d0_0_8, LS_00000243027c26d0_0_12;
L_00000243027c2b30 .concat [ 16 16 0 0], L_0000024302767d40, L_00000243027c26d0;
L_00000243027c2770 .functor MUXZ 32, L_00000243027c2b30, L_00000243027c2590, L_0000024302694ec0, C4<>;
L_00000243027c2810 .concat [ 6 26 0 0], L_0000024302768f60, L_0000024302769a18;
L_00000243027c28b0 .cmp/eq 32, L_00000243027c2810, L_0000024302769a60;
L_00000243027c1c30 .cmp/eq 6, L_0000024302768ce0, L_0000024302769aa8;
L_00000243027c2950 .cmp/eq 6, L_0000024302768ce0, L_0000024302769af0;
L_00000243027c2a90 .cmp/eq 6, L_0000024302768f60, L_0000024302769b38;
L_00000243027c1190 .functor MUXZ 32, L_00000243027c2770, L_0000024302769b80, L_00000243027c2a90, C4<>;
L_00000243027c1230 .functor MUXZ 32, L_00000243027c1190, L_0000024302767de0, L_0000024302695400, C4<>;
L_00000243027c1410 .concat [ 6 26 0 0], L_0000024302768f60, L_0000024302769bc8;
L_00000243027c1e10 .cmp/eq 32, L_00000243027c1410, L_0000024302769c10;
L_00000243027c1690 .cmp/eq 6, L_0000024302768ce0, L_0000024302769c58;
L_00000243027c14b0 .cmp/eq 6, L_0000024302768ce0, L_0000024302769ca0;
L_00000243027c1910 .cmp/eq 6, L_0000024302768f60, L_0000024302769ce8;
L_00000243027c1af0 .functor MUXZ 32, L_0000024302695a90, v000002430275c1b0_0, L_00000243027c1910, C4<>;
L_00000243027c5230 .functor MUXZ 32, L_00000243027c1af0, L_0000024302695780, L_0000024302695320, C4<>;
S_0000024302620b80 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024302698250 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024302694fa0 .functor NOT 1, v000002430268c6f0_0, C4<0>, C4<0>, C4<0>;
v000002430268c8d0_0 .net *"_ivl_0", 0 0, L_0000024302694fa0;  1 drivers
v000002430268b750_0 .net "in1", 31 0, L_0000024302695780;  alias, 1 drivers
v000002430268c290_0 .net "in2", 31 0, L_00000243027c1230;  alias, 1 drivers
v000002430268c3d0_0 .net "out", 31 0, L_00000243027c1370;  alias, 1 drivers
v000002430268c970_0 .net "s", 0 0, v000002430268c6f0_0;  alias, 1 drivers
L_00000243027c1370 .functor MUXZ 32, L_00000243027c1230, L_0000024302695780, L_0000024302694fa0, C4<>;
S_0000024302620d10 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000243026bb450 .param/l "RType" 0 4 2, C4<000000>;
P_00000243026bb488 .param/l "add" 0 4 5, C4<100000>;
P_00000243026bb4c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000243026bb4f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000243026bb530 .param/l "and_" 0 4 5, C4<100100>;
P_00000243026bb568 .param/l "andi" 0 4 8, C4<001100>;
P_00000243026bb5a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000243026bb5d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000243026bb610 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000243026bb648 .param/l "j" 0 4 12, C4<000010>;
P_00000243026bb680 .param/l "jal" 0 4 12, C4<000011>;
P_00000243026bb6b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000243026bb6f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000243026bb728 .param/l "nor_" 0 4 5, C4<100111>;
P_00000243026bb760 .param/l "or_" 0 4 5, C4<100101>;
P_00000243026bb798 .param/l "ori" 0 4 8, C4<001101>;
P_00000243026bb7d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000243026bb808 .param/l "sll" 0 4 6, C4<000000>;
P_00000243026bb840 .param/l "slt" 0 4 5, C4<101010>;
P_00000243026bb878 .param/l "slti" 0 4 8, C4<101010>;
P_00000243026bb8b0 .param/l "srl" 0 4 6, C4<000010>;
P_00000243026bb8e8 .param/l "sub" 0 4 5, C4<100010>;
P_00000243026bb920 .param/l "subu" 0 4 5, C4<100011>;
P_00000243026bb958 .param/l "sw" 0 4 8, C4<101011>;
P_00000243026bb990 .param/l "xor_" 0 4 5, C4<100110>;
P_00000243026bb9c8 .param/l "xori" 0 4 8, C4<001110>;
v000002430268ca10_0 .var "ALUOp", 3 0;
v000002430268c6f0_0 .var "ALUSrc", 0 0;
v000002430268b430_0 .var "MemReadEn", 0 0;
v000002430268ab70_0 .var "MemWriteEn", 0 0;
v000002430268c510_0 .var "MemtoReg", 0 0;
v000002430268b7f0_0 .var "RegDst", 0 0;
v000002430268ac10_0 .var "RegWriteEn", 0 0;
v000002430268b890_0 .net "funct", 5 0, L_0000024302768ce0;  alias, 1 drivers
v000002430268b930_0 .var "hlt", 0 0;
v000002430268acb0_0 .net "opcode", 5 0, L_0000024302768f60;  alias, 1 drivers
v000002430268b4d0_0 .net "rst", 0 0, v0000024302767a20_0;  alias, 1 drivers
E_00000243026982d0 .event anyedge, v000002430268b4d0_0, v000002430268acb0_0, v000002430268b890_0;
S_000002430263a350 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000024302695710 .functor BUFZ 32, L_00000243027c2130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002430268bed0 .array "InstMem", 0 1023, 31 0;
v000002430268c790_0 .net *"_ivl_0", 31 0, L_00000243027c2130;  1 drivers
v000002430268bc50_0 .net *"_ivl_3", 9 0, L_00000243027c2630;  1 drivers
v000002430268b570_0 .net *"_ivl_4", 11 0, L_00000243027c17d0;  1 drivers
L_00000243027697d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002430268b610_0 .net *"_ivl_7", 1 0, L_00000243027697d8;  1 drivers
v000002430268be30_0 .net "address", 31 0, v000002430275c1b0_0;  alias, 1 drivers
v000002430268bf70_0 .var/i "i", 31 0;
v000002430268c650_0 .net "q", 31 0, L_0000024302695710;  alias, 1 drivers
L_00000243027c2130 .array/port v000002430268bed0, L_00000243027c17d0;
L_00000243027c2630 .part v000002430275c1b0_0, 0, 10;
L_00000243027c17d0 .concat [ 10 2 0 0], L_00000243027c2630, L_00000243027697d8;
S_000002430263a4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000024302695a90 .functor BUFZ 32, L_00000243027c21d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024302695780 .functor BUFZ 32, L_00000243027c1550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243026bc5a0_1 .array/port v00000243026bc5a0, 1;
L_0000024302695940 .functor BUFZ 32, v00000243026bc5a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243026bc5a0_2 .array/port v00000243026bc5a0, 2;
L_0000024302695010 .functor BUFZ 32, v00000243026bc5a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243026bc5a0_3 .array/port v00000243026bc5a0, 3;
L_0000024302695860 .functor BUFZ 32, v00000243026bc5a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243026bc5a0_4 .array/port v00000243026bc5a0, 4;
L_0000024302694f30 .functor BUFZ 32, v00000243026bc5a0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243026bc5a0_5 .array/port v00000243026bc5a0, 5;
L_0000024302694e50 .functor BUFZ 32, v00000243026bc5a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000243026bc5a0_6 .array/port v00000243026bc5a0, 6;
L_0000024302695390 .functor BUFZ 32, v00000243026bc5a0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024302667710_0 .net *"_ivl_0", 31 0, L_00000243027c21d0;  1 drivers
v00000243026bc280_0 .net *"_ivl_10", 6 0, L_00000243027c24f0;  1 drivers
L_00000243027698b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000243026bc320_0 .net *"_ivl_13", 1 0, L_00000243027698b0;  1 drivers
v00000243026bc500_0 .net *"_ivl_2", 6 0, L_00000243027c19b0;  1 drivers
L_0000024302769868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000243026bc460_0 .net *"_ivl_5", 1 0, L_0000024302769868;  1 drivers
v00000243026bbec0_0 .net *"_ivl_8", 31 0, L_00000243027c1550;  1 drivers
v00000243026bd7c0_0 .net "clk", 0 0, L_00000243026954e0;  alias, 1 drivers
v00000243026bcbe0_0 .var/i "i", 31 0;
v00000243026bd900_0 .net "readData1", 31 0, L_0000024302695a90;  alias, 1 drivers
v00000243026bc1e0_0 .net "readData2", 31 0, L_0000024302695780;  alias, 1 drivers
v00000243026bd680_0 .net "readRegister1", 4 0, L_00000243027681a0;  alias, 1 drivers
v00000243026bc3c0_0 .net "readRegister2", 4 0, L_0000024302767520;  alias, 1 drivers
v00000243026bc5a0 .array "registers", 31 0, 31 0;
v00000243026bd720_0 .net "regs0", 31 0, L_0000024302695940;  alias, 1 drivers
v00000243026bc8c0_0 .net "regs1", 31 0, L_0000024302695010;  alias, 1 drivers
v00000243026bce60_0 .net "regs2", 31 0, L_0000024302695860;  alias, 1 drivers
v00000243026bcaa0_0 .net "regs3", 31 0, L_0000024302694f30;  alias, 1 drivers
v00000243026bcd20_0 .net "regs4", 31 0, L_0000024302694e50;  alias, 1 drivers
v00000243026bcc80_0 .net "regs5", 31 0, L_0000024302695390;  alias, 1 drivers
v00000243026bc640_0 .net "rst", 0 0, v0000024302767a20_0;  alias, 1 drivers
v00000243026bcf00_0 .net "we", 0 0, v000002430268ac10_0;  alias, 1 drivers
v00000243026bcb40_0 .net "writeData", 31 0, L_00000243027c46f0;  alias, 1 drivers
v00000243026bcdc0_0 .net "writeRegister", 4 0, L_00000243027c2f90;  alias, 1 drivers
E_0000024302698650/0 .event negedge, v000002430268b4d0_0;
E_0000024302698650/1 .event posedge, v00000243026bd7c0_0;
E_0000024302698650 .event/or E_0000024302698650/0, E_0000024302698650/1;
L_00000243027c21d0 .array/port v00000243026bc5a0, L_00000243027c19b0;
L_00000243027c19b0 .concat [ 5 2 0 0], L_00000243027681a0, L_0000024302769868;
L_00000243027c1550 .array/port v00000243026bc5a0, L_00000243027c24f0;
L_00000243027c24f0 .concat [ 5 2 0 0], L_0000024302767520, L_00000243027698b0;
S_0000024302620240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002430263a4e0;
 .timescale 0 0;
v0000024302666e50_0 .var/i "i", 31 0;
S_00000243026203d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024302698190 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000243026950f0 .functor NOT 1, v000002430268b7f0_0, C4<0>, C4<0>, C4<0>;
v00000243026bbd80_0 .net *"_ivl_0", 0 0, L_00000243026950f0;  1 drivers
v00000243026bbf60_0 .net "in1", 4 0, L_0000024302767520;  alias, 1 drivers
v00000243026bc140_0 .net "in2", 4 0, L_0000024302768b00;  alias, 1 drivers
v00000243026bc6e0_0 .net "out", 4 0, L_00000243027c2f90;  alias, 1 drivers
v00000243026bc000_0 .net "s", 0 0, v000002430268b7f0_0;  alias, 1 drivers
L_00000243027c2f90 .functor MUXZ 5, L_0000024302768b00, L_0000024302767520, L_00000243026950f0, C4<>;
S_0000024302652980 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024302698950 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000243026565a0 .functor NOT 1, v000002430268c510_0, C4<0>, C4<0>, C4<0>;
v00000243026bc780_0 .net *"_ivl_0", 0 0, L_00000243026565a0;  1 drivers
v00000243026bc820_0 .net "in1", 31 0, v00000243026bd360_0;  alias, 1 drivers
v00000243026bd040_0 .net "in2", 31 0, v000002430275d0b0_0;  alias, 1 drivers
v00000243026bd400_0 .net "out", 31 0, L_00000243027c46f0;  alias, 1 drivers
v00000243026bbba0_0 .net "s", 0 0, v000002430268c510_0;  alias, 1 drivers
L_00000243027c46f0 .functor MUXZ 32, v000002430275d0b0_0, v00000243026bd360_0, L_00000243026565a0, C4<>;
S_0000024302652b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024302606af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024302606b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000024302606b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024302606b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000024302606bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024302606c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024302606c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024302606c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024302606cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024302606ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024302606d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024302606d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024302769d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000243026bd5e0_0 .net/2u *"_ivl_0", 31 0, L_0000024302769d30;  1 drivers
v00000243026bbe20_0 .net "opSel", 3 0, v000002430268ca10_0;  alias, 1 drivers
v00000243026bd0e0_0 .net "operand1", 31 0, L_00000243027c5230;  alias, 1 drivers
v00000243026bd4a0_0 .net "operand2", 31 0, L_00000243027c1370;  alias, 1 drivers
v00000243026bd360_0 .var "result", 31 0;
v00000243026bbb00_0 .net "zero", 0 0, L_00000243027c4a10;  alias, 1 drivers
E_0000024302698310 .event anyedge, v000002430268ca10_0, v00000243026bd0e0_0, v000002430268c3d0_0;
L_00000243027c4a10 .cmp/eq 32, v00000243026bd360_0, L_0000024302769d30;
S_0000024302606da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000243026bda20 .param/l "RType" 0 4 2, C4<000000>;
P_00000243026bda58 .param/l "add" 0 4 5, C4<100000>;
P_00000243026bda90 .param/l "addi" 0 4 8, C4<001000>;
P_00000243026bdac8 .param/l "addu" 0 4 5, C4<100001>;
P_00000243026bdb00 .param/l "and_" 0 4 5, C4<100100>;
P_00000243026bdb38 .param/l "andi" 0 4 8, C4<001100>;
P_00000243026bdb70 .param/l "beq" 0 4 10, C4<000100>;
P_00000243026bdba8 .param/l "bne" 0 4 10, C4<000101>;
P_00000243026bdbe0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000243026bdc18 .param/l "j" 0 4 12, C4<000010>;
P_00000243026bdc50 .param/l "jal" 0 4 12, C4<000011>;
P_00000243026bdc88 .param/l "jr" 0 4 6, C4<001000>;
P_00000243026bdcc0 .param/l "lw" 0 4 8, C4<100011>;
P_00000243026bdcf8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000243026bdd30 .param/l "or_" 0 4 5, C4<100101>;
P_00000243026bdd68 .param/l "ori" 0 4 8, C4<001101>;
P_00000243026bdda0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000243026bddd8 .param/l "sll" 0 4 6, C4<000000>;
P_00000243026bde10 .param/l "slt" 0 4 5, C4<101010>;
P_00000243026bde48 .param/l "slti" 0 4 8, C4<101010>;
P_00000243026bde80 .param/l "srl" 0 4 6, C4<000010>;
P_00000243026bdeb8 .param/l "sub" 0 4 5, C4<100010>;
P_00000243026bdef0 .param/l "subu" 0 4 5, C4<100011>;
P_00000243026bdf28 .param/l "sw" 0 4 8, C4<101011>;
P_00000243026bdf60 .param/l "xor_" 0 4 5, C4<100110>;
P_00000243026bdf98 .param/l "xori" 0 4 8, C4<001110>;
v00000243026bd540_0 .var "PCsrc", 1 0;
v00000243026bd860_0 .net "excep_flag", 0 0, o0000024302711888;  alias, 0 drivers
v00000243026bba60_0 .net "funct", 5 0, L_0000024302768ce0;  alias, 1 drivers
v00000243026bbc40_0 .net "opcode", 5 0, L_0000024302768f60;  alias, 1 drivers
v00000243026bd180_0 .net "operand1", 31 0, L_0000024302695a90;  alias, 1 drivers
v00000243026bc960_0 .net "operand2", 31 0, L_00000243027c1370;  alias, 1 drivers
v00000243026bca00_0 .net "rst", 0 0, v0000024302767a20_0;  alias, 1 drivers
E_00000243026983d0/0 .event anyedge, v000002430268b4d0_0, v00000243026bd860_0, v000002430268acb0_0, v00000243026bd900_0;
E_00000243026983d0/1 .event anyedge, v000002430268c3d0_0, v000002430268b890_0;
E_00000243026983d0 .event/or E_00000243026983d0/0, E_00000243026983d0/1;
S_00000243026395c0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000243026bcfa0 .array "DataMem", 0 1023, 31 0;
v00000243026bd220_0 .net "address", 31 0, v00000243026bd360_0;  alias, 1 drivers
v00000243026bd2c0_0 .net "clock", 0 0, L_00000243026954e0;  alias, 1 drivers
v00000243026bc0a0_0 .net "data", 31 0, L_0000024302695780;  alias, 1 drivers
v00000243026bbce0_0 .var/i "i", 31 0;
v000002430275d0b0_0 .var "q", 31 0;
v000002430275d830_0 .net "rden", 0 0, v000002430268b430_0;  alias, 1 drivers
v000002430275d290_0 .net "wren", 0 0, v000002430268ab70_0;  alias, 1 drivers
E_0000024302697d50 .event negedge, v00000243026bd7c0_0;
S_0000024302639750 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000243026a6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024302697ed0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002430275d150_0 .net "PCin", 31 0, L_00000243027c1d70;  alias, 1 drivers
v000002430275c1b0_0 .var "PCout", 31 0;
v000002430275c9d0_0 .net "clk", 0 0, L_00000243026954e0;  alias, 1 drivers
v000002430275c390_0 .net "rst", 0 0, v0000024302767a20_0;  alias, 1 drivers
    .scope S_0000024302606da0;
T_0 ;
    %wait E_00000243026983d0;
    %load/vec4 v00000243026bca00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000243026bd540_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000243026bd860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000243026bd540_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000243026bbc40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000243026bd180_0;
    %load/vec4 v00000243026bc960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000243026bbc40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000243026bd180_0;
    %load/vec4 v00000243026bc960_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000243026bbc40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000243026bbc40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000243026bbc40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000243026bba60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000243026bd540_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000243026bd540_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024302639750;
T_1 ;
    %wait E_0000024302698650;
    %load/vec4 v000002430275c390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002430275c1b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002430275d150_0;
    %assign/vec4 v000002430275c1b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002430263a350;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002430268bf70_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002430268bf70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002430268bf70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %load/vec4 v000002430268bf70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002430268bf70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002430268bed0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024302620d10;
T_3 ;
    %wait E_00000243026982d0;
    %load/vec4 v000002430268b4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002430268b930_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002430268ab70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002430268c510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002430268b430_0, 0;
    %assign/vec4 v000002430268b7f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002430268b930_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002430268ca10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002430268c6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002430268ac10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002430268ab70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002430268c510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002430268b430_0, 0, 1;
    %store/vec4 v000002430268b7f0_0, 0, 1;
    %load/vec4 v000002430268acb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268b930_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268b7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %load/vec4 v000002430268b890_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268b7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002430268b7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ac10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c510_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268ab70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002430268c6f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002430268ca10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002430263a4e0;
T_4 ;
    %wait E_0000024302698650;
    %fork t_1, S_0000024302620240;
    %jmp t_0;
    .scope S_0000024302620240;
t_1 ;
    %load/vec4 v00000243026bc640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024302666e50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024302666e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024302666e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243026bc5a0, 0, 4;
    %load/vec4 v0000024302666e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024302666e50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000243026bcf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000243026bcb40_0;
    %load/vec4 v00000243026bcdc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243026bc5a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243026bc5a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002430263a4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002430263a4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243026bcbe0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000243026bcbe0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000243026bcbe0_0;
    %ix/getv/s 4, v00000243026bcbe0_0;
    %load/vec4a v00000243026bc5a0, 4;
    %ix/getv/s 4, v00000243026bcbe0_0;
    %load/vec4a v00000243026bc5a0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000243026bcbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000243026bcbe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024302652b10;
T_6 ;
    %wait E_0000024302698310;
    %load/vec4 v00000243026bbe20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000243026bd0e0_0;
    %load/vec4 v00000243026bd4a0_0;
    %add;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000243026bd0e0_0;
    %load/vec4 v00000243026bd4a0_0;
    %sub;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000243026bd0e0_0;
    %load/vec4 v00000243026bd4a0_0;
    %and;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000243026bd0e0_0;
    %load/vec4 v00000243026bd4a0_0;
    %or;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000243026bd0e0_0;
    %load/vec4 v00000243026bd4a0_0;
    %xor;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000243026bd0e0_0;
    %load/vec4 v00000243026bd4a0_0;
    %or;
    %inv;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000243026bd0e0_0;
    %load/vec4 v00000243026bd4a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000243026bd4a0_0;
    %load/vec4 v00000243026bd0e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000243026bd0e0_0;
    %ix/getv 4, v00000243026bd4a0_0;
    %shiftl 4;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000243026bd0e0_0;
    %ix/getv 4, v00000243026bd4a0_0;
    %shiftr 4;
    %assign/vec4 v00000243026bd360_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000243026395c0;
T_7 ;
    %wait E_0000024302697d50;
    %load/vec4 v000002430275d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000243026bd220_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000243026bcfa0, 4;
    %assign/vec4 v000002430275d0b0_0, 0;
T_7.0 ;
    %load/vec4 v000002430275d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000243026bc0a0_0;
    %ix/getv 3, v00000243026bd220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000243026bcfa0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000243026395c0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_00000243026395c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000243026bbce0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000243026bbce0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000243026bbce0_0;
    %load/vec4a v00000243026bcfa0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v00000243026bbce0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000243026bbce0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000243026bbce0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000243026a6c60;
T_10 ;
    %wait E_0000024302698650;
    %load/vec4 v0000024302768ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024302765970_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024302765970_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024302765970_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000243026a3ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024302767700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024302767a20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000243026a3ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024302767700_0;
    %inv;
    %assign/vec4 v0000024302767700_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000243026a3ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024302767a20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024302767a20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000243027673e0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
