{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 20:19:15 2010 " "Info: Processing started: Thu Nov 11 20:19:15 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD12864 -c LCD12864 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD12864 -c LCD12864 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 4 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkr " "Info: Detected ripple clock \"clkr\" as buffer" {  } { { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 13 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register next.dat19 register dat\[0\]~reg0 168.27 MHz 5.943 ns Internal " "Info: Clock \"clk\" has Internal fmax of 168.27 MHz between source register \"next.dat19\" and destination register \"dat\[0\]~reg0\" (period= 5.943 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.693 ns + Longest register register " "Info: + Longest register to register delay is 5.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next.dat19 1 REG LCFF_X26_Y8_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N29; Fanout = 4; REG Node = 'next.dat19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { next.dat19 } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.190 ns) + CELL(0.624 ns) 2.814 ns WideOr8~2 2 COMB LCCOMB_X15_Y6_N0 1 " "Info: 2: + IC(2.190 ns) + CELL(0.624 ns) = 2.814 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 1; COMB Node = 'WideOr8~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { next.dat19 WideOr8~2 } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.206 ns) 5.585 ns WideOr8 3 COMB LCCOMB_X27_Y11_N28 1 " "Info: 3: + IC(2.565 ns) + CELL(0.206 ns) = 5.585 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 1; COMB Node = 'WideOr8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { WideOr8~2 WideOr8 } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.693 ns dat\[0\]~reg0 4 REG LCFF_X27_Y11_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 5.693 ns; Loc. = LCFF_X27_Y11_N29; Fanout = 1; REG Node = 'dat\[0\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { WideOr8 dat[0]~reg0 } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 59 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 16.48 % ) " "Info: Total cell delay = 0.938 ns ( 16.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 83.52 % ) " "Info: Total interconnect delay = 4.755 ns ( 83.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.693 ns" { next.dat19 WideOr8~2 WideOr8 dat[0]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.693 ns" { next.dat19 {} WideOr8~2 {} WideOr8 {} dat[0]~reg0 {} } { 0.000ns 2.190ns 2.565ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.914 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.970 ns) 3.573 ns clkr 2 REG LCFF_X15_Y6_N19 3 " "Info: 2: + IC(1.463 ns) + CELL(0.970 ns) = 3.573 ns; Loc. = LCFF_X15_Y6_N19; Fanout = 3; REG Node = 'clkr'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { clk clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 5.391 ns clkr~clkctrl 3 COMB CLKCTRL_G1 47 " "Info: 3: + IC(1.818 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G1; Fanout = 47; COMB Node = 'clkr~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 6.914 ns dat\[0\]~reg0 4 REG LCFF_X27_Y11_N29 1 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 6.914 ns; Loc. = LCFF_X27_Y11_N29; Fanout = 1; REG Node = 'dat\[0\]~reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clkr~clkctrl dat[0]~reg0 } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 59 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 40.15 % ) " "Info: Total cell delay = 2.776 ns ( 40.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.138 ns ( 59.85 % ) " "Info: Total interconnect delay = 4.138 ns ( 59.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { clk clkr clkr~clkctrl dat[0]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[0]~reg0 {} } { 0.000ns 0.000ns 1.463ns 1.818ns 0.857ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.970 ns) 3.573 ns clkr 2 REG LCFF_X15_Y6_N19 3 " "Info: 2: + IC(1.463 ns) + CELL(0.970 ns) = 3.573 ns; Loc. = LCFF_X15_Y6_N19; Fanout = 3; REG Node = 'clkr'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { clk clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 5.391 ns clkr~clkctrl 3 COMB CLKCTRL_G1 47 " "Info: 3: + IC(1.818 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G1; Fanout = 47; COMB Node = 'clkr~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 6.900 ns next.dat19 4 REG LCFF_X26_Y8_N29 4 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 6.900 ns; Loc. = LCFF_X26_Y8_N29; Fanout = 4; REG Node = 'next.dat19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clkr~clkctrl next.dat19 } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 40.23 % ) " "Info: Total cell delay = 2.776 ns ( 40.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 59.77 % ) " "Info: Total interconnect delay = 4.124 ns ( 59.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { clk clkr clkr~clkctrl next.dat19 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.dat19 {} } { 0.000ns 0.000ns 1.463ns 1.818ns 0.843ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { clk clkr clkr~clkctrl dat[0]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[0]~reg0 {} } { 0.000ns 0.000ns 1.463ns 1.818ns 0.857ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { clk clkr clkr~clkctrl next.dat19 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.dat19 {} } { 0.000ns 0.000ns 1.463ns 1.818ns 0.843ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 59 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.693 ns" { next.dat19 WideOr8~2 WideOr8 dat[0]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.693 ns" { next.dat19 {} WideOr8~2 {} WideOr8 {} dat[0]~reg0 {} } { 0.000ns 2.190ns 2.565ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.108ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.914 ns" { clk clkr clkr~clkctrl dat[0]~reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.914 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[0]~reg0 {} } { 0.000ns 0.000ns 1.463ns 1.818ns 0.857ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { clk clkr clkr~clkctrl next.dat19 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.dat19 {} } { 0.000ns 0.000ns 1.463ns 1.818ns 0.843ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk en e 13.810 ns register " "Info: tco from clock \"clk\" to destination pin \"en\" through register \"e\" is 13.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.868 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.970 ns) 3.573 ns clkr 2 REG LCFF_X15_Y6_N19 3 " "Info: 2: + IC(1.463 ns) + CELL(0.970 ns) = 3.573 ns; Loc. = LCFF_X15_Y6_N19; Fanout = 3; REG Node = 'clkr'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.433 ns" { clk clkr } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.000 ns) 5.391 ns clkr~clkctrl 3 COMB CLKCTRL_G1 47 " "Info: 3: + IC(1.818 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G1; Fanout = 47; COMB Node = 'clkr~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 6.868 ns e 4 REG LCFF_X15_Y6_N31 2 " "Info: 4: + IC(0.811 ns) + CELL(0.666 ns) = 6.868 ns; Loc. = LCFF_X15_Y6_N31; Fanout = 2; REG Node = 'e'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clkr~clkctrl e } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 40.42 % ) " "Info: Total cell delay = 2.776 ns ( 40.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.092 ns ( 59.58 % ) " "Info: Total interconnect delay = 4.092 ns ( 59.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.868 ns" { clk clkr clkr~clkctrl e } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.868 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} e {} } { 0.000ns 0.000ns 1.463ns 1.818ns 0.811ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.638 ns + Longest register pin " "Info: + Longest register to pin delay is 6.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns e 1 REG LCFF_X15_Y6_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N31; Fanout = 2; REG Node = 'e'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns en~0 2 COMB LCCOMB_X15_Y6_N26 1 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X15_Y6_N26; Fanout = 1; COMB Node = 'en~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { e en~0 } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.882 ns) + CELL(3.116 ns) 6.638 ns en 3 PIN PIN_150 0 " "Info: 3: + IC(2.882 ns) + CELL(3.116 ns) = 6.638 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'en'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.998 ns" { en~0 en } "NODE_NAME" } } { "LCD12864.v" "" { Text "E:/A_FPGA_test/LCD12864显示英文/LCD12864.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.322 ns ( 50.05 % ) " "Info: Total cell delay = 3.322 ns ( 50.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.316 ns ( 49.95 % ) " "Info: Total interconnect delay = 3.316 ns ( 49.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { e en~0 en } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { e {} en~0 {} en {} } { 0.000ns 0.434ns 2.882ns } { 0.000ns 0.206ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.868 ns" { clk clkr clkr~clkctrl e } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.868 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} e {} } { 0.000ns 0.000ns 1.463ns 1.818ns 0.811ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { e en~0 en } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { e {} en~0 {} en {} } { 0.000ns 0.434ns 2.882ns } { 0.000ns 0.206ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 20:19:15 2010 " "Info: Processing ended: Thu Nov 11 20:19:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
