
bmp280-stm32f1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a79c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800a8b0  0800a8b0  0000b8b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad40  0800ad40  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad40  0800ad40  0000bd40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad48  0800ad48  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad48  0800ad48  0000bd48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad4c  0800ad4c  0000bd4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ad50  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c7c  200001d8  0800af28  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e54  0800af28  0000ce54  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac74  00000000  00000000  0000c201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d6e  00000000  00000000  00026e75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001718  00000000  00000000  0002abe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000120c  00000000  00000000  0002c300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ba6a  00000000  00000000  0002d50c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc52  00000000  00000000  00048f76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009902c  00000000  00000000  00065bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000febf4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007204  00000000  00000000  000fec38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00105e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a894 	.word	0x0800a894

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800a894 	.word	0x0800a894

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_fmul>:
 8000b28:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b30:	bf1e      	ittt	ne
 8000b32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b36:	ea92 0f0c 	teqne	r2, ip
 8000b3a:	ea93 0f0c 	teqne	r3, ip
 8000b3e:	d06f      	beq.n	8000c20 <__aeabi_fmul+0xf8>
 8000b40:	441a      	add	r2, r3
 8000b42:	ea80 0c01 	eor.w	ip, r0, r1
 8000b46:	0240      	lsls	r0, r0, #9
 8000b48:	bf18      	it	ne
 8000b4a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000b4e:	d01e      	beq.n	8000b8e <__aeabi_fmul+0x66>
 8000b50:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000b54:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000b58:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000b5c:	fba0 3101 	umull	r3, r1, r0, r1
 8000b60:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b64:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000b68:	bf3e      	ittt	cc
 8000b6a:	0049      	lslcc	r1, r1, #1
 8000b6c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000b70:	005b      	lslcc	r3, r3, #1
 8000b72:	ea40 0001 	orr.w	r0, r0, r1
 8000b76:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000b7a:	2afd      	cmp	r2, #253	@ 0xfd
 8000b7c:	d81d      	bhi.n	8000bba <__aeabi_fmul+0x92>
 8000b7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000b82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b86:	bf08      	it	eq
 8000b88:	f020 0001 	biceq.w	r0, r0, #1
 8000b8c:	4770      	bx	lr
 8000b8e:	f090 0f00 	teq	r0, #0
 8000b92:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000b96:	bf08      	it	eq
 8000b98:	0249      	lsleq	r1, r1, #9
 8000b9a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b9e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ba2:	3a7f      	subs	r2, #127	@ 0x7f
 8000ba4:	bfc2      	ittt	gt
 8000ba6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000baa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bae:	4770      	bxgt	lr
 8000bb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bb4:	f04f 0300 	mov.w	r3, #0
 8000bb8:	3a01      	subs	r2, #1
 8000bba:	dc5d      	bgt.n	8000c78 <__aeabi_fmul+0x150>
 8000bbc:	f112 0f19 	cmn.w	r2, #25
 8000bc0:	bfdc      	itt	le
 8000bc2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000bc6:	4770      	bxle	lr
 8000bc8:	f1c2 0200 	rsb	r2, r2, #0
 8000bcc:	0041      	lsls	r1, r0, #1
 8000bce:	fa21 f102 	lsr.w	r1, r1, r2
 8000bd2:	f1c2 0220 	rsb	r2, r2, #32
 8000bd6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bda:	ea5f 0031 	movs.w	r0, r1, rrx
 8000bde:	f140 0000 	adc.w	r0, r0, #0
 8000be2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000be6:	bf08      	it	eq
 8000be8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bec:	4770      	bx	lr
 8000bee:	f092 0f00 	teq	r2, #0
 8000bf2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000bf6:	bf02      	ittt	eq
 8000bf8:	0040      	lsleq	r0, r0, #1
 8000bfa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000bfe:	3a01      	subeq	r2, #1
 8000c00:	d0f9      	beq.n	8000bf6 <__aeabi_fmul+0xce>
 8000c02:	ea40 000c 	orr.w	r0, r0, ip
 8000c06:	f093 0f00 	teq	r3, #0
 8000c0a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c0e:	bf02      	ittt	eq
 8000c10:	0049      	lsleq	r1, r1, #1
 8000c12:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c16:	3b01      	subeq	r3, #1
 8000c18:	d0f9      	beq.n	8000c0e <__aeabi_fmul+0xe6>
 8000c1a:	ea41 010c 	orr.w	r1, r1, ip
 8000c1e:	e78f      	b.n	8000b40 <__aeabi_fmul+0x18>
 8000c20:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c24:	ea92 0f0c 	teq	r2, ip
 8000c28:	bf18      	it	ne
 8000c2a:	ea93 0f0c 	teqne	r3, ip
 8000c2e:	d00a      	beq.n	8000c46 <__aeabi_fmul+0x11e>
 8000c30:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c34:	bf18      	it	ne
 8000c36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c3a:	d1d8      	bne.n	8000bee <__aeabi_fmul+0xc6>
 8000c3c:	ea80 0001 	eor.w	r0, r0, r1
 8000c40:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	4770      	bx	lr
 8000c46:	f090 0f00 	teq	r0, #0
 8000c4a:	bf17      	itett	ne
 8000c4c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000c50:	4608      	moveq	r0, r1
 8000c52:	f091 0f00 	teqne	r1, #0
 8000c56:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000c5a:	d014      	beq.n	8000c86 <__aeabi_fmul+0x15e>
 8000c5c:	ea92 0f0c 	teq	r2, ip
 8000c60:	d101      	bne.n	8000c66 <__aeabi_fmul+0x13e>
 8000c62:	0242      	lsls	r2, r0, #9
 8000c64:	d10f      	bne.n	8000c86 <__aeabi_fmul+0x15e>
 8000c66:	ea93 0f0c 	teq	r3, ip
 8000c6a:	d103      	bne.n	8000c74 <__aeabi_fmul+0x14c>
 8000c6c:	024b      	lsls	r3, r1, #9
 8000c6e:	bf18      	it	ne
 8000c70:	4608      	movne	r0, r1
 8000c72:	d108      	bne.n	8000c86 <__aeabi_fmul+0x15e>
 8000c74:	ea80 0001 	eor.w	r0, r0, r1
 8000c78:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c8a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000c8e:	4770      	bx	lr

08000c90 <__aeabi_fdiv>:
 8000c90:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000c94:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c98:	bf1e      	ittt	ne
 8000c9a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c9e:	ea92 0f0c 	teqne	r2, ip
 8000ca2:	ea93 0f0c 	teqne	r3, ip
 8000ca6:	d069      	beq.n	8000d7c <__aeabi_fdiv+0xec>
 8000ca8:	eba2 0203 	sub.w	r2, r2, r3
 8000cac:	ea80 0c01 	eor.w	ip, r0, r1
 8000cb0:	0249      	lsls	r1, r1, #9
 8000cb2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000cb6:	d037      	beq.n	8000d28 <__aeabi_fdiv+0x98>
 8000cb8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cbc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000cc0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000cc4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cc8:	428b      	cmp	r3, r1
 8000cca:	bf38      	it	cc
 8000ccc:	005b      	lslcc	r3, r3, #1
 8000cce:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000cd2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	bf24      	itt	cs
 8000cda:	1a5b      	subcs	r3, r3, r1
 8000cdc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ce0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ce4:	bf24      	itt	cs
 8000ce6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000cea:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000cee:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000cf2:	bf24      	itt	cs
 8000cf4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000cf8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000cfc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d00:	bf24      	itt	cs
 8000d02:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d06:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d0a:	011b      	lsls	r3, r3, #4
 8000d0c:	bf18      	it	ne
 8000d0e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d12:	d1e0      	bne.n	8000cd6 <__aeabi_fdiv+0x46>
 8000d14:	2afd      	cmp	r2, #253	@ 0xfd
 8000d16:	f63f af50 	bhi.w	8000bba <__aeabi_fmul+0x92>
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d20:	bf08      	it	eq
 8000d22:	f020 0001 	biceq.w	r0, r0, #1
 8000d26:	4770      	bx	lr
 8000d28:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d2c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d30:	327f      	adds	r2, #127	@ 0x7f
 8000d32:	bfc2      	ittt	gt
 8000d34:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d38:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3c:	4770      	bxgt	lr
 8000d3e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	3a01      	subs	r2, #1
 8000d48:	e737      	b.n	8000bba <__aeabi_fmul+0x92>
 8000d4a:	f092 0f00 	teq	r2, #0
 8000d4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d52:	bf02      	ittt	eq
 8000d54:	0040      	lsleq	r0, r0, #1
 8000d56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d5a:	3a01      	subeq	r2, #1
 8000d5c:	d0f9      	beq.n	8000d52 <__aeabi_fdiv+0xc2>
 8000d5e:	ea40 000c 	orr.w	r0, r0, ip
 8000d62:	f093 0f00 	teq	r3, #0
 8000d66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d6a:	bf02      	ittt	eq
 8000d6c:	0049      	lsleq	r1, r1, #1
 8000d6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d72:	3b01      	subeq	r3, #1
 8000d74:	d0f9      	beq.n	8000d6a <__aeabi_fdiv+0xda>
 8000d76:	ea41 010c 	orr.w	r1, r1, ip
 8000d7a:	e795      	b.n	8000ca8 <__aeabi_fdiv+0x18>
 8000d7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d80:	ea92 0f0c 	teq	r2, ip
 8000d84:	d108      	bne.n	8000d98 <__aeabi_fdiv+0x108>
 8000d86:	0242      	lsls	r2, r0, #9
 8000d88:	f47f af7d 	bne.w	8000c86 <__aeabi_fmul+0x15e>
 8000d8c:	ea93 0f0c 	teq	r3, ip
 8000d90:	f47f af70 	bne.w	8000c74 <__aeabi_fmul+0x14c>
 8000d94:	4608      	mov	r0, r1
 8000d96:	e776      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000d98:	ea93 0f0c 	teq	r3, ip
 8000d9c:	d104      	bne.n	8000da8 <__aeabi_fdiv+0x118>
 8000d9e:	024b      	lsls	r3, r1, #9
 8000da0:	f43f af4c 	beq.w	8000c3c <__aeabi_fmul+0x114>
 8000da4:	4608      	mov	r0, r1
 8000da6:	e76e      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000da8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dac:	bf18      	it	ne
 8000dae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db2:	d1ca      	bne.n	8000d4a <__aeabi_fdiv+0xba>
 8000db4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000db8:	f47f af5c 	bne.w	8000c74 <__aeabi_fmul+0x14c>
 8000dbc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000dc0:	f47f af3c 	bne.w	8000c3c <__aeabi_fmul+0x114>
 8000dc4:	e75f      	b.n	8000c86 <__aeabi_fmul+0x15e>
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_ldivmod>:
 8000dc8:	b97b      	cbnz	r3, 8000dea <__aeabi_ldivmod+0x22>
 8000dca:	b972      	cbnz	r2, 8000dea <__aeabi_ldivmod+0x22>
 8000dcc:	2900      	cmp	r1, #0
 8000dce:	bfbe      	ittt	lt
 8000dd0:	2000      	movlt	r0, #0
 8000dd2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000dd6:	e006      	blt.n	8000de6 <__aeabi_ldivmod+0x1e>
 8000dd8:	bf08      	it	eq
 8000dda:	2800      	cmpeq	r0, #0
 8000ddc:	bf1c      	itt	ne
 8000dde:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000de2:	f04f 30ff 	movne.w	r0, #4294967295
 8000de6:	f000 b99b 	b.w	8001120 <__aeabi_idiv0>
 8000dea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000df2:	2900      	cmp	r1, #0
 8000df4:	db09      	blt.n	8000e0a <__aeabi_ldivmod+0x42>
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	db1a      	blt.n	8000e30 <__aeabi_ldivmod+0x68>
 8000dfa:	f000 f835 	bl	8000e68 <__udivmoddi4>
 8000dfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e06:	b004      	add	sp, #16
 8000e08:	4770      	bx	lr
 8000e0a:	4240      	negs	r0, r0
 8000e0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	db1b      	blt.n	8000e4c <__aeabi_ldivmod+0x84>
 8000e14:	f000 f828 	bl	8000e68 <__udivmoddi4>
 8000e18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e20:	b004      	add	sp, #16
 8000e22:	4240      	negs	r0, r0
 8000e24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e28:	4252      	negs	r2, r2
 8000e2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e2e:	4770      	bx	lr
 8000e30:	4252      	negs	r2, r2
 8000e32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e36:	f000 f817 	bl	8000e68 <__udivmoddi4>
 8000e3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e42:	b004      	add	sp, #16
 8000e44:	4240      	negs	r0, r0
 8000e46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e4a:	4770      	bx	lr
 8000e4c:	4252      	negs	r2, r2
 8000e4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e52:	f000 f809 	bl	8000e68 <__udivmoddi4>
 8000e56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5e:	b004      	add	sp, #16
 8000e60:	4252      	negs	r2, r2
 8000e62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e66:	4770      	bx	lr

08000e68 <__udivmoddi4>:
 8000e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e6c:	9d08      	ldr	r5, [sp, #32]
 8000e6e:	460c      	mov	r4, r1
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d14e      	bne.n	8000f12 <__udivmoddi4+0xaa>
 8000e74:	4694      	mov	ip, r2
 8000e76:	458c      	cmp	ip, r1
 8000e78:	4686      	mov	lr, r0
 8000e7a:	fab2 f282 	clz	r2, r2
 8000e7e:	d962      	bls.n	8000f46 <__udivmoddi4+0xde>
 8000e80:	b14a      	cbz	r2, 8000e96 <__udivmoddi4+0x2e>
 8000e82:	f1c2 0320 	rsb	r3, r2, #32
 8000e86:	4091      	lsls	r1, r2
 8000e88:	fa20 f303 	lsr.w	r3, r0, r3
 8000e8c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e90:	4319      	orrs	r1, r3
 8000e92:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000e9e:	fb07 1114 	mls	r1, r7, r4, r1
 8000ea2:	fa1f f68c 	uxth.w	r6, ip
 8000ea6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000eaa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eae:	fb04 f106 	mul.w	r1, r4, r6
 8000eb2:	4299      	cmp	r1, r3
 8000eb4:	d90a      	bls.n	8000ecc <__udivmoddi4+0x64>
 8000eb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eba:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ebe:	f080 8110 	bcs.w	80010e2 <__udivmoddi4+0x27a>
 8000ec2:	4299      	cmp	r1, r3
 8000ec4:	f240 810d 	bls.w	80010e2 <__udivmoddi4+0x27a>
 8000ec8:	3c02      	subs	r4, #2
 8000eca:	4463      	add	r3, ip
 8000ecc:	1a59      	subs	r1, r3, r1
 8000ece:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ed2:	fb07 1110 	mls	r1, r7, r0, r1
 8000ed6:	fb00 f606 	mul.w	r6, r0, r6
 8000eda:	fa1f f38e 	uxth.w	r3, lr
 8000ede:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee2:	429e      	cmp	r6, r3
 8000ee4:	d90a      	bls.n	8000efc <__udivmoddi4+0x94>
 8000ee6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eea:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eee:	f080 80fa 	bcs.w	80010e6 <__udivmoddi4+0x27e>
 8000ef2:	429e      	cmp	r6, r3
 8000ef4:	f240 80f7 	bls.w	80010e6 <__udivmoddi4+0x27e>
 8000ef8:	4463      	add	r3, ip
 8000efa:	3802      	subs	r0, #2
 8000efc:	2100      	movs	r1, #0
 8000efe:	1b9b      	subs	r3, r3, r6
 8000f00:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000f04:	b11d      	cbz	r5, 8000f0e <__udivmoddi4+0xa6>
 8000f06:	40d3      	lsrs	r3, r2
 8000f08:	2200      	movs	r2, #0
 8000f0a:	e9c5 3200 	strd	r3, r2, [r5]
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	428b      	cmp	r3, r1
 8000f14:	d905      	bls.n	8000f22 <__udivmoddi4+0xba>
 8000f16:	b10d      	cbz	r5, 8000f1c <__udivmoddi4+0xb4>
 8000f18:	e9c5 0100 	strd	r0, r1, [r5]
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	4608      	mov	r0, r1
 8000f20:	e7f5      	b.n	8000f0e <__udivmoddi4+0xa6>
 8000f22:	fab3 f183 	clz	r1, r3
 8000f26:	2900      	cmp	r1, #0
 8000f28:	d146      	bne.n	8000fb8 <__udivmoddi4+0x150>
 8000f2a:	42a3      	cmp	r3, r4
 8000f2c:	d302      	bcc.n	8000f34 <__udivmoddi4+0xcc>
 8000f2e:	4290      	cmp	r0, r2
 8000f30:	f0c0 80ee 	bcc.w	8001110 <__udivmoddi4+0x2a8>
 8000f34:	1a86      	subs	r6, r0, r2
 8000f36:	eb64 0303 	sbc.w	r3, r4, r3
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	2d00      	cmp	r5, #0
 8000f3e:	d0e6      	beq.n	8000f0e <__udivmoddi4+0xa6>
 8000f40:	e9c5 6300 	strd	r6, r3, [r5]
 8000f44:	e7e3      	b.n	8000f0e <__udivmoddi4+0xa6>
 8000f46:	2a00      	cmp	r2, #0
 8000f48:	f040 808f 	bne.w	800106a <__udivmoddi4+0x202>
 8000f4c:	eba1 040c 	sub.w	r4, r1, ip
 8000f50:	2101      	movs	r1, #1
 8000f52:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f56:	fa1f f78c 	uxth.w	r7, ip
 8000f5a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000f5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000f62:	fb07 f006 	mul.w	r0, r7, r6
 8000f66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000f6a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f6e:	4298      	cmp	r0, r3
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x11c>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f106 34ff 	add.w	r4, r6, #4294967295
 8000f7a:	d202      	bcs.n	8000f82 <__udivmoddi4+0x11a>
 8000f7c:	4298      	cmp	r0, r3
 8000f7e:	f200 80cb 	bhi.w	8001118 <__udivmoddi4+0x2b0>
 8000f82:	4626      	mov	r6, r4
 8000f84:	1a1c      	subs	r4, r3, r0
 8000f86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000f8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000f8e:	fb00 f707 	mul.w	r7, r0, r7
 8000f92:	fa1f f38e 	uxth.w	r3, lr
 8000f96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000f9a:	429f      	cmp	r7, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x148>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fa6:	d202      	bcs.n	8000fae <__udivmoddi4+0x146>
 8000fa8:	429f      	cmp	r7, r3
 8000faa:	f200 80ae 	bhi.w	800110a <__udivmoddi4+0x2a2>
 8000fae:	4620      	mov	r0, r4
 8000fb0:	1bdb      	subs	r3, r3, r7
 8000fb2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000fb6:	e7a5      	b.n	8000f04 <__udivmoddi4+0x9c>
 8000fb8:	f1c1 0720 	rsb	r7, r1, #32
 8000fbc:	408b      	lsls	r3, r1
 8000fbe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000fc2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000fc6:	fa24 f607 	lsr.w	r6, r4, r7
 8000fca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000fce:	fbb6 f8f9 	udiv	r8, r6, r9
 8000fd2:	fa1f fe8c 	uxth.w	lr, ip
 8000fd6:	fb09 6618 	mls	r6, r9, r8, r6
 8000fda:	fa20 f307 	lsr.w	r3, r0, r7
 8000fde:	408c      	lsls	r4, r1
 8000fe0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000fe4:	fb08 f00e 	mul.w	r0, r8, lr
 8000fe8:	431c      	orrs	r4, r3
 8000fea:	0c23      	lsrs	r3, r4, #16
 8000fec:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000ff0:	4298      	cmp	r0, r3
 8000ff2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ff6:	d90a      	bls.n	800100e <__udivmoddi4+0x1a6>
 8000ff8:	eb1c 0303 	adds.w	r3, ip, r3
 8000ffc:	f108 36ff 	add.w	r6, r8, #4294967295
 8001000:	f080 8081 	bcs.w	8001106 <__udivmoddi4+0x29e>
 8001004:	4298      	cmp	r0, r3
 8001006:	d97e      	bls.n	8001106 <__udivmoddi4+0x29e>
 8001008:	f1a8 0802 	sub.w	r8, r8, #2
 800100c:	4463      	add	r3, ip
 800100e:	1a1e      	subs	r6, r3, r0
 8001010:	fbb6 f3f9 	udiv	r3, r6, r9
 8001014:	fb09 6613 	mls	r6, r9, r3, r6
 8001018:	fb03 fe0e 	mul.w	lr, r3, lr
 800101c:	b2a4      	uxth	r4, r4
 800101e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001022:	45a6      	cmp	lr, r4
 8001024:	d908      	bls.n	8001038 <__udivmoddi4+0x1d0>
 8001026:	eb1c 0404 	adds.w	r4, ip, r4
 800102a:	f103 30ff 	add.w	r0, r3, #4294967295
 800102e:	d266      	bcs.n	80010fe <__udivmoddi4+0x296>
 8001030:	45a6      	cmp	lr, r4
 8001032:	d964      	bls.n	80010fe <__udivmoddi4+0x296>
 8001034:	3b02      	subs	r3, #2
 8001036:	4464      	add	r4, ip
 8001038:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800103c:	fba0 8302 	umull	r8, r3, r0, r2
 8001040:	eba4 040e 	sub.w	r4, r4, lr
 8001044:	429c      	cmp	r4, r3
 8001046:	46c6      	mov	lr, r8
 8001048:	461e      	mov	r6, r3
 800104a:	d350      	bcc.n	80010ee <__udivmoddi4+0x286>
 800104c:	d04d      	beq.n	80010ea <__udivmoddi4+0x282>
 800104e:	b155      	cbz	r5, 8001066 <__udivmoddi4+0x1fe>
 8001050:	ebba 030e 	subs.w	r3, sl, lr
 8001054:	eb64 0406 	sbc.w	r4, r4, r6
 8001058:	fa04 f707 	lsl.w	r7, r4, r7
 800105c:	40cb      	lsrs	r3, r1
 800105e:	431f      	orrs	r7, r3
 8001060:	40cc      	lsrs	r4, r1
 8001062:	e9c5 7400 	strd	r7, r4, [r5]
 8001066:	2100      	movs	r1, #0
 8001068:	e751      	b.n	8000f0e <__udivmoddi4+0xa6>
 800106a:	fa0c fc02 	lsl.w	ip, ip, r2
 800106e:	f1c2 0320 	rsb	r3, r2, #32
 8001072:	40d9      	lsrs	r1, r3
 8001074:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001078:	fa20 f303 	lsr.w	r3, r0, r3
 800107c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001080:	fbb1 f0f8 	udiv	r0, r1, r8
 8001084:	fb08 1110 	mls	r1, r8, r0, r1
 8001088:	4094      	lsls	r4, r2
 800108a:	431c      	orrs	r4, r3
 800108c:	fa1f f78c 	uxth.w	r7, ip
 8001090:	0c23      	lsrs	r3, r4, #16
 8001092:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001096:	fb00 f107 	mul.w	r1, r0, r7
 800109a:	4299      	cmp	r1, r3
 800109c:	d908      	bls.n	80010b0 <__udivmoddi4+0x248>
 800109e:	eb1c 0303 	adds.w	r3, ip, r3
 80010a2:	f100 36ff 	add.w	r6, r0, #4294967295
 80010a6:	d22c      	bcs.n	8001102 <__udivmoddi4+0x29a>
 80010a8:	4299      	cmp	r1, r3
 80010aa:	d92a      	bls.n	8001102 <__udivmoddi4+0x29a>
 80010ac:	3802      	subs	r0, #2
 80010ae:	4463      	add	r3, ip
 80010b0:	1a5b      	subs	r3, r3, r1
 80010b2:	fbb3 f1f8 	udiv	r1, r3, r8
 80010b6:	fb08 3311 	mls	r3, r8, r1, r3
 80010ba:	b2a4      	uxth	r4, r4
 80010bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80010c0:	fb01 f307 	mul.w	r3, r1, r7
 80010c4:	42a3      	cmp	r3, r4
 80010c6:	d908      	bls.n	80010da <__udivmoddi4+0x272>
 80010c8:	eb1c 0404 	adds.w	r4, ip, r4
 80010cc:	f101 36ff 	add.w	r6, r1, #4294967295
 80010d0:	d213      	bcs.n	80010fa <__udivmoddi4+0x292>
 80010d2:	42a3      	cmp	r3, r4
 80010d4:	d911      	bls.n	80010fa <__udivmoddi4+0x292>
 80010d6:	3902      	subs	r1, #2
 80010d8:	4464      	add	r4, ip
 80010da:	1ae4      	subs	r4, r4, r3
 80010dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80010e0:	e73b      	b.n	8000f5a <__udivmoddi4+0xf2>
 80010e2:	4604      	mov	r4, r0
 80010e4:	e6f2      	b.n	8000ecc <__udivmoddi4+0x64>
 80010e6:	4608      	mov	r0, r1
 80010e8:	e708      	b.n	8000efc <__udivmoddi4+0x94>
 80010ea:	45c2      	cmp	sl, r8
 80010ec:	d2af      	bcs.n	800104e <__udivmoddi4+0x1e6>
 80010ee:	ebb8 0e02 	subs.w	lr, r8, r2
 80010f2:	eb63 060c 	sbc.w	r6, r3, ip
 80010f6:	3801      	subs	r0, #1
 80010f8:	e7a9      	b.n	800104e <__udivmoddi4+0x1e6>
 80010fa:	4631      	mov	r1, r6
 80010fc:	e7ed      	b.n	80010da <__udivmoddi4+0x272>
 80010fe:	4603      	mov	r3, r0
 8001100:	e79a      	b.n	8001038 <__udivmoddi4+0x1d0>
 8001102:	4630      	mov	r0, r6
 8001104:	e7d4      	b.n	80010b0 <__udivmoddi4+0x248>
 8001106:	46b0      	mov	r8, r6
 8001108:	e781      	b.n	800100e <__udivmoddi4+0x1a6>
 800110a:	4463      	add	r3, ip
 800110c:	3802      	subs	r0, #2
 800110e:	e74f      	b.n	8000fb0 <__udivmoddi4+0x148>
 8001110:	4606      	mov	r6, r0
 8001112:	4623      	mov	r3, r4
 8001114:	4608      	mov	r0, r1
 8001116:	e711      	b.n	8000f3c <__udivmoddi4+0xd4>
 8001118:	3e02      	subs	r6, #2
 800111a:	4463      	add	r3, ip
 800111c:	e732      	b.n	8000f84 <__udivmoddi4+0x11c>
 800111e:	bf00      	nop

08001120 <__aeabi_idiv0>:
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop

08001124 <BMP280_CalibrationConstantsRead_I2C>:
 * Read constants used for temperature and pressure calculations from
 * sensor's memory
 */
//@{
void BMP280_CalibrationConstantsRead_I2C(I2C_HandleTypeDef i2c_handle,
                                         uint8_t device_address) {
 8001124:	b084      	sub	sp, #16
 8001126:	b580      	push	{r7, lr}
 8001128:	b08c      	sub	sp, #48	@ 0x30
 800112a:	af04      	add	r7, sp, #16
 800112c:	f107 0c28 	add.w	ip, r7, #40	@ 0x28
 8001130:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint8_t calibrationConstantsRaw[26];

  HAL_I2C_Mem_Read(&i2c_handle,
 8001134:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8001138:	b299      	uxth	r1, r3
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
 800113e:	9302      	str	r3, [sp, #8]
 8001140:	231a      	movs	r3, #26
 8001142:	9301      	str	r3, [sp, #4]
 8001144:	1d3b      	adds	r3, r7, #4
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	2301      	movs	r3, #1
 800114a:	2288      	movs	r2, #136	@ 0x88
 800114c:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8001150:	f001 ff06 	bl	8002f60 <HAL_I2C_Mem_Read>
                   1,
                   calibrationConstantsRaw,
                   26,
                   HAL_MAX_DELAY);

  dig_T1 = calibrationConstantsRaw[0] | calibrationConstantsRaw[1] << 8;
 8001154:	793b      	ldrb	r3, [r7, #4]
 8001156:	b21a      	sxth	r2, r3
 8001158:	797b      	ldrb	r3, [r7, #5]
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	b21b      	sxth	r3, r3
 800115e:	4313      	orrs	r3, r2
 8001160:	b21b      	sxth	r3, r3
 8001162:	b29a      	uxth	r2, r3
 8001164:	4b36      	ldr	r3, [pc, #216]	@ (8001240 <BMP280_CalibrationConstantsRead_I2C+0x11c>)
 8001166:	801a      	strh	r2, [r3, #0]
  dig_T2 = calibrationConstantsRaw[2] | calibrationConstantsRaw[3] << 8;
 8001168:	79bb      	ldrb	r3, [r7, #6]
 800116a:	b21a      	sxth	r2, r3
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	021b      	lsls	r3, r3, #8
 8001170:	b21b      	sxth	r3, r3
 8001172:	4313      	orrs	r3, r2
 8001174:	b21a      	sxth	r2, r3
 8001176:	4b33      	ldr	r3, [pc, #204]	@ (8001244 <BMP280_CalibrationConstantsRead_I2C+0x120>)
 8001178:	801a      	strh	r2, [r3, #0]
  dig_T3 = calibrationConstantsRaw[4] | calibrationConstantsRaw[5] << 8;
 800117a:	7a3b      	ldrb	r3, [r7, #8]
 800117c:	b21a      	sxth	r2, r3
 800117e:	7a7b      	ldrb	r3, [r7, #9]
 8001180:	021b      	lsls	r3, r3, #8
 8001182:	b21b      	sxth	r3, r3
 8001184:	4313      	orrs	r3, r2
 8001186:	b21a      	sxth	r2, r3
 8001188:	4b2f      	ldr	r3, [pc, #188]	@ (8001248 <BMP280_CalibrationConstantsRead_I2C+0x124>)
 800118a:	801a      	strh	r2, [r3, #0]

  dig_P1 = calibrationConstantsRaw[6] | calibrationConstantsRaw[7] << 8;
 800118c:	7abb      	ldrb	r3, [r7, #10]
 800118e:	b21a      	sxth	r2, r3
 8001190:	7afb      	ldrb	r3, [r7, #11]
 8001192:	021b      	lsls	r3, r3, #8
 8001194:	b21b      	sxth	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b21b      	sxth	r3, r3
 800119a:	b29a      	uxth	r2, r3
 800119c:	4b2b      	ldr	r3, [pc, #172]	@ (800124c <BMP280_CalibrationConstantsRead_I2C+0x128>)
 800119e:	801a      	strh	r2, [r3, #0]
  dig_P2 = calibrationConstantsRaw[8] | calibrationConstantsRaw[9] << 8;
 80011a0:	7b3b      	ldrb	r3, [r7, #12]
 80011a2:	b21a      	sxth	r2, r3
 80011a4:	7b7b      	ldrb	r3, [r7, #13]
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21a      	sxth	r2, r3
 80011ae:	4b28      	ldr	r3, [pc, #160]	@ (8001250 <BMP280_CalibrationConstantsRead_I2C+0x12c>)
 80011b0:	801a      	strh	r2, [r3, #0]
  dig_P3 = calibrationConstantsRaw[10] | calibrationConstantsRaw[11] << 8;
 80011b2:	7bbb      	ldrb	r3, [r7, #14]
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	7bfb      	ldrb	r3, [r7, #15]
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	4b24      	ldr	r3, [pc, #144]	@ (8001254 <BMP280_CalibrationConstantsRead_I2C+0x130>)
 80011c2:	801a      	strh	r2, [r3, #0]
  dig_P4 = calibrationConstantsRaw[12] | calibrationConstantsRaw[13] << 8;
 80011c4:	7c3b      	ldrb	r3, [r7, #16]
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	7c7b      	ldrb	r3, [r7, #17]
 80011ca:	021b      	lsls	r3, r3, #8
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	4313      	orrs	r3, r2
 80011d0:	b21a      	sxth	r2, r3
 80011d2:	4b21      	ldr	r3, [pc, #132]	@ (8001258 <BMP280_CalibrationConstantsRead_I2C+0x134>)
 80011d4:	801a      	strh	r2, [r3, #0]
  dig_P5 = calibrationConstantsRaw[14] | calibrationConstantsRaw[15] << 8;
 80011d6:	7cbb      	ldrb	r3, [r7, #18]
 80011d8:	b21a      	sxth	r2, r3
 80011da:	7cfb      	ldrb	r3, [r7, #19]
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	b21b      	sxth	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b21a      	sxth	r2, r3
 80011e4:	4b1d      	ldr	r3, [pc, #116]	@ (800125c <BMP280_CalibrationConstantsRead_I2C+0x138>)
 80011e6:	801a      	strh	r2, [r3, #0]
  dig_P6 = calibrationConstantsRaw[16] | calibrationConstantsRaw[17] << 8;
 80011e8:	7d3b      	ldrb	r3, [r7, #20]
 80011ea:	b21a      	sxth	r2, r3
 80011ec:	7d7b      	ldrb	r3, [r7, #21]
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	b21b      	sxth	r3, r3
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b21a      	sxth	r2, r3
 80011f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001260 <BMP280_CalibrationConstantsRead_I2C+0x13c>)
 80011f8:	801a      	strh	r2, [r3, #0]
  dig_P7 = calibrationConstantsRaw[18] | calibrationConstantsRaw[19] << 8;
 80011fa:	7dbb      	ldrb	r3, [r7, #22]
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	7dfb      	ldrb	r3, [r7, #23]
 8001200:	021b      	lsls	r3, r3, #8
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21a      	sxth	r2, r3
 8001208:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <BMP280_CalibrationConstantsRead_I2C+0x140>)
 800120a:	801a      	strh	r2, [r3, #0]
  dig_P8 = calibrationConstantsRaw[20] | calibrationConstantsRaw[21] << 8;
 800120c:	7e3b      	ldrb	r3, [r7, #24]
 800120e:	b21a      	sxth	r2, r3
 8001210:	7e7b      	ldrb	r3, [r7, #25]
 8001212:	021b      	lsls	r3, r3, #8
 8001214:	b21b      	sxth	r3, r3
 8001216:	4313      	orrs	r3, r2
 8001218:	b21a      	sxth	r2, r3
 800121a:	4b13      	ldr	r3, [pc, #76]	@ (8001268 <BMP280_CalibrationConstantsRead_I2C+0x144>)
 800121c:	801a      	strh	r2, [r3, #0]
  dig_P9 = calibrationConstantsRaw[22] | calibrationConstantsRaw[23] << 8;
 800121e:	7ebb      	ldrb	r3, [r7, #26]
 8001220:	b21a      	sxth	r2, r3
 8001222:	7efb      	ldrb	r3, [r7, #27]
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	b21b      	sxth	r3, r3
 8001228:	4313      	orrs	r3, r2
 800122a:	b21a      	sxth	r2, r3
 800122c:	4b0f      	ldr	r3, [pc, #60]	@ (800126c <BMP280_CalibrationConstantsRead_I2C+0x148>)
 800122e:	801a      	strh	r2, [r3, #0]

} //@}
 8001230:	bf00      	nop
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800123a:	b004      	add	sp, #16
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000204 	.word	0x20000204
 8001244:	20000208 	.word	0x20000208
 8001248:	2000020a 	.word	0x2000020a
 800124c:	20000206 	.word	0x20000206
 8001250:	2000020c 	.word	0x2000020c
 8001254:	2000020e 	.word	0x2000020e
 8001258:	20000210 	.word	0x20000210
 800125c:	20000212 	.word	0x20000212
 8001260:	20000214 	.word	0x20000214
 8001264:	20000216 	.word	0x20000216
 8001268:	20000218 	.word	0x20000218
 800126c:	2000021a 	.word	0x2000021a

08001270 <BMP280_Init_I2C>:
                     uint8_t osrs_p,
                     uint8_t acq_mode,
                     uint8_t t_sb,
                     uint8_t filter_tc,
                     I2C_HandleTypeDef i2c_handle,
                     uint8_t device_address) {
 8001270:	b590      	push	{r4, r7, lr}
 8001272:	b097      	sub	sp, #92	@ 0x5c
 8001274:	af12      	add	r7, sp, #72	@ 0x48
 8001276:	4604      	mov	r4, r0
 8001278:	4608      	mov	r0, r1
 800127a:	4611      	mov	r1, r2
 800127c:	461a      	mov	r2, r3
 800127e:	4623      	mov	r3, r4
 8001280:	71fb      	strb	r3, [r7, #7]
 8001282:	4603      	mov	r3, r0
 8001284:	71bb      	strb	r3, [r7, #6]
 8001286:	460b      	mov	r3, r1
 8001288:	717b      	strb	r3, [r7, #5]
 800128a:	4613      	mov	r3, r2
 800128c:	713b      	strb	r3, [r7, #4]
  uint8_t writeBuffer, readBuffer; // Variables used for applying changes to
                                   // selected bits in device registers */
  HAL_StatusTypeDef status;

  // Reset the device
  writeBuffer = 0xB6;
 800128e:	23b6      	movs	r3, #182	@ 0xb6
 8001290:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Write(&i2c_handle,
 8001292:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8001296:	b299      	uxth	r1, r3
 8001298:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800129c:	f04f 33ff 	mov.w	r3, #4294967295
 80012a0:	9302      	str	r3, [sp, #8]
 80012a2:	2301      	movs	r3, #1
 80012a4:	9301      	str	r3, [sp, #4]
 80012a6:	f107 030e 	add.w	r3, r7, #14
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2301      	movs	r3, #1
 80012ae:	22e0      	movs	r2, #224	@ 0xe0
 80012b0:	f001 fd5c 	bl	8002d6c <HAL_I2C_Mem_Write>
 80012b4:	4603      	mov	r3, r0
 80012b6:	73fb      	strb	r3, [r7, #15]
                             BMP280_REG_RESET,
                             1,
                             &writeBuffer,
                             1,
                             HAL_MAX_DELAY);
  if (status != HAL_OK) {
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <BMP280_Init_I2C+0x52>
    return false;
 80012be:	2300      	movs	r3, #0
 80012c0:	e0a4      	b.n	800140c <BMP280_Init_I2C+0x19c>
  }
  HAL_Delay(100);
 80012c2:	2064      	movs	r0, #100	@ 0x64
 80012c4:	f001 f96e 	bl	80025a4 <HAL_Delay>

  // Read device ID
  status = HAL_I2C_Mem_Read(&i2c_handle,
 80012c8:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80012cc:	b299      	uxth	r1, r3
 80012ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
 80012d6:	9302      	str	r3, [sp, #8]
 80012d8:	2301      	movs	r3, #1
 80012da:	9301      	str	r3, [sp, #4]
 80012dc:	f107 030d 	add.w	r3, r7, #13
 80012e0:	9300      	str	r3, [sp, #0]
 80012e2:	2301      	movs	r3, #1
 80012e4:	22d0      	movs	r2, #208	@ 0xd0
 80012e6:	f001 fe3b 	bl	8002f60 <HAL_I2C_Mem_Read>
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]
                            BMP280_REG_ID,
                            1,
                            &readBuffer,
                            1,
                            HAL_MAX_DELAY);
  if (status != HAL_OK || readBuffer != 0x58) {
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d102      	bne.n	80012fa <BMP280_Init_I2C+0x8a>
 80012f4:	7b7b      	ldrb	r3, [r7, #13]
 80012f6:	2b58      	cmp	r3, #88	@ 0x58
 80012f8:	d001      	beq.n	80012fe <BMP280_Init_I2C+0x8e>
    return false;
 80012fa:	2300      	movs	r3, #0
 80012fc:	e086      	b.n	800140c <BMP280_Init_I2C+0x19c>
  }

  // Read calibration constants
  BMP280_CalibrationConstantsRead_I2C(i2c_handle, device_address);
 80012fe:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8001302:	9311      	str	r3, [sp, #68]	@ 0x44
 8001304:	4668      	mov	r0, sp
 8001306:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800130a:	2244      	movs	r2, #68	@ 0x44
 800130c:	4619      	mov	r1, r3
 800130e:	f007 fcb6 	bl	8008c7e <memcpy>
 8001312:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001316:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001318:	f7ff ff04 	bl	8001124 <BMP280_CalibrationConstantsRead_I2C>

  // Write timing and IIR data to config register
  writeBuffer = (t_sb << 5) | (filter_tc << 2);
 800131c:	793b      	ldrb	r3, [r7, #4]
 800131e:	015b      	lsls	r3, r3, #5
 8001320:	b25a      	sxtb	r2, r3
 8001322:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	b25b      	sxtb	r3, r3
 800132a:	4313      	orrs	r3, r2
 800132c:	b25b      	sxtb	r3, r3
 800132e:	b2db      	uxtb	r3, r3
 8001330:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Write(&i2c_handle,
 8001332:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8001336:	b299      	uxth	r1, r3
 8001338:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
 8001340:	9302      	str	r3, [sp, #8]
 8001342:	2301      	movs	r3, #1
 8001344:	9301      	str	r3, [sp, #4]
 8001346:	f107 030e 	add.w	r3, r7, #14
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	2301      	movs	r3, #1
 800134e:	22f5      	movs	r2, #245	@ 0xf5
 8001350:	f001 fd0c 	bl	8002d6c <HAL_I2C_Mem_Write>
 8001354:	4603      	mov	r3, r0
 8001356:	73fb      	strb	r3, [r7, #15]
                             BMP280_REG_CONFIG,
                             1,
                             &writeBuffer,
                             1,
                             HAL_MAX_DELAY);
  status = HAL_I2C_Mem_Read(&i2c_handle,
 8001358:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 800135c:	b299      	uxth	r1, r3
 800135e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8001362:	f04f 33ff 	mov.w	r3, #4294967295
 8001366:	9302      	str	r3, [sp, #8]
 8001368:	2301      	movs	r3, #1
 800136a:	9301      	str	r3, [sp, #4]
 800136c:	f107 030d 	add.w	r3, r7, #13
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	2301      	movs	r3, #1
 8001374:	22f5      	movs	r2, #245	@ 0xf5
 8001376:	f001 fdf3 	bl	8002f60 <HAL_I2C_Mem_Read>
 800137a:	4603      	mov	r3, r0
 800137c:	73fb      	strb	r3, [r7, #15]
                            BMP280_REG_CONFIG,
                            1,
                            &readBuffer,
                            1,
                            HAL_MAX_DELAY);
  if (readBuffer != writeBuffer || status != HAL_OK) {
 800137e:	7b7a      	ldrb	r2, [r7, #13]
 8001380:	7bbb      	ldrb	r3, [r7, #14]
 8001382:	429a      	cmp	r2, r3
 8001384:	d102      	bne.n	800138c <BMP280_Init_I2C+0x11c>
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <BMP280_Init_I2C+0x120>
    return false;
 800138c:	2300      	movs	r3, #0
 800138e:	e03d      	b.n	800140c <BMP280_Init_I2C+0x19c>
  }

  // Write oversampling and mode data to ctrl_meas register
  writeBuffer = (osrs_t << 5) | (osrs_p << 2) | (acq_mode << 0);
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	015b      	lsls	r3, r3, #5
 8001394:	b25a      	sxtb	r2, r3
 8001396:	79bb      	ldrb	r3, [r7, #6]
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	b25b      	sxtb	r3, r3
 800139c:	4313      	orrs	r3, r2
 800139e:	b25a      	sxtb	r2, r3
 80013a0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	b25b      	sxtb	r3, r3
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Write(&i2c_handle,
 80013ac:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80013b0:	b299      	uxth	r1, r3
 80013b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80013b6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ba:	9302      	str	r3, [sp, #8]
 80013bc:	2301      	movs	r3, #1
 80013be:	9301      	str	r3, [sp, #4]
 80013c0:	f107 030e 	add.w	r3, r7, #14
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2301      	movs	r3, #1
 80013c8:	22f4      	movs	r2, #244	@ 0xf4
 80013ca:	f001 fccf 	bl	8002d6c <HAL_I2C_Mem_Write>
 80013ce:	4603      	mov	r3, r0
 80013d0:	73fb      	strb	r3, [r7, #15]
                             BMP280_REG_CTRL_MEAS,
                             1,
                             &writeBuffer,
                             1,
                             HAL_MAX_DELAY);
  status = HAL_I2C_Mem_Read(&i2c_handle,
 80013d2:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 80013d6:	b299      	uxth	r1, r3
 80013d8:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80013dc:	f04f 33ff 	mov.w	r3, #4294967295
 80013e0:	9302      	str	r3, [sp, #8]
 80013e2:	2301      	movs	r3, #1
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	f107 030d 	add.w	r3, r7, #13
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	2301      	movs	r3, #1
 80013ee:	22f4      	movs	r2, #244	@ 0xf4
 80013f0:	f001 fdb6 	bl	8002f60 <HAL_I2C_Mem_Read>
 80013f4:	4603      	mov	r3, r0
 80013f6:	73fb      	strb	r3, [r7, #15]
                            BMP280_REG_CTRL_MEAS,
                            1,
                            &readBuffer,
                            1,
                            HAL_MAX_DELAY);
  if (readBuffer != writeBuffer || status != HAL_OK) {
 80013f8:	7b7a      	ldrb	r2, [r7, #13]
 80013fa:	7bbb      	ldrb	r3, [r7, #14]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d102      	bne.n	8001406 <BMP280_Init_I2C+0x196>
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <BMP280_Init_I2C+0x19a>
    return false;
 8001406:	2300      	movs	r3, #0
 8001408:	e000      	b.n	800140c <BMP280_Init_I2C+0x19c>
  }

  return true;
 800140a:	2301      	movs	r3, #1
} //@}
 800140c:	4618      	mov	r0, r3
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	bd90      	pop	{r4, r7, pc}

08001414 <BMP280_Measure_I2C>:

  return true;
}

struct BMP280_Result BMP280_Measure_I2C(I2C_HandleTypeDef i2c_handle,
                                        uint8_t device_address) {
 8001414:	b084      	sub	sp, #16
 8001416:	b580      	push	{r7, lr}
 8001418:	b094      	sub	sp, #80	@ 0x50
 800141a:	af12      	add	r7, sp, #72	@ 0x48
 800141c:	6078      	str	r0, [r7, #4]
 800141e:	f107 0014 	add.w	r0, r7, #20
 8001422:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  if (BMP280_RawDataRead_I2C(i2c_handle, device_address) == HAL_OK) {
 8001426:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 800142a:	9311      	str	r3, [sp, #68]	@ 0x44
 800142c:	4668      	mov	r0, sp
 800142e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001432:	2244      	movs	r2, #68	@ 0x44
 8001434:	4619      	mov	r1, r3
 8001436:	f007 fc22 	bl	8008c7e <memcpy>
 800143a:	f107 0314 	add.w	r3, r7, #20
 800143e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001440:	f000 f866 	bl	8001510 <BMP280_RawDataRead_I2C>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d148      	bne.n	80014dc <BMP280_Measure_I2C+0xc8>
    if (rawTemperature == 0x80000) {
 800144a:	4b2c      	ldr	r3, [pc, #176]	@ (80014fc <BMP280_Measure_I2C+0xe8>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001452:	d104      	bne.n	800145e <BMP280_Measure_I2C+0x4a>
      result.Temperature = 0; // value in case temp measurement was disabled
 8001454:	4b2a      	ldr	r3, [pc, #168]	@ (8001500 <BMP280_Measure_I2C+0xec>)
 8001456:	f04f 0200 	mov.w	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	e016      	b.n	800148c <BMP280_Measure_I2C+0x78>
    } else {
      result.Temperature = (BMP280_calculate_T_int32(rawTemperature)) /
 800145e:	4b27      	ldr	r3, [pc, #156]	@ (80014fc <BMP280_Measure_I2C+0xe8>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f000 f8ae 	bl	80015c4 <BMP280_calculate_T_int32>
 8001468:	4603      	mov	r3, r0
 800146a:	4618      	mov	r0, r3
 800146c:	f7fe ffca 	bl	8000404 <__aeabi_i2d>
 8001470:	f04f 0200 	mov.w	r2, #0
 8001474:	4b23      	ldr	r3, [pc, #140]	@ (8001504 <BMP280_Measure_I2C+0xf0>)
 8001476:	f7ff f959 	bl	800072c <__aeabi_ddiv>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	4610      	mov	r0, r2
 8001480:	4619      	mov	r1, r3
 8001482:	f7ff fb01 	bl	8000a88 <__aeabi_d2f>
 8001486:	4603      	mov	r3, r0
 8001488:	4a1d      	ldr	r2, [pc, #116]	@ (8001500 <BMP280_Measure_I2C+0xec>)
 800148a:	6013      	str	r3, [r2, #0]
                           100.0; // as per datasheet, the temp is x100
    }

    if (rawPressure == 0x80000)
 800148c:	4b1e      	ldr	r3, [pc, #120]	@ (8001508 <BMP280_Measure_I2C+0xf4>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001494:	d104      	bne.n	80014a0 <BMP280_Measure_I2C+0x8c>
      result.Pressure = 0; // value in case temp measurement was disabled
 8001496:	4b1a      	ldr	r3, [pc, #104]	@ (8001500 <BMP280_Measure_I2C+0xec>)
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	e016      	b.n	80014ce <BMP280_Measure_I2C+0xba>
    else {
#if RETURN_64BIT
      result.Pressure = (BMP280_calculate_P_int64(rawPressure)) /
 80014a0:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <BMP280_Measure_I2C+0xf4>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f000 f8cd 	bl	8001644 <BMP280_calculate_P_int64>
 80014aa:	4603      	mov	r3, r0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7fe ff99 	bl	80003e4 <__aeabi_ui2d>
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	4b15      	ldr	r3, [pc, #84]	@ (800150c <BMP280_Measure_I2C+0xf8>)
 80014b8:	f7ff f938 	bl	800072c <__aeabi_ddiv>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	4610      	mov	r0, r2
 80014c2:	4619      	mov	r1, r3
 80014c4:	f7ff fae0 	bl	8000a88 <__aeabi_d2f>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4a0d      	ldr	r2, [pc, #52]	@ (8001500 <BMP280_Measure_I2C+0xec>)
 80014cc:	6053      	str	r3, [r2, #4]
      result.Pressure = (BMP280_calculate_P_int32(
          rawPressure)); // as per datasheet, the pressure is Pa

#endif
    }
    return result;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001500 <BMP280_Measure_I2C+0xec>)
 80014d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014d6:	e883 0003 	stmia.w	r3, {r0, r1}
 80014da:	e007      	b.n	80014ec <BMP280_Measure_I2C+0xd8>
  }

  // if the device is detached
  else {
    return noResult;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	605a      	str	r2, [r3, #4]
  }
}
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80014f6:	b004      	add	sp, #16
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	200001f4 	.word	0x200001f4
 8001500:	200001fc 	.word	0x200001fc
 8001504:	40590000 	.word	0x40590000
 8001508:	200001f8 	.word	0x200001f8
 800150c:	40700000 	.word	0x40700000

08001510 <BMP280_RawDataRead_I2C>:

static inline HAL_StatusTypeDef
BMP280_RawDataRead_I2C(I2C_HandleTypeDef i2c_handle, uint8_t device_address) {
 8001510:	b084      	sub	sp, #16
 8001512:	b580      	push	{r7, lr}
 8001514:	b086      	sub	sp, #24
 8001516:	af04      	add	r7, sp, #16
 8001518:	f107 0c10 	add.w	ip, r7, #16
 800151c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  HAL_StatusTypeDef status;
  uint8_t MeasurementStatus = {0}, RawData[6] = {0};
 8001520:	2300      	movs	r3, #0
 8001522:	71bb      	strb	r3, [r7, #6]
 8001524:	2300      	movs	r3, #0
 8001526:	603b      	str	r3, [r7, #0]
 8001528:	2300      	movs	r3, #0
 800152a:	80bb      	strh	r3, [r7, #4]

  do {
    status = HAL_I2C_Mem_Read(&i2c_handle,
 800152c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001530:	b299      	uxth	r1, r3
 8001532:	f04f 33ff 	mov.w	r3, #4294967295
 8001536:	9302      	str	r3, [sp, #8]
 8001538:	2301      	movs	r3, #1
 800153a:	9301      	str	r3, [sp, #4]
 800153c:	1dbb      	adds	r3, r7, #6
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	2301      	movs	r3, #1
 8001542:	22f3      	movs	r2, #243	@ 0xf3
 8001544:	f107 0010 	add.w	r0, r7, #16
 8001548:	f001 fd0a 	bl	8002f60 <HAL_I2C_Mem_Read>
 800154c:	4603      	mov	r3, r0
 800154e:	71fb      	strb	r3, [r7, #7]
                              BMP280_REG_STATUS,
                              1,
                              &MeasurementStatus,
                              1,
                              HAL_MAX_DELAY);
  } while (MeasurementStatus & 0b00001000); // Wait for measurement to finish
 8001550:	79bb      	ldrb	r3, [r7, #6]
 8001552:	f003 0308 	and.w	r3, r3, #8
 8001556:	2b00      	cmp	r3, #0
 8001558:	d1e8      	bne.n	800152c <BMP280_RawDataRead_I2C+0x1c>

  status = HAL_I2C_Mem_Read(&i2c_handle,
 800155a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800155e:	b299      	uxth	r1, r3
 8001560:	f04f 33ff 	mov.w	r3, #4294967295
 8001564:	9302      	str	r3, [sp, #8]
 8001566:	2306      	movs	r3, #6
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	463b      	mov	r3, r7
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	2301      	movs	r3, #1
 8001570:	22f7      	movs	r2, #247	@ 0xf7
 8001572:	f107 0010 	add.w	r0, r7, #16
 8001576:	f001 fcf3 	bl	8002f60 <HAL_I2C_Mem_Read>
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
                            1,
                            RawData,
                            6,
                            HAL_MAX_DELAY);

  rawPressure = RawData[0] << 12 | RawData[1] << 4 | RawData[2] >> 4;
 800157e:	783b      	ldrb	r3, [r7, #0]
 8001580:	031a      	lsls	r2, r3, #12
 8001582:	787b      	ldrb	r3, [r7, #1]
 8001584:	011b      	lsls	r3, r3, #4
 8001586:	4313      	orrs	r3, r2
 8001588:	78ba      	ldrb	r2, [r7, #2]
 800158a:	0912      	lsrs	r2, r2, #4
 800158c:	b2d2      	uxtb	r2, r2
 800158e:	4313      	orrs	r3, r2
 8001590:	4a0a      	ldr	r2, [pc, #40]	@ (80015bc <BMP280_RawDataRead_I2C+0xac>)
 8001592:	6013      	str	r3, [r2, #0]
  rawTemperature = RawData[3] << 12 | RawData[4] << 4 | RawData[5] >> 4;
 8001594:	78fb      	ldrb	r3, [r7, #3]
 8001596:	031a      	lsls	r2, r3, #12
 8001598:	793b      	ldrb	r3, [r7, #4]
 800159a:	011b      	lsls	r3, r3, #4
 800159c:	4313      	orrs	r3, r2
 800159e:	797a      	ldrb	r2, [r7, #5]
 80015a0:	0912      	lsrs	r2, r2, #4
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	4313      	orrs	r3, r2
 80015a6:	4a06      	ldr	r2, [pc, #24]	@ (80015c0 <BMP280_RawDataRead_I2C+0xb0>)
 80015a8:	6013      	str	r3, [r2, #0]

  return status;
 80015aa:	79fb      	ldrb	r3, [r7, #7]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80015b6:	b004      	add	sp, #16
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	200001f8 	.word	0x200001f8
 80015c0:	200001f4 	.word	0x200001f4

080015c4 <BMP280_calculate_T_int32>:

/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123
   equals 51.23 DegC. t_fine carries fine temperature as global value
*/
int32_t t_fine;
static inline int32_t BMP280_calculate_T_int32(int32_t adc_T) {
 80015c4:	b480      	push	{r7}
 80015c6:	b087      	sub	sp, #28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  int32_t var1, var2, T;
  // compensate
  var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	10da      	asrs	r2, r3, #3
 80015d0:	4b18      	ldr	r3, [pc, #96]	@ (8001634 <BMP280_calculate_T_int32+0x70>)
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	4a17      	ldr	r2, [pc, #92]	@ (8001638 <BMP280_calculate_T_int32+0x74>)
 80015da:	f9b2 2000 	ldrsh.w	r2, [r2]
 80015de:	fb02 f303 	mul.w	r3, r2, r3
 80015e2:	12db      	asrs	r3, r3, #11
 80015e4:	617b      	str	r3, [r7, #20]
  var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	111b      	asrs	r3, r3, #4
 80015ea:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <BMP280_calculate_T_int32+0x70>)
 80015ec:	8812      	ldrh	r2, [r2, #0]
 80015ee:	1a9b      	subs	r3, r3, r2
            ((adc_T >> 4) - ((int32_t)dig_T1))) >>
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	1112      	asrs	r2, r2, #4
 80015f4:	490f      	ldr	r1, [pc, #60]	@ (8001634 <BMP280_calculate_T_int32+0x70>)
 80015f6:	8809      	ldrh	r1, [r1, #0]
 80015f8:	1a52      	subs	r2, r2, r1
  var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80015fa:	fb02 f303 	mul.w	r3, r2, r3
            ((adc_T >> 4) - ((int32_t)dig_T1))) >>
 80015fe:	131b      	asrs	r3, r3, #12
           12) *
          ((int32_t)dig_T3)) >>
 8001600:	4a0e      	ldr	r2, [pc, #56]	@ (800163c <BMP280_calculate_T_int32+0x78>)
 8001602:	f9b2 2000 	ldrsh.w	r2, [r2]
           12) *
 8001606:	fb02 f303 	mul.w	r3, r2, r3
  var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 800160a:	139b      	asrs	r3, r3, #14
 800160c:	613b      	str	r3, [r7, #16]
         14;
  t_fine = var1 + var2;
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	4413      	add	r3, r2
 8001614:	4a0a      	ldr	r2, [pc, #40]	@ (8001640 <BMP280_calculate_T_int32+0x7c>)
 8001616:	6013      	str	r3, [r2, #0]
  T = (t_fine * 5 + 128) >> 8;
 8001618:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <BMP280_calculate_T_int32+0x7c>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4613      	mov	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	3380      	adds	r3, #128	@ 0x80
 8001624:	121b      	asrs	r3, r3, #8
 8001626:	60fb      	str	r3, [r7, #12]
  // calculate
  return T;
 8001628:	68fb      	ldr	r3, [r7, #12]
}
 800162a:	4618      	mov	r0, r3
 800162c:	371c      	adds	r7, #28
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr
 8001634:	20000204 	.word	0x20000204
 8001638:	20000208 	.word	0x20000208
 800163c:	2000020a 	.word	0x2000020a
 8001640:	2000021c 	.word	0x2000021c

08001644 <BMP280_calculate_P_int64>:
#if RETURN_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer
   bits and 8 fractional bits). Output value of 24674867 represents
   24674867/256 = 96386.2 Pa = 963.862 hPa
*/
static inline uint32_t BMP280_calculate_P_int64(int32_t adc_P) {
 8001644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001648:	b0ca      	sub	sp, #296	@ 0x128
 800164a:	af00      	add	r7, sp, #0
 800164c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  int64_t var1, var2, p;
  var1 = ((int64_t)t_fine) - 128000;
 8001650:	4bae      	ldr	r3, [pc, #696]	@ (800190c <BMP280_calculate_P_int64+0x2c8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	17da      	asrs	r2, r3, #31
 8001656:	461c      	mov	r4, r3
 8001658:	4615      	mov	r5, r2
 800165a:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800165e:	f145 3bff 	adc.w	fp, r5, #4294967295
 8001662:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
  var2 = var1 * var1 * (int64_t)dig_P6;
 8001666:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800166a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800166e:	fb03 f102 	mul.w	r1, r3, r2
 8001672:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001676:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800167a:	fb02 f303 	mul.w	r3, r2, r3
 800167e:	18ca      	adds	r2, r1, r3
 8001680:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001684:	fba3 8903 	umull	r8, r9, r3, r3
 8001688:	eb02 0309 	add.w	r3, r2, r9
 800168c:	4699      	mov	r9, r3
 800168e:	4ba0      	ldr	r3, [pc, #640]	@ (8001910 <BMP280_calculate_P_int64+0x2cc>)
 8001690:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001694:	b21b      	sxth	r3, r3
 8001696:	17da      	asrs	r2, r3, #31
 8001698:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800169c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80016a0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80016a4:	4603      	mov	r3, r0
 80016a6:	fb03 f209 	mul.w	r2, r3, r9
 80016aa:	460b      	mov	r3, r1
 80016ac:	fb08 f303 	mul.w	r3, r8, r3
 80016b0:	4413      	add	r3, r2
 80016b2:	4602      	mov	r2, r0
 80016b4:	fba8 2102 	umull	r2, r1, r8, r2
 80016b8:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 80016bc:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80016c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80016c4:	4413      	add	r3, r2
 80016c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80016ca:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80016ce:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80016d2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
  var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 80016d6:	4b8f      	ldr	r3, [pc, #572]	@ (8001914 <BMP280_calculate_P_int64+0x2d0>)
 80016d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016dc:	b21b      	sxth	r3, r3
 80016de:	17da      	asrs	r2, r3, #31
 80016e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80016e4:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80016e8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80016ec:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80016f0:	462a      	mov	r2, r5
 80016f2:	fb02 f203 	mul.w	r2, r2, r3
 80016f6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80016fa:	4621      	mov	r1, r4
 80016fc:	fb01 f303 	mul.w	r3, r1, r3
 8001700:	441a      	add	r2, r3
 8001702:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001706:	4621      	mov	r1, r4
 8001708:	fba3 3101 	umull	r3, r1, r3, r1
 800170c:	f8c7 1104 	str.w	r1, [r7, #260]	@ 0x104
 8001710:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001714:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001718:	18d3      	adds	r3, r2, r3
 800171a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800171e:	f04f 0000 	mov.w	r0, #0
 8001722:	f04f 0100 	mov.w	r1, #0
 8001726:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800172a:	462b      	mov	r3, r5
 800172c:	0459      	lsls	r1, r3, #17
 800172e:	4622      	mov	r2, r4
 8001730:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8001734:	4623      	mov	r3, r4
 8001736:	0458      	lsls	r0, r3, #17
 8001738:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800173c:	1814      	adds	r4, r2, r0
 800173e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001740:	414b      	adcs	r3, r1
 8001742:	647b      	str	r3, [r7, #68]	@ 0x44
 8001744:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001748:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
  var2 = var2 + (((int64_t)dig_P4) << 35);
 800174c:	4b72      	ldr	r3, [pc, #456]	@ (8001918 <BMP280_calculate_P_int64+0x2d4>)
 800174e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001752:	b21b      	sxth	r3, r3
 8001754:	17da      	asrs	r2, r3, #31
 8001756:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800175a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800175e:	f04f 0000 	mov.w	r0, #0
 8001762:	f04f 0100 	mov.w	r1, #0
 8001766:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800176a:	00d9      	lsls	r1, r3, #3
 800176c:	2000      	movs	r0, #0
 800176e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001772:	1814      	adds	r4, r2, r0
 8001774:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001776:	414b      	adcs	r3, r1
 8001778:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800177a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800177e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
  var1 =
      ((var1 * var1 * (int64_t)dig_P3) >> 8) + ((var1 * (int64_t)dig_P2) << 12);
 8001782:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001786:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800178a:	fb03 f102 	mul.w	r1, r3, r2
 800178e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001792:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001796:	fb02 f303 	mul.w	r3, r2, r3
 800179a:	18ca      	adds	r2, r1, r3
 800179c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017a0:	fba3 3103 	umull	r3, r1, r3, r3
 80017a4:	f8c7 10fc 	str.w	r1, [r7, #252]	@ 0xfc
 80017a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80017ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80017b0:	18d3      	adds	r3, r2, r3
 80017b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80017b6:	4b59      	ldr	r3, [pc, #356]	@ (800191c <BMP280_calculate_P_int64+0x2d8>)
 80017b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017bc:	b21b      	sxth	r3, r3
 80017be:	17da      	asrs	r2, r3, #31
 80017c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80017c4:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80017c8:	e9d7 343e 	ldrd	r3, r4, [r7, #248]	@ 0xf8
 80017cc:	4622      	mov	r2, r4
 80017ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80017d2:	4641      	mov	r1, r8
 80017d4:	fb01 f202 	mul.w	r2, r1, r2
 80017d8:	464d      	mov	r5, r9
 80017da:	4618      	mov	r0, r3
 80017dc:	4621      	mov	r1, r4
 80017de:	4603      	mov	r3, r0
 80017e0:	fb03 f305 	mul.w	r3, r3, r5
 80017e4:	4413      	add	r3, r2
 80017e6:	4602      	mov	r2, r0
 80017e8:	4641      	mov	r1, r8
 80017ea:	fba2 2101 	umull	r2, r1, r2, r1
 80017ee:	f8c7 10f4 	str.w	r1, [r7, #244]	@ 0xf4
 80017f2:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80017f6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80017fa:	4413      	add	r3, r2
 80017fc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001800:	f04f 0000 	mov.w	r0, #0
 8001804:	f04f 0100 	mov.w	r1, #0
 8001808:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800180c:	4623      	mov	r3, r4
 800180e:	0a18      	lsrs	r0, r3, #8
 8001810:	462a      	mov	r2, r5
 8001812:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001816:	462b      	mov	r3, r5
 8001818:	1219      	asrs	r1, r3, #8
 800181a:	4b41      	ldr	r3, [pc, #260]	@ (8001920 <BMP280_calculate_P_int64+0x2dc>)
 800181c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001820:	b21b      	sxth	r3, r3
 8001822:	17da      	asrs	r2, r3, #31
 8001824:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001828:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800182c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001830:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001834:	464a      	mov	r2, r9
 8001836:	fb02 f203 	mul.w	r2, r2, r3
 800183a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800183e:	4644      	mov	r4, r8
 8001840:	fb04 f303 	mul.w	r3, r4, r3
 8001844:	441a      	add	r2, r3
 8001846:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800184a:	4644      	mov	r4, r8
 800184c:	fba3 3404 	umull	r3, r4, r3, r4
 8001850:	f8c7 40ec 	str.w	r4, [r7, #236]	@ 0xec
 8001854:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001858:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800185c:	18d3      	adds	r3, r2, r3
 800185e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001862:	f04f 0200 	mov.w	r2, #0
 8001866:	f04f 0300 	mov.w	r3, #0
 800186a:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 800186e:	464c      	mov	r4, r9
 8001870:	0323      	lsls	r3, r4, #12
 8001872:	46c4      	mov	ip, r8
 8001874:	ea43 531c 	orr.w	r3, r3, ip, lsr #20
 8001878:	4644      	mov	r4, r8
 800187a:	0322      	lsls	r2, r4, #12
  var1 =
 800187c:	1884      	adds	r4, r0, r2
 800187e:	633c      	str	r4, [r7, #48]	@ 0x30
 8001880:	eb41 0303 	adc.w	r3, r1, r3
 8001884:	637b      	str	r3, [r7, #52]	@ 0x34
 8001886:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800188a:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
  var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dig_P1) >> 33;
 800188e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001892:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001896:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 800189a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800189e:	4b21      	ldr	r3, [pc, #132]	@ (8001924 <BMP280_calculate_P_int64+0x2e0>)
 80018a0:	881b      	ldrh	r3, [r3, #0]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	2200      	movs	r2, #0
 80018a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80018aa:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80018ae:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 80018b2:	4622      	mov	r2, r4
 80018b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80018b8:	4641      	mov	r1, r8
 80018ba:	fb01 f202 	mul.w	r2, r1, r2
 80018be:	464d      	mov	r5, r9
 80018c0:	4618      	mov	r0, r3
 80018c2:	4621      	mov	r1, r4
 80018c4:	4603      	mov	r3, r0
 80018c6:	fb03 f305 	mul.w	r3, r3, r5
 80018ca:	4413      	add	r3, r2
 80018cc:	4602      	mov	r2, r0
 80018ce:	4641      	mov	r1, r8
 80018d0:	fba2 2101 	umull	r2, r1, r2, r1
 80018d4:	f8c7 10e4 	str.w	r1, [r7, #228]	@ 0xe4
 80018d8:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80018dc:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80018e0:	4413      	add	r3, r2
 80018e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	f04f 0300 	mov.w	r3, #0
 80018ee:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80018f2:	4629      	mov	r1, r5
 80018f4:	104a      	asrs	r2, r1, #1
 80018f6:	4629      	mov	r1, r5
 80018f8:	17cb      	asrs	r3, r1, #31
 80018fa:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
  if (var1 == 0) {
 80018fe:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001902:	4313      	orrs	r3, r2
 8001904:	d110      	bne.n	8001928 <BMP280_calculate_P_int64+0x2e4>
    return 0; // avoid exception caused by division by zero
 8001906:	2300      	movs	r3, #0
 8001908:	e152      	b.n	8001bb0 <BMP280_calculate_P_int64+0x56c>
 800190a:	bf00      	nop
 800190c:	2000021c 	.word	0x2000021c
 8001910:	20000214 	.word	0x20000214
 8001914:	20000212 	.word	0x20000212
 8001918:	20000210 	.word	0x20000210
 800191c:	2000020e 	.word	0x2000020e
 8001920:	2000020c 	.word	0x2000020c
 8001924:	20000206 	.word	0x20000206
  }
  p = 1048576 - adc_P;
 8001928:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800192c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001930:	17da      	asrs	r2, r3, #31
 8001932:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001934:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001936:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800193a:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
  p = (((p << 31) - var2) * 3125) / var1;
 800193e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001942:	105b      	asrs	r3, r3, #1
 8001944:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001948:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800194c:	07db      	lsls	r3, r3, #31
 800194e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001952:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001956:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800195a:	4604      	mov	r4, r0
 800195c:	1aa4      	subs	r4, r4, r2
 800195e:	67bc      	str	r4, [r7, #120]	@ 0x78
 8001960:	eb61 0303 	sbc.w	r3, r1, r3
 8001964:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001966:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800196a:	4622      	mov	r2, r4
 800196c:	462b      	mov	r3, r5
 800196e:	1891      	adds	r1, r2, r2
 8001970:	6239      	str	r1, [r7, #32]
 8001972:	415b      	adcs	r3, r3
 8001974:	627b      	str	r3, [r7, #36]	@ 0x24
 8001976:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800197a:	4621      	mov	r1, r4
 800197c:	1851      	adds	r1, r2, r1
 800197e:	61b9      	str	r1, [r7, #24]
 8001980:	4629      	mov	r1, r5
 8001982:	414b      	adcs	r3, r1
 8001984:	61fb      	str	r3, [r7, #28]
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	f04f 0300 	mov.w	r3, #0
 800198e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001992:	4649      	mov	r1, r9
 8001994:	018b      	lsls	r3, r1, #6
 8001996:	4641      	mov	r1, r8
 8001998:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800199c:	4641      	mov	r1, r8
 800199e:	018a      	lsls	r2, r1, #6
 80019a0:	4641      	mov	r1, r8
 80019a2:	1889      	adds	r1, r1, r2
 80019a4:	6139      	str	r1, [r7, #16]
 80019a6:	4649      	mov	r1, r9
 80019a8:	eb43 0101 	adc.w	r1, r3, r1
 80019ac:	6179      	str	r1, [r7, #20]
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	f04f 0300 	mov.w	r3, #0
 80019b6:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80019ba:	4649      	mov	r1, r9
 80019bc:	008b      	lsls	r3, r1, #2
 80019be:	46c4      	mov	ip, r8
 80019c0:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 80019c4:	4641      	mov	r1, r8
 80019c6:	008a      	lsls	r2, r1, #2
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	4603      	mov	r3, r0
 80019ce:	4622      	mov	r2, r4
 80019d0:	189b      	adds	r3, r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	460b      	mov	r3, r1
 80019d6:	462a      	mov	r2, r5
 80019d8:	eb42 0303 	adc.w	r3, r2, r3
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	f04f 0300 	mov.w	r3, #0
 80019e6:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80019ea:	4649      	mov	r1, r9
 80019ec:	008b      	lsls	r3, r1, #2
 80019ee:	46c4      	mov	ip, r8
 80019f0:	ea43 739c 	orr.w	r3, r3, ip, lsr #30
 80019f4:	4641      	mov	r1, r8
 80019f6:	008a      	lsls	r2, r1, #2
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	4603      	mov	r3, r0
 80019fe:	4622      	mov	r2, r4
 8001a00:	189b      	adds	r3, r3, r2
 8001a02:	673b      	str	r3, [r7, #112]	@ 0x70
 8001a04:	462b      	mov	r3, r5
 8001a06:	460a      	mov	r2, r1
 8001a08:	eb42 0303 	adc.w	r3, r2, r3
 8001a0c:	677b      	str	r3, [r7, #116]	@ 0x74
 8001a0e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a12:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001a16:	f7ff f9d7 	bl	8000dc8 <__aeabi_ldivmod>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
  var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001a22:	4b66      	ldr	r3, [pc, #408]	@ (8001bbc <BMP280_calculate_P_int64+0x578>)
 8001a24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a28:	b21b      	sxth	r3, r3
 8001a2a:	17da      	asrs	r2, r3, #31
 8001a2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a2e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a30:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001a34:	f04f 0000 	mov.w	r0, #0
 8001a38:	f04f 0100 	mov.w	r1, #0
 8001a3c:	0b50      	lsrs	r0, r2, #13
 8001a3e:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a42:	1359      	asrs	r1, r3, #13
 8001a44:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001a48:	462b      	mov	r3, r5
 8001a4a:	fb00 f203 	mul.w	r2, r0, r3
 8001a4e:	4623      	mov	r3, r4
 8001a50:	fb03 f301 	mul.w	r3, r3, r1
 8001a54:	4413      	add	r3, r2
 8001a56:	4622      	mov	r2, r4
 8001a58:	fba2 2100 	umull	r2, r1, r2, r0
 8001a5c:	f8c7 10dc 	str.w	r1, [r7, #220]	@ 0xdc
 8001a60:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001a64:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001a68:	4413      	add	r3, r2
 8001a6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001a6e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001a72:	f04f 0000 	mov.w	r0, #0
 8001a76:	f04f 0100 	mov.w	r1, #0
 8001a7a:	0b50      	lsrs	r0, r2, #13
 8001a7c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a80:	1359      	asrs	r1, r3, #13
 8001a82:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001a86:	462b      	mov	r3, r5
 8001a88:	fb00 f203 	mul.w	r2, r0, r3
 8001a8c:	4623      	mov	r3, r4
 8001a8e:	fb03 f301 	mul.w	r3, r3, r1
 8001a92:	4413      	add	r3, r2
 8001a94:	4622      	mov	r2, r4
 8001a96:	fba2 2100 	umull	r2, r1, r2, r0
 8001a9a:	f8c7 10d4 	str.w	r1, [r7, #212]	@ 0xd4
 8001a9e:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001aa2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001aa6:	4413      	add	r3, r2
 8001aa8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	f04f 0300 	mov.w	r3, #0
 8001ab4:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001ab8:	4621      	mov	r1, r4
 8001aba:	0e4a      	lsrs	r2, r1, #25
 8001abc:	4620      	mov	r0, r4
 8001abe:	4629      	mov	r1, r5
 8001ac0:	460c      	mov	r4, r1
 8001ac2:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 8001ac6:	164b      	asrs	r3, r1, #25
 8001ac8:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
  var2 = (((int64_t)dig_P8) * p) >> 19;
 8001acc:	4b3c      	ldr	r3, [pc, #240]	@ (8001bc0 <BMP280_calculate_P_int64+0x57c>)
 8001ace:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ad2:	b21b      	sxth	r3, r3
 8001ad4:	17da      	asrs	r2, r3, #31
 8001ad6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ad8:	667a      	str	r2, [r7, #100]	@ 0x64
 8001ada:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001ade:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001ae2:	462a      	mov	r2, r5
 8001ae4:	fb02 f203 	mul.w	r2, r2, r3
 8001ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001aec:	4621      	mov	r1, r4
 8001aee:	fb01 f303 	mul.w	r3, r1, r3
 8001af2:	4413      	add	r3, r2
 8001af4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001af8:	4621      	mov	r1, r4
 8001afa:	fba2 2101 	umull	r2, r1, r2, r1
 8001afe:	f8c7 10cc 	str.w	r1, [r7, #204]	@ 0xcc
 8001b02:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001b06:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001b0a:	4413      	add	r3, r2
 8001b0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001b1c:	4621      	mov	r1, r4
 8001b1e:	0cca      	lsrs	r2, r1, #19
 8001b20:	4620      	mov	r0, r4
 8001b22:	4629      	mov	r1, r5
 8001b24:	460c      	mov	r4, r1
 8001b26:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 8001b2a:	14cb      	asrs	r3, r1, #19
 8001b2c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
  p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 8001b30:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001b34:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001b38:	1884      	adds	r4, r0, r2
 8001b3a:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001b3c:	eb41 0303 	adc.w	r3, r1, r3
 8001b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001b42:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001b46:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001b4a:	4621      	mov	r1, r4
 8001b4c:	1889      	adds	r1, r1, r2
 8001b4e:	6539      	str	r1, [r7, #80]	@ 0x50
 8001b50:	4629      	mov	r1, r5
 8001b52:	eb43 0101 	adc.w	r1, r3, r1
 8001b56:	6579      	str	r1, [r7, #84]	@ 0x54
 8001b58:	f04f 0000 	mov.w	r0, #0
 8001b5c:	f04f 0100 	mov.w	r1, #0
 8001b60:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001b64:	4623      	mov	r3, r4
 8001b66:	0a18      	lsrs	r0, r3, #8
 8001b68:	462a      	mov	r2, r5
 8001b6a:	ea40 6002 	orr.w	r0, r0, r2, lsl #24
 8001b6e:	462b      	mov	r3, r5
 8001b70:	1219      	asrs	r1, r3, #8
 8001b72:	4b14      	ldr	r3, [pc, #80]	@ (8001bc4 <BMP280_calculate_P_int64+0x580>)
 8001b74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	17da      	asrs	r2, r3, #31
 8001b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b7e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001b80:	f04f 0200 	mov.w	r2, #0
 8001b84:	f04f 0300 	mov.w	r3, #0
 8001b88:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001b8c:	464c      	mov	r4, r9
 8001b8e:	0123      	lsls	r3, r4, #4
 8001b90:	46c4      	mov	ip, r8
 8001b92:	ea43 731c 	orr.w	r3, r3, ip, lsr #28
 8001b96:	4644      	mov	r4, r8
 8001b98:	0122      	lsls	r2, r4, #4
 8001b9a:	1884      	adds	r4, r0, r2
 8001b9c:	603c      	str	r4, [r7, #0]
 8001b9e:	eb41 0303 	adc.w	r3, r1, r3
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ba8:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
  return (uint32_t)p;
 8001bac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bbc:	2000021a 	.word	0x2000021a
 8001bc0:	20000218 	.word	0x20000218
 8001bc4:	20000216 	.word	0x20000216

08001bc8 <vApplicationIdleHook>:

/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook(void) {
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  memory allocated by the kernel to any task that has since been deleted. */
  //  HAL_GPIO_TogglePin(ON_BOARD_LED_1_GPIO_Port, ON_BOARD_LED_1_Pin);
  //  HAL_GPIO_TogglePin(ON_BOARD_LED_2_GPIO_Port, ON_BOARD_LED_2_Pin);
  // printf("idle task\r\n");
  //  vTaskDelay(pdMS_TO_TICKS(1000));
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of USART2TxMutex */
  USART2TxMutexHandle = osMutexNew(&USART2TxMutex_attributes);
 8001bd8:	480b      	ldr	r0, [pc, #44]	@ (8001c08 <MX_FREERTOS_Init+0x34>)
 8001bda:	f003 f883 	bl	8004ce4 <osMutexNew>
 8001bde:	4603      	mov	r3, r0
 8001be0:	4a0a      	ldr	r2, [pc, #40]	@ (8001c0c <MX_FREERTOS_Init+0x38>)
 8001be2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of statusTask */
  statusTaskHandle = osThreadNew(vStatusTask, NULL, &statusTask_attributes);
 8001be4:	4a0a      	ldr	r2, [pc, #40]	@ (8001c10 <MX_FREERTOS_Init+0x3c>)
 8001be6:	2100      	movs	r1, #0
 8001be8:	480a      	ldr	r0, [pc, #40]	@ (8001c14 <MX_FREERTOS_Init+0x40>)
 8001bea:	f002 ffa3 	bl	8004b34 <osThreadNew>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	4a09      	ldr	r2, [pc, #36]	@ (8001c18 <MX_FREERTOS_Init+0x44>)
 8001bf2:	6013      	str	r3, [r2, #0]

  /* creation of ledTask */
  ledTaskHandle = osThreadNew(vLedTask, NULL, &ledTask_attributes);
 8001bf4:	4a09      	ldr	r2, [pc, #36]	@ (8001c1c <MX_FREERTOS_Init+0x48>)
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4809      	ldr	r0, [pc, #36]	@ (8001c20 <MX_FREERTOS_Init+0x4c>)
 8001bfa:	f002 ff9b 	bl	8004b34 <osThreadNew>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	4a08      	ldr	r2, [pc, #32]	@ (8001c24 <MX_FREERTOS_Init+0x50>)
 8001c02:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	0800a994 	.word	0x0800a994
 8001c0c:	20000230 	.word	0x20000230
 8001c10:	0800a94c 	.word	0x0800a94c
 8001c14:	08001c29 	.word	0x08001c29
 8001c18:	20000228 	.word	0x20000228
 8001c1c:	0800a970 	.word	0x0800a970
 8001c20:	08001cd9 	.word	0x08001cd9
 8001c24:	2000022c 	.word	0x2000022c

08001c28 <vStatusTask>:
 * @brief  Function implementing the statusTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_vStatusTask */
void vStatusTask(void *argument) {
 8001c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c2a:	b099      	sub	sp, #100	@ 0x64
 8001c2c:	af14      	add	r7, sp, #80	@ 0x50
 8001c2e:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN vStatusTask */
  /* Infinite loop */
  while (true) {
    bmp280_result = BMP280_Measure_I2C(hi2c1, BMP280_DEVICE_ADDRESS_GND);
 8001c30:	4e23      	ldr	r6, [pc, #140]	@ (8001cc0 <vStatusTask+0x98>)
 8001c32:	463d      	mov	r5, r7
 8001c34:	4c23      	ldr	r4, [pc, #140]	@ (8001cc4 <vStatusTask+0x9c>)
 8001c36:	23ec      	movs	r3, #236	@ 0xec
 8001c38:	9312      	str	r3, [sp, #72]	@ 0x48
 8001c3a:	4668      	mov	r0, sp
 8001c3c:	f104 030c 	add.w	r3, r4, #12
 8001c40:	2248      	movs	r2, #72	@ 0x48
 8001c42:	4619      	mov	r1, r3
 8001c44:	f007 f81b 	bl	8008c7e <memcpy>
 8001c48:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001c4c:	4628      	mov	r0, r5
 8001c4e:	f7ff fbe1 	bl	8001414 <BMP280_Measure_I2C>
 8001c52:	4632      	mov	r2, r6
 8001c54:	463b      	mov	r3, r7
 8001c56:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001c5a:	e882 0003 	stmia.w	r2, {r0, r1}

    if (osMutexAcquire(USART2TxMutexHandle, osWaitForever) == osOK) {
 8001c5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc8 <vStatusTask+0xa0>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f04f 31ff 	mov.w	r1, #4294967295
 8001c66:	4618      	mov	r0, r3
 8001c68:	f003 f8d6 	bl	8004e18 <osMutexAcquire>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d121      	bne.n	8001cb6 <vStatusTask+0x8e>
      printf("Pressure\tTemperature\r\n");
 8001c72:	4816      	ldr	r0, [pc, #88]	@ (8001ccc <vStatusTask+0xa4>)
 8001c74:	f006 fe40 	bl	80088f8 <puts>
      printf("%0.2f hPa\t%0.2f deg C\r\n",
             bmp280_result.Pressure / 100,
 8001c78:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <vStatusTask+0x98>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	4914      	ldr	r1, [pc, #80]	@ (8001cd0 <vStatusTask+0xa8>)
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff f806 	bl	8000c90 <__aeabi_fdiv>
 8001c84:	4603      	mov	r3, r0
      printf("%0.2f hPa\t%0.2f deg C\r\n",
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fbce 	bl	8000428 <__aeabi_f2d>
 8001c8c:	4604      	mov	r4, r0
 8001c8e:	460d      	mov	r5, r1
             bmp280_result.Temperature);
 8001c90:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc0 <vStatusTask+0x98>)
 8001c92:	681b      	ldr	r3, [r3, #0]
      printf("%0.2f hPa\t%0.2f deg C\r\n",
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7fe fbc7 	bl	8000428 <__aeabi_f2d>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	e9cd 2300 	strd	r2, r3, [sp]
 8001ca2:	4622      	mov	r2, r4
 8001ca4:	462b      	mov	r3, r5
 8001ca6:	480b      	ldr	r0, [pc, #44]	@ (8001cd4 <vStatusTask+0xac>)
 8001ca8:	f006 fdbe 	bl	8008828 <iprintf>
      osMutexRelease(USART2TxMutexHandle);
 8001cac:	4b06      	ldr	r3, [pc, #24]	@ (8001cc8 <vStatusTask+0xa0>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f003 f90f 	bl	8004ed4 <osMutexRelease>
    }
    osDelay(200);
 8001cb6:	20c8      	movs	r0, #200	@ 0xc8
 8001cb8:	f002 ffe6 	bl	8004c88 <osDelay>
    bmp280_result = BMP280_Measure_I2C(hi2c1, BMP280_DEVICE_ADDRESS_GND);
 8001cbc:	e7b8      	b.n	8001c30 <vStatusTask+0x8>
 8001cbe:	bf00      	nop
 8001cc0:	20000220 	.word	0x20000220
 8001cc4:	20000234 	.word	0x20000234
 8001cc8:	20000230 	.word	0x20000230
 8001ccc:	0800a8d4 	.word	0x0800a8d4
 8001cd0:	42c80000 	.word	0x42c80000
 8001cd4:	0800a8ec 	.word	0x0800a8ec

08001cd8 <vLedTask>:
 * @brief Function implementing the ledTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_vLedTask */
void vLedTask(void *argument) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vLedTask */
  /* Infinite loop */
  uint8_t rhythm = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	73fb      	strb	r3, [r7, #15]
  while (true) {
    if (rhythm < 3) {
 8001ce4:	7bfb      	ldrb	r3, [r7, #15]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d80e      	bhi.n	8001d08 <vLedTask+0x30>
      GPIOB->ODR ^= (1U << 2) | (1U << 13);
 8001cea:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <vLedTask+0x5c>)
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	4a11      	ldr	r2, [pc, #68]	@ (8001d34 <vLedTask+0x5c>)
 8001cf0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001cf4:	f083 0304 	eor.w	r3, r3, #4
 8001cf8:	60d3      	str	r3, [r2, #12]
      ++rhythm;
 8001cfa:	7bfb      	ldrb	r3, [r7, #15]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	73fb      	strb	r3, [r7, #15]
      osDelay(100);
 8001d00:	2064      	movs	r0, #100	@ 0x64
 8001d02:	f002 ffc1 	bl	8004c88 <osDelay>
 8001d06:	e7ed      	b.n	8001ce4 <vLedTask+0xc>
    } else if (rhythm < 6) {
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	2b05      	cmp	r3, #5
 8001d0c:	d80f      	bhi.n	8001d2e <vLedTask+0x56>
      GPIOB->ODR ^= (1U << 2) | (1U << 13);
 8001d0e:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <vLedTask+0x5c>)
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	4a08      	ldr	r2, [pc, #32]	@ (8001d34 <vLedTask+0x5c>)
 8001d14:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001d18:	f083 0304 	eor.w	r3, r3, #4
 8001d1c:	60d3      	str	r3, [r2, #12]
      ++rhythm;
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	3301      	adds	r3, #1
 8001d22:	73fb      	strb	r3, [r7, #15]
      osDelay(500);
 8001d24:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d28:	f002 ffae 	bl	8004c88 <osDelay>
 8001d2c:	e7da      	b.n	8001ce4 <vLedTask+0xc>
    } else {
      rhythm = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]
    if (rhythm < 3) {
 8001d32:	e7d7      	b.n	8001ce4 <vLedTask+0xc>
 8001d34:	40010c00 	.word	0x40010c00

08001d38 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3e:	f107 0310 	add.w	r3, r7, #16
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d4c:	4b38      	ldr	r3, [pc, #224]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	4a37      	ldr	r2, [pc, #220]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d52:	f043 0310 	orr.w	r3, r3, #16
 8001d56:	6193      	str	r3, [r2, #24]
 8001d58:	4b35      	ldr	r3, [pc, #212]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	f003 0310 	and.w	r3, r3, #16
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d64:	4b32      	ldr	r3, [pc, #200]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	4a31      	ldr	r2, [pc, #196]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d6a:	f043 0320 	orr.w	r3, r3, #32
 8001d6e:	6193      	str	r3, [r2, #24]
 8001d70:	4b2f      	ldr	r3, [pc, #188]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	f003 0320 	and.w	r3, r3, #32
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	4a2b      	ldr	r2, [pc, #172]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d82:	f043 0304 	orr.w	r3, r3, #4
 8001d86:	6193      	str	r3, [r2, #24]
 8001d88:	4b29      	ldr	r3, [pc, #164]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	607b      	str	r3, [r7, #4]
 8001d92:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d94:	4b26      	ldr	r3, [pc, #152]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a25      	ldr	r2, [pc, #148]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001d9a:	f043 0308 	orr.w	r3, r3, #8
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b23      	ldr	r3, [pc, #140]	@ (8001e30 <MX_GPIO_Init+0xf8>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f003 0308 	and.w	r3, r3, #8
 8001da8:	603b      	str	r3, [r7, #0]
 8001daa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_BOARD_LED_2_GPIO_Port, ON_BOARD_LED_2_Pin, GPIO_PIN_RESET);
 8001dac:	2200      	movs	r2, #0
 8001dae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001db2:	4820      	ldr	r0, [pc, #128]	@ (8001e34 <MX_GPIO_Init+0xfc>)
 8001db4:	f000 fe7e 	bl	8002ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ON_BOARD_LED_1_GPIO_Port, ON_BOARD_LED_1_Pin, GPIO_PIN_RESET);
 8001db8:	2200      	movs	r2, #0
 8001dba:	2104      	movs	r1, #4
 8001dbc:	481e      	ldr	r0, [pc, #120]	@ (8001e38 <MX_GPIO_Init+0x100>)
 8001dbe:	f000 fe79 	bl	8002ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ON_BOARD_LED_2_Pin;
 8001dc2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ON_BOARD_LED_2_GPIO_Port, &GPIO_InitStruct);
 8001dd4:	f107 0310 	add.w	r3, r7, #16
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4816      	ldr	r0, [pc, #88]	@ (8001e34 <MX_GPIO_Init+0xfc>)
 8001ddc:	f000 fce6 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5
                           PA6 PA7 PA8 PA9
                           PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8001de0:	f649 73f3 	movw	r3, #40947	@ 0x9ff3
 8001de4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001de6:	2303      	movs	r3, #3
 8001de8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dea:	f107 0310 	add.w	r3, r7, #16
 8001dee:	4619      	mov	r1, r3
 8001df0:	4812      	ldr	r0, [pc, #72]	@ (8001e3c <MX_GPIO_Init+0x104>)
 8001df2:	f000 fcdb 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001df6:	f64f 733b 	movw	r3, #65339	@ 0xff3b
 8001dfa:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e00:	f107 0310 	add.w	r3, r7, #16
 8001e04:	4619      	mov	r1, r3
 8001e06:	480c      	ldr	r0, [pc, #48]	@ (8001e38 <MX_GPIO_Init+0x100>)
 8001e08:	f000 fcd0 	bl	80027ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ON_BOARD_LED_1_Pin;
 8001e0c:	2304      	movs	r3, #4
 8001e0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e10:	2301      	movs	r3, #1
 8001e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ON_BOARD_LED_1_GPIO_Port, &GPIO_InitStruct);
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	4619      	mov	r1, r3
 8001e22:	4805      	ldr	r0, [pc, #20]	@ (8001e38 <MX_GPIO_Init+0x100>)
 8001e24:	f000 fcc2 	bl	80027ac <HAL_GPIO_Init>

}
 8001e28:	bf00      	nop
 8001e2a:	3720      	adds	r7, #32
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40021000 	.word	0x40021000
 8001e34:	40011000 	.word	0x40011000
 8001e38:	40010c00 	.word	0x40010c00
 8001e3c:	40010800 	.word	0x40010800

08001e40 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e44:	4b12      	ldr	r3, [pc, #72]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e46:	4a13      	ldr	r2, [pc, #76]	@ (8001e94 <MX_I2C1_Init+0x54>)
 8001e48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e4a:	4b11      	ldr	r3, [pc, #68]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e4c:	4a12      	ldr	r2, [pc, #72]	@ (8001e98 <MX_I2C1_Init+0x58>)
 8001e4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e50:	4b0f      	ldr	r3, [pc, #60]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e56:	4b0e      	ldr	r3, [pc, #56]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e5e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e62:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e64:	4b0a      	ldr	r3, [pc, #40]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e6a:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e70:	4b07      	ldr	r3, [pc, #28]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e76:	4b06      	ldr	r3, [pc, #24]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e7c:	4804      	ldr	r0, [pc, #16]	@ (8001e90 <MX_I2C1_Init+0x50>)
 8001e7e:	f000 fe31 	bl	8002ae4 <HAL_I2C_Init>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e88:	f000 f918 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000234 	.word	0x20000234
 8001e94:	40005400 	.word	0x40005400
 8001e98:	000186a0 	.word	0x000186a0

08001e9c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0310 	add.w	r3, r7, #16
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a15      	ldr	r2, [pc, #84]	@ (8001f0c <HAL_I2C_MspInit+0x70>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d123      	bne.n	8001f04 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ebc:	4b14      	ldr	r3, [pc, #80]	@ (8001f10 <HAL_I2C_MspInit+0x74>)
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	4a13      	ldr	r2, [pc, #76]	@ (8001f10 <HAL_I2C_MspInit+0x74>)
 8001ec2:	f043 0308 	orr.w	r3, r3, #8
 8001ec6:	6193      	str	r3, [r2, #24]
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <HAL_I2C_MspInit+0x74>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	f003 0308 	and.w	r3, r3, #8
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ed4:	23c0      	movs	r3, #192	@ 0xc0
 8001ed6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ed8:	2312      	movs	r3, #18
 8001eda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001edc:	2303      	movs	r3, #3
 8001ede:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee0:	f107 0310 	add.w	r3, r7, #16
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	480b      	ldr	r0, [pc, #44]	@ (8001f14 <HAL_I2C_MspInit+0x78>)
 8001ee8:	f000 fc60 	bl	80027ac <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eec:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <HAL_I2C_MspInit+0x74>)
 8001eee:	69db      	ldr	r3, [r3, #28]
 8001ef0:	4a07      	ldr	r2, [pc, #28]	@ (8001f10 <HAL_I2C_MspInit+0x74>)
 8001ef2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ef6:	61d3      	str	r3, [r2, #28]
 8001ef8:	4b05      	ldr	r3, [pc, #20]	@ (8001f10 <HAL_I2C_MspInit+0x74>)
 8001efa:	69db      	ldr	r3, [r3, #28]
 8001efc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001f04:	bf00      	nop
 8001f06:	3720      	adds	r7, #32
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40005400 	.word	0x40005400
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40010c00 	.word	0x40010c00

08001f18 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b09a      	sub	sp, #104	@ 0x68
 8001f1c:	af18      	add	r7, sp, #96	@ 0x60

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 8001f1e:	f000 fb0f 	bl	8002540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f22:	f000 f85b 	bl	8001fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f26:	f7ff ff07 	bl	8001d38 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f2a:	f7ff ff89 	bl	8001e40 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001f2e:	f000 fa6d 	bl	800240c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("System initializing\r\n");
 8001f32:	4825      	ldr	r0, [pc, #148]	@ (8001fc8 <main+0xb0>)
 8001f34:	f006 fce0 	bl	80088f8 <puts>

  uint8_t reset_val = BMP280_VAL_RESET;
 8001f38:	23b6      	movs	r3, #182	@ 0xb6
 8001f3a:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Mem_Write(&hi2c1,
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f40:	9302      	str	r3, [sp, #8]
 8001f42:	2301      	movs	r3, #1
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	1dbb      	adds	r3, r7, #6
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	22e0      	movs	r2, #224	@ 0xe0
 8001f4e:	21ec      	movs	r1, #236	@ 0xec
 8001f50:	481e      	ldr	r0, [pc, #120]	@ (8001fcc <main+0xb4>)
 8001f52:	f000 ff0b 	bl	8002d6c <HAL_I2C_Mem_Write>
                    BMP280_REG_RESET,
                    1,
                    &reset_val,
                    1,
                    HAL_MAX_DELAY);
  HAL_I2C_Mem_Read(&hi2c1,
 8001f56:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5a:	9302      	str	r3, [sp, #8]
 8001f5c:	2306      	movs	r3, #6
 8001f5e:	9301      	str	r3, [sp, #4]
 8001f60:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd0 <main+0xb8>)
 8001f62:	9300      	str	r3, [sp, #0]
 8001f64:	2301      	movs	r3, #1
 8001f66:	22f7      	movs	r2, #247	@ 0xf7
 8001f68:	21ec      	movs	r1, #236	@ 0xec
 8001f6a:	4818      	ldr	r0, [pc, #96]	@ (8001fcc <main+0xb4>)
 8001f6c:	f000 fff8 	bl	8002f60 <HAL_I2C_Mem_Read>
                   BMP280_REG_PRESS_MSB,
                   1,
                   valueTest_BMP280,
                   6,
                   HAL_MAX_DELAY);
  printf("Init values:\r\n");
 8001f70:	4818      	ldr	r0, [pc, #96]	@ (8001fd4 <main+0xbc>)
 8001f72:	f006 fcc1 	bl	80088f8 <puts>
  for (uint8_t i = 0; i < 6; ++i) {
 8001f76:	2300      	movs	r3, #0
 8001f78:	71fb      	strb	r3, [r7, #7]
 8001f7a:	e009      	b.n	8001f90 <main+0x78>
    printf("%x\r\n", valueTest_BMP280[i]);
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	4a14      	ldr	r2, [pc, #80]	@ (8001fd0 <main+0xb8>)
 8001f80:	5cd3      	ldrb	r3, [r2, r3]
 8001f82:	4619      	mov	r1, r3
 8001f84:	4814      	ldr	r0, [pc, #80]	@ (8001fd8 <main+0xc0>)
 8001f86:	f006 fc4f 	bl	8008828 <iprintf>
  for (uint8_t i = 0; i < 6; ++i) {
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	71fb      	strb	r3, [r7, #7]
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	2b05      	cmp	r3, #5
 8001f94:	d9f2      	bls.n	8001f7c <main+0x64>
  }

  BMP280_Init_I2C(BMP280_VAL_CTRL_MEAS_OSRS_T_0,
 8001f96:	23ec      	movs	r3, #236	@ 0xec
 8001f98:	9316      	str	r3, [sp, #88]	@ 0x58
 8001f9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001fcc <main+0xb4>)
 8001f9c:	ab01      	add	r3, sp, #4
 8001f9e:	4611      	mov	r1, r2
 8001fa0:	2254      	movs	r2, #84	@ 0x54
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f006 fe6b 	bl	8008c7e <memcpy>
 8001fa8:	2304      	movs	r3, #4
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	2300      	movs	r3, #0
 8001fae:	2203      	movs	r2, #3
 8001fb0:	2105      	movs	r1, #5
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f7ff f95c 	bl	8001270 <BMP280_Init_I2C>
                  hi2c1,
                  BMP280_DEVICE_ADDRESS_GND);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001fb8:	f002 fd56 	bl	8004a68 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001fbc:	f7ff fe0a 	bl	8001bd4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001fc0:	f002 fd84 	bl	8004acc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (true) {
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <main+0xac>
 8001fc8:	0800a904 	.word	0x0800a904
 8001fcc:	20000234 	.word	0x20000234
 8001fd0:	20000288 	.word	0x20000288
 8001fd4:	0800a91c 	.word	0x0800a91c
 8001fd8:	0800a92c 	.word	0x0800a92c

08001fdc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b090      	sub	sp, #64	@ 0x40
 8001fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fe2:	f107 0318 	add.w	r3, r7, #24
 8001fe6:	2228      	movs	r2, #40	@ 0x28
 8001fe8:	2100      	movs	r1, #0
 8001fea:	4618      	mov	r0, r3
 8001fec:	f006 fd64 	bl	8008ab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	60da      	str	r2, [r3, #12]
 8001ffc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ffe:	2301      	movs	r3, #1
 8002000:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002002:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002006:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002008:	2300      	movs	r3, #0
 800200a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800200c:	2301      	movs	r3, #1
 800200e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002010:	2302      	movs	r3, #2
 8002012:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002014:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002018:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800201a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800201e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002020:	f107 0318 	add.w	r3, r7, #24
 8002024:	4618      	mov	r0, r3
 8002026:	f001 fdb7 	bl	8003b98 <HAL_RCC_OscConfig>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <SystemClock_Config+0x58>
    Error_Handler();
 8002030:	f000 f844 	bl	80020bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8002034:	230f      	movs	r3, #15
 8002036:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002038:	2302      	movs	r3, #2
 800203a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800203c:	2300      	movs	r3, #0
 800203e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002040:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002044:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800204a:	1d3b      	adds	r3, r7, #4
 800204c:	2102      	movs	r1, #2
 800204e:	4618      	mov	r0, r3
 8002050:	f002 f824 	bl	800409c <HAL_RCC_ClockConfig>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <SystemClock_Config+0x82>
    Error_Handler();
 800205a:	f000 f82f 	bl	80020bc <Error_Handler>
  }
}
 800205e:	bf00      	nop
 8002060:	3740      	adds	r7, #64	@ 0x40
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <__io_putchar>:
/* USER CODE BEGIN 4 */

/**
 * @brief putchar() override - redirect printf to USART2
 */
int __io_putchar(int ch) {
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  while (!(USART2->SR & 0x0080)) { // wait until TX data register empty
 8002070:	e000      	b.n	8002074 <__io_putchar+0xc>
    asm("nop");
 8002072:	bf00      	nop
  while (!(USART2->SR & 0x0080)) { // wait until TX data register empty
 8002074:	4b07      	ldr	r3, [pc, #28]	@ (8002094 <__io_putchar+0x2c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0f8      	beq.n	8002072 <__io_putchar+0xa>
  }
  USART2->DR = (ch & 0xFF); // write data to TX register
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a04      	ldr	r2, [pc, #16]	@ (8002094 <__io_putchar+0x2c>)
 8002084:	b2db      	uxtb	r3, r3
 8002086:	6053      	str	r3, [r2, #4]
  return ch;
 8002088:	687b      	ldr	r3, [r7, #4]
}
 800208a:	4618      	mov	r0, r3
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr
 8002094:	40004400 	.word	0x40004400

08002098 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a04      	ldr	r2, [pc, #16]	@ (80020b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d101      	bne.n	80020ae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80020aa:	f000 fa5f 	bl	800256c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40000800 	.word	0x40000800

080020bc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c0:	b672      	cpsid	i
}
 80020c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <Error_Handler+0x8>

080020c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80020ce:	4b18      	ldr	r3, [pc, #96]	@ (8002130 <HAL_MspInit+0x68>)
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	4a17      	ldr	r2, [pc, #92]	@ (8002130 <HAL_MspInit+0x68>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	6193      	str	r3, [r2, #24]
 80020da:	4b15      	ldr	r3, [pc, #84]	@ (8002130 <HAL_MspInit+0x68>)
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	60bb      	str	r3, [r7, #8]
 80020e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e6:	4b12      	ldr	r3, [pc, #72]	@ (8002130 <HAL_MspInit+0x68>)
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	4a11      	ldr	r2, [pc, #68]	@ (8002130 <HAL_MspInit+0x68>)
 80020ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	61d3      	str	r3, [r2, #28]
 80020f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002130 <HAL_MspInit+0x68>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fa:	607b      	str	r3, [r7, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020fe:	2200      	movs	r2, #0
 8002100:	210f      	movs	r1, #15
 8002102:	f06f 0001 	mvn.w	r0, #1
 8002106:	f000 fb26 	bl	8002756 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800210a:	4b0a      	ldr	r3, [pc, #40]	@ (8002134 <HAL_MspInit+0x6c>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	4a04      	ldr	r2, [pc, #16]	@ (8002134 <HAL_MspInit+0x6c>)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002126:	bf00      	nop
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40021000 	.word	0x40021000
 8002134:	40010000 	.word	0x40010000

08002138 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08e      	sub	sp, #56	@ 0x38
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002140:	2300      	movs	r3, #0
 8002142:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002144:	2300      	movs	r3, #0
 8002146:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002148:	2300      	movs	r3, #0
 800214a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800214e:	4b34      	ldr	r3, [pc, #208]	@ (8002220 <HAL_InitTick+0xe8>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	4a33      	ldr	r2, [pc, #204]	@ (8002220 <HAL_InitTick+0xe8>)
 8002154:	f043 0304 	orr.w	r3, r3, #4
 8002158:	61d3      	str	r3, [r2, #28]
 800215a:	4b31      	ldr	r3, [pc, #196]	@ (8002220 <HAL_InitTick+0xe8>)
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	f003 0304 	and.w	r3, r3, #4
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002166:	f107 0210 	add.w	r2, r7, #16
 800216a:	f107 0314 	add.w	r3, r7, #20
 800216e:	4611      	mov	r1, r2
 8002170:	4618      	mov	r0, r3
 8002172:	f002 f903 	bl	800437c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002176:	6a3b      	ldr	r3, [r7, #32]
 8002178:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800217a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800217c:	2b00      	cmp	r3, #0
 800217e:	d103      	bne.n	8002188 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002180:	f002 f8d4 	bl	800432c <HAL_RCC_GetPCLK1Freq>
 8002184:	6378      	str	r0, [r7, #52]	@ 0x34
 8002186:	e004      	b.n	8002192 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002188:	f002 f8d0 	bl	800432c <HAL_RCC_GetPCLK1Freq>
 800218c:	4603      	mov	r3, r0
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002194:	4a23      	ldr	r2, [pc, #140]	@ (8002224 <HAL_InitTick+0xec>)
 8002196:	fba2 2303 	umull	r2, r3, r2, r3
 800219a:	0c9b      	lsrs	r3, r3, #18
 800219c:	3b01      	subs	r3, #1
 800219e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80021a0:	4b21      	ldr	r3, [pc, #132]	@ (8002228 <HAL_InitTick+0xf0>)
 80021a2:	4a22      	ldr	r2, [pc, #136]	@ (800222c <HAL_InitTick+0xf4>)
 80021a4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <HAL_InitTick+0xf0>)
 80021a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80021ac:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80021ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002228 <HAL_InitTick+0xf0>)
 80021b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b2:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80021b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002228 <HAL_InitTick+0xf0>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002228 <HAL_InitTick+0xf0>)
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c0:	4b19      	ldr	r3, [pc, #100]	@ (8002228 <HAL_InitTick+0xf0>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80021c6:	4818      	ldr	r0, [pc, #96]	@ (8002228 <HAL_InitTick+0xf0>)
 80021c8:	f002 f926 	bl	8004418 <HAL_TIM_Base_Init>
 80021cc:	4603      	mov	r3, r0
 80021ce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80021d2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d11b      	bne.n	8002212 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 80021da:	4813      	ldr	r0, [pc, #76]	@ (8002228 <HAL_InitTick+0xf0>)
 80021dc:	f002 f974 	bl	80044c8 <HAL_TIM_Base_Start_IT>
 80021e0:	4603      	mov	r3, r0
 80021e2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80021e6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d111      	bne.n	8002212 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021ee:	201e      	movs	r0, #30
 80021f0:	f000 facd 	bl	800278e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b0f      	cmp	r3, #15
 80021f8:	d808      	bhi.n	800220c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 80021fa:	2200      	movs	r2, #0
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	201e      	movs	r0, #30
 8002200:	f000 faa9 	bl	8002756 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002204:	4a0a      	ldr	r2, [pc, #40]	@ (8002230 <HAL_InitTick+0xf8>)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	e002      	b.n	8002212 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002212:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002216:	4618      	mov	r0, r3
 8002218:	3738      	adds	r7, #56	@ 0x38
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40021000 	.word	0x40021000
 8002224:	431bde83 	.word	0x431bde83
 8002228:	20000290 	.word	0x20000290
 800222c:	40000800 	.word	0x40000800
 8002230:	20000004 	.word	0x20000004

08002234 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002238:	bf00      	nop
 800223a:	e7fd      	b.n	8002238 <NMI_Handler+0x4>

0800223c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002240:	bf00      	nop
 8002242:	e7fd      	b.n	8002240 <HardFault_Handler+0x4>

08002244 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002248:	bf00      	nop
 800224a:	e7fd      	b.n	8002248 <MemManage_Handler+0x4>

0800224c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002250:	bf00      	nop
 8002252:	e7fd      	b.n	8002250 <BusFault_Handler+0x4>

08002254 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <UsageFault_Handler+0x4>

0800225c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	bc80      	pop	{r7}
 8002266:	4770      	bx	lr

08002268 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <TIM4_IRQHandler+0x10>)
 800226e:	f002 f97d 	bl	800456c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000290 	.word	0x20000290

0800227c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return 1;
 8002280:	2301      	movs	r3, #1
}
 8002282:	4618      	mov	r0, r3
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr

0800228a <_kill>:

int _kill(int pid, int sig)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
 8002292:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002294:	f006 fcb8 	bl	8008c08 <__errno>
 8002298:	4603      	mov	r3, r0
 800229a:	2216      	movs	r2, #22
 800229c:	601a      	str	r2, [r3, #0]
  return -1;
 800229e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <_exit>:

void _exit (int status)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022b2:	f04f 31ff 	mov.w	r1, #4294967295
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff ffe7 	bl	800228a <_kill>
  while (1) {}    /* Make sure we hang here */
 80022bc:	bf00      	nop
 80022be:	e7fd      	b.n	80022bc <_exit+0x12>

080022c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b086      	sub	sp, #24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	e00a      	b.n	80022e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022d2:	f3af 8000 	nop.w
 80022d6:	4601      	mov	r1, r0
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	1c5a      	adds	r2, r3, #1
 80022dc:	60ba      	str	r2, [r7, #8]
 80022de:	b2ca      	uxtb	r2, r1
 80022e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	3301      	adds	r3, #1
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	dbf0      	blt.n	80022d2 <_read+0x12>
  }

  return len;
 80022f0:	687b      	ldr	r3, [r7, #4]
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3718      	adds	r7, #24
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b086      	sub	sp, #24
 80022fe:	af00      	add	r7, sp, #0
 8002300:	60f8      	str	r0, [r7, #12]
 8002302:	60b9      	str	r1, [r7, #8]
 8002304:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	e009      	b.n	8002320 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	60ba      	str	r2, [r7, #8]
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff fea7 	bl	8002068 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	3301      	adds	r3, #1
 800231e:	617b      	str	r3, [r7, #20]
 8002320:	697a      	ldr	r2, [r7, #20]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	429a      	cmp	r2, r3
 8002326:	dbf1      	blt.n	800230c <_write+0x12>
  }
  return len;
 8002328:	687b      	ldr	r3, [r7, #4]
}
 800232a:	4618      	mov	r0, r3
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <_close>:

int _close(int file)
{
 8002332:	b480      	push	{r7}
 8002334:	b083      	sub	sp, #12
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800233e:	4618      	mov	r0, r3
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr

08002348 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002358:	605a      	str	r2, [r3, #4]
  return 0;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr

08002366 <_isatty>:

int _isatty(int file)
{
 8002366:	b480      	push	{r7}
 8002368:	b083      	sub	sp, #12
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800236e:	2301      	movs	r3, #1
}
 8002370:	4618      	mov	r0, r3
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr

0800237a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800237a:	b480      	push	{r7}
 800237c:	b085      	sub	sp, #20
 800237e:	af00      	add	r7, sp, #0
 8002380:	60f8      	str	r0, [r7, #12]
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3714      	adds	r7, #20
 800238c:	46bd      	mov	sp, r7
 800238e:	bc80      	pop	{r7}
 8002390:	4770      	bx	lr
	...

08002394 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b086      	sub	sp, #24
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800239c:	4a14      	ldr	r2, [pc, #80]	@ (80023f0 <_sbrk+0x5c>)
 800239e:	4b15      	ldr	r3, [pc, #84]	@ (80023f4 <_sbrk+0x60>)
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023a8:	4b13      	ldr	r3, [pc, #76]	@ (80023f8 <_sbrk+0x64>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d102      	bne.n	80023b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b0:	4b11      	ldr	r3, [pc, #68]	@ (80023f8 <_sbrk+0x64>)
 80023b2:	4a12      	ldr	r2, [pc, #72]	@ (80023fc <_sbrk+0x68>)
 80023b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023b6:	4b10      	ldr	r3, [pc, #64]	@ (80023f8 <_sbrk+0x64>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4413      	add	r3, r2
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d207      	bcs.n	80023d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023c4:	f006 fc20 	bl	8008c08 <__errno>
 80023c8:	4603      	mov	r3, r0
 80023ca:	220c      	movs	r2, #12
 80023cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ce:	f04f 33ff 	mov.w	r3, #4294967295
 80023d2:	e009      	b.n	80023e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023d4:	4b08      	ldr	r3, [pc, #32]	@ (80023f8 <_sbrk+0x64>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023da:	4b07      	ldr	r3, [pc, #28]	@ (80023f8 <_sbrk+0x64>)
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4413      	add	r3, r2
 80023e2:	4a05      	ldr	r2, [pc, #20]	@ (80023f8 <_sbrk+0x64>)
 80023e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023e6:	68fb      	ldr	r3, [r7, #12]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	20005000 	.word	0x20005000
 80023f4:	00000400 	.word	0x00000400
 80023f8:	200002d8 	.word	0x200002d8
 80023fc:	20001e58 	.word	0x20001e58

08002400 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002404:	bf00      	nop
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr

0800240c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002410:	4b11      	ldr	r3, [pc, #68]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002412:	4a12      	ldr	r2, [pc, #72]	@ (800245c <MX_USART2_UART_Init+0x50>)
 8002414:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002416:	4b10      	ldr	r3, [pc, #64]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002418:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800241c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800241e:	4b0e      	ldr	r3, [pc, #56]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002420:	2200      	movs	r2, #0
 8002422:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002424:	4b0c      	ldr	r3, [pc, #48]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002426:	2200      	movs	r2, #0
 8002428:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800242a:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 800242c:	2200      	movs	r2, #0
 800242e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002430:	4b09      	ldr	r3, [pc, #36]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002432:	220c      	movs	r2, #12
 8002434:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002436:	4b08      	ldr	r3, [pc, #32]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002438:	2200      	movs	r2, #0
 800243a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800243c:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 800243e:	2200      	movs	r2, #0
 8002440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002442:	4805      	ldr	r0, [pc, #20]	@ (8002458 <MX_USART2_UART_Init+0x4c>)
 8002444:	f002 fa32 	bl	80048ac <HAL_UART_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800244e:	f7ff fe35 	bl	80020bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200002dc 	.word	0x200002dc
 800245c:	40004400 	.word	0x40004400

08002460 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b088      	sub	sp, #32
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002468:	f107 0310 	add.w	r3, r7, #16
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	605a      	str	r2, [r3, #4]
 8002472:	609a      	str	r2, [r3, #8]
 8002474:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a1b      	ldr	r2, [pc, #108]	@ (80024e8 <HAL_UART_MspInit+0x88>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d12f      	bne.n	80024e0 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002480:	4b1a      	ldr	r3, [pc, #104]	@ (80024ec <HAL_UART_MspInit+0x8c>)
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	4a19      	ldr	r2, [pc, #100]	@ (80024ec <HAL_UART_MspInit+0x8c>)
 8002486:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800248a:	61d3      	str	r3, [r2, #28]
 800248c:	4b17      	ldr	r3, [pc, #92]	@ (80024ec <HAL_UART_MspInit+0x8c>)
 800248e:	69db      	ldr	r3, [r3, #28]
 8002490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002498:	4b14      	ldr	r3, [pc, #80]	@ (80024ec <HAL_UART_MspInit+0x8c>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	4a13      	ldr	r2, [pc, #76]	@ (80024ec <HAL_UART_MspInit+0x8c>)
 800249e:	f043 0304 	orr.w	r3, r3, #4
 80024a2:	6193      	str	r3, [r2, #24]
 80024a4:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <HAL_UART_MspInit+0x8c>)
 80024a6:	699b      	ldr	r3, [r3, #24]
 80024a8:	f003 0304 	and.w	r3, r3, #4
 80024ac:	60bb      	str	r3, [r7, #8]
 80024ae:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024b0:	2304      	movs	r3, #4
 80024b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b4:	2302      	movs	r3, #2
 80024b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024b8:	2303      	movs	r3, #3
 80024ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024bc:	f107 0310 	add.w	r3, r7, #16
 80024c0:	4619      	mov	r1, r3
 80024c2:	480b      	ldr	r0, [pc, #44]	@ (80024f0 <HAL_UART_MspInit+0x90>)
 80024c4:	f000 f972 	bl	80027ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024c8:	2308      	movs	r3, #8
 80024ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d4:	f107 0310 	add.w	r3, r7, #16
 80024d8:	4619      	mov	r1, r3
 80024da:	4805      	ldr	r0, [pc, #20]	@ (80024f0 <HAL_UART_MspInit+0x90>)
 80024dc:	f000 f966 	bl	80027ac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80024e0:	bf00      	nop
 80024e2:	3720      	adds	r7, #32
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40004400 	.word	0x40004400
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40010800 	.word	0x40010800

080024f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80024f4:	f7ff ff84 	bl	8002400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024f8:	480b      	ldr	r0, [pc, #44]	@ (8002528 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80024fa:	490c      	ldr	r1, [pc, #48]	@ (800252c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80024fc:	4a0c      	ldr	r2, [pc, #48]	@ (8002530 <LoopFillZerobss+0x16>)
  movs r3, #0
 80024fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002500:	e002      	b.n	8002508 <LoopCopyDataInit>

08002502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002506:	3304      	adds	r3, #4

08002508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800250a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800250c:	d3f9      	bcc.n	8002502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800250e:	4a09      	ldr	r2, [pc, #36]	@ (8002534 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002510:	4c09      	ldr	r4, [pc, #36]	@ (8002538 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002514:	e001      	b.n	800251a <LoopFillZerobss>

08002516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002518:	3204      	adds	r2, #4

0800251a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800251a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800251c:	d3fb      	bcc.n	8002516 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800251e:	f006 fb79 	bl	8008c14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002522:	f7ff fcf9 	bl	8001f18 <main>
  bx lr
 8002526:	4770      	bx	lr
  ldr r0, =_sdata
 8002528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800252c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002530:	0800ad50 	.word	0x0800ad50
  ldr r2, =_sbss
 8002534:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002538:	20001e54 	.word	0x20001e54

0800253c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800253c:	e7fe      	b.n	800253c <ADC1_2_IRQHandler>
	...

08002540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002544:	4b08      	ldr	r3, [pc, #32]	@ (8002568 <HAL_Init+0x28>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a07      	ldr	r2, [pc, #28]	@ (8002568 <HAL_Init+0x28>)
 800254a:	f043 0310 	orr.w	r3, r3, #16
 800254e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002550:	2003      	movs	r0, #3
 8002552:	f000 f8f5 	bl	8002740 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002556:	200f      	movs	r0, #15
 8002558:	f7ff fdee 	bl	8002138 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800255c:	f7ff fdb4 	bl	80020c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40022000 	.word	0x40022000

0800256c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <HAL_IncTick+0x1c>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	461a      	mov	r2, r3
 8002576:	4b05      	ldr	r3, [pc, #20]	@ (800258c <HAL_IncTick+0x20>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4413      	add	r3, r2
 800257c:	4a03      	ldr	r2, [pc, #12]	@ (800258c <HAL_IncTick+0x20>)
 800257e:	6013      	str	r3, [r2, #0]
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	20000008 	.word	0x20000008
 800258c:	20000324 	.word	0x20000324

08002590 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return uwTick;
 8002594:	4b02      	ldr	r3, [pc, #8]	@ (80025a0 <HAL_GetTick+0x10>)
 8002596:	681b      	ldr	r3, [r3, #0]
}
 8002598:	4618      	mov	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr
 80025a0:	20000324 	.word	0x20000324

080025a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ac:	f7ff fff0 	bl	8002590 <HAL_GetTick>
 80025b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d005      	beq.n	80025ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025be:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <HAL_Delay+0x44>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	461a      	mov	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4413      	add	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025ca:	bf00      	nop
 80025cc:	f7ff ffe0 	bl	8002590 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d8f7      	bhi.n	80025cc <HAL_Delay+0x28>
  {
  }
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000008 	.word	0x20000008

080025ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002630 <__NVIC_SetPriorityGrouping+0x44>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002608:	4013      	ands	r3, r2
 800260a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002614:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800261c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800261e:	4a04      	ldr	r2, [pc, #16]	@ (8002630 <__NVIC_SetPriorityGrouping+0x44>)
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	60d3      	str	r3, [r2, #12]
}
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	e000ed00 	.word	0xe000ed00

08002634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002638:	4b04      	ldr	r3, [pc, #16]	@ (800264c <__NVIC_GetPriorityGrouping+0x18>)
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	0a1b      	lsrs	r3, r3, #8
 800263e:	f003 0307 	and.w	r3, r3, #7
}
 8002642:	4618      	mov	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	bc80      	pop	{r7}
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800265a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265e:	2b00      	cmp	r3, #0
 8002660:	db0b      	blt.n	800267a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	f003 021f 	and.w	r2, r3, #31
 8002668:	4906      	ldr	r1, [pc, #24]	@ (8002684 <__NVIC_EnableIRQ+0x34>)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	2001      	movs	r0, #1
 8002672:	fa00 f202 	lsl.w	r2, r0, r2
 8002676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr
 8002684:	e000e100 	.word	0xe000e100

08002688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	6039      	str	r1, [r7, #0]
 8002692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002698:	2b00      	cmp	r3, #0
 800269a:	db0a      	blt.n	80026b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	490c      	ldr	r1, [pc, #48]	@ (80026d4 <__NVIC_SetPriority+0x4c>)
 80026a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a6:	0112      	lsls	r2, r2, #4
 80026a8:	b2d2      	uxtb	r2, r2
 80026aa:	440b      	add	r3, r1
 80026ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026b0:	e00a      	b.n	80026c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	4908      	ldr	r1, [pc, #32]	@ (80026d8 <__NVIC_SetPriority+0x50>)
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	3b04      	subs	r3, #4
 80026c0:	0112      	lsls	r2, r2, #4
 80026c2:	b2d2      	uxtb	r2, r2
 80026c4:	440b      	add	r3, r1
 80026c6:	761a      	strb	r2, [r3, #24]
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bc80      	pop	{r7}
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	e000e100 	.word	0xe000e100
 80026d8:	e000ed00 	.word	0xe000ed00

080026dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026dc:	b480      	push	{r7}
 80026de:	b089      	sub	sp, #36	@ 0x24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	f1c3 0307 	rsb	r3, r3, #7
 80026f6:	2b04      	cmp	r3, #4
 80026f8:	bf28      	it	cs
 80026fa:	2304      	movcs	r3, #4
 80026fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	3304      	adds	r3, #4
 8002702:	2b06      	cmp	r3, #6
 8002704:	d902      	bls.n	800270c <NVIC_EncodePriority+0x30>
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3b03      	subs	r3, #3
 800270a:	e000      	b.n	800270e <NVIC_EncodePriority+0x32>
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002710:	f04f 32ff 	mov.w	r2, #4294967295
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43da      	mvns	r2, r3
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	401a      	ands	r2, r3
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002724:	f04f 31ff 	mov.w	r1, #4294967295
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	fa01 f303 	lsl.w	r3, r1, r3
 800272e:	43d9      	mvns	r1, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002734:	4313      	orrs	r3, r2
         );
}
 8002736:	4618      	mov	r0, r3
 8002738:	3724      	adds	r7, #36	@ 0x24
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr

08002740 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f7ff ff4f 	bl	80025ec <__NVIC_SetPriorityGrouping>
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002756:	b580      	push	{r7, lr}
 8002758:	b086      	sub	sp, #24
 800275a:	af00      	add	r7, sp, #0
 800275c:	4603      	mov	r3, r0
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	607a      	str	r2, [r7, #4]
 8002762:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002764:	2300      	movs	r3, #0
 8002766:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002768:	f7ff ff64 	bl	8002634 <__NVIC_GetPriorityGrouping>
 800276c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	68b9      	ldr	r1, [r7, #8]
 8002772:	6978      	ldr	r0, [r7, #20]
 8002774:	f7ff ffb2 	bl	80026dc <NVIC_EncodePriority>
 8002778:	4602      	mov	r2, r0
 800277a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800277e:	4611      	mov	r1, r2
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ff81 	bl	8002688 <__NVIC_SetPriority>
}
 8002786:	bf00      	nop
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b082      	sub	sp, #8
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff ff57 	bl	8002650 <__NVIC_EnableIRQ>
}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b08b      	sub	sp, #44	@ 0x2c
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027b6:	2300      	movs	r3, #0
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027ba:	2300      	movs	r3, #0
 80027bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027be:	e169      	b.n	8002a94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027c0:	2201      	movs	r2, #1
 80027c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	69fa      	ldr	r2, [r7, #28]
 80027d0:	4013      	ands	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	429a      	cmp	r2, r3
 80027da:	f040 8158 	bne.w	8002a8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	4a9a      	ldr	r2, [pc, #616]	@ (8002a4c <HAL_GPIO_Init+0x2a0>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d05e      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 80027e8:	4a98      	ldr	r2, [pc, #608]	@ (8002a4c <HAL_GPIO_Init+0x2a0>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d875      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 80027ee:	4a98      	ldr	r2, [pc, #608]	@ (8002a50 <HAL_GPIO_Init+0x2a4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d058      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 80027f4:	4a96      	ldr	r2, [pc, #600]	@ (8002a50 <HAL_GPIO_Init+0x2a4>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d86f      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 80027fa:	4a96      	ldr	r2, [pc, #600]	@ (8002a54 <HAL_GPIO_Init+0x2a8>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d052      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 8002800:	4a94      	ldr	r2, [pc, #592]	@ (8002a54 <HAL_GPIO_Init+0x2a8>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d869      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 8002806:	4a94      	ldr	r2, [pc, #592]	@ (8002a58 <HAL_GPIO_Init+0x2ac>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d04c      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 800280c:	4a92      	ldr	r2, [pc, #584]	@ (8002a58 <HAL_GPIO_Init+0x2ac>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d863      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 8002812:	4a92      	ldr	r2, [pc, #584]	@ (8002a5c <HAL_GPIO_Init+0x2b0>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d046      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
 8002818:	4a90      	ldr	r2, [pc, #576]	@ (8002a5c <HAL_GPIO_Init+0x2b0>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d85d      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 800281e:	2b12      	cmp	r3, #18
 8002820:	d82a      	bhi.n	8002878 <HAL_GPIO_Init+0xcc>
 8002822:	2b12      	cmp	r3, #18
 8002824:	d859      	bhi.n	80028da <HAL_GPIO_Init+0x12e>
 8002826:	a201      	add	r2, pc, #4	@ (adr r2, 800282c <HAL_GPIO_Init+0x80>)
 8002828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282c:	080028a7 	.word	0x080028a7
 8002830:	08002881 	.word	0x08002881
 8002834:	08002893 	.word	0x08002893
 8002838:	080028d5 	.word	0x080028d5
 800283c:	080028db 	.word	0x080028db
 8002840:	080028db 	.word	0x080028db
 8002844:	080028db 	.word	0x080028db
 8002848:	080028db 	.word	0x080028db
 800284c:	080028db 	.word	0x080028db
 8002850:	080028db 	.word	0x080028db
 8002854:	080028db 	.word	0x080028db
 8002858:	080028db 	.word	0x080028db
 800285c:	080028db 	.word	0x080028db
 8002860:	080028db 	.word	0x080028db
 8002864:	080028db 	.word	0x080028db
 8002868:	080028db 	.word	0x080028db
 800286c:	080028db 	.word	0x080028db
 8002870:	08002889 	.word	0x08002889
 8002874:	0800289d 	.word	0x0800289d
 8002878:	4a79      	ldr	r2, [pc, #484]	@ (8002a60 <HAL_GPIO_Init+0x2b4>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d013      	beq.n	80028a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800287e:	e02c      	b.n	80028da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	623b      	str	r3, [r7, #32]
          break;
 8002886:	e029      	b.n	80028dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	3304      	adds	r3, #4
 800288e:	623b      	str	r3, [r7, #32]
          break;
 8002890:	e024      	b.n	80028dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	3308      	adds	r3, #8
 8002898:	623b      	str	r3, [r7, #32]
          break;
 800289a:	e01f      	b.n	80028dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	330c      	adds	r3, #12
 80028a2:	623b      	str	r3, [r7, #32]
          break;
 80028a4:	e01a      	b.n	80028dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d102      	bne.n	80028b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028ae:	2304      	movs	r3, #4
 80028b0:	623b      	str	r3, [r7, #32]
          break;
 80028b2:	e013      	b.n	80028dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d105      	bne.n	80028c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028bc:	2308      	movs	r3, #8
 80028be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	69fa      	ldr	r2, [r7, #28]
 80028c4:	611a      	str	r2, [r3, #16]
          break;
 80028c6:	e009      	b.n	80028dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028c8:	2308      	movs	r3, #8
 80028ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	69fa      	ldr	r2, [r7, #28]
 80028d0:	615a      	str	r2, [r3, #20]
          break;
 80028d2:	e003      	b.n	80028dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028d4:	2300      	movs	r3, #0
 80028d6:	623b      	str	r3, [r7, #32]
          break;
 80028d8:	e000      	b.n	80028dc <HAL_GPIO_Init+0x130>
          break;
 80028da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	2bff      	cmp	r3, #255	@ 0xff
 80028e0:	d801      	bhi.n	80028e6 <HAL_GPIO_Init+0x13a>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	e001      	b.n	80028ea <HAL_GPIO_Init+0x13e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3304      	adds	r3, #4
 80028ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	2bff      	cmp	r3, #255	@ 0xff
 80028f0:	d802      	bhi.n	80028f8 <HAL_GPIO_Init+0x14c>
 80028f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	e002      	b.n	80028fe <HAL_GPIO_Init+0x152>
 80028f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fa:	3b08      	subs	r3, #8
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	210f      	movs	r1, #15
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	401a      	ands	r2, r3
 8002910:	6a39      	ldr	r1, [r7, #32]
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	fa01 f303 	lsl.w	r3, r1, r3
 8002918:	431a      	orrs	r2, r3
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 80b1 	beq.w	8002a8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800292c:	4b4d      	ldr	r3, [pc, #308]	@ (8002a64 <HAL_GPIO_Init+0x2b8>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	4a4c      	ldr	r2, [pc, #304]	@ (8002a64 <HAL_GPIO_Init+0x2b8>)
 8002932:	f043 0301 	orr.w	r3, r3, #1
 8002936:	6193      	str	r3, [r2, #24]
 8002938:	4b4a      	ldr	r3, [pc, #296]	@ (8002a64 <HAL_GPIO_Init+0x2b8>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002944:	4a48      	ldr	r2, [pc, #288]	@ (8002a68 <HAL_GPIO_Init+0x2bc>)
 8002946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002948:	089b      	lsrs	r3, r3, #2
 800294a:	3302      	adds	r3, #2
 800294c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002950:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	220f      	movs	r2, #15
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	4013      	ands	r3, r2
 8002966:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a40      	ldr	r2, [pc, #256]	@ (8002a6c <HAL_GPIO_Init+0x2c0>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d013      	beq.n	8002998 <HAL_GPIO_Init+0x1ec>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a3f      	ldr	r2, [pc, #252]	@ (8002a70 <HAL_GPIO_Init+0x2c4>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d00d      	beq.n	8002994 <HAL_GPIO_Init+0x1e8>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a3e      	ldr	r2, [pc, #248]	@ (8002a74 <HAL_GPIO_Init+0x2c8>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d007      	beq.n	8002990 <HAL_GPIO_Init+0x1e4>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a3d      	ldr	r2, [pc, #244]	@ (8002a78 <HAL_GPIO_Init+0x2cc>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d101      	bne.n	800298c <HAL_GPIO_Init+0x1e0>
 8002988:	2303      	movs	r3, #3
 800298a:	e006      	b.n	800299a <HAL_GPIO_Init+0x1ee>
 800298c:	2304      	movs	r3, #4
 800298e:	e004      	b.n	800299a <HAL_GPIO_Init+0x1ee>
 8002990:	2302      	movs	r3, #2
 8002992:	e002      	b.n	800299a <HAL_GPIO_Init+0x1ee>
 8002994:	2301      	movs	r3, #1
 8002996:	e000      	b.n	800299a <HAL_GPIO_Init+0x1ee>
 8002998:	2300      	movs	r3, #0
 800299a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800299c:	f002 0203 	and.w	r2, r2, #3
 80029a0:	0092      	lsls	r2, r2, #2
 80029a2:	4093      	lsls	r3, r2
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80029aa:	492f      	ldr	r1, [pc, #188]	@ (8002a68 <HAL_GPIO_Init+0x2bc>)
 80029ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ae:	089b      	lsrs	r3, r3, #2
 80029b0:	3302      	adds	r3, #2
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d006      	beq.n	80029d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029c4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	492c      	ldr	r1, [pc, #176]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	608b      	str	r3, [r1, #8]
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029d2:	4b2a      	ldr	r3, [pc, #168]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029d4:	689a      	ldr	r2, [r3, #8]
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	43db      	mvns	r3, r3
 80029da:	4928      	ldr	r1, [pc, #160]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029dc:	4013      	ands	r3, r2
 80029de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d006      	beq.n	80029fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029ec:	4b23      	ldr	r3, [pc, #140]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029ee:	68da      	ldr	r2, [r3, #12]
 80029f0:	4922      	ldr	r1, [pc, #136]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60cb      	str	r3, [r1, #12]
 80029f8:	e006      	b.n	8002a08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029fa:	4b20      	ldr	r3, [pc, #128]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	491e      	ldr	r1, [pc, #120]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a04:	4013      	ands	r3, r2
 8002a06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d006      	beq.n	8002a22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a14:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	4918      	ldr	r1, [pc, #96]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	604b      	str	r3, [r1, #4]
 8002a20:	e006      	b.n	8002a30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a22:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	4914      	ldr	r1, [pc, #80]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d021      	beq.n	8002a80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	490e      	ldr	r1, [pc, #56]	@ (8002a7c <HAL_GPIO_Init+0x2d0>)
 8002a42:	69bb      	ldr	r3, [r7, #24]
 8002a44:	4313      	orrs	r3, r2
 8002a46:	600b      	str	r3, [r1, #0]
 8002a48:	e021      	b.n	8002a8e <HAL_GPIO_Init+0x2e2>
 8002a4a:	bf00      	nop
 8002a4c:	10320000 	.word	0x10320000
 8002a50:	10310000 	.word	0x10310000
 8002a54:	10220000 	.word	0x10220000
 8002a58:	10210000 	.word	0x10210000
 8002a5c:	10120000 	.word	0x10120000
 8002a60:	10110000 	.word	0x10110000
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40010000 	.word	0x40010000
 8002a6c:	40010800 	.word	0x40010800
 8002a70:	40010c00 	.word	0x40010c00
 8002a74:	40011000 	.word	0x40011000
 8002a78:	40011400 	.word	0x40011400
 8002a7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <HAL_GPIO_Init+0x304>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	43db      	mvns	r3, r3
 8002a88:	4909      	ldr	r1, [pc, #36]	@ (8002ab0 <HAL_GPIO_Init+0x304>)
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a90:	3301      	adds	r3, #1
 8002a92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f47f ae8e 	bne.w	80027c0 <HAL_GPIO_Init+0x14>
  }
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	372c      	adds	r7, #44	@ 0x2c
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr
 8002ab0:	40010400 	.word	0x40010400

08002ab4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	807b      	strh	r3, [r7, #2]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ac4:	787b      	ldrb	r3, [r7, #1]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aca:	887a      	ldrh	r2, [r7, #2]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ad0:	e003      	b.n	8002ada <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ad2:	887b      	ldrh	r3, [r7, #2]
 8002ad4:	041a      	lsls	r2, r3, #16
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	611a      	str	r2, [r3, #16]
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e12b      	b.n	8002d4e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d106      	bne.n	8002b10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f7ff f9c6 	bl	8001e9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2224      	movs	r2, #36	@ 0x24
 8002b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0201 	bic.w	r2, r2, #1
 8002b26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b48:	f001 fbf0 	bl	800432c <HAL_RCC_GetPCLK1Freq>
 8002b4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	4a81      	ldr	r2, [pc, #516]	@ (8002d58 <HAL_I2C_Init+0x274>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d807      	bhi.n	8002b68 <HAL_I2C_Init+0x84>
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	4a80      	ldr	r2, [pc, #512]	@ (8002d5c <HAL_I2C_Init+0x278>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	bf94      	ite	ls
 8002b60:	2301      	movls	r3, #1
 8002b62:	2300      	movhi	r3, #0
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	e006      	b.n	8002b76 <HAL_I2C_Init+0x92>
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4a7d      	ldr	r2, [pc, #500]	@ (8002d60 <HAL_I2C_Init+0x27c>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	bf94      	ite	ls
 8002b70:	2301      	movls	r3, #1
 8002b72:	2300      	movhi	r3, #0
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e0e7      	b.n	8002d4e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4a78      	ldr	r2, [pc, #480]	@ (8002d64 <HAL_I2C_Init+0x280>)
 8002b82:	fba2 2303 	umull	r2, r3, r2, r3
 8002b86:	0c9b      	lsrs	r3, r3, #18
 8002b88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	4a6a      	ldr	r2, [pc, #424]	@ (8002d58 <HAL_I2C_Init+0x274>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d802      	bhi.n	8002bb8 <HAL_I2C_Init+0xd4>
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	e009      	b.n	8002bcc <HAL_I2C_Init+0xe8>
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002bbe:	fb02 f303 	mul.w	r3, r2, r3
 8002bc2:	4a69      	ldr	r2, [pc, #420]	@ (8002d68 <HAL_I2C_Init+0x284>)
 8002bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc8:	099b      	lsrs	r3, r3, #6
 8002bca:	3301      	adds	r3, #1
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	430b      	orrs	r3, r1
 8002bd2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002bde:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	495c      	ldr	r1, [pc, #368]	@ (8002d58 <HAL_I2C_Init+0x274>)
 8002be8:	428b      	cmp	r3, r1
 8002bea:	d819      	bhi.n	8002c20 <HAL_I2C_Init+0x13c>
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	1e59      	subs	r1, r3, #1
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bfa:	1c59      	adds	r1, r3, #1
 8002bfc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c00:	400b      	ands	r3, r1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d00a      	beq.n	8002c1c <HAL_I2C_Init+0x138>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	1e59      	subs	r1, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c14:	3301      	adds	r3, #1
 8002c16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c1a:	e051      	b.n	8002cc0 <HAL_I2C_Init+0x1dc>
 8002c1c:	2304      	movs	r3, #4
 8002c1e:	e04f      	b.n	8002cc0 <HAL_I2C_Init+0x1dc>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d111      	bne.n	8002c4c <HAL_I2C_Init+0x168>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1e58      	subs	r0, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	440b      	add	r3, r1
 8002c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	bf0c      	ite	eq
 8002c44:	2301      	moveq	r3, #1
 8002c46:	2300      	movne	r3, #0
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	e012      	b.n	8002c72 <HAL_I2C_Init+0x18e>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	1e58      	subs	r0, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6859      	ldr	r1, [r3, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	440b      	add	r3, r1
 8002c5a:	0099      	lsls	r1, r3, #2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c62:	3301      	adds	r3, #1
 8002c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	bf0c      	ite	eq
 8002c6c:	2301      	moveq	r3, #1
 8002c6e:	2300      	movne	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_I2C_Init+0x196>
 8002c76:	2301      	movs	r3, #1
 8002c78:	e022      	b.n	8002cc0 <HAL_I2C_Init+0x1dc>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10e      	bne.n	8002ca0 <HAL_I2C_Init+0x1bc>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	1e58      	subs	r0, r3, #1
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6859      	ldr	r1, [r3, #4]
 8002c8a:	460b      	mov	r3, r1
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	440b      	add	r3, r1
 8002c90:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c94:	3301      	adds	r3, #1
 8002c96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c9e:	e00f      	b.n	8002cc0 <HAL_I2C_Init+0x1dc>
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	1e58      	subs	r0, r3, #1
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6859      	ldr	r1, [r3, #4]
 8002ca8:	460b      	mov	r3, r1
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	440b      	add	r3, r1
 8002cae:	0099      	lsls	r1, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cbc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002cc0:	6879      	ldr	r1, [r7, #4]
 8002cc2:	6809      	ldr	r1, [r1, #0]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	69da      	ldr	r2, [r3, #28]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6a1b      	ldr	r3, [r3, #32]
 8002cda:	431a      	orrs	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002cee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6911      	ldr	r1, [r2, #16]
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	68d2      	ldr	r2, [r2, #12]
 8002cfa:	4311      	orrs	r1, r2
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	6812      	ldr	r2, [r2, #0]
 8002d00:	430b      	orrs	r3, r1
 8002d02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	695a      	ldr	r2, [r3, #20]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	431a      	orrs	r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0201 	orr.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	000186a0 	.word	0x000186a0
 8002d5c:	001e847f 	.word	0x001e847f
 8002d60:	003d08ff 	.word	0x003d08ff
 8002d64:	431bde83 	.word	0x431bde83
 8002d68:	10624dd3 	.word	0x10624dd3

08002d6c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b088      	sub	sp, #32
 8002d70:	af02      	add	r7, sp, #8
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	4608      	mov	r0, r1
 8002d76:	4611      	mov	r1, r2
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	817b      	strh	r3, [r7, #10]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	813b      	strh	r3, [r7, #8]
 8002d82:	4613      	mov	r3, r2
 8002d84:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d86:	f7ff fc03 	bl	8002590 <HAL_GetTick>
 8002d8a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2b20      	cmp	r3, #32
 8002d96:	f040 80d9 	bne.w	8002f4c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	2319      	movs	r3, #25
 8002da0:	2201      	movs	r2, #1
 8002da2:	496d      	ldr	r1, [pc, #436]	@ (8002f58 <HAL_I2C_Mem_Write+0x1ec>)
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 fcc1 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002db0:	2302      	movs	r3, #2
 8002db2:	e0cc      	b.n	8002f4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d101      	bne.n	8002dc2 <HAL_I2C_Mem_Write+0x56>
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	e0c5      	b.n	8002f4e <HAL_I2C_Mem_Write+0x1e2>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d007      	beq.n	8002de8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002df6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2221      	movs	r2, #33	@ 0x21
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2240      	movs	r2, #64	@ 0x40
 8002e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6a3a      	ldr	r2, [r7, #32]
 8002e12:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002e18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	4a4d      	ldr	r2, [pc, #308]	@ (8002f5c <HAL_I2C_Mem_Write+0x1f0>)
 8002e28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002e2a:	88f8      	ldrh	r0, [r7, #6]
 8002e2c:	893a      	ldrh	r2, [r7, #8]
 8002e2e:	8979      	ldrh	r1, [r7, #10]
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	9301      	str	r3, [sp, #4]
 8002e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e36:	9300      	str	r3, [sp, #0]
 8002e38:	4603      	mov	r3, r0
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f000 faf8 	bl	8003430 <I2C_RequestMemoryWrite>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d052      	beq.n	8002eec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e081      	b.n	8002f4e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 fd86 	bl	8003960 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00d      	beq.n	8002e76 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5e:	2b04      	cmp	r3, #4
 8002e60:	d107      	bne.n	8002e72 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e06b      	b.n	8002f4e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7a:	781a      	ldrb	r2, [r3, #0]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e86:	1c5a      	adds	r2, r3, #1
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e90:	3b01      	subs	r3, #1
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	695b      	ldr	r3, [r3, #20]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	2b04      	cmp	r3, #4
 8002eb2:	d11b      	bne.n	8002eec <HAL_I2C_Mem_Write+0x180>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d017      	beq.n	8002eec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec0:	781a      	ldrb	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ecc:	1c5a      	adds	r2, r3, #1
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1aa      	bne.n	8002e4a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ef4:	697a      	ldr	r2, [r7, #20]
 8002ef6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ef8:	68f8      	ldr	r0, [r7, #12]
 8002efa:	f000 fd79 	bl	80039f0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00d      	beq.n	8002f20 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f08:	2b04      	cmp	r3, #4
 8002f0a:	d107      	bne.n	8002f1c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f1a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e016      	b.n	8002f4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2220      	movs	r2, #32
 8002f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	e000      	b.n	8002f4e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002f4c:	2302      	movs	r3, #2
  }
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3718      	adds	r7, #24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	00100002 	.word	0x00100002
 8002f5c:	ffff0000 	.word	0xffff0000

08002f60 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08c      	sub	sp, #48	@ 0x30
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	4608      	mov	r0, r1
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4603      	mov	r3, r0
 8002f70:	817b      	strh	r3, [r7, #10]
 8002f72:	460b      	mov	r3, r1
 8002f74:	813b      	strh	r3, [r7, #8]
 8002f76:	4613      	mov	r3, r2
 8002f78:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f7e:	f7ff fb07 	bl	8002590 <HAL_GetTick>
 8002f82:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b20      	cmp	r3, #32
 8002f8e:	f040 8244 	bne.w	800341a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	2319      	movs	r3, #25
 8002f98:	2201      	movs	r2, #1
 8002f9a:	4982      	ldr	r1, [pc, #520]	@ (80031a4 <HAL_I2C_Mem_Read+0x244>)
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 fbc5 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	e237      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d101      	bne.n	8002fba <HAL_I2C_Mem_Read+0x5a>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e230      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d007      	beq.n	8002fe0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f042 0201 	orr.w	r2, r2, #1
 8002fde:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2222      	movs	r2, #34	@ 0x22
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2240      	movs	r2, #64	@ 0x40
 8002ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2200      	movs	r2, #0
 8003004:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800300a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003010:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	4a62      	ldr	r2, [pc, #392]	@ (80031a8 <HAL_I2C_Mem_Read+0x248>)
 8003020:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003022:	88f8      	ldrh	r0, [r7, #6]
 8003024:	893a      	ldrh	r2, [r7, #8]
 8003026:	8979      	ldrh	r1, [r7, #10]
 8003028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302a:	9301      	str	r3, [sp, #4]
 800302c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800302e:	9300      	str	r3, [sp, #0]
 8003030:	4603      	mov	r3, r0
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f000 fa92 	bl	800355c <I2C_RequestMemoryRead>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e1ec      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003046:	2b00      	cmp	r3, #0
 8003048:	d113      	bne.n	8003072 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800304a:	2300      	movs	r3, #0
 800304c:	61fb      	str	r3, [r7, #28]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	61fb      	str	r3, [r7, #28]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	61fb      	str	r3, [r7, #28]
 800305e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	e1c0      	b.n	80033f4 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003076:	2b01      	cmp	r3, #1
 8003078:	d11e      	bne.n	80030b8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003088:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800308a:	b672      	cpsid	i
}
 800308c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800308e:	2300      	movs	r3, #0
 8003090:	61bb      	str	r3, [r7, #24]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	61bb      	str	r3, [r7, #24]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	61bb      	str	r3, [r7, #24]
 80030a2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030b2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80030b4:	b662      	cpsie	i
}
 80030b6:	e035      	b.n	8003124 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030bc:	2b02      	cmp	r3, #2
 80030be:	d11e      	bne.n	80030fe <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80030d0:	b672      	cpsid	i
}
 80030d2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	617b      	str	r3, [r7, #20]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80030fa:	b662      	cpsie	i
}
 80030fc:	e012      	b.n	8003124 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800310c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800310e:	2300      	movs	r3, #0
 8003110:	613b      	str	r3, [r7, #16]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003124:	e166      	b.n	80033f4 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800312a:	2b03      	cmp	r3, #3
 800312c:	f200 811f 	bhi.w	800336e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003134:	2b01      	cmp	r3, #1
 8003136:	d123      	bne.n	8003180 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003138:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800313a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 fc9f 	bl	8003a80 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d001      	beq.n	800314c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e167      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	691a      	ldr	r2, [r3, #16]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315e:	1c5a      	adds	r2, r3, #1
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003168:	3b01      	subs	r3, #1
 800316a:	b29a      	uxth	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003174:	b29b      	uxth	r3, r3
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800317e:	e139      	b.n	80033f4 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003184:	2b02      	cmp	r3, #2
 8003186:	d152      	bne.n	800322e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800318e:	2200      	movs	r2, #0
 8003190:	4906      	ldr	r1, [pc, #24]	@ (80031ac <HAL_I2C_Mem_Read+0x24c>)
 8003192:	68f8      	ldr	r0, [r7, #12]
 8003194:	f000 faca 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d008      	beq.n	80031b0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e13c      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
 80031a2:	bf00      	nop
 80031a4:	00100002 	.word	0x00100002
 80031a8:	ffff0000 	.word	0xffff0000
 80031ac:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80031b0:	b672      	cpsid	i
}
 80031b2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	691a      	ldr	r2, [r3, #16]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d6:	1c5a      	adds	r2, r3, #1
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e0:	3b01      	subs	r3, #1
 80031e2:	b29a      	uxth	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	3b01      	subs	r3, #1
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80031f6:	b662      	cpsie	i
}
 80031f8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	691a      	ldr	r2, [r3, #16]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	1c5a      	adds	r2, r3, #1
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003216:	3b01      	subs	r3, #1
 8003218:	b29a      	uxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003222:	b29b      	uxth	r3, r3
 8003224:	3b01      	subs	r3, #1
 8003226:	b29a      	uxth	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800322c:	e0e2      	b.n	80033f4 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800322e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003234:	2200      	movs	r2, #0
 8003236:	497b      	ldr	r1, [pc, #492]	@ (8003424 <HAL_I2C_Mem_Read+0x4c4>)
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f000 fa77 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e0e9      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003256:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003258:	b672      	cpsid	i
}
 800325a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	691a      	ldr	r2, [r3, #16]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326e:	1c5a      	adds	r2, r3, #1
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003278:	3b01      	subs	r3, #1
 800327a:	b29a      	uxth	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003284:	b29b      	uxth	r3, r3
 8003286:	3b01      	subs	r3, #1
 8003288:	b29a      	uxth	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800328e:	4b66      	ldr	r3, [pc, #408]	@ (8003428 <HAL_I2C_Mem_Read+0x4c8>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	08db      	lsrs	r3, r3, #3
 8003294:	4a65      	ldr	r2, [pc, #404]	@ (800342c <HAL_I2C_Mem_Read+0x4cc>)
 8003296:	fba2 2303 	umull	r2, r3, r2, r3
 800329a:	0a1a      	lsrs	r2, r3, #8
 800329c:	4613      	mov	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	00da      	lsls	r2, r3, #3
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d118      	bne.n	80032e6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2220      	movs	r2, #32
 80032be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ce:	f043 0220 	orr.w	r2, r3, #32
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80032d6:	b662      	cpsie	i
}
 80032d8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e09a      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d1d9      	bne.n	80032a8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003302:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	691a      	ldr	r2, [r3, #16]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003316:	1c5a      	adds	r2, r3, #1
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800332c:	b29b      	uxth	r3, r3
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003336:	b662      	cpsie	i
}
 8003338:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	691a      	ldr	r2, [r3, #16]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334c:	1c5a      	adds	r2, r3, #1
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003362:	b29b      	uxth	r3, r3
 8003364:	3b01      	subs	r3, #1
 8003366:	b29a      	uxth	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800336c:	e042      	b.n	80033f4 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800336e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003370:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003372:	68f8      	ldr	r0, [r7, #12]
 8003374:	f000 fb84 	bl	8003a80 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e04c      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	691a      	ldr	r2, [r3, #16]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338c:	b2d2      	uxtb	r2, r2
 800338e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003394:	1c5a      	adds	r2, r3, #1
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339e:	3b01      	subs	r3, #1
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	3b01      	subs	r3, #1
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d118      	bne.n	80033f4 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	691a      	ldr	r2, [r3, #16]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033cc:	b2d2      	uxtb	r2, r2
 80033ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d4:	1c5a      	adds	r2, r3, #1
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033de:	3b01      	subs	r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	3b01      	subs	r3, #1
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f47f ae94 	bne.w	8003126 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2220      	movs	r2, #32
 8003402:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	e000      	b.n	800341c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800341a:	2302      	movs	r3, #2
  }
}
 800341c:	4618      	mov	r0, r3
 800341e:	3728      	adds	r7, #40	@ 0x28
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	00010004 	.word	0x00010004
 8003428:	20000000 	.word	0x20000000
 800342c:	14f8b589 	.word	0x14f8b589

08003430 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b088      	sub	sp, #32
 8003434:	af02      	add	r7, sp, #8
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	4608      	mov	r0, r1
 800343a:	4611      	mov	r1, r2
 800343c:	461a      	mov	r2, r3
 800343e:	4603      	mov	r3, r0
 8003440:	817b      	strh	r3, [r7, #10]
 8003442:	460b      	mov	r3, r1
 8003444:	813b      	strh	r3, [r7, #8]
 8003446:	4613      	mov	r3, r2
 8003448:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003458:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800345a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345c:	9300      	str	r3, [sp, #0]
 800345e:	6a3b      	ldr	r3, [r7, #32]
 8003460:	2200      	movs	r2, #0
 8003462:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f000 f960 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00d      	beq.n	800348e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800347c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003480:	d103      	bne.n	800348a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003488:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e05f      	b.n	800354e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800348e:	897b      	ldrh	r3, [r7, #10]
 8003490:	b2db      	uxtb	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800349c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800349e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a0:	6a3a      	ldr	r2, [r7, #32]
 80034a2:	492d      	ldr	r1, [pc, #180]	@ (8003558 <I2C_RequestMemoryWrite+0x128>)
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 f9bb 	bl	8003820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e04c      	b.n	800354e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	617b      	str	r3, [r7, #20]
 80034c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034cc:	6a39      	ldr	r1, [r7, #32]
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 fa46 	bl	8003960 <I2C_WaitOnTXEFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00d      	beq.n	80034f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034de:	2b04      	cmp	r3, #4
 80034e0:	d107      	bne.n	80034f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e02b      	b.n	800354e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034f6:	88fb      	ldrh	r3, [r7, #6]
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d105      	bne.n	8003508 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034fc:	893b      	ldrh	r3, [r7, #8]
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	611a      	str	r2, [r3, #16]
 8003506:	e021      	b.n	800354c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003508:	893b      	ldrh	r3, [r7, #8]
 800350a:	0a1b      	lsrs	r3, r3, #8
 800350c:	b29b      	uxth	r3, r3
 800350e:	b2da      	uxtb	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003518:	6a39      	ldr	r1, [r7, #32]
 800351a:	68f8      	ldr	r0, [r7, #12]
 800351c:	f000 fa20 	bl	8003960 <I2C_WaitOnTXEFlagUntilTimeout>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00d      	beq.n	8003542 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352a:	2b04      	cmp	r3, #4
 800352c:	d107      	bne.n	800353e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800353c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e005      	b.n	800354e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003542:	893b      	ldrh	r3, [r7, #8]
 8003544:	b2da      	uxtb	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3718      	adds	r7, #24
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	00010002 	.word	0x00010002

0800355c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b088      	sub	sp, #32
 8003560:	af02      	add	r7, sp, #8
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	4608      	mov	r0, r1
 8003566:	4611      	mov	r1, r2
 8003568:	461a      	mov	r2, r3
 800356a:	4603      	mov	r3, r0
 800356c:	817b      	strh	r3, [r7, #10]
 800356e:	460b      	mov	r3, r1
 8003570:	813b      	strh	r3, [r7, #8]
 8003572:	4613      	mov	r3, r2
 8003574:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003584:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003594:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	6a3b      	ldr	r3, [r7, #32]
 800359c:	2200      	movs	r2, #0
 800359e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035a2:	68f8      	ldr	r0, [r7, #12]
 80035a4:	f000 f8c2 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00d      	beq.n	80035ca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035bc:	d103      	bne.n	80035c6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e0aa      	b.n	8003720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035ca:	897b      	ldrh	r3, [r7, #10]
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	461a      	mov	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035dc:	6a3a      	ldr	r2, [r7, #32]
 80035de:	4952      	ldr	r1, [pc, #328]	@ (8003728 <I2C_RequestMemoryRead+0x1cc>)
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 f91d 	bl	8003820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e097      	b.n	8003720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035f0:	2300      	movs	r3, #0
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	617b      	str	r3, [r7, #20]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	617b      	str	r3, [r7, #20]
 8003604:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003608:	6a39      	ldr	r1, [r7, #32]
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f9a8 	bl	8003960 <I2C_WaitOnTXEFlagUntilTimeout>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00d      	beq.n	8003632 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361a:	2b04      	cmp	r3, #4
 800361c:	d107      	bne.n	800362e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800362c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e076      	b.n	8003720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003632:	88fb      	ldrh	r3, [r7, #6]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d105      	bne.n	8003644 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003638:	893b      	ldrh	r3, [r7, #8]
 800363a:	b2da      	uxtb	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	611a      	str	r2, [r3, #16]
 8003642:	e021      	b.n	8003688 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003644:	893b      	ldrh	r3, [r7, #8]
 8003646:	0a1b      	lsrs	r3, r3, #8
 8003648:	b29b      	uxth	r3, r3
 800364a:	b2da      	uxtb	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003654:	6a39      	ldr	r1, [r7, #32]
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 f982 	bl	8003960 <I2C_WaitOnTXEFlagUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00d      	beq.n	800367e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003666:	2b04      	cmp	r3, #4
 8003668:	d107      	bne.n	800367a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003678:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e050      	b.n	8003720 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800367e:	893b      	ldrh	r3, [r7, #8]
 8003680:	b2da      	uxtb	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800368a:	6a39      	ldr	r1, [r7, #32]
 800368c:	68f8      	ldr	r0, [r7, #12]
 800368e:	f000 f967 	bl	8003960 <I2C_WaitOnTXEFlagUntilTimeout>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00d      	beq.n	80036b4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369c:	2b04      	cmp	r3, #4
 800369e:	d107      	bne.n	80036b0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e035      	b.n	8003720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036c2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	6a3b      	ldr	r3, [r7, #32]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 f82b 	bl	800372c <I2C_WaitOnFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00d      	beq.n	80036f8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036ea:	d103      	bne.n	80036f4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e013      	b.n	8003720 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80036f8:	897b      	ldrh	r3, [r7, #10]
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	b2da      	uxtb	r2, r3
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370a:	6a3a      	ldr	r2, [r7, #32]
 800370c:	4906      	ldr	r1, [pc, #24]	@ (8003728 <I2C_RequestMemoryRead+0x1cc>)
 800370e:	68f8      	ldr	r0, [r7, #12]
 8003710:	f000 f886 	bl	8003820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d001      	beq.n	800371e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e000      	b.n	8003720 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3718      	adds	r7, #24
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	00010002 	.word	0x00010002

0800372c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	4613      	mov	r3, r2
 800373a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800373c:	e048      	b.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003744:	d044      	beq.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003746:	f7fe ff23 	bl	8002590 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d302      	bcc.n	800375c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d139      	bne.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	0c1b      	lsrs	r3, r3, #16
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b01      	cmp	r3, #1
 8003764:	d10d      	bne.n	8003782 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	695b      	ldr	r3, [r3, #20]
 800376c:	43da      	mvns	r2, r3
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	4013      	ands	r3, r2
 8003772:	b29b      	uxth	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	bf0c      	ite	eq
 8003778:	2301      	moveq	r3, #1
 800377a:	2300      	movne	r3, #0
 800377c:	b2db      	uxtb	r3, r3
 800377e:	461a      	mov	r2, r3
 8003780:	e00c      	b.n	800379c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	43da      	mvns	r2, r3
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	4013      	ands	r3, r2
 800378e:	b29b      	uxth	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	461a      	mov	r2, r3
 800379c:	79fb      	ldrb	r3, [r7, #7]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d116      	bne.n	80037d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2220      	movs	r2, #32
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037bc:	f043 0220 	orr.w	r2, r3, #32
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e023      	b.n	8003818 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	0c1b      	lsrs	r3, r3, #16
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d10d      	bne.n	80037f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	43da      	mvns	r2, r3
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	4013      	ands	r3, r2
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	bf0c      	ite	eq
 80037ec:	2301      	moveq	r3, #1
 80037ee:	2300      	movne	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	461a      	mov	r2, r3
 80037f4:	e00c      	b.n	8003810 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	43da      	mvns	r2, r3
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	4013      	ands	r3, r2
 8003802:	b29b      	uxth	r3, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	bf0c      	ite	eq
 8003808:	2301      	moveq	r3, #1
 800380a:	2300      	movne	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	461a      	mov	r2, r3
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	429a      	cmp	r2, r3
 8003814:	d093      	beq.n	800373e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
 800382c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800382e:	e071      	b.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800383a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800383e:	d123      	bne.n	8003888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800384e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003858:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003874:	f043 0204 	orr.w	r2, r3, #4
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e067      	b.n	8003958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388e:	d041      	beq.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003890:	f7fe fe7e 	bl	8002590 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	429a      	cmp	r2, r3
 800389e:	d302      	bcc.n	80038a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d136      	bne.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	0c1b      	lsrs	r3, r3, #16
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d10c      	bne.n	80038ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	43da      	mvns	r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	4013      	ands	r3, r2
 80038bc:	b29b      	uxth	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	bf14      	ite	ne
 80038c2:	2301      	movne	r3, #1
 80038c4:	2300      	moveq	r3, #0
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	e00b      	b.n	80038e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	43da      	mvns	r2, r3
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	4013      	ands	r3, r2
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	2b00      	cmp	r3, #0
 80038da:	bf14      	ite	ne
 80038dc:	2301      	movne	r3, #1
 80038de:	2300      	moveq	r3, #0
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d016      	beq.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003900:	f043 0220 	orr.w	r2, r3, #32
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e021      	b.n	8003958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	0c1b      	lsrs	r3, r3, #16
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b01      	cmp	r3, #1
 800391c:	d10c      	bne.n	8003938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	43da      	mvns	r2, r3
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	4013      	ands	r3, r2
 800392a:	b29b      	uxth	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	bf14      	ite	ne
 8003930:	2301      	movne	r3, #1
 8003932:	2300      	moveq	r3, #0
 8003934:	b2db      	uxtb	r3, r3
 8003936:	e00b      	b.n	8003950 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	43da      	mvns	r2, r3
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	4013      	ands	r3, r2
 8003944:	b29b      	uxth	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	bf14      	ite	ne
 800394a:	2301      	movne	r3, #1
 800394c:	2300      	moveq	r3, #0
 800394e:	b2db      	uxtb	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	f47f af6d 	bne.w	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800396c:	e034      	b.n	80039d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 f8e3 	bl	8003b3a <I2C_IsAcknowledgeFailed>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e034      	b.n	80039e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003984:	d028      	beq.n	80039d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003986:	f7fe fe03 	bl	8002590 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	429a      	cmp	r2, r3
 8003994:	d302      	bcc.n	800399c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d11d      	bne.n	80039d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039a6:	2b80      	cmp	r3, #128	@ 0x80
 80039a8:	d016      	beq.n	80039d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2220      	movs	r2, #32
 80039b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c4:	f043 0220 	orr.w	r2, r3, #32
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e007      	b.n	80039e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039e2:	2b80      	cmp	r3, #128	@ 0x80
 80039e4:	d1c3      	bne.n	800396e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039fc:	e034      	b.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 f89b 	bl	8003b3a <I2C_IsAcknowledgeFailed>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e034      	b.n	8003a78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a0e:	68bb      	ldr	r3, [r7, #8]
 8003a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a14:	d028      	beq.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a16:	f7fe fdbb 	bl	8002590 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d302      	bcc.n	8003a2c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d11d      	bne.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b04      	cmp	r3, #4
 8003a38:	d016      	beq.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a54:	f043 0220 	orr.w	r2, r3, #32
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e007      	b.n	8003a78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	f003 0304 	and.w	r3, r3, #4
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	d1c3      	bne.n	80039fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a76:	2300      	movs	r3, #0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a8c:	e049      	b.n	8003b22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	f003 0310 	and.w	r3, r3, #16
 8003a98:	2b10      	cmp	r3, #16
 8003a9a:	d119      	bne.n	8003ad0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f06f 0210 	mvn.w	r2, #16
 8003aa4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2220      	movs	r2, #32
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e030      	b.n	8003b32 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ad0:	f7fe fd5e 	bl	8002590 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d302      	bcc.n	8003ae6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d11d      	bne.n	8003b22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003af0:	2b40      	cmp	r3, #64	@ 0x40
 8003af2:	d016      	beq.n	8003b22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2220      	movs	r2, #32
 8003afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0e:	f043 0220 	orr.w	r2, r3, #32
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e007      	b.n	8003b32 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b2c:	2b40      	cmp	r3, #64	@ 0x40
 8003b2e:	d1ae      	bne.n	8003a8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b3a:	b480      	push	{r7}
 8003b3c:	b083      	sub	sp, #12
 8003b3e:	af00      	add	r7, sp, #0
 8003b40:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b50:	d11b      	bne.n	8003b8a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b5a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b76:	f043 0204 	orr.w	r2, r3, #4
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e000      	b.n	8003b8c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bc80      	pop	{r7}
 8003b94:	4770      	bx	lr
	...

08003b98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b086      	sub	sp, #24
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e272      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f000 8087 	beq.w	8003cc6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003bb8:	4b92      	ldr	r3, [pc, #584]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 030c 	and.w	r3, r3, #12
 8003bc0:	2b04      	cmp	r3, #4
 8003bc2:	d00c      	beq.n	8003bde <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bc4:	4b8f      	ldr	r3, [pc, #572]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f003 030c 	and.w	r3, r3, #12
 8003bcc:	2b08      	cmp	r3, #8
 8003bce:	d112      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x5e>
 8003bd0:	4b8c      	ldr	r3, [pc, #560]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bdc:	d10b      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bde:	4b89      	ldr	r3, [pc, #548]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d06c      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x12c>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d168      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e24c      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bfe:	d106      	bne.n	8003c0e <HAL_RCC_OscConfig+0x76>
 8003c00:	4b80      	ldr	r3, [pc, #512]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a7f      	ldr	r2, [pc, #508]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c0a:	6013      	str	r3, [r2, #0]
 8003c0c:	e02e      	b.n	8003c6c <HAL_RCC_OscConfig+0xd4>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d10c      	bne.n	8003c30 <HAL_RCC_OscConfig+0x98>
 8003c16:	4b7b      	ldr	r3, [pc, #492]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a7a      	ldr	r2, [pc, #488]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	4b78      	ldr	r3, [pc, #480]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a77      	ldr	r2, [pc, #476]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c28:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c2c:	6013      	str	r3, [r2, #0]
 8003c2e:	e01d      	b.n	8003c6c <HAL_RCC_OscConfig+0xd4>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c38:	d10c      	bne.n	8003c54 <HAL_RCC_OscConfig+0xbc>
 8003c3a:	4b72      	ldr	r3, [pc, #456]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a71      	ldr	r2, [pc, #452]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	4b6f      	ldr	r3, [pc, #444]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a6e      	ldr	r2, [pc, #440]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c50:	6013      	str	r3, [r2, #0]
 8003c52:	e00b      	b.n	8003c6c <HAL_RCC_OscConfig+0xd4>
 8003c54:	4b6b      	ldr	r3, [pc, #428]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a6a      	ldr	r2, [pc, #424]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c5e:	6013      	str	r3, [r2, #0]
 8003c60:	4b68      	ldr	r3, [pc, #416]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a67      	ldr	r2, [pc, #412]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d013      	beq.n	8003c9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c74:	f7fe fc8c 	bl	8002590 <HAL_GetTick>
 8003c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7a:	e008      	b.n	8003c8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c7c:	f7fe fc88 	bl	8002590 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	2b64      	cmp	r3, #100	@ 0x64
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e200      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c8e:	4b5d      	ldr	r3, [pc, #372]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0f0      	beq.n	8003c7c <HAL_RCC_OscConfig+0xe4>
 8003c9a:	e014      	b.n	8003cc6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c9c:	f7fe fc78 	bl	8002590 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ca4:	f7fe fc74 	bl	8002590 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b64      	cmp	r3, #100	@ 0x64
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e1ec      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cb6:	4b53      	ldr	r3, [pc, #332]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x10c>
 8003cc2:	e000      	b.n	8003cc6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d063      	beq.n	8003d9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cd2:	4b4c      	ldr	r3, [pc, #304]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 030c 	and.w	r3, r3, #12
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d00b      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003cde:	4b49      	ldr	r3, [pc, #292]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 030c 	and.w	r3, r3, #12
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d11c      	bne.n	8003d24 <HAL_RCC_OscConfig+0x18c>
 8003cea:	4b46      	ldr	r3, [pc, #280]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d116      	bne.n	8003d24 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cf6:	4b43      	ldr	r3, [pc, #268]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d005      	beq.n	8003d0e <HAL_RCC_OscConfig+0x176>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d001      	beq.n	8003d0e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	e1c0      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d0e:	4b3d      	ldr	r3, [pc, #244]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4939      	ldr	r1, [pc, #228]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d22:	e03a      	b.n	8003d9a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d020      	beq.n	8003d6e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d2c:	4b36      	ldr	r3, [pc, #216]	@ (8003e08 <HAL_RCC_OscConfig+0x270>)
 8003d2e:	2201      	movs	r2, #1
 8003d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d32:	f7fe fc2d 	bl	8002590 <HAL_GetTick>
 8003d36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d38:	e008      	b.n	8003d4c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d3a:	f7fe fc29 	bl	8002590 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e1a1      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d4c:	4b2d      	ldr	r3, [pc, #180]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0302 	and.w	r3, r3, #2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d0f0      	beq.n	8003d3a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d58:	4b2a      	ldr	r3, [pc, #168]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	00db      	lsls	r3, r3, #3
 8003d66:	4927      	ldr	r1, [pc, #156]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	600b      	str	r3, [r1, #0]
 8003d6c:	e015      	b.n	8003d9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d6e:	4b26      	ldr	r3, [pc, #152]	@ (8003e08 <HAL_RCC_OscConfig+0x270>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d74:	f7fe fc0c 	bl	8002590 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d7c:	f7fe fc08 	bl	8002590 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e180      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f0      	bne.n	8003d7c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0308 	and.w	r3, r3, #8
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d03a      	beq.n	8003e1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d019      	beq.n	8003de2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dae:	4b17      	ldr	r3, [pc, #92]	@ (8003e0c <HAL_RCC_OscConfig+0x274>)
 8003db0:	2201      	movs	r2, #1
 8003db2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db4:	f7fe fbec 	bl	8002590 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dbc:	f7fe fbe8 	bl	8002590 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e160      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dce:	4b0d      	ldr	r3, [pc, #52]	@ (8003e04 <HAL_RCC_OscConfig+0x26c>)
 8003dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f0      	beq.n	8003dbc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003dda:	2001      	movs	r0, #1
 8003ddc:	f000 fafe 	bl	80043dc <RCC_Delay>
 8003de0:	e01c      	b.n	8003e1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003de2:	4b0a      	ldr	r3, [pc, #40]	@ (8003e0c <HAL_RCC_OscConfig+0x274>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de8:	f7fe fbd2 	bl	8002590 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dee:	e00f      	b.n	8003e10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df0:	f7fe fbce 	bl	8002590 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d908      	bls.n	8003e10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e146      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
 8003e02:	bf00      	nop
 8003e04:	40021000 	.word	0x40021000
 8003e08:	42420000 	.word	0x42420000
 8003e0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e10:	4b92      	ldr	r3, [pc, #584]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e14:	f003 0302 	and.w	r3, r3, #2
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1e9      	bne.n	8003df0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	f000 80a6 	beq.w	8003f76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e2e:	4b8b      	ldr	r3, [pc, #556]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003e30:	69db      	ldr	r3, [r3, #28]
 8003e32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10d      	bne.n	8003e56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e3a:	4b88      	ldr	r3, [pc, #544]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003e3c:	69db      	ldr	r3, [r3, #28]
 8003e3e:	4a87      	ldr	r2, [pc, #540]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e44:	61d3      	str	r3, [r2, #28]
 8003e46:	4b85      	ldr	r3, [pc, #532]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003e48:	69db      	ldr	r3, [r3, #28]
 8003e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e4e:	60bb      	str	r3, [r7, #8]
 8003e50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e52:	2301      	movs	r3, #1
 8003e54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e56:	4b82      	ldr	r3, [pc, #520]	@ (8004060 <HAL_RCC_OscConfig+0x4c8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d118      	bne.n	8003e94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e62:	4b7f      	ldr	r3, [pc, #508]	@ (8004060 <HAL_RCC_OscConfig+0x4c8>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a7e      	ldr	r2, [pc, #504]	@ (8004060 <HAL_RCC_OscConfig+0x4c8>)
 8003e68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e6e:	f7fe fb8f 	bl	8002590 <HAL_GetTick>
 8003e72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e74:	e008      	b.n	8003e88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e76:	f7fe fb8b 	bl	8002590 <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	2b64      	cmp	r3, #100	@ 0x64
 8003e82:	d901      	bls.n	8003e88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e103      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e88:	4b75      	ldr	r3, [pc, #468]	@ (8004060 <HAL_RCC_OscConfig+0x4c8>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d0f0      	beq.n	8003e76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	2b01      	cmp	r3, #1
 8003e9a:	d106      	bne.n	8003eaa <HAL_RCC_OscConfig+0x312>
 8003e9c:	4b6f      	ldr	r3, [pc, #444]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	4a6e      	ldr	r2, [pc, #440]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ea2:	f043 0301 	orr.w	r3, r3, #1
 8003ea6:	6213      	str	r3, [r2, #32]
 8003ea8:	e02d      	b.n	8003f06 <HAL_RCC_OscConfig+0x36e>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10c      	bne.n	8003ecc <HAL_RCC_OscConfig+0x334>
 8003eb2:	4b6a      	ldr	r3, [pc, #424]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	4a69      	ldr	r2, [pc, #420]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003eb8:	f023 0301 	bic.w	r3, r3, #1
 8003ebc:	6213      	str	r3, [r2, #32]
 8003ebe:	4b67      	ldr	r3, [pc, #412]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	4a66      	ldr	r2, [pc, #408]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ec4:	f023 0304 	bic.w	r3, r3, #4
 8003ec8:	6213      	str	r3, [r2, #32]
 8003eca:	e01c      	b.n	8003f06 <HAL_RCC_OscConfig+0x36e>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	2b05      	cmp	r3, #5
 8003ed2:	d10c      	bne.n	8003eee <HAL_RCC_OscConfig+0x356>
 8003ed4:	4b61      	ldr	r3, [pc, #388]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	4a60      	ldr	r2, [pc, #384]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003eda:	f043 0304 	orr.w	r3, r3, #4
 8003ede:	6213      	str	r3, [r2, #32]
 8003ee0:	4b5e      	ldr	r3, [pc, #376]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	4a5d      	ldr	r2, [pc, #372]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ee6:	f043 0301 	orr.w	r3, r3, #1
 8003eea:	6213      	str	r3, [r2, #32]
 8003eec:	e00b      	b.n	8003f06 <HAL_RCC_OscConfig+0x36e>
 8003eee:	4b5b      	ldr	r3, [pc, #364]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	4a5a      	ldr	r2, [pc, #360]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ef4:	f023 0301 	bic.w	r3, r3, #1
 8003ef8:	6213      	str	r3, [r2, #32]
 8003efa:	4b58      	ldr	r3, [pc, #352]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	4a57      	ldr	r2, [pc, #348]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003f00:	f023 0304 	bic.w	r3, r3, #4
 8003f04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d015      	beq.n	8003f3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f0e:	f7fe fb3f 	bl	8002590 <HAL_GetTick>
 8003f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f14:	e00a      	b.n	8003f2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f16:	f7fe fb3b 	bl	8002590 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e0b1      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f2c:	4b4b      	ldr	r3, [pc, #300]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0ee      	beq.n	8003f16 <HAL_RCC_OscConfig+0x37e>
 8003f38:	e014      	b.n	8003f64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f3a:	f7fe fb29 	bl	8002590 <HAL_GetTick>
 8003f3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f40:	e00a      	b.n	8003f58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f42:	f7fe fb25 	bl	8002590 <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e09b      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f58:	4b40      	ldr	r3, [pc, #256]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1ee      	bne.n	8003f42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f64:	7dfb      	ldrb	r3, [r7, #23]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d105      	bne.n	8003f76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f6a:	4b3c      	ldr	r3, [pc, #240]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	4a3b      	ldr	r2, [pc, #236]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003f70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	69db      	ldr	r3, [r3, #28]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 8087 	beq.w	800408e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f80:	4b36      	ldr	r3, [pc, #216]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 030c 	and.w	r3, r3, #12
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d061      	beq.n	8004050 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	69db      	ldr	r3, [r3, #28]
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d146      	bne.n	8004022 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f94:	4b33      	ldr	r3, [pc, #204]	@ (8004064 <HAL_RCC_OscConfig+0x4cc>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9a:	f7fe faf9 	bl	8002590 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa2:	f7fe faf5 	bl	8002590 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e06d      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fb4:	4b29      	ldr	r3, [pc, #164]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1f0      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fc8:	d108      	bne.n	8003fdc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fca:	4b24      	ldr	r3, [pc, #144]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	4921      	ldr	r1, [pc, #132]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a19      	ldr	r1, [r3, #32]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fec:	430b      	orrs	r3, r1
 8003fee:	491b      	ldr	r1, [pc, #108]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8004064 <HAL_RCC_OscConfig+0x4cc>)
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ffa:	f7fe fac9 	bl	8002590 <HAL_GetTick>
 8003ffe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004002:	f7fe fac5 	bl	8002590 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b02      	cmp	r3, #2
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e03d      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004014:	4b11      	ldr	r3, [pc, #68]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d0f0      	beq.n	8004002 <HAL_RCC_OscConfig+0x46a>
 8004020:	e035      	b.n	800408e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004022:	4b10      	ldr	r3, [pc, #64]	@ (8004064 <HAL_RCC_OscConfig+0x4cc>)
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004028:	f7fe fab2 	bl	8002590 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004030:	f7fe faae 	bl	8002590 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e026      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004042:	4b06      	ldr	r3, [pc, #24]	@ (800405c <HAL_RCC_OscConfig+0x4c4>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f0      	bne.n	8004030 <HAL_RCC_OscConfig+0x498>
 800404e:	e01e      	b.n	800408e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d107      	bne.n	8004068 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e019      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
 800405c:	40021000 	.word	0x40021000
 8004060:	40007000 	.word	0x40007000
 8004064:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004068:	4b0b      	ldr	r3, [pc, #44]	@ (8004098 <HAL_RCC_OscConfig+0x500>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a1b      	ldr	r3, [r3, #32]
 8004078:	429a      	cmp	r2, r3
 800407a:	d106      	bne.n	800408a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004086:	429a      	cmp	r2, r3
 8004088:	d001      	beq.n	800408e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e000      	b.n	8004090 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40021000 	.word	0x40021000

0800409c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d101      	bne.n	80040b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	e0d0      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040b0:	4b6a      	ldr	r3, [pc, #424]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0307 	and.w	r3, r3, #7
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d910      	bls.n	80040e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040be:	4b67      	ldr	r3, [pc, #412]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f023 0207 	bic.w	r2, r3, #7
 80040c6:	4965      	ldr	r1, [pc, #404]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ce:	4b63      	ldr	r3, [pc, #396]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0307 	and.w	r3, r3, #7
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d001      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e0b8      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d020      	beq.n	800412e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d005      	beq.n	8004104 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040f8:	4b59      	ldr	r3, [pc, #356]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	4a58      	ldr	r2, [pc, #352]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 80040fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004102:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0308 	and.w	r3, r3, #8
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004110:	4b53      	ldr	r3, [pc, #332]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	4a52      	ldr	r2, [pc, #328]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004116:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800411a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800411c:	4b50      	ldr	r3, [pc, #320]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	494d      	ldr	r1, [pc, #308]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800412a:	4313      	orrs	r3, r2
 800412c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d040      	beq.n	80041bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d107      	bne.n	8004152 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004142:	4b47      	ldr	r3, [pc, #284]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d115      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e07f      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b02      	cmp	r3, #2
 8004158:	d107      	bne.n	800416a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800415a:	4b41      	ldr	r3, [pc, #260]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d109      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e073      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800416a:	4b3d      	ldr	r3, [pc, #244]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e06b      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800417a:	4b39      	ldr	r3, [pc, #228]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f023 0203 	bic.w	r2, r3, #3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	4936      	ldr	r1, [pc, #216]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004188:	4313      	orrs	r3, r2
 800418a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800418c:	f7fe fa00 	bl	8002590 <HAL_GetTick>
 8004190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004192:	e00a      	b.n	80041aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004194:	f7fe f9fc 	bl	8002590 <HAL_GetTick>
 8004198:	4602      	mov	r2, r0
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	1ad3      	subs	r3, r2, r3
 800419e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e053      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f003 020c 	and.w	r2, r3, #12
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	685b      	ldr	r3, [r3, #4]
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d1eb      	bne.n	8004194 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041bc:	4b27      	ldr	r3, [pc, #156]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0307 	and.w	r3, r3, #7
 80041c4:	683a      	ldr	r2, [r7, #0]
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d210      	bcs.n	80041ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ca:	4b24      	ldr	r3, [pc, #144]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f023 0207 	bic.w	r2, r3, #7
 80041d2:	4922      	ldr	r1, [pc, #136]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041da:	4b20      	ldr	r3, [pc, #128]	@ (800425c <HAL_RCC_ClockConfig+0x1c0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0307 	and.w	r3, r3, #7
 80041e2:	683a      	ldr	r2, [r7, #0]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d001      	beq.n	80041ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e032      	b.n	8004252 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d008      	beq.n	800420a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041f8:	4b19      	ldr	r3, [pc, #100]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	4916      	ldr	r1, [pc, #88]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004206:	4313      	orrs	r3, r2
 8004208:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0308 	and.w	r3, r3, #8
 8004212:	2b00      	cmp	r3, #0
 8004214:	d009      	beq.n	800422a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004216:	4b12      	ldr	r3, [pc, #72]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	490e      	ldr	r1, [pc, #56]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004226:	4313      	orrs	r3, r2
 8004228:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800422a:	f000 f821 	bl	8004270 <HAL_RCC_GetSysClockFreq>
 800422e:	4602      	mov	r2, r0
 8004230:	4b0b      	ldr	r3, [pc, #44]	@ (8004260 <HAL_RCC_ClockConfig+0x1c4>)
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	091b      	lsrs	r3, r3, #4
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	490a      	ldr	r1, [pc, #40]	@ (8004264 <HAL_RCC_ClockConfig+0x1c8>)
 800423c:	5ccb      	ldrb	r3, [r1, r3]
 800423e:	fa22 f303 	lsr.w	r3, r2, r3
 8004242:	4a09      	ldr	r2, [pc, #36]	@ (8004268 <HAL_RCC_ClockConfig+0x1cc>)
 8004244:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004246:	4b09      	ldr	r3, [pc, #36]	@ (800426c <HAL_RCC_ClockConfig+0x1d0>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f7fd ff74 	bl	8002138 <HAL_InitTick>

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40022000 	.word	0x40022000
 8004260:	40021000 	.word	0x40021000
 8004264:	0800a9a4 	.word	0x0800a9a4
 8004268:	20000000 	.word	0x20000000
 800426c:	20000004 	.word	0x20000004

08004270 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004270:	b480      	push	{r7}
 8004272:	b087      	sub	sp, #28
 8004274:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004276:	2300      	movs	r3, #0
 8004278:	60fb      	str	r3, [r7, #12]
 800427a:	2300      	movs	r3, #0
 800427c:	60bb      	str	r3, [r7, #8]
 800427e:	2300      	movs	r3, #0
 8004280:	617b      	str	r3, [r7, #20]
 8004282:	2300      	movs	r3, #0
 8004284:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004286:	2300      	movs	r3, #0
 8004288:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800428a:	4b1e      	ldr	r3, [pc, #120]	@ (8004304 <HAL_RCC_GetSysClockFreq+0x94>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f003 030c 	and.w	r3, r3, #12
 8004296:	2b04      	cmp	r3, #4
 8004298:	d002      	beq.n	80042a0 <HAL_RCC_GetSysClockFreq+0x30>
 800429a:	2b08      	cmp	r3, #8
 800429c:	d003      	beq.n	80042a6 <HAL_RCC_GetSysClockFreq+0x36>
 800429e:	e027      	b.n	80042f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042a0:	4b19      	ldr	r3, [pc, #100]	@ (8004308 <HAL_RCC_GetSysClockFreq+0x98>)
 80042a2:	613b      	str	r3, [r7, #16]
      break;
 80042a4:	e027      	b.n	80042f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	0c9b      	lsrs	r3, r3, #18
 80042aa:	f003 030f 	and.w	r3, r3, #15
 80042ae:	4a17      	ldr	r2, [pc, #92]	@ (800430c <HAL_RCC_GetSysClockFreq+0x9c>)
 80042b0:	5cd3      	ldrb	r3, [r2, r3]
 80042b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d010      	beq.n	80042e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042be:	4b11      	ldr	r3, [pc, #68]	@ (8004304 <HAL_RCC_GetSysClockFreq+0x94>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	0c5b      	lsrs	r3, r3, #17
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	4a11      	ldr	r2, [pc, #68]	@ (8004310 <HAL_RCC_GetSysClockFreq+0xa0>)
 80042ca:	5cd3      	ldrb	r3, [r2, r3]
 80042cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004308 <HAL_RCC_GetSysClockFreq+0x98>)
 80042d2:	fb03 f202 	mul.w	r2, r3, r2
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042dc:	617b      	str	r3, [r7, #20]
 80042de:	e004      	b.n	80042ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a0c      	ldr	r2, [pc, #48]	@ (8004314 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042e4:	fb02 f303 	mul.w	r3, r2, r3
 80042e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	613b      	str	r3, [r7, #16]
      break;
 80042ee:	e002      	b.n	80042f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042f0:	4b05      	ldr	r3, [pc, #20]	@ (8004308 <HAL_RCC_GetSysClockFreq+0x98>)
 80042f2:	613b      	str	r3, [r7, #16]
      break;
 80042f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042f6:	693b      	ldr	r3, [r7, #16]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	371c      	adds	r7, #28
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	40021000 	.word	0x40021000
 8004308:	007a1200 	.word	0x007a1200
 800430c:	0800a9bc 	.word	0x0800a9bc
 8004310:	0800a9cc 	.word	0x0800a9cc
 8004314:	003d0900 	.word	0x003d0900

08004318 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004318:	b480      	push	{r7}
 800431a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800431c:	4b02      	ldr	r3, [pc, #8]	@ (8004328 <HAL_RCC_GetHCLKFreq+0x10>)
 800431e:	681b      	ldr	r3, [r3, #0]
}
 8004320:	4618      	mov	r0, r3
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr
 8004328:	20000000 	.word	0x20000000

0800432c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004330:	f7ff fff2 	bl	8004318 <HAL_RCC_GetHCLKFreq>
 8004334:	4602      	mov	r2, r0
 8004336:	4b05      	ldr	r3, [pc, #20]	@ (800434c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	0a1b      	lsrs	r3, r3, #8
 800433c:	f003 0307 	and.w	r3, r3, #7
 8004340:	4903      	ldr	r1, [pc, #12]	@ (8004350 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004342:	5ccb      	ldrb	r3, [r1, r3]
 8004344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004348:	4618      	mov	r0, r3
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40021000 	.word	0x40021000
 8004350:	0800a9b4 	.word	0x0800a9b4

08004354 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004358:	f7ff ffde 	bl	8004318 <HAL_RCC_GetHCLKFreq>
 800435c:	4602      	mov	r2, r0
 800435e:	4b05      	ldr	r3, [pc, #20]	@ (8004374 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	0adb      	lsrs	r3, r3, #11
 8004364:	f003 0307 	and.w	r3, r3, #7
 8004368:	4903      	ldr	r1, [pc, #12]	@ (8004378 <HAL_RCC_GetPCLK2Freq+0x24>)
 800436a:	5ccb      	ldrb	r3, [r1, r3]
 800436c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004370:	4618      	mov	r0, r3
 8004372:	bd80      	pop	{r7, pc}
 8004374:	40021000 	.word	0x40021000
 8004378:	0800a9b4 	.word	0x0800a9b4

0800437c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	220f      	movs	r2, #15
 800438a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800438c:	4b11      	ldr	r3, [pc, #68]	@ (80043d4 <HAL_RCC_GetClockConfig+0x58>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 0203 	and.w	r2, r3, #3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004398:	4b0e      	ldr	r3, [pc, #56]	@ (80043d4 <HAL_RCC_GetClockConfig+0x58>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80043a4:	4b0b      	ldr	r3, [pc, #44]	@ (80043d4 <HAL_RCC_GetClockConfig+0x58>)
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80043b0:	4b08      	ldr	r3, [pc, #32]	@ (80043d4 <HAL_RCC_GetClockConfig+0x58>)
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	08db      	lsrs	r3, r3, #3
 80043b6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80043be:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <HAL_RCC_GetClockConfig+0x5c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0207 	and.w	r2, r3, #7
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr
 80043d4:	40021000 	.word	0x40021000
 80043d8:	40022000 	.word	0x40022000

080043dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80043e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004410 <RCC_Delay+0x34>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a0a      	ldr	r2, [pc, #40]	@ (8004414 <RCC_Delay+0x38>)
 80043ea:	fba2 2303 	umull	r2, r3, r2, r3
 80043ee:	0a5b      	lsrs	r3, r3, #9
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	fb02 f303 	mul.w	r3, r2, r3
 80043f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80043f8:	bf00      	nop
  }
  while (Delay --);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	1e5a      	subs	r2, r3, #1
 80043fe:	60fa      	str	r2, [r7, #12]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1f9      	bne.n	80043f8 <RCC_Delay+0x1c>
}
 8004404:	bf00      	nop
 8004406:	bf00      	nop
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	bc80      	pop	{r7}
 800440e:	4770      	bx	lr
 8004410:	20000000 	.word	0x20000000
 8004414:	10624dd3 	.word	0x10624dd3

08004418 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e041      	b.n	80044ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004430:	b2db      	uxtb	r3, r3
 8004432:	2b00      	cmp	r3, #0
 8004434:	d106      	bne.n	8004444 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 f839 	bl	80044b6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2202      	movs	r2, #2
 8004448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	3304      	adds	r3, #4
 8004454:	4619      	mov	r1, r3
 8004456:	4610      	mov	r0, r2
 8004458:	f000 f9b4 	bl	80047c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3708      	adds	r7, #8
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}

080044b6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bc80      	pop	{r7}
 80044c6:	4770      	bx	lr

080044c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b085      	sub	sp, #20
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d001      	beq.n	80044e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e03a      	b.n	8004556 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 0201 	orr.w	r2, r2, #1
 80044f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a18      	ldr	r2, [pc, #96]	@ (8004560 <HAL_TIM_Base_Start_IT+0x98>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00e      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x58>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800450a:	d009      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x58>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a14      	ldr	r2, [pc, #80]	@ (8004564 <HAL_TIM_Base_Start_IT+0x9c>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d004      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x58>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a13      	ldr	r2, [pc, #76]	@ (8004568 <HAL_TIM_Base_Start_IT+0xa0>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d111      	bne.n	8004544 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 0307 	and.w	r3, r3, #7
 800452a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2b06      	cmp	r3, #6
 8004530:	d010      	beq.n	8004554 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f042 0201 	orr.w	r2, r2, #1
 8004540:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004542:	e007      	b.n	8004554 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0201 	orr.w	r2, r2, #1
 8004552:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	bc80      	pop	{r7}
 800455e:	4770      	bx	lr
 8004560:	40012c00 	.word	0x40012c00
 8004564:	40000400 	.word	0x40000400
 8004568:	40000800 	.word	0x40000800

0800456c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b02      	cmp	r3, #2
 8004580:	d122      	bne.n	80045c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f003 0302 	and.w	r3, r3, #2
 800458c:	2b02      	cmp	r3, #2
 800458e:	d11b      	bne.n	80045c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f06f 0202 	mvn.w	r2, #2
 8004598:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	f003 0303 	and.w	r3, r3, #3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f8ed 	bl	800478e <HAL_TIM_IC_CaptureCallback>
 80045b4:	e005      	b.n	80045c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f8e0 	bl	800477c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 f8ef 	bl	80047a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	f003 0304 	and.w	r3, r3, #4
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d122      	bne.n	800461c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68db      	ldr	r3, [r3, #12]
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	2b04      	cmp	r3, #4
 80045e2:	d11b      	bne.n	800461c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f06f 0204 	mvn.w	r2, #4
 80045ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2202      	movs	r2, #2
 80045f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 f8c3 	bl	800478e <HAL_TIM_IC_CaptureCallback>
 8004608:	e005      	b.n	8004616 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f8b6 	bl	800477c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f8c5 	bl	80047a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	691b      	ldr	r3, [r3, #16]
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	2b08      	cmp	r3, #8
 8004628:	d122      	bne.n	8004670 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f003 0308 	and.w	r3, r3, #8
 8004634:	2b08      	cmp	r3, #8
 8004636:	d11b      	bne.n	8004670 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0208 	mvn.w	r2, #8
 8004640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2204      	movs	r2, #4
 8004646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f003 0303 	and.w	r3, r3, #3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f899 	bl	800478e <HAL_TIM_IC_CaptureCallback>
 800465c:	e005      	b.n	800466a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f88c 	bl	800477c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f89b 	bl	80047a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	f003 0310 	and.w	r3, r3, #16
 800467a:	2b10      	cmp	r3, #16
 800467c:	d122      	bne.n	80046c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	f003 0310 	and.w	r3, r3, #16
 8004688:	2b10      	cmp	r3, #16
 800468a:	d11b      	bne.n	80046c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f06f 0210 	mvn.w	r2, #16
 8004694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2208      	movs	r2, #8
 800469a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	69db      	ldr	r3, [r3, #28]
 80046a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f86f 	bl	800478e <HAL_TIM_IC_CaptureCallback>
 80046b0:	e005      	b.n	80046be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 f862 	bl	800477c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 f871 	bl	80047a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d10e      	bne.n	80046f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d107      	bne.n	80046f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f06f 0201 	mvn.w	r2, #1
 80046e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f7fd fcd4 	bl	8002098 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046fa:	2b80      	cmp	r3, #128	@ 0x80
 80046fc:	d10e      	bne.n	800471c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004708:	2b80      	cmp	r3, #128	@ 0x80
 800470a:	d107      	bne.n	800471c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f8bf 	bl	800489a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004726:	2b40      	cmp	r3, #64	@ 0x40
 8004728:	d10e      	bne.n	8004748 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004734:	2b40      	cmp	r3, #64	@ 0x40
 8004736:	d107      	bne.n	8004748 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f835 	bl	80047b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	f003 0320 	and.w	r3, r3, #32
 8004752:	2b20      	cmp	r3, #32
 8004754:	d10e      	bne.n	8004774 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f003 0320 	and.w	r3, r3, #32
 8004760:	2b20      	cmp	r3, #32
 8004762:	d107      	bne.n	8004774 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f06f 0220 	mvn.w	r2, #32
 800476c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f000 f88a 	bl	8004888 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004774:	bf00      	nop
 8004776:	3708      	adds	r7, #8
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr

0800478e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004796:	bf00      	nop
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr

080047a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bc80      	pop	{r7}
 80047b0:	4770      	bx	lr

080047b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b085      	sub	sp, #20
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	4a29      	ldr	r2, [pc, #164]	@ (800487c <TIM_Base_SetConfig+0xb8>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d00b      	beq.n	80047f4 <TIM_Base_SetConfig+0x30>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047e2:	d007      	beq.n	80047f4 <TIM_Base_SetConfig+0x30>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a26      	ldr	r2, [pc, #152]	@ (8004880 <TIM_Base_SetConfig+0xbc>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d003      	beq.n	80047f4 <TIM_Base_SetConfig+0x30>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a25      	ldr	r2, [pc, #148]	@ (8004884 <TIM_Base_SetConfig+0xc0>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d108      	bne.n	8004806 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	4313      	orrs	r3, r2
 8004804:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a1c      	ldr	r2, [pc, #112]	@ (800487c <TIM_Base_SetConfig+0xb8>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d00b      	beq.n	8004826 <TIM_Base_SetConfig+0x62>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004814:	d007      	beq.n	8004826 <TIM_Base_SetConfig+0x62>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a19      	ldr	r2, [pc, #100]	@ (8004880 <TIM_Base_SetConfig+0xbc>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d003      	beq.n	8004826 <TIM_Base_SetConfig+0x62>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a18      	ldr	r2, [pc, #96]	@ (8004884 <TIM_Base_SetConfig+0xc0>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d108      	bne.n	8004838 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800482c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	4313      	orrs	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	4313      	orrs	r3, r2
 8004844:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a07      	ldr	r2, [pc, #28]	@ (800487c <TIM_Base_SetConfig+0xb8>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d103      	bne.n	800486c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	691a      	ldr	r2, [r3, #16]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	615a      	str	r2, [r3, #20]
}
 8004872:	bf00      	nop
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	bc80      	pop	{r7}
 800487a:	4770      	bx	lr
 800487c:	40012c00 	.word	0x40012c00
 8004880:	40000400 	.word	0x40000400
 8004884:	40000800 	.word	0x40000800

08004888 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	bc80      	pop	{r7}
 8004898:	4770      	bx	lr

0800489a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048a2:	bf00      	nop
 80048a4:	370c      	adds	r7, #12
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bc80      	pop	{r7}
 80048aa:	4770      	bx	lr

080048ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e042      	b.n	8004944 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d106      	bne.n	80048d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7fd fdc4 	bl	8002460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2224      	movs	r2, #36	@ 0x24
 80048dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68da      	ldr	r2, [r3, #12]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 f82b 	bl	800494c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	691a      	ldr	r2, [r3, #16]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004904:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	695a      	ldr	r2, [r3, #20]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004914:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004924:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2220      	movs	r2, #32
 8004930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2220      	movs	r2, #32
 8004938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	4618      	mov	r0, r3
 8004946:	3708      	adds	r7, #8
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}

0800494c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	430a      	orrs	r2, r1
 8004968:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	689a      	ldr	r2, [r3, #8]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	4313      	orrs	r3, r2
 800497a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004986:	f023 030c 	bic.w	r3, r3, #12
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	6812      	ldr	r2, [r2, #0]
 800498e:	68b9      	ldr	r1, [r7, #8]
 8004990:	430b      	orrs	r3, r1
 8004992:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699a      	ldr	r2, [r3, #24]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a2c      	ldr	r2, [pc, #176]	@ (8004a60 <UART_SetConfig+0x114>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d103      	bne.n	80049bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80049b4:	f7ff fcce 	bl	8004354 <HAL_RCC_GetPCLK2Freq>
 80049b8:	60f8      	str	r0, [r7, #12]
 80049ba:	e002      	b.n	80049c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80049bc:	f7ff fcb6 	bl	800432c <HAL_RCC_GetPCLK1Freq>
 80049c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	4613      	mov	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4413      	add	r3, r2
 80049ca:	009a      	lsls	r2, r3, #2
 80049cc:	441a      	add	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d8:	4a22      	ldr	r2, [pc, #136]	@ (8004a64 <UART_SetConfig+0x118>)
 80049da:	fba2 2303 	umull	r2, r3, r2, r3
 80049de:	095b      	lsrs	r3, r3, #5
 80049e0:	0119      	lsls	r1, r3, #4
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4613      	mov	r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	4413      	add	r3, r2
 80049ea:	009a      	lsls	r2, r3, #2
 80049ec:	441a      	add	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80049f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004a64 <UART_SetConfig+0x118>)
 80049fa:	fba3 0302 	umull	r0, r3, r3, r2
 80049fe:	095b      	lsrs	r3, r3, #5
 8004a00:	2064      	movs	r0, #100	@ 0x64
 8004a02:	fb00 f303 	mul.w	r3, r0, r3
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	011b      	lsls	r3, r3, #4
 8004a0a:	3332      	adds	r3, #50	@ 0x32
 8004a0c:	4a15      	ldr	r2, [pc, #84]	@ (8004a64 <UART_SetConfig+0x118>)
 8004a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a12:	095b      	lsrs	r3, r3, #5
 8004a14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a18:	4419      	add	r1, r3
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	4413      	add	r3, r2
 8004a22:	009a      	lsls	r2, r3, #2
 8004a24:	441a      	add	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a30:	4b0c      	ldr	r3, [pc, #48]	@ (8004a64 <UART_SetConfig+0x118>)
 8004a32:	fba3 0302 	umull	r0, r3, r3, r2
 8004a36:	095b      	lsrs	r3, r3, #5
 8004a38:	2064      	movs	r0, #100	@ 0x64
 8004a3a:	fb00 f303 	mul.w	r3, r0, r3
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	3332      	adds	r3, #50	@ 0x32
 8004a44:	4a07      	ldr	r2, [pc, #28]	@ (8004a64 <UART_SetConfig+0x118>)
 8004a46:	fba2 2303 	umull	r2, r3, r2, r3
 8004a4a:	095b      	lsrs	r3, r3, #5
 8004a4c:	f003 020f 	and.w	r2, r3, #15
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	440a      	add	r2, r1
 8004a56:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004a58:	bf00      	nop
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	40013800 	.word	0x40013800
 8004a64:	51eb851f 	.word	0x51eb851f

08004a68 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004a68:	b480      	push	{r7}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a6e:	f3ef 8305 	mrs	r3, IPSR
 8004a72:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a74:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10f      	bne.n	8004a9a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a7a:	f3ef 8310 	mrs	r3, PRIMASK
 8004a7e:	607b      	str	r3, [r7, #4]
  return(result);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d109      	bne.n	8004a9a <osKernelInitialize+0x32>
 8004a86:	4b10      	ldr	r3, [pc, #64]	@ (8004ac8 <osKernelInitialize+0x60>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d109      	bne.n	8004aa2 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a8e:	f3ef 8311 	mrs	r3, BASEPRI
 8004a92:	603b      	str	r3, [r7, #0]
  return(result);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004a9a:	f06f 0305 	mvn.w	r3, #5
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	e00c      	b.n	8004abc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004aa2:	4b09      	ldr	r3, [pc, #36]	@ (8004ac8 <osKernelInitialize+0x60>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d105      	bne.n	8004ab6 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004aaa:	4b07      	ldr	r3, [pc, #28]	@ (8004ac8 <osKernelInitialize+0x60>)
 8004aac:	2201      	movs	r2, #1
 8004aae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	e002      	b.n	8004abc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8004aba:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004abc:	68fb      	ldr	r3, [r7, #12]
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bc80      	pop	{r7}
 8004ac6:	4770      	bx	lr
 8004ac8:	20000328 	.word	0x20000328

08004acc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b084      	sub	sp, #16
 8004ad0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ad2:	f3ef 8305 	mrs	r3, IPSR
 8004ad6:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ad8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10f      	bne.n	8004afe <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ade:	f3ef 8310 	mrs	r3, PRIMASK
 8004ae2:	607b      	str	r3, [r7, #4]
  return(result);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d109      	bne.n	8004afe <osKernelStart+0x32>
 8004aea:	4b11      	ldr	r3, [pc, #68]	@ (8004b30 <osKernelStart+0x64>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d109      	bne.n	8004b06 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004af2:	f3ef 8311 	mrs	r3, BASEPRI
 8004af6:	603b      	str	r3, [r7, #0]
  return(result);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d003      	beq.n	8004b06 <osKernelStart+0x3a>
    stat = osErrorISR;
 8004afe:	f06f 0305 	mvn.w	r3, #5
 8004b02:	60fb      	str	r3, [r7, #12]
 8004b04:	e00e      	b.n	8004b24 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004b06:	4b0a      	ldr	r3, [pc, #40]	@ (8004b30 <osKernelStart+0x64>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d107      	bne.n	8004b1e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004b0e:	4b08      	ldr	r3, [pc, #32]	@ (8004b30 <osKernelStart+0x64>)
 8004b10:	2202      	movs	r2, #2
 8004b12:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004b14:	f001 fc10 	bl	8006338 <vTaskStartScheduler>
      stat = osOK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	60fb      	str	r3, [r7, #12]
 8004b1c:	e002      	b.n	8004b24 <osKernelStart+0x58>
    } else {
      stat = osError;
 8004b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b22:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004b24:	68fb      	ldr	r3, [r7, #12]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	20000328 	.word	0x20000328

08004b34 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b092      	sub	sp, #72	@ 0x48
 8004b38:	af04      	add	r7, sp, #16
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004b40:	2300      	movs	r3, #0
 8004b42:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b44:	f3ef 8305 	mrs	r3, IPSR
 8004b48:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f040 8094 	bne.w	8004c7a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b52:	f3ef 8310 	mrs	r3, PRIMASK
 8004b56:	623b      	str	r3, [r7, #32]
  return(result);
 8004b58:	6a3b      	ldr	r3, [r7, #32]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f040 808d 	bne.w	8004c7a <osThreadNew+0x146>
 8004b60:	4b48      	ldr	r3, [pc, #288]	@ (8004c84 <osThreadNew+0x150>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2b02      	cmp	r3, #2
 8004b66:	d106      	bne.n	8004b76 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b68:	f3ef 8311 	mrs	r3, BASEPRI
 8004b6c:	61fb      	str	r3, [r7, #28]
  return(result);
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	f040 8082 	bne.w	8004c7a <osThreadNew+0x146>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d07e      	beq.n	8004c7a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004b7c:	2380      	movs	r3, #128	@ 0x80
 8004b7e:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004b80:	2318      	movs	r3, #24
 8004b82:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 8004b84:	2300      	movs	r3, #0
 8004b86:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004b88:	f107 031b 	add.w	r3, r7, #27
 8004b8c:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 8004b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b92:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d045      	beq.n	8004c26 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d002      	beq.n	8004ba8 <osThreadNew+0x74>
        name = attr->name;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	699b      	ldr	r3, [r3, #24]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d002      	beq.n	8004bb6 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004bb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d008      	beq.n	8004bce <osThreadNew+0x9a>
 8004bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bbe:	2b38      	cmp	r3, #56	@ 0x38
 8004bc0:	d805      	bhi.n	8004bce <osThreadNew+0x9a>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <osThreadNew+0x9e>
        return (NULL);
 8004bce:	2300      	movs	r3, #0
 8004bd0:	e054      	b.n	8004c7c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	695b      	ldr	r3, [r3, #20]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	089b      	lsrs	r3, r3, #2
 8004be0:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00e      	beq.n	8004c08 <osThreadNew+0xd4>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	2ba7      	cmp	r3, #167	@ 0xa7
 8004bf0:	d90a      	bls.n	8004c08 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d006      	beq.n	8004c08 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d002      	beq.n	8004c08 <osThreadNew+0xd4>
        mem = 1;
 8004c02:	2301      	movs	r3, #1
 8004c04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c06:	e010      	b.n	8004c2a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d10c      	bne.n	8004c2a <osThreadNew+0xf6>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d108      	bne.n	8004c2a <osThreadNew+0xf6>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d104      	bne.n	8004c2a <osThreadNew+0xf6>
          mem = 0;
 8004c20:	2300      	movs	r3, #0
 8004c22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c24:	e001      	b.n	8004c2a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004c26:	2300      	movs	r3, #0
 8004c28:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 8004c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d110      	bne.n	8004c52 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c38:	9202      	str	r2, [sp, #8]
 8004c3a:	9301      	str	r3, [sp, #4]
 8004c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c3e:	9300      	str	r3, [sp, #0]
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c44:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004c46:	68f8      	ldr	r0, [r7, #12]
 8004c48:	f001 f98c 	bl	8005f64 <xTaskCreateStatic>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	617b      	str	r3, [r7, #20]
 8004c50:	e013      	b.n	8004c7a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d110      	bne.n	8004c7a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	f107 0314 	add.w	r3, r7, #20
 8004c60:	9301      	str	r3, [sp, #4]
 8004c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f001 f9d9 	bl	8006022 <xTaskCreate>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d001      	beq.n	8004c7a <osThreadNew+0x146>
          hTask = NULL;
 8004c76:	2300      	movs	r3, #0
 8004c78:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004c7a:	697b      	ldr	r3, [r7, #20]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3738      	adds	r7, #56	@ 0x38
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	20000328 	.word	0x20000328

08004c88 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c90:	f3ef 8305 	mrs	r3, IPSR
 8004c94:	613b      	str	r3, [r7, #16]
  return(result);
 8004c96:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10f      	bne.n	8004cbc <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004ca0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d109      	bne.n	8004cbc <osDelay+0x34>
 8004ca8:	4b0d      	ldr	r3, [pc, #52]	@ (8004ce0 <osDelay+0x58>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d109      	bne.n	8004cc4 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004cb0:	f3ef 8311 	mrs	r3, BASEPRI
 8004cb4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d003      	beq.n	8004cc4 <osDelay+0x3c>
    stat = osErrorISR;
 8004cbc:	f06f 0305 	mvn.w	r3, #5
 8004cc0:	617b      	str	r3, [r7, #20]
 8004cc2:	e007      	b.n	8004cd4 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d002      	beq.n	8004cd4 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f001 fafc 	bl	80062cc <vTaskDelay>
    }
  }

  return (stat);
 8004cd4:	697b      	ldr	r3, [r7, #20]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3718      	adds	r7, #24
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	20000328 	.word	0x20000328

08004ce4 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b08a      	sub	sp, #40	@ 0x28
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004cec:	2300      	movs	r3, #0
 8004cee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cf0:	f3ef 8305 	mrs	r3, IPSR
 8004cf4:	613b      	str	r3, [r7, #16]
  return(result);
 8004cf6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f040 8085 	bne.w	8004e08 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cfe:	f3ef 8310 	mrs	r3, PRIMASK
 8004d02:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d17e      	bne.n	8004e08 <osMutexNew+0x124>
 8004d0a:	4b42      	ldr	r3, [pc, #264]	@ (8004e14 <osMutexNew+0x130>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d105      	bne.n	8004d1e <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d12:	f3ef 8311 	mrs	r3, BASEPRI
 8004d16:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d174      	bne.n	8004e08 <osMutexNew+0x124>
    if (attr != NULL) {
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <osMutexNew+0x48>
      type = attr->attr_bits;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	623b      	str	r3, [r7, #32]
 8004d2a:	e001      	b.n	8004d30 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004d30:	6a3b      	ldr	r3, [r7, #32]
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d002      	beq.n	8004d40 <osMutexNew+0x5c>
      rmtx = 1U;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	61fb      	str	r3, [r7, #28]
 8004d3e:	e001      	b.n	8004d44 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	f003 0308 	and.w	r3, r3, #8
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d15c      	bne.n	8004e08 <osMutexNew+0x124>
      mem = -1;
 8004d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d52:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d015      	beq.n	8004d86 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d006      	beq.n	8004d70 <osMutexNew+0x8c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	2b4f      	cmp	r3, #79	@ 0x4f
 8004d68:	d902      	bls.n	8004d70 <osMutexNew+0x8c>
          mem = 1;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	61bb      	str	r3, [r7, #24]
 8004d6e:	e00c      	b.n	8004d8a <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d108      	bne.n	8004d8a <osMutexNew+0xa6>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d104      	bne.n	8004d8a <osMutexNew+0xa6>
            mem = 0;
 8004d80:	2300      	movs	r3, #0
 8004d82:	61bb      	str	r3, [r7, #24]
 8004d84:	e001      	b.n	8004d8a <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8004d86:	2300      	movs	r3, #0
 8004d88:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d112      	bne.n	8004db6 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d007      	beq.n	8004da6 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	2004      	movs	r0, #4
 8004d9e:	f000 fb45 	bl	800542c <xQueueCreateMutexStatic>
 8004da2:	6278      	str	r0, [r7, #36]	@ 0x24
 8004da4:	e016      	b.n	8004dd4 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	4619      	mov	r1, r3
 8004dac:	2001      	movs	r0, #1
 8004dae:	f000 fb3d 	bl	800542c <xQueueCreateMutexStatic>
 8004db2:	6278      	str	r0, [r7, #36]	@ 0x24
 8004db4:	e00e      	b.n	8004dd4 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10b      	bne.n	8004dd4 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d004      	beq.n	8004dcc <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8004dc2:	2004      	movs	r0, #4
 8004dc4:	f000 fb1a 	bl	80053fc <xQueueCreateMutex>
 8004dc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8004dca:	e003      	b.n	8004dd4 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8004dcc:	2001      	movs	r0, #1
 8004dce:	f000 fb15 	bl	80053fc <xQueueCreateMutex>
 8004dd2:	6278      	str	r0, [r7, #36]	@ 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00c      	beq.n	8004df4 <osMutexNew+0x110>
        if (attr != NULL) {
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d003      	beq.n	8004de8 <osMutexNew+0x104>
          name = attr->name;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	617b      	str	r3, [r7, #20]
 8004de6:	e001      	b.n	8004dec <osMutexNew+0x108>
        } else {
          name = NULL;
 8004de8:	2300      	movs	r3, #0
 8004dea:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8004dec:	6979      	ldr	r1, [r7, #20]
 8004dee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004df0:	f001 f85c 	bl	8005eac <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d006      	beq.n	8004e08 <osMutexNew+0x124>
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d003      	beq.n	8004e08 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3728      	adds	r7, #40	@ 0x28
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	20000328 	.word	0x20000328

08004e18 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b088      	sub	sp, #32
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f023 0301 	bic.w	r3, r3, #1
 8004e28:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8004e32:	2300      	movs	r3, #0
 8004e34:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e36:	f3ef 8305 	mrs	r3, IPSR
 8004e3a:	613b      	str	r3, [r7, #16]
  return(result);
 8004e3c:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10f      	bne.n	8004e62 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e42:	f3ef 8310 	mrs	r3, PRIMASK
 8004e46:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d109      	bne.n	8004e62 <osMutexAcquire+0x4a>
 8004e4e:	4b20      	ldr	r3, [pc, #128]	@ (8004ed0 <osMutexAcquire+0xb8>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d109      	bne.n	8004e6a <osMutexAcquire+0x52>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004e56:	f3ef 8311 	mrs	r3, BASEPRI
 8004e5a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d003      	beq.n	8004e6a <osMutexAcquire+0x52>
    stat = osErrorISR;
 8004e62:	f06f 0305 	mvn.w	r3, #5
 8004e66:	61fb      	str	r3, [r7, #28]
 8004e68:	e02c      	b.n	8004ec4 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d103      	bne.n	8004e78 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8004e70:	f06f 0303 	mvn.w	r3, #3
 8004e74:	61fb      	str	r3, [r7, #28]
 8004e76:	e025      	b.n	8004ec4 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d011      	beq.n	8004ea2 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004e7e:	6839      	ldr	r1, [r7, #0]
 8004e80:	69b8      	ldr	r0, [r7, #24]
 8004e82:	f000 fb23 	bl	80054cc <xQueueTakeMutexRecursive>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d01b      	beq.n	8004ec4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8004e92:	f06f 0301 	mvn.w	r3, #1
 8004e96:	61fb      	str	r3, [r7, #28]
 8004e98:	e014      	b.n	8004ec4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8004e9a:	f06f 0302 	mvn.w	r3, #2
 8004e9e:	61fb      	str	r3, [r7, #28]
 8004ea0:	e010      	b.n	8004ec4 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004ea2:	6839      	ldr	r1, [r7, #0]
 8004ea4:	69b8      	ldr	r0, [r7, #24]
 8004ea6:	f000 fdc9 	bl	8005a3c <xQueueSemaphoreTake>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d009      	beq.n	8004ec4 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8004eb6:	f06f 0301 	mvn.w	r3, #1
 8004eba:	61fb      	str	r3, [r7, #28]
 8004ebc:	e002      	b.n	8004ec4 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8004ebe:	f06f 0302 	mvn.w	r3, #2
 8004ec2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004ec4:	69fb      	ldr	r3, [r7, #28]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3720      	adds	r7, #32
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	20000328 	.word	0x20000328

08004ed4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b088      	sub	sp, #32
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f023 0301 	bic.w	r3, r3, #1
 8004ee2:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f003 0301 	and.w	r3, r3, #1
 8004eea:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ef0:	f3ef 8305 	mrs	r3, IPSR
 8004ef4:	613b      	str	r3, [r7, #16]
  return(result);
 8004ef6:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10f      	bne.n	8004f1c <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004efc:	f3ef 8310 	mrs	r3, PRIMASK
 8004f00:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d109      	bne.n	8004f1c <osMutexRelease+0x48>
 8004f08:	4b19      	ldr	r3, [pc, #100]	@ (8004f70 <osMutexRelease+0x9c>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d109      	bne.n	8004f24 <osMutexRelease+0x50>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004f10:	f3ef 8311 	mrs	r3, BASEPRI
 8004f14:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d003      	beq.n	8004f24 <osMutexRelease+0x50>
    stat = osErrorISR;
 8004f1c:	f06f 0305 	mvn.w	r3, #5
 8004f20:	61fb      	str	r3, [r7, #28]
 8004f22:	e01f      	b.n	8004f64 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8004f24:	69bb      	ldr	r3, [r7, #24]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d103      	bne.n	8004f32 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8004f2a:	f06f 0303 	mvn.w	r3, #3
 8004f2e:	61fb      	str	r3, [r7, #28]
 8004f30:	e018      	b.n	8004f64 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d009      	beq.n	8004f4c <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004f38:	69b8      	ldr	r0, [r7, #24]
 8004f3a:	f000 fa92 	bl	8005462 <xQueueGiveMutexRecursive>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d00f      	beq.n	8004f64 <osMutexRelease+0x90>
        stat = osErrorResource;
 8004f44:	f06f 0302 	mvn.w	r3, #2
 8004f48:	61fb      	str	r3, [r7, #28]
 8004f4a:	e00b      	b.n	8004f64 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	2200      	movs	r2, #0
 8004f50:	2100      	movs	r1, #0
 8004f52:	69b8      	ldr	r0, [r7, #24]
 8004f54:	f000 faf2 	bl	800553c <xQueueGenericSend>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d002      	beq.n	8004f64 <osMutexRelease+0x90>
        stat = osErrorResource;
 8004f5e:	f06f 0302 	mvn.w	r3, #2
 8004f62:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 8004f64:	69fb      	ldr	r3, [r7, #28]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3720      	adds	r7, #32
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	20000328 	.word	0x20000328

08004f74 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	4a06      	ldr	r2, [pc, #24]	@ (8004f9c <vApplicationGetIdleTaskMemory+0x28>)
 8004f84:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	4a05      	ldr	r2, [pc, #20]	@ (8004fa0 <vApplicationGetIdleTaskMemory+0x2c>)
 8004f8a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2280      	movs	r2, #128	@ 0x80
 8004f90:	601a      	str	r2, [r3, #0]
}
 8004f92:	bf00      	nop
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bc80      	pop	{r7}
 8004f9a:	4770      	bx	lr
 8004f9c:	2000032c 	.word	0x2000032c
 8004fa0:	200003d4 	.word	0x200003d4

08004fa4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004fa4:	b480      	push	{r7}
 8004fa6:	b085      	sub	sp, #20
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	4a07      	ldr	r2, [pc, #28]	@ (8004fd0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004fb4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	4a06      	ldr	r2, [pc, #24]	@ (8004fd4 <vApplicationGetTimerTaskMemory+0x30>)
 8004fba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004fc2:	601a      	str	r2, [r3, #0]
}
 8004fc4:	bf00      	nop
 8004fc6:	3714      	adds	r7, #20
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bc80      	pop	{r7}
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	200005d4 	.word	0x200005d4
 8004fd4:	2000067c 	.word	0x2000067c

08004fd8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f103 0208 	add.w	r2, r3, #8
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f04f 32ff 	mov.w	r2, #4294967295
 8004ff0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f103 0208 	add.w	r2, r3, #8
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	f103 0208 	add.w	r2, r3, #8
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800500c:	bf00      	nop
 800500e:	370c      	adds	r7, #12
 8005010:	46bd      	mov	sp, r7
 8005012:	bc80      	pop	{r7}
 8005014:	4770      	bx	lr

08005016 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005016:	b480      	push	{r7}
 8005018:	b083      	sub	sp, #12
 800501a:	af00      	add	r7, sp, #0
 800501c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	bc80      	pop	{r7}
 800502c:	4770      	bx	lr

0800502e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800502e:	b480      	push	{r7}
 8005030:	b085      	sub	sp, #20
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
 8005036:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	683a      	ldr	r2, [r7, #0]
 8005058:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	601a      	str	r2, [r3, #0]
}
 800506a:	bf00      	nop
 800506c:	3714      	adds	r7, #20
 800506e:	46bd      	mov	sp, r7
 8005070:	bc80      	pop	{r7}
 8005072:	4770      	bx	lr

08005074 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800508a:	d103      	bne.n	8005094 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	e00c      	b.n	80050ae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	3308      	adds	r3, #8
 8005098:	60fb      	str	r3, [r7, #12]
 800509a:	e002      	b.n	80050a2 <vListInsert+0x2e>
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	60fb      	str	r3, [r7, #12]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d2f6      	bcs.n	800509c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	685a      	ldr	r2, [r3, #4]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	683a      	ldr	r2, [r7, #0]
 80050bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	1c5a      	adds	r2, r3, #1
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	601a      	str	r2, [r3, #0]
}
 80050da:	bf00      	nop
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	bc80      	pop	{r7}
 80050e2:	4770      	bx	lr

080050e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6892      	ldr	r2, [r2, #8]
 80050fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	6852      	ldr	r2, [r2, #4]
 8005104:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	429a      	cmp	r2, r3
 800510e:	d103      	bne.n	8005118 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689a      	ldr	r2, [r3, #8]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2200      	movs	r2, #0
 800511c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	1e5a      	subs	r2, r3, #1
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
}
 800512c:	4618      	mov	r0, r3
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	bc80      	pop	{r7}
 8005134:	4770      	bx	lr
	...

08005138 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10b      	bne.n	8005164 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800514c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005150:	f383 8811 	msr	BASEPRI, r3
 8005154:	f3bf 8f6f 	isb	sy
 8005158:	f3bf 8f4f 	dsb	sy
 800515c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800515e:	bf00      	nop
 8005160:	bf00      	nop
 8005162:	e7fd      	b.n	8005160 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005164:	f002 fb62 	bl	800782c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005170:	68f9      	ldr	r1, [r7, #12]
 8005172:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005174:	fb01 f303 	mul.w	r3, r1, r3
 8005178:	441a      	add	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005194:	3b01      	subs	r3, #1
 8005196:	68f9      	ldr	r1, [r7, #12]
 8005198:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800519a:	fb01 f303 	mul.w	r3, r1, r3
 800519e:	441a      	add	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	22ff      	movs	r2, #255	@ 0xff
 80051a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	22ff      	movs	r2, #255	@ 0xff
 80051b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d114      	bne.n	80051e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d01a      	beq.n	80051f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	3310      	adds	r3, #16
 80051c6:	4618      	mov	r0, r3
 80051c8:	f001 fb56 	bl	8006878 <xTaskRemoveFromEventList>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d012      	beq.n	80051f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80051d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005208 <xQueueGenericReset+0xd0>)
 80051d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051d8:	601a      	str	r2, [r3, #0]
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	e009      	b.n	80051f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	3310      	adds	r3, #16
 80051e8:	4618      	mov	r0, r3
 80051ea:	f7ff fef5 	bl	8004fd8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	3324      	adds	r3, #36	@ 0x24
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7ff fef0 	bl	8004fd8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80051f8:	f002 fb48 	bl	800788c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80051fc:	2301      	movs	r3, #1
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3710      	adds	r7, #16
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	e000ed04 	.word	0xe000ed04

0800520c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08e      	sub	sp, #56	@ 0x38
 8005210:	af02      	add	r7, sp, #8
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d10b      	bne.n	8005238 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005232:	bf00      	nop
 8005234:	bf00      	nop
 8005236:	e7fd      	b.n	8005234 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10b      	bne.n	8005256 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005250:	bf00      	nop
 8005252:	bf00      	nop
 8005254:	e7fd      	b.n	8005252 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d002      	beq.n	8005262 <xQueueGenericCreateStatic+0x56>
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <xQueueGenericCreateStatic+0x5a>
 8005262:	2301      	movs	r3, #1
 8005264:	e000      	b.n	8005268 <xQueueGenericCreateStatic+0x5c>
 8005266:	2300      	movs	r3, #0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10b      	bne.n	8005284 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800526c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005270:	f383 8811 	msr	BASEPRI, r3
 8005274:	f3bf 8f6f 	isb	sy
 8005278:	f3bf 8f4f 	dsb	sy
 800527c:	623b      	str	r3, [r7, #32]
}
 800527e:	bf00      	nop
 8005280:	bf00      	nop
 8005282:	e7fd      	b.n	8005280 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d102      	bne.n	8005290 <xQueueGenericCreateStatic+0x84>
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d101      	bne.n	8005294 <xQueueGenericCreateStatic+0x88>
 8005290:	2301      	movs	r3, #1
 8005292:	e000      	b.n	8005296 <xQueueGenericCreateStatic+0x8a>
 8005294:	2300      	movs	r3, #0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10b      	bne.n	80052b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800529a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800529e:	f383 8811 	msr	BASEPRI, r3
 80052a2:	f3bf 8f6f 	isb	sy
 80052a6:	f3bf 8f4f 	dsb	sy
 80052aa:	61fb      	str	r3, [r7, #28]
}
 80052ac:	bf00      	nop
 80052ae:	bf00      	nop
 80052b0:	e7fd      	b.n	80052ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80052b2:	2350      	movs	r3, #80	@ 0x50
 80052b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2b50      	cmp	r3, #80	@ 0x50
 80052ba:	d00b      	beq.n	80052d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80052bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c0:	f383 8811 	msr	BASEPRI, r3
 80052c4:	f3bf 8f6f 	isb	sy
 80052c8:	f3bf 8f4f 	dsb	sy
 80052cc:	61bb      	str	r3, [r7, #24]
}
 80052ce:	bf00      	nop
 80052d0:	bf00      	nop
 80052d2:	e7fd      	b.n	80052d0 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80052d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00d      	beq.n	80052fa <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80052de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e0:	2201      	movs	r2, #1
 80052e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80052e6:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80052ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ec:	9300      	str	r3, [sp, #0]
 80052ee:	4613      	mov	r3, r2
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	68b9      	ldr	r1, [r7, #8]
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 f844 	bl	8005382 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80052fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3730      	adds	r7, #48	@ 0x30
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005304:	b580      	push	{r7, lr}
 8005306:	b08a      	sub	sp, #40	@ 0x28
 8005308:	af02      	add	r7, sp, #8
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	4613      	mov	r3, r2
 8005310:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d10b      	bne.n	8005330 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800531c:	f383 8811 	msr	BASEPRI, r3
 8005320:	f3bf 8f6f 	isb	sy
 8005324:	f3bf 8f4f 	dsb	sy
 8005328:	613b      	str	r3, [r7, #16]
}
 800532a:	bf00      	nop
 800532c:	bf00      	nop
 800532e:	e7fd      	b.n	800532c <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d102      	bne.n	800533c <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005336:	2300      	movs	r3, #0
 8005338:	61fb      	str	r3, [r7, #28]
 800533a:	e004      	b.n	8005346 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	fb02 f303 	mul.w	r3, r2, r3
 8005344:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	3350      	adds	r3, #80	@ 0x50
 800534a:	4618      	mov	r0, r3
 800534c:	f002 fb70 	bl	8007a30 <pvPortMalloc>
 8005350:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00f      	beq.n	8005378 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	3350      	adds	r3, #80	@ 0x50
 800535c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005366:	79fa      	ldrb	r2, [r7, #7]
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	4613      	mov	r3, r2
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	68b9      	ldr	r1, [r7, #8]
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f000 f805 	bl	8005382 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005378:	69bb      	ldr	r3, [r7, #24]
	}
 800537a:	4618      	mov	r0, r3
 800537c:	3720      	adds	r7, #32
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	60f8      	str	r0, [r7, #12]
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	607a      	str	r2, [r7, #4]
 800538e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d103      	bne.n	800539e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	69ba      	ldr	r2, [r7, #24]
 800539a:	601a      	str	r2, [r3, #0]
 800539c:	e002      	b.n	80053a4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800539e:	69bb      	ldr	r3, [r7, #24]
 80053a0:	687a      	ldr	r2, [r7, #4]
 80053a2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80053b0:	2101      	movs	r1, #1
 80053b2:	69b8      	ldr	r0, [r7, #24]
 80053b4:	f7ff fec0 	bl	8005138 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80053b8:	69bb      	ldr	r3, [r7, #24]
 80053ba:	78fa      	ldrb	r2, [r7, #3]
 80053bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80053c0:	bf00      	nop
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00e      	beq.n	80053f4 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80053e8:	2300      	movs	r3, #0
 80053ea:	2200      	movs	r2, #0
 80053ec:	2100      	movs	r1, #0
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 f8a4 	bl	800553c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80053f4:	bf00      	nop
 80053f6:	3708      	adds	r7, #8
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	4603      	mov	r3, r0
 8005404:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005406:	2301      	movs	r3, #1
 8005408:	617b      	str	r3, [r7, #20]
 800540a:	2300      	movs	r3, #0
 800540c:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800540e:	79fb      	ldrb	r3, [r7, #7]
 8005410:	461a      	mov	r2, r3
 8005412:	6939      	ldr	r1, [r7, #16]
 8005414:	6978      	ldr	r0, [r7, #20]
 8005416:	f7ff ff75 	bl	8005304 <xQueueGenericCreate>
 800541a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f7ff ffd3 	bl	80053c8 <prvInitialiseMutex>

		return pxNewQueue;
 8005422:	68fb      	ldr	r3, [r7, #12]
	}
 8005424:	4618      	mov	r0, r3
 8005426:	3718      	adds	r7, #24
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800542c:	b580      	push	{r7, lr}
 800542e:	b088      	sub	sp, #32
 8005430:	af02      	add	r7, sp, #8
 8005432:	4603      	mov	r3, r0
 8005434:	6039      	str	r1, [r7, #0]
 8005436:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005438:	2301      	movs	r3, #1
 800543a:	617b      	str	r3, [r7, #20]
 800543c:	2300      	movs	r3, #0
 800543e:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005440:	79fb      	ldrb	r3, [r7, #7]
 8005442:	9300      	str	r3, [sp, #0]
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	2200      	movs	r2, #0
 8005448:	6939      	ldr	r1, [r7, #16]
 800544a:	6978      	ldr	r0, [r7, #20]
 800544c:	f7ff fede 	bl	800520c <xQueueGenericCreateStatic>
 8005450:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f7ff ffb8 	bl	80053c8 <prvInitialiseMutex>

		return pxNewQueue;
 8005458:	68fb      	ldr	r3, [r7, #12]
	}
 800545a:	4618      	mov	r0, r3
 800545c:	3718      	adds	r7, #24
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005462:	b590      	push	{r4, r7, lr}
 8005464:	b087      	sub	sp, #28
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10b      	bne.n	800548c <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8005474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005478:	f383 8811 	msr	BASEPRI, r3
 800547c:	f3bf 8f6f 	isb	sy
 8005480:	f3bf 8f4f 	dsb	sy
 8005484:	60fb      	str	r3, [r7, #12]
}
 8005486:	bf00      	nop
 8005488:	bf00      	nop
 800548a:	e7fd      	b.n	8005488 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	685c      	ldr	r4, [r3, #4]
 8005490:	f001 fbbe 	bl	8006c10 <xTaskGetCurrentTaskHandle>
 8005494:	4603      	mov	r3, r0
 8005496:	429c      	cmp	r4, r3
 8005498:	d111      	bne.n	80054be <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	1e5a      	subs	r2, r3, #1
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d105      	bne.n	80054b8 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80054ac:	2300      	movs	r3, #0
 80054ae:	2200      	movs	r2, #0
 80054b0:	2100      	movs	r1, #0
 80054b2:	6938      	ldr	r0, [r7, #16]
 80054b4:	f000 f842 	bl	800553c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80054b8:	2301      	movs	r3, #1
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	e001      	b.n	80054c2 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80054be:	2300      	movs	r3, #0
 80054c0:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80054c2:	697b      	ldr	r3, [r7, #20]
	}
 80054c4:	4618      	mov	r0, r3
 80054c6:	371c      	adds	r7, #28
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd90      	pop	{r4, r7, pc}

080054cc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80054cc:	b590      	push	{r4, r7, lr}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10b      	bne.n	80054f8 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80054e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e4:	f383 8811 	msr	BASEPRI, r3
 80054e8:	f3bf 8f6f 	isb	sy
 80054ec:	f3bf 8f4f 	dsb	sy
 80054f0:	60fb      	str	r3, [r7, #12]
}
 80054f2:	bf00      	nop
 80054f4:	bf00      	nop
 80054f6:	e7fd      	b.n	80054f4 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	685c      	ldr	r4, [r3, #4]
 80054fc:	f001 fb88 	bl	8006c10 <xTaskGetCurrentTaskHandle>
 8005500:	4603      	mov	r3, r0
 8005502:	429c      	cmp	r4, r3
 8005504:	d107      	bne.n	8005516 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	1c5a      	adds	r2, r3, #1
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005510:	2301      	movs	r3, #1
 8005512:	617b      	str	r3, [r7, #20]
 8005514:	e00c      	b.n	8005530 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005516:	6839      	ldr	r1, [r7, #0]
 8005518:	6938      	ldr	r0, [r7, #16]
 800551a:	f000 fa8f 	bl	8005a3c <xQueueSemaphoreTake>
 800551e:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d004      	beq.n	8005530 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005530:	697b      	ldr	r3, [r7, #20]
	}
 8005532:	4618      	mov	r0, r3
 8005534:	371c      	adds	r7, #28
 8005536:	46bd      	mov	sp, r7
 8005538:	bd90      	pop	{r4, r7, pc}
	...

0800553c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08e      	sub	sp, #56	@ 0x38
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
 8005548:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800554a:	2300      	movs	r3, #0
 800554c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005554:	2b00      	cmp	r3, #0
 8005556:	d10b      	bne.n	8005570 <xQueueGenericSend+0x34>
	__asm volatile
 8005558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555c:	f383 8811 	msr	BASEPRI, r3
 8005560:	f3bf 8f6f 	isb	sy
 8005564:	f3bf 8f4f 	dsb	sy
 8005568:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800556a:	bf00      	nop
 800556c:	bf00      	nop
 800556e:	e7fd      	b.n	800556c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d103      	bne.n	800557e <xQueueGenericSend+0x42>
 8005576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <xQueueGenericSend+0x46>
 800557e:	2301      	movs	r3, #1
 8005580:	e000      	b.n	8005584 <xQueueGenericSend+0x48>
 8005582:	2300      	movs	r3, #0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d10b      	bne.n	80055a0 <xQueueGenericSend+0x64>
	__asm volatile
 8005588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558c:	f383 8811 	msr	BASEPRI, r3
 8005590:	f3bf 8f6f 	isb	sy
 8005594:	f3bf 8f4f 	dsb	sy
 8005598:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800559a:	bf00      	nop
 800559c:	bf00      	nop
 800559e:	e7fd      	b.n	800559c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d103      	bne.n	80055ae <xQueueGenericSend+0x72>
 80055a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d101      	bne.n	80055b2 <xQueueGenericSend+0x76>
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <xQueueGenericSend+0x78>
 80055b2:	2300      	movs	r3, #0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10b      	bne.n	80055d0 <xQueueGenericSend+0x94>
	__asm volatile
 80055b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055bc:	f383 8811 	msr	BASEPRI, r3
 80055c0:	f3bf 8f6f 	isb	sy
 80055c4:	f3bf 8f4f 	dsb	sy
 80055c8:	623b      	str	r3, [r7, #32]
}
 80055ca:	bf00      	nop
 80055cc:	bf00      	nop
 80055ce:	e7fd      	b.n	80055cc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055d0:	f001 fb2c 	bl	8006c2c <xTaskGetSchedulerState>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d102      	bne.n	80055e0 <xQueueGenericSend+0xa4>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d101      	bne.n	80055e4 <xQueueGenericSend+0xa8>
 80055e0:	2301      	movs	r3, #1
 80055e2:	e000      	b.n	80055e6 <xQueueGenericSend+0xaa>
 80055e4:	2300      	movs	r3, #0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10b      	bne.n	8005602 <xQueueGenericSend+0xc6>
	__asm volatile
 80055ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055ee:	f383 8811 	msr	BASEPRI, r3
 80055f2:	f3bf 8f6f 	isb	sy
 80055f6:	f3bf 8f4f 	dsb	sy
 80055fa:	61fb      	str	r3, [r7, #28]
}
 80055fc:	bf00      	nop
 80055fe:	bf00      	nop
 8005600:	e7fd      	b.n	80055fe <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005602:	f002 f913 	bl	800782c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005608:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800560a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800560e:	429a      	cmp	r2, r3
 8005610:	d302      	bcc.n	8005618 <xQueueGenericSend+0xdc>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b02      	cmp	r3, #2
 8005616:	d129      	bne.n	800566c <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005618:	683a      	ldr	r2, [r7, #0]
 800561a:	68b9      	ldr	r1, [r7, #8]
 800561c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800561e:	f000 fb34 	bl	8005c8a <prvCopyDataToQueue>
 8005622:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005628:	2b00      	cmp	r3, #0
 800562a:	d010      	beq.n	800564e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800562c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562e:	3324      	adds	r3, #36	@ 0x24
 8005630:	4618      	mov	r0, r3
 8005632:	f001 f921 	bl	8006878 <xTaskRemoveFromEventList>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d013      	beq.n	8005664 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800563c:	4b3f      	ldr	r3, [pc, #252]	@ (800573c <xQueueGenericSend+0x200>)
 800563e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	f3bf 8f4f 	dsb	sy
 8005648:	f3bf 8f6f 	isb	sy
 800564c:	e00a      	b.n	8005664 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800564e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005650:	2b00      	cmp	r3, #0
 8005652:	d007      	beq.n	8005664 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005654:	4b39      	ldr	r3, [pc, #228]	@ (800573c <xQueueGenericSend+0x200>)
 8005656:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005664:	f002 f912 	bl	800788c <vPortExitCritical>
				return pdPASS;
 8005668:	2301      	movs	r3, #1
 800566a:	e063      	b.n	8005734 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d103      	bne.n	800567a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005672:	f002 f90b 	bl	800788c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005676:	2300      	movs	r3, #0
 8005678:	e05c      	b.n	8005734 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800567a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800567c:	2b00      	cmp	r3, #0
 800567e:	d106      	bne.n	800568e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005680:	f107 0314 	add.w	r3, r7, #20
 8005684:	4618      	mov	r0, r3
 8005686:	f001 f95b 	bl	8006940 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800568a:	2301      	movs	r3, #1
 800568c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800568e:	f002 f8fd 	bl	800788c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005692:	f000 fec1 	bl	8006418 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005696:	f002 f8c9 	bl	800782c <vPortEnterCritical>
 800569a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056a0:	b25b      	sxtb	r3, r3
 80056a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a6:	d103      	bne.n	80056b0 <xQueueGenericSend+0x174>
 80056a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056b6:	b25b      	sxtb	r3, r3
 80056b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056bc:	d103      	bne.n	80056c6 <xQueueGenericSend+0x18a>
 80056be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056c6:	f002 f8e1 	bl	800788c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056ca:	1d3a      	adds	r2, r7, #4
 80056cc:	f107 0314 	add.w	r3, r7, #20
 80056d0:	4611      	mov	r1, r2
 80056d2:	4618      	mov	r0, r3
 80056d4:	f001 f94a 	bl	800696c <xTaskCheckForTimeOut>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d124      	bne.n	8005728 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80056de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80056e0:	f000 fbcb 	bl	8005e7a <prvIsQueueFull>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d018      	beq.n	800571c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80056ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ec:	3310      	adds	r3, #16
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	4611      	mov	r1, r2
 80056f2:	4618      	mov	r0, r3
 80056f4:	f001 f86e 	bl	80067d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80056f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80056fa:	f000 fb56 	bl	8005daa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80056fe:	f000 fe99 	bl	8006434 <xTaskResumeAll>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	f47f af7c 	bne.w	8005602 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800570a:	4b0c      	ldr	r3, [pc, #48]	@ (800573c <xQueueGenericSend+0x200>)
 800570c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	f3bf 8f4f 	dsb	sy
 8005716:	f3bf 8f6f 	isb	sy
 800571a:	e772      	b.n	8005602 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800571c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800571e:	f000 fb44 	bl	8005daa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005722:	f000 fe87 	bl	8006434 <xTaskResumeAll>
 8005726:	e76c      	b.n	8005602 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005728:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800572a:	f000 fb3e 	bl	8005daa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800572e:	f000 fe81 	bl	8006434 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005732:	2300      	movs	r3, #0
		}
	}
}
 8005734:	4618      	mov	r0, r3
 8005736:	3738      	adds	r7, #56	@ 0x38
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	e000ed04 	.word	0xe000ed04

08005740 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b08e      	sub	sp, #56	@ 0x38
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
 800574c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10b      	bne.n	8005770 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575c:	f383 8811 	msr	BASEPRI, r3
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800576a:	bf00      	nop
 800576c:	bf00      	nop
 800576e:	e7fd      	b.n	800576c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d103      	bne.n	800577e <xQueueGenericSendFromISR+0x3e>
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577a:	2b00      	cmp	r3, #0
 800577c:	d101      	bne.n	8005782 <xQueueGenericSendFromISR+0x42>
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <xQueueGenericSendFromISR+0x44>
 8005782:	2300      	movs	r3, #0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10b      	bne.n	80057a0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578c:	f383 8811 	msr	BASEPRI, r3
 8005790:	f3bf 8f6f 	isb	sy
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	623b      	str	r3, [r7, #32]
}
 800579a:	bf00      	nop
 800579c:	bf00      	nop
 800579e:	e7fd      	b.n	800579c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	d103      	bne.n	80057ae <xQueueGenericSendFromISR+0x6e>
 80057a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d101      	bne.n	80057b2 <xQueueGenericSendFromISR+0x72>
 80057ae:	2301      	movs	r3, #1
 80057b0:	e000      	b.n	80057b4 <xQueueGenericSendFromISR+0x74>
 80057b2:	2300      	movs	r3, #0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10b      	bne.n	80057d0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80057b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057bc:	f383 8811 	msr	BASEPRI, r3
 80057c0:	f3bf 8f6f 	isb	sy
 80057c4:	f3bf 8f4f 	dsb	sy
 80057c8:	61fb      	str	r3, [r7, #28]
}
 80057ca:	bf00      	nop
 80057cc:	bf00      	nop
 80057ce:	e7fd      	b.n	80057cc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057d0:	f002 f8ee 	bl	80079b0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80057d4:	f3ef 8211 	mrs	r2, BASEPRI
 80057d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057dc:	f383 8811 	msr	BASEPRI, r3
 80057e0:	f3bf 8f6f 	isb	sy
 80057e4:	f3bf 8f4f 	dsb	sy
 80057e8:	61ba      	str	r2, [r7, #24]
 80057ea:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80057ec:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d302      	bcc.n	8005802 <xQueueGenericSendFromISR+0xc2>
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d12c      	bne.n	800585c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005804:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005808:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800580c:	683a      	ldr	r2, [r7, #0]
 800580e:	68b9      	ldr	r1, [r7, #8]
 8005810:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005812:	f000 fa3a 	bl	8005c8a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005816:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800581a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581e:	d112      	bne.n	8005846 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005824:	2b00      	cmp	r3, #0
 8005826:	d016      	beq.n	8005856 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	3324      	adds	r3, #36	@ 0x24
 800582c:	4618      	mov	r0, r3
 800582e:	f001 f823 	bl	8006878 <xTaskRemoveFromEventList>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00e      	beq.n	8005856 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d00b      	beq.n	8005856 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2201      	movs	r2, #1
 8005842:	601a      	str	r2, [r3, #0]
 8005844:	e007      	b.n	8005856 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005846:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800584a:	3301      	adds	r3, #1
 800584c:	b2db      	uxtb	r3, r3
 800584e:	b25a      	sxtb	r2, r3
 8005850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005852:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005856:	2301      	movs	r3, #1
 8005858:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800585a:	e001      	b.n	8005860 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800585c:	2300      	movs	r3, #0
 800585e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005862:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800586a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800586c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800586e:	4618      	mov	r0, r3
 8005870:	3738      	adds	r7, #56	@ 0x38
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
	...

08005878 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b08c      	sub	sp, #48	@ 0x30
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005884:	2300      	movs	r3, #0
 8005886:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800588c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588e:	2b00      	cmp	r3, #0
 8005890:	d10b      	bne.n	80058aa <xQueueReceive+0x32>
	__asm volatile
 8005892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005896:	f383 8811 	msr	BASEPRI, r3
 800589a:	f3bf 8f6f 	isb	sy
 800589e:	f3bf 8f4f 	dsb	sy
 80058a2:	623b      	str	r3, [r7, #32]
}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop
 80058a8:	e7fd      	b.n	80058a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d103      	bne.n	80058b8 <xQueueReceive+0x40>
 80058b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <xQueueReceive+0x44>
 80058b8:	2301      	movs	r3, #1
 80058ba:	e000      	b.n	80058be <xQueueReceive+0x46>
 80058bc:	2300      	movs	r3, #0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d10b      	bne.n	80058da <xQueueReceive+0x62>
	__asm volatile
 80058c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c6:	f383 8811 	msr	BASEPRI, r3
 80058ca:	f3bf 8f6f 	isb	sy
 80058ce:	f3bf 8f4f 	dsb	sy
 80058d2:	61fb      	str	r3, [r7, #28]
}
 80058d4:	bf00      	nop
 80058d6:	bf00      	nop
 80058d8:	e7fd      	b.n	80058d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80058da:	f001 f9a7 	bl	8006c2c <xTaskGetSchedulerState>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d102      	bne.n	80058ea <xQueueReceive+0x72>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d101      	bne.n	80058ee <xQueueReceive+0x76>
 80058ea:	2301      	movs	r3, #1
 80058ec:	e000      	b.n	80058f0 <xQueueReceive+0x78>
 80058ee:	2300      	movs	r3, #0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d10b      	bne.n	800590c <xQueueReceive+0x94>
	__asm volatile
 80058f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f8:	f383 8811 	msr	BASEPRI, r3
 80058fc:	f3bf 8f6f 	isb	sy
 8005900:	f3bf 8f4f 	dsb	sy
 8005904:	61bb      	str	r3, [r7, #24]
}
 8005906:	bf00      	nop
 8005908:	bf00      	nop
 800590a:	e7fd      	b.n	8005908 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800590c:	f001 ff8e 	bl	800782c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005914:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	2b00      	cmp	r3, #0
 800591a:	d01f      	beq.n	800595c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800591c:	68b9      	ldr	r1, [r7, #8]
 800591e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005920:	f000 fa1d 	bl	8005d5e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005926:	1e5a      	subs	r2, r3, #1
 8005928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800592c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00f      	beq.n	8005954 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005936:	3310      	adds	r3, #16
 8005938:	4618      	mov	r0, r3
 800593a:	f000 ff9d 	bl	8006878 <xTaskRemoveFromEventList>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d007      	beq.n	8005954 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005944:	4b3c      	ldr	r3, [pc, #240]	@ (8005a38 <xQueueReceive+0x1c0>)
 8005946:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800594a:	601a      	str	r2, [r3, #0]
 800594c:	f3bf 8f4f 	dsb	sy
 8005950:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005954:	f001 ff9a 	bl	800788c <vPortExitCritical>
				return pdPASS;
 8005958:	2301      	movs	r3, #1
 800595a:	e069      	b.n	8005a30 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d103      	bne.n	800596a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005962:	f001 ff93 	bl	800788c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005966:	2300      	movs	r3, #0
 8005968:	e062      	b.n	8005a30 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800596a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800596c:	2b00      	cmp	r3, #0
 800596e:	d106      	bne.n	800597e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005970:	f107 0310 	add.w	r3, r7, #16
 8005974:	4618      	mov	r0, r3
 8005976:	f000 ffe3 	bl	8006940 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800597a:	2301      	movs	r3, #1
 800597c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800597e:	f001 ff85 	bl	800788c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005982:	f000 fd49 	bl	8006418 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005986:	f001 ff51 	bl	800782c <vPortEnterCritical>
 800598a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800598c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005990:	b25b      	sxtb	r3, r3
 8005992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005996:	d103      	bne.n	80059a0 <xQueueReceive+0x128>
 8005998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059a6:	b25b      	sxtb	r3, r3
 80059a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ac:	d103      	bne.n	80059b6 <xQueueReceive+0x13e>
 80059ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059b6:	f001 ff69 	bl	800788c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80059ba:	1d3a      	adds	r2, r7, #4
 80059bc:	f107 0310 	add.w	r3, r7, #16
 80059c0:	4611      	mov	r1, r2
 80059c2:	4618      	mov	r0, r3
 80059c4:	f000 ffd2 	bl	800696c <xTaskCheckForTimeOut>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d123      	bne.n	8005a16 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059d0:	f000 fa3d 	bl	8005e4e <prvIsQueueEmpty>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d017      	beq.n	8005a0a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80059da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059dc:	3324      	adds	r3, #36	@ 0x24
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	4611      	mov	r1, r2
 80059e2:	4618      	mov	r0, r3
 80059e4:	f000 fef6 	bl	80067d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80059e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059ea:	f000 f9de 	bl	8005daa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80059ee:	f000 fd21 	bl	8006434 <xTaskResumeAll>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d189      	bne.n	800590c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80059f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005a38 <xQueueReceive+0x1c0>)
 80059fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	f3bf 8f4f 	dsb	sy
 8005a04:	f3bf 8f6f 	isb	sy
 8005a08:	e780      	b.n	800590c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005a0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a0c:	f000 f9cd 	bl	8005daa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a10:	f000 fd10 	bl	8006434 <xTaskResumeAll>
 8005a14:	e77a      	b.n	800590c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005a16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a18:	f000 f9c7 	bl	8005daa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a1c:	f000 fd0a 	bl	8006434 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a22:	f000 fa14 	bl	8005e4e <prvIsQueueEmpty>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f43f af6f 	beq.w	800590c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005a2e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3730      	adds	r7, #48	@ 0x30
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	e000ed04 	.word	0xe000ed04

08005a3c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b08e      	sub	sp, #56	@ 0x38
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005a46:	2300      	movs	r3, #0
 8005a48:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d10b      	bne.n	8005a70 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a5c:	f383 8811 	msr	BASEPRI, r3
 8005a60:	f3bf 8f6f 	isb	sy
 8005a64:	f3bf 8f4f 	dsb	sy
 8005a68:	623b      	str	r3, [r7, #32]
}
 8005a6a:	bf00      	nop
 8005a6c:	bf00      	nop
 8005a6e:	e7fd      	b.n	8005a6c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00b      	beq.n	8005a90 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a7c:	f383 8811 	msr	BASEPRI, r3
 8005a80:	f3bf 8f6f 	isb	sy
 8005a84:	f3bf 8f4f 	dsb	sy
 8005a88:	61fb      	str	r3, [r7, #28]
}
 8005a8a:	bf00      	nop
 8005a8c:	bf00      	nop
 8005a8e:	e7fd      	b.n	8005a8c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005a90:	f001 f8cc 	bl	8006c2c <xTaskGetSchedulerState>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d102      	bne.n	8005aa0 <xQueueSemaphoreTake+0x64>
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <xQueueSemaphoreTake+0x68>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e000      	b.n	8005aa6 <xQueueSemaphoreTake+0x6a>
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10b      	bne.n	8005ac2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aae:	f383 8811 	msr	BASEPRI, r3
 8005ab2:	f3bf 8f6f 	isb	sy
 8005ab6:	f3bf 8f4f 	dsb	sy
 8005aba:	61bb      	str	r3, [r7, #24]
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	e7fd      	b.n	8005abe <xQueueSemaphoreTake+0x82>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ac2:	f001 feb3 	bl	800782c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aca:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d024      	beq.n	8005b1c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad4:	1e5a      	subs	r2, r3, #1
 8005ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ad8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d104      	bne.n	8005aec <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8005ae2:	f001 fa27 	bl	8006f34 <pvTaskIncrementMutexHeldCount>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aea:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00f      	beq.n	8005b14 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af6:	3310      	adds	r3, #16
 8005af8:	4618      	mov	r0, r3
 8005afa:	f000 febd 	bl	8006878 <xTaskRemoveFromEventList>
 8005afe:	4603      	mov	r3, r0
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d007      	beq.n	8005b14 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b04:	4b54      	ldr	r3, [pc, #336]	@ (8005c58 <xQueueSemaphoreTake+0x21c>)
 8005b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b0a:	601a      	str	r2, [r3, #0]
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b14:	f001 feba 	bl	800788c <vPortExitCritical>
				return pdPASS;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e098      	b.n	8005c4e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d112      	bne.n	8005b48 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00b      	beq.n	8005b40 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b2c:	f383 8811 	msr	BASEPRI, r3
 8005b30:	f3bf 8f6f 	isb	sy
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	617b      	str	r3, [r7, #20]
}
 8005b3a:	bf00      	nop
 8005b3c:	bf00      	nop
 8005b3e:	e7fd      	b.n	8005b3c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005b40:	f001 fea4 	bl	800788c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b44:	2300      	movs	r3, #0
 8005b46:	e082      	b.n	8005c4e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d106      	bne.n	8005b5c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b4e:	f107 030c 	add.w	r3, r7, #12
 8005b52:	4618      	mov	r0, r3
 8005b54:	f000 fef4 	bl	8006940 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b5c:	f001 fe96 	bl	800788c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b60:	f000 fc5a 	bl	8006418 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b64:	f001 fe62 	bl	800782c <vPortEnterCritical>
 8005b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b6a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b6e:	b25b      	sxtb	r3, r3
 8005b70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b74:	d103      	bne.n	8005b7e <xQueueSemaphoreTake+0x142>
 8005b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b84:	b25b      	sxtb	r3, r3
 8005b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b8a:	d103      	bne.n	8005b94 <xQueueSemaphoreTake+0x158>
 8005b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b94:	f001 fe7a 	bl	800788c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b98:	463a      	mov	r2, r7
 8005b9a:	f107 030c 	add.w	r3, r7, #12
 8005b9e:	4611      	mov	r1, r2
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f000 fee3 	bl	800696c <xTaskCheckForTimeOut>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d132      	bne.n	8005c12 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bae:	f000 f94e 	bl	8005e4e <prvIsQueueEmpty>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d026      	beq.n	8005c06 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d109      	bne.n	8005bd4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005bc0:	f001 fe34 	bl	800782c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8005bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f001 f84d 	bl	8006c68 <xTaskPriorityInherit>
 8005bce:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005bd0:	f001 fe5c 	bl	800788c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd6:	3324      	adds	r3, #36	@ 0x24
 8005bd8:	683a      	ldr	r2, [r7, #0]
 8005bda:	4611      	mov	r1, r2
 8005bdc:	4618      	mov	r0, r3
 8005bde:	f000 fdf9 	bl	80067d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005be2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005be4:	f000 f8e1 	bl	8005daa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005be8:	f000 fc24 	bl	8006434 <xTaskResumeAll>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f47f af67 	bne.w	8005ac2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005bf4:	4b18      	ldr	r3, [pc, #96]	@ (8005c58 <xQueueSemaphoreTake+0x21c>)
 8005bf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bfa:	601a      	str	r2, [r3, #0]
 8005bfc:	f3bf 8f4f 	dsb	sy
 8005c00:	f3bf 8f6f 	isb	sy
 8005c04:	e75d      	b.n	8005ac2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005c06:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c08:	f000 f8cf 	bl	8005daa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c0c:	f000 fc12 	bl	8006434 <xTaskResumeAll>
 8005c10:	e757      	b.n	8005ac2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005c12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c14:	f000 f8c9 	bl	8005daa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c18:	f000 fc0c 	bl	8006434 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c1e:	f000 f916 	bl	8005e4e <prvIsQueueEmpty>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f43f af4c 	beq.w	8005ac2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00d      	beq.n	8005c4c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005c30:	f001 fdfc 	bl	800782c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005c34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c36:	f000 f811 	bl	8005c5c <prvGetDisinheritPriorityAfterTimeout>
 8005c3a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8005c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c42:	4618      	mov	r0, r3
 8005c44:	f001 f8ee 	bl	8006e24 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005c48:	f001 fe20 	bl	800788c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c4c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3738      	adds	r7, #56	@ 0x38
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	e000ed04 	.word	0xe000ed04

08005c5c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d006      	beq.n	8005c7a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005c76:	60fb      	str	r3, [r7, #12]
 8005c78:	e001      	b.n	8005c7e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
	}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3714      	adds	r7, #20
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bc80      	pop	{r7}
 8005c88:	4770      	bx	lr

08005c8a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b086      	sub	sp, #24
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	60f8      	str	r0, [r7, #12]
 8005c92:	60b9      	str	r1, [r7, #8]
 8005c94:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005c96:	2300      	movs	r3, #0
 8005c98:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d10d      	bne.n	8005cc4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d14d      	bne.n	8005d4c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f001 f845 	bl	8006d44 <xTaskPriorityDisinherit>
 8005cba:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	605a      	str	r2, [r3, #4]
 8005cc2:	e043      	b.n	8005d4c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d119      	bne.n	8005cfe <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6898      	ldr	r0, [r3, #8]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	68b9      	ldr	r1, [r7, #8]
 8005cd6:	f002 ffd2 	bl	8008c7e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	689a      	ldr	r2, [r3, #8]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce2:	441a      	add	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	689a      	ldr	r2, [r3, #8]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d32b      	bcc.n	8005d4c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	609a      	str	r2, [r3, #8]
 8005cfc:	e026      	b.n	8005d4c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	68d8      	ldr	r0, [r3, #12]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d06:	461a      	mov	r2, r3
 8005d08:	68b9      	ldr	r1, [r7, #8]
 8005d0a:	f002 ffb8 	bl	8008c7e <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	68da      	ldr	r2, [r3, #12]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d16:	425b      	negs	r3, r3
 8005d18:	441a      	add	r2, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	68da      	ldr	r2, [r3, #12]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d207      	bcs.n	8005d3a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d32:	425b      	negs	r3, r3
 8005d34:	441a      	add	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d105      	bne.n	8005d4c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d002      	beq.n	8005d4c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	1c5a      	adds	r2, r3, #1
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005d54:	697b      	ldr	r3, [r7, #20]
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3718      	adds	r7, #24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b082      	sub	sp, #8
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
 8005d66:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d018      	beq.n	8005da2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	68da      	ldr	r2, [r3, #12]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d78:	441a      	add	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	68da      	ldr	r2, [r3, #12]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d303      	bcc.n	8005d92 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	68d9      	ldr	r1, [r3, #12]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	6838      	ldr	r0, [r7, #0]
 8005d9e:	f002 ff6e 	bl	8008c7e <memcpy>
	}
}
 8005da2:	bf00      	nop
 8005da4:	3708      	adds	r7, #8
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}

08005daa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005daa:	b580      	push	{r7, lr}
 8005dac:	b084      	sub	sp, #16
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005db2:	f001 fd3b 	bl	800782c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005dbc:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dbe:	e011      	b.n	8005de4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d012      	beq.n	8005dee <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	3324      	adds	r3, #36	@ 0x24
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f000 fd53 	bl	8006878 <xTaskRemoveFromEventList>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d001      	beq.n	8005ddc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005dd8:	f000 fe2c 	bl	8006a34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005ddc:	7bfb      	ldrb	r3, [r7, #15]
 8005dde:	3b01      	subs	r3, #1
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005de4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	dce9      	bgt.n	8005dc0 <prvUnlockQueue+0x16>
 8005dec:	e000      	b.n	8005df0 <prvUnlockQueue+0x46>
					break;
 8005dee:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	22ff      	movs	r2, #255	@ 0xff
 8005df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005df8:	f001 fd48 	bl	800788c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005dfc:	f001 fd16 	bl	800782c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e06:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e08:	e011      	b.n	8005e2e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d012      	beq.n	8005e38 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	3310      	adds	r3, #16
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 fd2e 	bl	8006878 <xTaskRemoveFromEventList>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d001      	beq.n	8005e26 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005e22:	f000 fe07 	bl	8006a34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005e26:	7bbb      	ldrb	r3, [r7, #14]
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	dce9      	bgt.n	8005e0a <prvUnlockQueue+0x60>
 8005e36:	e000      	b.n	8005e3a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005e38:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	22ff      	movs	r2, #255	@ 0xff
 8005e3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005e42:	f001 fd23 	bl	800788c <vPortExitCritical>
}
 8005e46:	bf00      	nop
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b084      	sub	sp, #16
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e56:	f001 fce9 	bl	800782c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d102      	bne.n	8005e68 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005e62:	2301      	movs	r3, #1
 8005e64:	60fb      	str	r3, [r7, #12]
 8005e66:	e001      	b.n	8005e6c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005e68:	2300      	movs	r3, #0
 8005e6a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e6c:	f001 fd0e 	bl	800788c <vPortExitCritical>

	return xReturn;
 8005e70:	68fb      	ldr	r3, [r7, #12]
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3710      	adds	r7, #16
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b084      	sub	sp, #16
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e82:	f001 fcd3 	bl	800782c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d102      	bne.n	8005e98 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005e92:	2301      	movs	r3, #1
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	e001      	b.n	8005e9c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e9c:	f001 fcf6 	bl	800788c <vPortExitCritical>

	return xReturn;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
	...

08005eac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005eac:	b480      	push	{r7}
 8005eae:	b085      	sub	sp, #20
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	60fb      	str	r3, [r7, #12]
 8005eba:	e014      	b.n	8005ee6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005ebc:	4a0e      	ldr	r2, [pc, #56]	@ (8005ef8 <vQueueAddToRegistry+0x4c>)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10b      	bne.n	8005ee0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005ec8:	490b      	ldr	r1, [pc, #44]	@ (8005ef8 <vQueueAddToRegistry+0x4c>)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005ed2:	4a09      	ldr	r2, [pc, #36]	@ (8005ef8 <vQueueAddToRegistry+0x4c>)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	00db      	lsls	r3, r3, #3
 8005ed8:	4413      	add	r3, r2
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005ede:	e006      	b.n	8005eee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	60fb      	str	r3, [r7, #12]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2b07      	cmp	r3, #7
 8005eea:	d9e7      	bls.n	8005ebc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005eec:	bf00      	nop
 8005eee:	bf00      	nop
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bc80      	pop	{r7}
 8005ef6:	4770      	bx	lr
 8005ef8:	20000a7c 	.word	0x20000a7c

08005efc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b086      	sub	sp, #24
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005f0c:	f001 fc8e 	bl	800782c <vPortEnterCritical>
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f16:	b25b      	sxtb	r3, r3
 8005f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1c:	d103      	bne.n	8005f26 <vQueueWaitForMessageRestricted+0x2a>
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f2c:	b25b      	sxtb	r3, r3
 8005f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f32:	d103      	bne.n	8005f3c <vQueueWaitForMessageRestricted+0x40>
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f3c:	f001 fca6 	bl	800788c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d106      	bne.n	8005f56 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	3324      	adds	r3, #36	@ 0x24
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	68b9      	ldr	r1, [r7, #8]
 8005f50:	4618      	mov	r0, r3
 8005f52:	f000 fc65 	bl	8006820 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005f56:	6978      	ldr	r0, [r7, #20]
 8005f58:	f7ff ff27 	bl	8005daa <prvUnlockQueue>
	}
 8005f5c:	bf00      	nop
 8005f5e:	3718      	adds	r7, #24
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b08e      	sub	sp, #56	@ 0x38
 8005f68:	af04      	add	r7, sp, #16
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
 8005f70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d10b      	bne.n	8005f90 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7c:	f383 8811 	msr	BASEPRI, r3
 8005f80:	f3bf 8f6f 	isb	sy
 8005f84:	f3bf 8f4f 	dsb	sy
 8005f88:	623b      	str	r3, [r7, #32]
}
 8005f8a:	bf00      	nop
 8005f8c:	bf00      	nop
 8005f8e:	e7fd      	b.n	8005f8c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10b      	bne.n	8005fae <xTaskCreateStatic+0x4a>
	__asm volatile
 8005f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9a:	f383 8811 	msr	BASEPRI, r3
 8005f9e:	f3bf 8f6f 	isb	sy
 8005fa2:	f3bf 8f4f 	dsb	sy
 8005fa6:	61fb      	str	r3, [r7, #28]
}
 8005fa8:	bf00      	nop
 8005faa:	bf00      	nop
 8005fac:	e7fd      	b.n	8005faa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005fae:	23a8      	movs	r3, #168	@ 0xa8
 8005fb0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	2ba8      	cmp	r3, #168	@ 0xa8
 8005fb6:	d00b      	beq.n	8005fd0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fbc:	f383 8811 	msr	BASEPRI, r3
 8005fc0:	f3bf 8f6f 	isb	sy
 8005fc4:	f3bf 8f4f 	dsb	sy
 8005fc8:	61bb      	str	r3, [r7, #24]
}
 8005fca:	bf00      	nop
 8005fcc:	bf00      	nop
 8005fce:	e7fd      	b.n	8005fcc <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d01e      	beq.n	8006014 <xTaskCreateStatic+0xb0>
 8005fd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d01b      	beq.n	8006014 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fde:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005fe4:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe8:	2202      	movs	r2, #2
 8005fea:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005fee:	2300      	movs	r3, #0
 8005ff0:	9303      	str	r3, [sp, #12]
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff4:	9302      	str	r3, [sp, #8]
 8005ff6:	f107 0314 	add.w	r3, r7, #20
 8005ffa:	9301      	str	r3, [sp, #4]
 8005ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	68b9      	ldr	r1, [r7, #8]
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f000 f850 	bl	80060ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800600c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800600e:	f000 f8ed 	bl	80061ec <prvAddNewTaskToReadyList>
 8006012:	e001      	b.n	8006018 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8006014:	2300      	movs	r3, #0
 8006016:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006018:	697b      	ldr	r3, [r7, #20]
	}
 800601a:	4618      	mov	r0, r3
 800601c:	3728      	adds	r7, #40	@ 0x28
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006022:	b580      	push	{r7, lr}
 8006024:	b08c      	sub	sp, #48	@ 0x30
 8006026:	af04      	add	r7, sp, #16
 8006028:	60f8      	str	r0, [r7, #12]
 800602a:	60b9      	str	r1, [r7, #8]
 800602c:	603b      	str	r3, [r7, #0]
 800602e:	4613      	mov	r3, r2
 8006030:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006032:	88fb      	ldrh	r3, [r7, #6]
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4618      	mov	r0, r3
 8006038:	f001 fcfa 	bl	8007a30 <pvPortMalloc>
 800603c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d00e      	beq.n	8006062 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006044:	20a8      	movs	r0, #168	@ 0xa8
 8006046:	f001 fcf3 	bl	8007a30 <pvPortMalloc>
 800604a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d003      	beq.n	800605a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	697a      	ldr	r2, [r7, #20]
 8006056:	631a      	str	r2, [r3, #48]	@ 0x30
 8006058:	e005      	b.n	8006066 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800605a:	6978      	ldr	r0, [r7, #20]
 800605c:	f001 fdb0 	bl	8007bc0 <vPortFree>
 8006060:	e001      	b.n	8006066 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006062:	2300      	movs	r3, #0
 8006064:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d017      	beq.n	800609c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006074:	88fa      	ldrh	r2, [r7, #6]
 8006076:	2300      	movs	r3, #0
 8006078:	9303      	str	r3, [sp, #12]
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	9302      	str	r3, [sp, #8]
 800607e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006080:	9301      	str	r3, [sp, #4]
 8006082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006084:	9300      	str	r3, [sp, #0]
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	68b9      	ldr	r1, [r7, #8]
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 f80e 	bl	80060ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006090:	69f8      	ldr	r0, [r7, #28]
 8006092:	f000 f8ab 	bl	80061ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006096:	2301      	movs	r3, #1
 8006098:	61bb      	str	r3, [r7, #24]
 800609a:	e002      	b.n	80060a2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800609c:	f04f 33ff 	mov.w	r3, #4294967295
 80060a0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80060a2:	69bb      	ldr	r3, [r7, #24]
	}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3720      	adds	r7, #32
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b088      	sub	sp, #32
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
 80060b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80060ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060bc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	461a      	mov	r2, r3
 80060c4:	21a5      	movs	r1, #165	@ 0xa5
 80060c6:	f002 fcf7 	bl	8008ab8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80060ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80060d4:	3b01      	subs	r3, #1
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	4413      	add	r3, r2
 80060da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	f023 0307 	bic.w	r3, r3, #7
 80060e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	f003 0307 	and.w	r3, r3, #7
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00b      	beq.n	8006106 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80060ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f2:	f383 8811 	msr	BASEPRI, r3
 80060f6:	f3bf 8f6f 	isb	sy
 80060fa:	f3bf 8f4f 	dsb	sy
 80060fe:	617b      	str	r3, [r7, #20]
}
 8006100:	bf00      	nop
 8006102:	bf00      	nop
 8006104:	e7fd      	b.n	8006102 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006106:	2300      	movs	r3, #0
 8006108:	61fb      	str	r3, [r7, #28]
 800610a:	e012      	b.n	8006132 <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	4413      	add	r3, r2
 8006112:	7819      	ldrb	r1, [r3, #0]
 8006114:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	4413      	add	r3, r2
 800611a:	3334      	adds	r3, #52	@ 0x34
 800611c:	460a      	mov	r2, r1
 800611e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	4413      	add	r3, r2
 8006126:	781b      	ldrb	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d006      	beq.n	800613a <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	3301      	adds	r3, #1
 8006130:	61fb      	str	r3, [r7, #28]
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	2b0f      	cmp	r3, #15
 8006136:	d9e9      	bls.n	800610c <prvInitialiseNewTask+0x60>
 8006138:	e000      	b.n	800613c <prvInitialiseNewTask+0x90>
		{
			break;
 800613a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800613c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613e:	2200      	movs	r2, #0
 8006140:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006146:	2b37      	cmp	r3, #55	@ 0x37
 8006148:	d901      	bls.n	800614e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800614a:	2337      	movs	r3, #55	@ 0x37
 800614c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800614e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006150:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006152:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006158:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800615a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615c:	2200      	movs	r2, #0
 800615e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006162:	3304      	adds	r3, #4
 8006164:	4618      	mov	r0, r3
 8006166:	f7fe ff56 	bl	8005016 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800616a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800616c:	3318      	adds	r3, #24
 800616e:	4618      	mov	r0, r3
 8006170:	f7fe ff51 	bl	8005016 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006176:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006178:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800617a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800617c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006182:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006188:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800618a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800618c:	2200      	movs	r2, #0
 800618e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006194:	2200      	movs	r2, #0
 8006196:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800619a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800619c:	3354      	adds	r3, #84	@ 0x54
 800619e:	224c      	movs	r2, #76	@ 0x4c
 80061a0:	2100      	movs	r1, #0
 80061a2:	4618      	mov	r0, r3
 80061a4:	f002 fc88 	bl	8008ab8 <memset>
 80061a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061aa:	4a0d      	ldr	r2, [pc, #52]	@ (80061e0 <prvInitialiseNewTask+0x134>)
 80061ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80061ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b0:	4a0c      	ldr	r2, [pc, #48]	@ (80061e4 <prvInitialiseNewTask+0x138>)
 80061b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80061b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b6:	4a0c      	ldr	r2, [pc, #48]	@ (80061e8 <prvInitialiseNewTask+0x13c>)
 80061b8:	661a      	str	r2, [r3, #96]	@ 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80061ba:	683a      	ldr	r2, [r7, #0]
 80061bc:	68f9      	ldr	r1, [r7, #12]
 80061be:	69b8      	ldr	r0, [r7, #24]
 80061c0:	f001 fa40 	bl	8007644 <pxPortInitialiseStack>
 80061c4:	4602      	mov	r2, r0
 80061c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c8:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80061ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d002      	beq.n	80061d6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80061d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061d6:	bf00      	nop
 80061d8:	3720      	adds	r7, #32
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	bf00      	nop
 80061e0:	20001d08 	.word	0x20001d08
 80061e4:	20001d70 	.word	0x20001d70
 80061e8:	20001dd8 	.word	0x20001dd8

080061ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b082      	sub	sp, #8
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80061f4:	f001 fb1a 	bl	800782c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80061f8:	4b2d      	ldr	r3, [pc, #180]	@ (80062b0 <prvAddNewTaskToReadyList+0xc4>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	3301      	adds	r3, #1
 80061fe:	4a2c      	ldr	r2, [pc, #176]	@ (80062b0 <prvAddNewTaskToReadyList+0xc4>)
 8006200:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006202:	4b2c      	ldr	r3, [pc, #176]	@ (80062b4 <prvAddNewTaskToReadyList+0xc8>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d109      	bne.n	800621e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800620a:	4a2a      	ldr	r2, [pc, #168]	@ (80062b4 <prvAddNewTaskToReadyList+0xc8>)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006210:	4b27      	ldr	r3, [pc, #156]	@ (80062b0 <prvAddNewTaskToReadyList+0xc4>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d110      	bne.n	800623a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006218:	f000 fc32 	bl	8006a80 <prvInitialiseTaskLists>
 800621c:	e00d      	b.n	800623a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800621e:	4b26      	ldr	r3, [pc, #152]	@ (80062b8 <prvAddNewTaskToReadyList+0xcc>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d109      	bne.n	800623a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006226:	4b23      	ldr	r3, [pc, #140]	@ (80062b4 <prvAddNewTaskToReadyList+0xc8>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006230:	429a      	cmp	r2, r3
 8006232:	d802      	bhi.n	800623a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006234:	4a1f      	ldr	r2, [pc, #124]	@ (80062b4 <prvAddNewTaskToReadyList+0xc8>)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800623a:	4b20      	ldr	r3, [pc, #128]	@ (80062bc <prvAddNewTaskToReadyList+0xd0>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3301      	adds	r3, #1
 8006240:	4a1e      	ldr	r2, [pc, #120]	@ (80062bc <prvAddNewTaskToReadyList+0xd0>)
 8006242:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006244:	4b1d      	ldr	r3, [pc, #116]	@ (80062bc <prvAddNewTaskToReadyList+0xd0>)
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006250:	4b1b      	ldr	r3, [pc, #108]	@ (80062c0 <prvAddNewTaskToReadyList+0xd4>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	429a      	cmp	r2, r3
 8006256:	d903      	bls.n	8006260 <prvAddNewTaskToReadyList+0x74>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625c:	4a18      	ldr	r2, [pc, #96]	@ (80062c0 <prvAddNewTaskToReadyList+0xd4>)
 800625e:	6013      	str	r3, [r2, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006264:	4613      	mov	r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4413      	add	r3, r2
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4a15      	ldr	r2, [pc, #84]	@ (80062c4 <prvAddNewTaskToReadyList+0xd8>)
 800626e:	441a      	add	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	3304      	adds	r3, #4
 8006274:	4619      	mov	r1, r3
 8006276:	4610      	mov	r0, r2
 8006278:	f7fe fed9 	bl	800502e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800627c:	f001 fb06 	bl	800788c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006280:	4b0d      	ldr	r3, [pc, #52]	@ (80062b8 <prvAddNewTaskToReadyList+0xcc>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00e      	beq.n	80062a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006288:	4b0a      	ldr	r3, [pc, #40]	@ (80062b4 <prvAddNewTaskToReadyList+0xc8>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006292:	429a      	cmp	r2, r3
 8006294:	d207      	bcs.n	80062a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006296:	4b0c      	ldr	r3, [pc, #48]	@ (80062c8 <prvAddNewTaskToReadyList+0xdc>)
 8006298:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800629c:	601a      	str	r2, [r3, #0]
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062a6:	bf00      	nop
 80062a8:	3708      	adds	r7, #8
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	20000f90 	.word	0x20000f90
 80062b4:	20000abc 	.word	0x20000abc
 80062b8:	20000f9c 	.word	0x20000f9c
 80062bc:	20000fac 	.word	0x20000fac
 80062c0:	20000f98 	.word	0x20000f98
 80062c4:	20000ac0 	.word	0x20000ac0
 80062c8:	e000ed04 	.word	0xe000ed04

080062cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80062d4:	2300      	movs	r3, #0
 80062d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d018      	beq.n	8006310 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80062de:	4b14      	ldr	r3, [pc, #80]	@ (8006330 <vTaskDelay+0x64>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00b      	beq.n	80062fe <vTaskDelay+0x32>
	__asm volatile
 80062e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ea:	f383 8811 	msr	BASEPRI, r3
 80062ee:	f3bf 8f6f 	isb	sy
 80062f2:	f3bf 8f4f 	dsb	sy
 80062f6:	60bb      	str	r3, [r7, #8]
}
 80062f8:	bf00      	nop
 80062fa:	bf00      	nop
 80062fc:	e7fd      	b.n	80062fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80062fe:	f000 f88b 	bl	8006418 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006302:	2100      	movs	r1, #0
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f000 fe29 	bl	8006f5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800630a:	f000 f893 	bl	8006434 <xTaskResumeAll>
 800630e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d107      	bne.n	8006326 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006316:	4b07      	ldr	r3, [pc, #28]	@ (8006334 <vTaskDelay+0x68>)
 8006318:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800631c:	601a      	str	r2, [r3, #0]
 800631e:	f3bf 8f4f 	dsb	sy
 8006322:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006326:	bf00      	nop
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	20000fb8 	.word	0x20000fb8
 8006334:	e000ed04 	.word	0xe000ed04

08006338 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b08a      	sub	sp, #40	@ 0x28
 800633c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800633e:	2300      	movs	r3, #0
 8006340:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006342:	2300      	movs	r3, #0
 8006344:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006346:	463a      	mov	r2, r7
 8006348:	1d39      	adds	r1, r7, #4
 800634a:	f107 0308 	add.w	r3, r7, #8
 800634e:	4618      	mov	r0, r3
 8006350:	f7fe fe10 	bl	8004f74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006354:	6839      	ldr	r1, [r7, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	68ba      	ldr	r2, [r7, #8]
 800635a:	9202      	str	r2, [sp, #8]
 800635c:	9301      	str	r3, [sp, #4]
 800635e:	2300      	movs	r3, #0
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	2300      	movs	r3, #0
 8006364:	460a      	mov	r2, r1
 8006366:	4924      	ldr	r1, [pc, #144]	@ (80063f8 <vTaskStartScheduler+0xc0>)
 8006368:	4824      	ldr	r0, [pc, #144]	@ (80063fc <vTaskStartScheduler+0xc4>)
 800636a:	f7ff fdfb 	bl	8005f64 <xTaskCreateStatic>
 800636e:	4603      	mov	r3, r0
 8006370:	4a23      	ldr	r2, [pc, #140]	@ (8006400 <vTaskStartScheduler+0xc8>)
 8006372:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006374:	4b22      	ldr	r3, [pc, #136]	@ (8006400 <vTaskStartScheduler+0xc8>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d002      	beq.n	8006382 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800637c:	2301      	movs	r3, #1
 800637e:	617b      	str	r3, [r7, #20]
 8006380:	e001      	b.n	8006386 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006382:	2300      	movs	r3, #0
 8006384:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	2b01      	cmp	r3, #1
 800638a:	d102      	bne.n	8006392 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800638c:	f000 fe3a 	bl	8007004 <xTimerCreateTimerTask>
 8006390:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d11b      	bne.n	80063d0 <vTaskStartScheduler+0x98>
	__asm volatile
 8006398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800639c:	f383 8811 	msr	BASEPRI, r3
 80063a0:	f3bf 8f6f 	isb	sy
 80063a4:	f3bf 8f4f 	dsb	sy
 80063a8:	613b      	str	r3, [r7, #16]
}
 80063aa:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80063ac:	4b15      	ldr	r3, [pc, #84]	@ (8006404 <vTaskStartScheduler+0xcc>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3354      	adds	r3, #84	@ 0x54
 80063b2:	4a15      	ldr	r2, [pc, #84]	@ (8006408 <vTaskStartScheduler+0xd0>)
 80063b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80063b6:	4b15      	ldr	r3, [pc, #84]	@ (800640c <vTaskStartScheduler+0xd4>)
 80063b8:	f04f 32ff 	mov.w	r2, #4294967295
 80063bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80063be:	4b14      	ldr	r3, [pc, #80]	@ (8006410 <vTaskStartScheduler+0xd8>)
 80063c0:	2201      	movs	r2, #1
 80063c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80063c4:	4b13      	ldr	r3, [pc, #76]	@ (8006414 <vTaskStartScheduler+0xdc>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80063ca:	f001 f9bd 	bl	8007748 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80063ce:	e00f      	b.n	80063f0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d6:	d10b      	bne.n	80063f0 <vTaskStartScheduler+0xb8>
	__asm volatile
 80063d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063dc:	f383 8811 	msr	BASEPRI, r3
 80063e0:	f3bf 8f6f 	isb	sy
 80063e4:	f3bf 8f4f 	dsb	sy
 80063e8:	60fb      	str	r3, [r7, #12]
}
 80063ea:	bf00      	nop
 80063ec:	bf00      	nop
 80063ee:	e7fd      	b.n	80063ec <vTaskStartScheduler+0xb4>
}
 80063f0:	bf00      	nop
 80063f2:	3718      	adds	r7, #24
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	0800a934 	.word	0x0800a934
 80063fc:	08006a4d 	.word	0x08006a4d
 8006400:	20000fb4 	.word	0x20000fb4
 8006404:	20000abc 	.word	0x20000abc
 8006408:	2000001c 	.word	0x2000001c
 800640c:	20000fb0 	.word	0x20000fb0
 8006410:	20000f9c 	.word	0x20000f9c
 8006414:	20000f94 	.word	0x20000f94

08006418 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006418:	b480      	push	{r7}
 800641a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800641c:	4b04      	ldr	r3, [pc, #16]	@ (8006430 <vTaskSuspendAll+0x18>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	3301      	adds	r3, #1
 8006422:	4a03      	ldr	r2, [pc, #12]	@ (8006430 <vTaskSuspendAll+0x18>)
 8006424:	6013      	str	r3, [r2, #0]
}
 8006426:	bf00      	nop
 8006428:	46bd      	mov	sp, r7
 800642a:	bc80      	pop	{r7}
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	20000fb8 	.word	0x20000fb8

08006434 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800643a:	2300      	movs	r3, #0
 800643c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800643e:	2300      	movs	r3, #0
 8006440:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006442:	4b42      	ldr	r3, [pc, #264]	@ (800654c <xTaskResumeAll+0x118>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d10b      	bne.n	8006462 <xTaskResumeAll+0x2e>
	__asm volatile
 800644a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800644e:	f383 8811 	msr	BASEPRI, r3
 8006452:	f3bf 8f6f 	isb	sy
 8006456:	f3bf 8f4f 	dsb	sy
 800645a:	603b      	str	r3, [r7, #0]
}
 800645c:	bf00      	nop
 800645e:	bf00      	nop
 8006460:	e7fd      	b.n	800645e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006462:	f001 f9e3 	bl	800782c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006466:	4b39      	ldr	r3, [pc, #228]	@ (800654c <xTaskResumeAll+0x118>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	3b01      	subs	r3, #1
 800646c:	4a37      	ldr	r2, [pc, #220]	@ (800654c <xTaskResumeAll+0x118>)
 800646e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006470:	4b36      	ldr	r3, [pc, #216]	@ (800654c <xTaskResumeAll+0x118>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d162      	bne.n	800653e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006478:	4b35      	ldr	r3, [pc, #212]	@ (8006550 <xTaskResumeAll+0x11c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d05e      	beq.n	800653e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006480:	e02f      	b.n	80064e2 <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006482:	4b34      	ldr	r3, [pc, #208]	@ (8006554 <xTaskResumeAll+0x120>)
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	3318      	adds	r3, #24
 800648e:	4618      	mov	r0, r3
 8006490:	f7fe fe28 	bl	80050e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	3304      	adds	r3, #4
 8006498:	4618      	mov	r0, r3
 800649a:	f7fe fe23 	bl	80050e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006558 <xTaskResumeAll+0x124>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d903      	bls.n	80064b2 <xTaskResumeAll+0x7e>
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ae:	4a2a      	ldr	r2, [pc, #168]	@ (8006558 <xTaskResumeAll+0x124>)
 80064b0:	6013      	str	r3, [r2, #0]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064b6:	4613      	mov	r3, r2
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	4413      	add	r3, r2
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	4a27      	ldr	r2, [pc, #156]	@ (800655c <xTaskResumeAll+0x128>)
 80064c0:	441a      	add	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	3304      	adds	r3, #4
 80064c6:	4619      	mov	r1, r3
 80064c8:	4610      	mov	r0, r2
 80064ca:	f7fe fdb0 	bl	800502e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064d2:	4b23      	ldr	r3, [pc, #140]	@ (8006560 <xTaskResumeAll+0x12c>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d8:	429a      	cmp	r2, r3
 80064da:	d302      	bcc.n	80064e2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80064dc:	4b21      	ldr	r3, [pc, #132]	@ (8006564 <xTaskResumeAll+0x130>)
 80064de:	2201      	movs	r2, #1
 80064e0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80064e2:	4b1c      	ldr	r3, [pc, #112]	@ (8006554 <xTaskResumeAll+0x120>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d1cb      	bne.n	8006482 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80064f0:	f000 fb6a 	bl	8006bc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80064f4:	4b1c      	ldr	r3, [pc, #112]	@ (8006568 <xTaskResumeAll+0x134>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d010      	beq.n	8006522 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006500:	f000 f844 	bl	800658c <xTaskIncrementTick>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d002      	beq.n	8006510 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800650a:	4b16      	ldr	r3, [pc, #88]	@ (8006564 <xTaskResumeAll+0x130>)
 800650c:	2201      	movs	r2, #1
 800650e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3b01      	subs	r3, #1
 8006514:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d1f1      	bne.n	8006500 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800651c:	4b12      	ldr	r3, [pc, #72]	@ (8006568 <xTaskResumeAll+0x134>)
 800651e:	2200      	movs	r2, #0
 8006520:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006522:	4b10      	ldr	r3, [pc, #64]	@ (8006564 <xTaskResumeAll+0x130>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d009      	beq.n	800653e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800652a:	2301      	movs	r3, #1
 800652c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800652e:	4b0f      	ldr	r3, [pc, #60]	@ (800656c <xTaskResumeAll+0x138>)
 8006530:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006534:	601a      	str	r2, [r3, #0]
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800653e:	f001 f9a5 	bl	800788c <vPortExitCritical>

	return xAlreadyYielded;
 8006542:	68bb      	ldr	r3, [r7, #8]
}
 8006544:	4618      	mov	r0, r3
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	20000fb8 	.word	0x20000fb8
 8006550:	20000f90 	.word	0x20000f90
 8006554:	20000f50 	.word	0x20000f50
 8006558:	20000f98 	.word	0x20000f98
 800655c:	20000ac0 	.word	0x20000ac0
 8006560:	20000abc 	.word	0x20000abc
 8006564:	20000fa4 	.word	0x20000fa4
 8006568:	20000fa0 	.word	0x20000fa0
 800656c:	e000ed04 	.word	0xe000ed04

08006570 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006576:	4b04      	ldr	r3, [pc, #16]	@ (8006588 <xTaskGetTickCount+0x18>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800657c:	687b      	ldr	r3, [r7, #4]
}
 800657e:	4618      	mov	r0, r3
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	bc80      	pop	{r7}
 8006586:	4770      	bx	lr
 8006588:	20000f94 	.word	0x20000f94

0800658c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b086      	sub	sp, #24
 8006590:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006592:	2300      	movs	r3, #0
 8006594:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006596:	4b52      	ldr	r3, [pc, #328]	@ (80066e0 <xTaskIncrementTick+0x154>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2b00      	cmp	r3, #0
 800659c:	f040 808f 	bne.w	80066be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80065a0:	4b50      	ldr	r3, [pc, #320]	@ (80066e4 <xTaskIncrementTick+0x158>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	3301      	adds	r3, #1
 80065a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80065a8:	4a4e      	ldr	r2, [pc, #312]	@ (80066e4 <xTaskIncrementTick+0x158>)
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d121      	bne.n	80065f8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80065b4:	4b4c      	ldr	r3, [pc, #304]	@ (80066e8 <xTaskIncrementTick+0x15c>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00b      	beq.n	80065d6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80065be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c2:	f383 8811 	msr	BASEPRI, r3
 80065c6:	f3bf 8f6f 	isb	sy
 80065ca:	f3bf 8f4f 	dsb	sy
 80065ce:	603b      	str	r3, [r7, #0]
}
 80065d0:	bf00      	nop
 80065d2:	bf00      	nop
 80065d4:	e7fd      	b.n	80065d2 <xTaskIncrementTick+0x46>
 80065d6:	4b44      	ldr	r3, [pc, #272]	@ (80066e8 <xTaskIncrementTick+0x15c>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	60fb      	str	r3, [r7, #12]
 80065dc:	4b43      	ldr	r3, [pc, #268]	@ (80066ec <xTaskIncrementTick+0x160>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a41      	ldr	r2, [pc, #260]	@ (80066e8 <xTaskIncrementTick+0x15c>)
 80065e2:	6013      	str	r3, [r2, #0]
 80065e4:	4a41      	ldr	r2, [pc, #260]	@ (80066ec <xTaskIncrementTick+0x160>)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6013      	str	r3, [r2, #0]
 80065ea:	4b41      	ldr	r3, [pc, #260]	@ (80066f0 <xTaskIncrementTick+0x164>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	3301      	adds	r3, #1
 80065f0:	4a3f      	ldr	r2, [pc, #252]	@ (80066f0 <xTaskIncrementTick+0x164>)
 80065f2:	6013      	str	r3, [r2, #0]
 80065f4:	f000 fae8 	bl	8006bc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80065f8:	4b3e      	ldr	r3, [pc, #248]	@ (80066f4 <xTaskIncrementTick+0x168>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	693a      	ldr	r2, [r7, #16]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d34e      	bcc.n	80066a0 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006602:	4b39      	ldr	r3, [pc, #228]	@ (80066e8 <xTaskIncrementTick+0x15c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d101      	bne.n	8006610 <xTaskIncrementTick+0x84>
 800660c:	2301      	movs	r3, #1
 800660e:	e000      	b.n	8006612 <xTaskIncrementTick+0x86>
 8006610:	2300      	movs	r3, #0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d004      	beq.n	8006620 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006616:	4b37      	ldr	r3, [pc, #220]	@ (80066f4 <xTaskIncrementTick+0x168>)
 8006618:	f04f 32ff 	mov.w	r2, #4294967295
 800661c:	601a      	str	r2, [r3, #0]
					break;
 800661e:	e03f      	b.n	80066a0 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006620:	4b31      	ldr	r3, [pc, #196]	@ (80066e8 <xTaskIncrementTick+0x15c>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006630:	693a      	ldr	r2, [r7, #16]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	429a      	cmp	r2, r3
 8006636:	d203      	bcs.n	8006640 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006638:	4a2e      	ldr	r2, [pc, #184]	@ (80066f4 <xTaskIncrementTick+0x168>)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6013      	str	r3, [r2, #0]
						break;
 800663e:	e02f      	b.n	80066a0 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	3304      	adds	r3, #4
 8006644:	4618      	mov	r0, r3
 8006646:	f7fe fd4d 	bl	80050e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800664e:	2b00      	cmp	r3, #0
 8006650:	d004      	beq.n	800665c <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	3318      	adds	r3, #24
 8006656:	4618      	mov	r0, r3
 8006658:	f7fe fd44 	bl	80050e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006660:	4b25      	ldr	r3, [pc, #148]	@ (80066f8 <xTaskIncrementTick+0x16c>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	429a      	cmp	r2, r3
 8006666:	d903      	bls.n	8006670 <xTaskIncrementTick+0xe4>
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800666c:	4a22      	ldr	r2, [pc, #136]	@ (80066f8 <xTaskIncrementTick+0x16c>)
 800666e:	6013      	str	r3, [r2, #0]
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006674:	4613      	mov	r3, r2
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	4413      	add	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4a1f      	ldr	r2, [pc, #124]	@ (80066fc <xTaskIncrementTick+0x170>)
 800667e:	441a      	add	r2, r3
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	3304      	adds	r3, #4
 8006684:	4619      	mov	r1, r3
 8006686:	4610      	mov	r0, r2
 8006688:	f7fe fcd1 	bl	800502e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006690:	4b1b      	ldr	r3, [pc, #108]	@ (8006700 <xTaskIncrementTick+0x174>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006696:	429a      	cmp	r2, r3
 8006698:	d3b3      	bcc.n	8006602 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800669a:	2301      	movs	r3, #1
 800669c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800669e:	e7b0      	b.n	8006602 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80066a0:	4b17      	ldr	r3, [pc, #92]	@ (8006700 <xTaskIncrementTick+0x174>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066a6:	4915      	ldr	r1, [pc, #84]	@ (80066fc <xTaskIncrementTick+0x170>)
 80066a8:	4613      	mov	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	4413      	add	r3, r2
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	440b      	add	r3, r1
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d907      	bls.n	80066c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80066b8:	2301      	movs	r3, #1
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	e004      	b.n	80066c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80066be:	4b11      	ldr	r3, [pc, #68]	@ (8006704 <xTaskIncrementTick+0x178>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	3301      	adds	r3, #1
 80066c4:	4a0f      	ldr	r2, [pc, #60]	@ (8006704 <xTaskIncrementTick+0x178>)
 80066c6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80066c8:	4b0f      	ldr	r3, [pc, #60]	@ (8006708 <xTaskIncrementTick+0x17c>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d001      	beq.n	80066d4 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 80066d0:	2301      	movs	r3, #1
 80066d2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80066d4:	697b      	ldr	r3, [r7, #20]
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3718      	adds	r7, #24
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	20000fb8 	.word	0x20000fb8
 80066e4:	20000f94 	.word	0x20000f94
 80066e8:	20000f48 	.word	0x20000f48
 80066ec:	20000f4c 	.word	0x20000f4c
 80066f0:	20000fa8 	.word	0x20000fa8
 80066f4:	20000fb0 	.word	0x20000fb0
 80066f8:	20000f98 	.word	0x20000f98
 80066fc:	20000ac0 	.word	0x20000ac0
 8006700:	20000abc 	.word	0x20000abc
 8006704:	20000fa0 	.word	0x20000fa0
 8006708:	20000fa4 	.word	0x20000fa4

0800670c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006712:	4b2a      	ldr	r3, [pc, #168]	@ (80067bc <vTaskSwitchContext+0xb0>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800671a:	4b29      	ldr	r3, [pc, #164]	@ (80067c0 <vTaskSwitchContext+0xb4>)
 800671c:	2201      	movs	r2, #1
 800671e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006720:	e047      	b.n	80067b2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006722:	4b27      	ldr	r3, [pc, #156]	@ (80067c0 <vTaskSwitchContext+0xb4>)
 8006724:	2200      	movs	r2, #0
 8006726:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006728:	4b26      	ldr	r3, [pc, #152]	@ (80067c4 <vTaskSwitchContext+0xb8>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	60fb      	str	r3, [r7, #12]
 800672e:	e011      	b.n	8006754 <vTaskSwitchContext+0x48>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d10b      	bne.n	800674e <vTaskSwitchContext+0x42>
	__asm volatile
 8006736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800673a:	f383 8811 	msr	BASEPRI, r3
 800673e:	f3bf 8f6f 	isb	sy
 8006742:	f3bf 8f4f 	dsb	sy
 8006746:	607b      	str	r3, [r7, #4]
}
 8006748:	bf00      	nop
 800674a:	bf00      	nop
 800674c:	e7fd      	b.n	800674a <vTaskSwitchContext+0x3e>
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	3b01      	subs	r3, #1
 8006752:	60fb      	str	r3, [r7, #12]
 8006754:	491c      	ldr	r1, [pc, #112]	@ (80067c8 <vTaskSwitchContext+0xbc>)
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4613      	mov	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	4413      	add	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	440b      	add	r3, r1
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d0e3      	beq.n	8006730 <vTaskSwitchContext+0x24>
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	4613      	mov	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	4413      	add	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4a15      	ldr	r2, [pc, #84]	@ (80067c8 <vTaskSwitchContext+0xbc>)
 8006774:	4413      	add	r3, r2
 8006776:	60bb      	str	r3, [r7, #8]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	685a      	ldr	r2, [r3, #4]
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	605a      	str	r2, [r3, #4]
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	685a      	ldr	r2, [r3, #4]
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	3308      	adds	r3, #8
 800678a:	429a      	cmp	r2, r3
 800678c:	d104      	bne.n	8006798 <vTaskSwitchContext+0x8c>
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	685a      	ldr	r2, [r3, #4]
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	605a      	str	r2, [r3, #4]
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	4a0b      	ldr	r2, [pc, #44]	@ (80067cc <vTaskSwitchContext+0xc0>)
 80067a0:	6013      	str	r3, [r2, #0]
 80067a2:	4a08      	ldr	r2, [pc, #32]	@ (80067c4 <vTaskSwitchContext+0xb8>)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80067a8:	4b08      	ldr	r3, [pc, #32]	@ (80067cc <vTaskSwitchContext+0xc0>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	3354      	adds	r3, #84	@ 0x54
 80067ae:	4a08      	ldr	r2, [pc, #32]	@ (80067d0 <vTaskSwitchContext+0xc4>)
 80067b0:	6013      	str	r3, [r2, #0]
}
 80067b2:	bf00      	nop
 80067b4:	3714      	adds	r7, #20
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bc80      	pop	{r7}
 80067ba:	4770      	bx	lr
 80067bc:	20000fb8 	.word	0x20000fb8
 80067c0:	20000fa4 	.word	0x20000fa4
 80067c4:	20000f98 	.word	0x20000f98
 80067c8:	20000ac0 	.word	0x20000ac0
 80067cc:	20000abc 	.word	0x20000abc
 80067d0:	2000001c 	.word	0x2000001c

080067d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d10b      	bne.n	80067fc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80067e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e8:	f383 8811 	msr	BASEPRI, r3
 80067ec:	f3bf 8f6f 	isb	sy
 80067f0:	f3bf 8f4f 	dsb	sy
 80067f4:	60fb      	str	r3, [r7, #12]
}
 80067f6:	bf00      	nop
 80067f8:	bf00      	nop
 80067fa:	e7fd      	b.n	80067f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80067fc:	4b07      	ldr	r3, [pc, #28]	@ (800681c <vTaskPlaceOnEventList+0x48>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3318      	adds	r3, #24
 8006802:	4619      	mov	r1, r3
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f7fe fc35 	bl	8005074 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800680a:	2101      	movs	r1, #1
 800680c:	6838      	ldr	r0, [r7, #0]
 800680e:	f000 fba5 	bl	8006f5c <prvAddCurrentTaskToDelayedList>
}
 8006812:	bf00      	nop
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	20000abc 	.word	0x20000abc

08006820 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006820:	b580      	push	{r7, lr}
 8006822:	b086      	sub	sp, #24
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10b      	bne.n	800684a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006836:	f383 8811 	msr	BASEPRI, r3
 800683a:	f3bf 8f6f 	isb	sy
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	617b      	str	r3, [r7, #20]
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop
 8006848:	e7fd      	b.n	8006846 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800684a:	4b0a      	ldr	r3, [pc, #40]	@ (8006874 <vTaskPlaceOnEventListRestricted+0x54>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	3318      	adds	r3, #24
 8006850:	4619      	mov	r1, r3
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f7fe fbeb 	bl	800502e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d002      	beq.n	8006864 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800685e:	f04f 33ff 	mov.w	r3, #4294967295
 8006862:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006864:	6879      	ldr	r1, [r7, #4]
 8006866:	68b8      	ldr	r0, [r7, #8]
 8006868:	f000 fb78 	bl	8006f5c <prvAddCurrentTaskToDelayedList>
	}
 800686c:	bf00      	nop
 800686e:	3718      	adds	r7, #24
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}
 8006874:	20000abc 	.word	0x20000abc

08006878 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b086      	sub	sp, #24
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10b      	bne.n	80068a6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800688e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	60fb      	str	r3, [r7, #12]
}
 80068a0:	bf00      	nop
 80068a2:	bf00      	nop
 80068a4:	e7fd      	b.n	80068a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	3318      	adds	r3, #24
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fe fc1a 	bl	80050e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068b0:	4b1d      	ldr	r3, [pc, #116]	@ (8006928 <xTaskRemoveFromEventList+0xb0>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d11d      	bne.n	80068f4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	3304      	adds	r3, #4
 80068bc:	4618      	mov	r0, r3
 80068be:	f7fe fc11 	bl	80050e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068c6:	4b19      	ldr	r3, [pc, #100]	@ (800692c <xTaskRemoveFromEventList+0xb4>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d903      	bls.n	80068d6 <xTaskRemoveFromEventList+0x5e>
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d2:	4a16      	ldr	r2, [pc, #88]	@ (800692c <xTaskRemoveFromEventList+0xb4>)
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068da:	4613      	mov	r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	4413      	add	r3, r2
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	4a13      	ldr	r2, [pc, #76]	@ (8006930 <xTaskRemoveFromEventList+0xb8>)
 80068e4:	441a      	add	r2, r3
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	3304      	adds	r3, #4
 80068ea:	4619      	mov	r1, r3
 80068ec:	4610      	mov	r0, r2
 80068ee:	f7fe fb9e 	bl	800502e <vListInsertEnd>
 80068f2:	e005      	b.n	8006900 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	3318      	adds	r3, #24
 80068f8:	4619      	mov	r1, r3
 80068fa:	480e      	ldr	r0, [pc, #56]	@ (8006934 <xTaskRemoveFromEventList+0xbc>)
 80068fc:	f7fe fb97 	bl	800502e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006904:	4b0c      	ldr	r3, [pc, #48]	@ (8006938 <xTaskRemoveFromEventList+0xc0>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800690a:	429a      	cmp	r2, r3
 800690c:	d905      	bls.n	800691a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800690e:	2301      	movs	r3, #1
 8006910:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006912:	4b0a      	ldr	r3, [pc, #40]	@ (800693c <xTaskRemoveFromEventList+0xc4>)
 8006914:	2201      	movs	r2, #1
 8006916:	601a      	str	r2, [r3, #0]
 8006918:	e001      	b.n	800691e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800691a:	2300      	movs	r3, #0
 800691c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800691e:	697b      	ldr	r3, [r7, #20]
}
 8006920:	4618      	mov	r0, r3
 8006922:	3718      	adds	r7, #24
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	20000fb8 	.word	0x20000fb8
 800692c:	20000f98 	.word	0x20000f98
 8006930:	20000ac0 	.word	0x20000ac0
 8006934:	20000f50 	.word	0x20000f50
 8006938:	20000abc 	.word	0x20000abc
 800693c:	20000fa4 	.word	0x20000fa4

08006940 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006948:	4b06      	ldr	r3, [pc, #24]	@ (8006964 <vTaskInternalSetTimeOutState+0x24>)
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006950:	4b05      	ldr	r3, [pc, #20]	@ (8006968 <vTaskInternalSetTimeOutState+0x28>)
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	605a      	str	r2, [r3, #4]
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	bc80      	pop	{r7}
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	20000fa8 	.word	0x20000fa8
 8006968:	20000f94 	.word	0x20000f94

0800696c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b088      	sub	sp, #32
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d10b      	bne.n	8006994 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	613b      	str	r3, [r7, #16]
}
 800698e:	bf00      	nop
 8006990:	bf00      	nop
 8006992:	e7fd      	b.n	8006990 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d10b      	bne.n	80069b2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800699a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800699e:	f383 8811 	msr	BASEPRI, r3
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	f3bf 8f4f 	dsb	sy
 80069aa:	60fb      	str	r3, [r7, #12]
}
 80069ac:	bf00      	nop
 80069ae:	bf00      	nop
 80069b0:	e7fd      	b.n	80069ae <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80069b2:	f000 ff3b 	bl	800782c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80069b6:	4b1d      	ldr	r3, [pc, #116]	@ (8006a2c <xTaskCheckForTimeOut+0xc0>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	69ba      	ldr	r2, [r7, #24]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ce:	d102      	bne.n	80069d6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80069d0:	2300      	movs	r3, #0
 80069d2:	61fb      	str	r3, [r7, #28]
 80069d4:	e023      	b.n	8006a1e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	4b15      	ldr	r3, [pc, #84]	@ (8006a30 <xTaskCheckForTimeOut+0xc4>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d007      	beq.n	80069f2 <xTaskCheckForTimeOut+0x86>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	685b      	ldr	r3, [r3, #4]
 80069e6:	69ba      	ldr	r2, [r7, #24]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d302      	bcc.n	80069f2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80069ec:	2301      	movs	r3, #1
 80069ee:	61fb      	str	r3, [r7, #28]
 80069f0:	e015      	b.n	8006a1e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	697a      	ldr	r2, [r7, #20]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d20b      	bcs.n	8006a14 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	1ad2      	subs	r2, r2, r3
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f7ff ff99 	bl	8006940 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	61fb      	str	r3, [r7, #28]
 8006a12:	e004      	b.n	8006a1e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	2200      	movs	r2, #0
 8006a18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006a1e:	f000 ff35 	bl	800788c <vPortExitCritical>

	return xReturn;
 8006a22:	69fb      	ldr	r3, [r7, #28]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3720      	adds	r7, #32
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	20000f94 	.word	0x20000f94
 8006a30:	20000fa8 	.word	0x20000fa8

08006a34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006a34:	b480      	push	{r7}
 8006a36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006a38:	4b03      	ldr	r3, [pc, #12]	@ (8006a48 <vTaskMissedYield+0x14>)
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	601a      	str	r2, [r3, #0]
}
 8006a3e:	bf00      	nop
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bc80      	pop	{r7}
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	20000fa4 	.word	0x20000fa4

08006a4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006a54:	f000 f854 	bl	8006b00 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006a58:	4b07      	ldr	r3, [pc, #28]	@ (8006a78 <prvIdleTask+0x2c>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d907      	bls.n	8006a70 <prvIdleTask+0x24>
			{
				taskYIELD();
 8006a60:	4b06      	ldr	r3, [pc, #24]	@ (8006a7c <prvIdleTask+0x30>)
 8006a62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a66:	601a      	str	r2, [r3, #0]
 8006a68:	f3bf 8f4f 	dsb	sy
 8006a6c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8006a70:	f7fb f8aa 	bl	8001bc8 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8006a74:	e7ee      	b.n	8006a54 <prvIdleTask+0x8>
 8006a76:	bf00      	nop
 8006a78:	20000ac0 	.word	0x20000ac0
 8006a7c:	e000ed04 	.word	0xe000ed04

08006a80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006a86:	2300      	movs	r3, #0
 8006a88:	607b      	str	r3, [r7, #4]
 8006a8a:	e00c      	b.n	8006aa6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	4413      	add	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	4a12      	ldr	r2, [pc, #72]	@ (8006ae0 <prvInitialiseTaskLists+0x60>)
 8006a98:	4413      	add	r3, r2
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f7fe fa9c 	bl	8004fd8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	607b      	str	r3, [r7, #4]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2b37      	cmp	r3, #55	@ 0x37
 8006aaa:	d9ef      	bls.n	8006a8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006aac:	480d      	ldr	r0, [pc, #52]	@ (8006ae4 <prvInitialiseTaskLists+0x64>)
 8006aae:	f7fe fa93 	bl	8004fd8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006ab2:	480d      	ldr	r0, [pc, #52]	@ (8006ae8 <prvInitialiseTaskLists+0x68>)
 8006ab4:	f7fe fa90 	bl	8004fd8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006ab8:	480c      	ldr	r0, [pc, #48]	@ (8006aec <prvInitialiseTaskLists+0x6c>)
 8006aba:	f7fe fa8d 	bl	8004fd8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006abe:	480c      	ldr	r0, [pc, #48]	@ (8006af0 <prvInitialiseTaskLists+0x70>)
 8006ac0:	f7fe fa8a 	bl	8004fd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006ac4:	480b      	ldr	r0, [pc, #44]	@ (8006af4 <prvInitialiseTaskLists+0x74>)
 8006ac6:	f7fe fa87 	bl	8004fd8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006aca:	4b0b      	ldr	r3, [pc, #44]	@ (8006af8 <prvInitialiseTaskLists+0x78>)
 8006acc:	4a05      	ldr	r2, [pc, #20]	@ (8006ae4 <prvInitialiseTaskLists+0x64>)
 8006ace:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8006afc <prvInitialiseTaskLists+0x7c>)
 8006ad2:	4a05      	ldr	r2, [pc, #20]	@ (8006ae8 <prvInitialiseTaskLists+0x68>)
 8006ad4:	601a      	str	r2, [r3, #0]
}
 8006ad6:	bf00      	nop
 8006ad8:	3708      	adds	r7, #8
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	20000ac0 	.word	0x20000ac0
 8006ae4:	20000f20 	.word	0x20000f20
 8006ae8:	20000f34 	.word	0x20000f34
 8006aec:	20000f50 	.word	0x20000f50
 8006af0:	20000f64 	.word	0x20000f64
 8006af4:	20000f7c 	.word	0x20000f7c
 8006af8:	20000f48 	.word	0x20000f48
 8006afc:	20000f4c 	.word	0x20000f4c

08006b00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b082      	sub	sp, #8
 8006b04:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b06:	e019      	b.n	8006b3c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006b08:	f000 fe90 	bl	800782c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006b0c:	4b10      	ldr	r3, [pc, #64]	@ (8006b50 <prvCheckTasksWaitingTermination+0x50>)
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	3304      	adds	r3, #4
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7fe fae3 	bl	80050e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b54 <prvCheckTasksWaitingTermination+0x54>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3b01      	subs	r3, #1
 8006b24:	4a0b      	ldr	r2, [pc, #44]	@ (8006b54 <prvCheckTasksWaitingTermination+0x54>)
 8006b26:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006b28:	4b0b      	ldr	r3, [pc, #44]	@ (8006b58 <prvCheckTasksWaitingTermination+0x58>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	3b01      	subs	r3, #1
 8006b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8006b58 <prvCheckTasksWaitingTermination+0x58>)
 8006b30:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006b32:	f000 feab 	bl	800788c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f810 	bl	8006b5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006b3c:	4b06      	ldr	r3, [pc, #24]	@ (8006b58 <prvCheckTasksWaitingTermination+0x58>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d1e1      	bne.n	8006b08 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006b44:	bf00      	nop
 8006b46:	bf00      	nop
 8006b48:	3708      	adds	r7, #8
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000f64 	.word	0x20000f64
 8006b54:	20000f90 	.word	0x20000f90
 8006b58:	20000f78 	.word	0x20000f78

08006b5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	3354      	adds	r3, #84	@ 0x54
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f001 ffc1 	bl	8008af0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d108      	bne.n	8006b8a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f001 f81f 	bl	8007bc0 <vPortFree>
				vPortFree( pxTCB );
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f001 f81c 	bl	8007bc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006b88:	e019      	b.n	8006bbe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d103      	bne.n	8006b9c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f001 f813 	bl	8007bc0 <vPortFree>
	}
 8006b9a:	e010      	b.n	8006bbe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006ba2:	2b02      	cmp	r3, #2
 8006ba4:	d00b      	beq.n	8006bbe <prvDeleteTCB+0x62>
	__asm volatile
 8006ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006baa:	f383 8811 	msr	BASEPRI, r3
 8006bae:	f3bf 8f6f 	isb	sy
 8006bb2:	f3bf 8f4f 	dsb	sy
 8006bb6:	60fb      	str	r3, [r7, #12]
}
 8006bb8:	bf00      	nop
 8006bba:	bf00      	nop
 8006bbc:	e7fd      	b.n	8006bba <prvDeleteTCB+0x5e>
	}
 8006bbe:	bf00      	nop
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
	...

08006bc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006bce:	4b0e      	ldr	r3, [pc, #56]	@ (8006c08 <prvResetNextTaskUnblockTime+0x40>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d101      	bne.n	8006bdc <prvResetNextTaskUnblockTime+0x14>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e000      	b.n	8006bde <prvResetNextTaskUnblockTime+0x16>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d004      	beq.n	8006bec <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006be2:	4b0a      	ldr	r3, [pc, #40]	@ (8006c0c <prvResetNextTaskUnblockTime+0x44>)
 8006be4:	f04f 32ff 	mov.w	r2, #4294967295
 8006be8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006bea:	e008      	b.n	8006bfe <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006bec:	4b06      	ldr	r3, [pc, #24]	@ (8006c08 <prvResetNextTaskUnblockTime+0x40>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	4a04      	ldr	r2, [pc, #16]	@ (8006c0c <prvResetNextTaskUnblockTime+0x44>)
 8006bfc:	6013      	str	r3, [r2, #0]
}
 8006bfe:	bf00      	nop
 8006c00:	370c      	adds	r7, #12
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bc80      	pop	{r7}
 8006c06:	4770      	bx	lr
 8006c08:	20000f48 	.word	0x20000f48
 8006c0c:	20000fb0 	.word	0x20000fb0

08006c10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006c10:	b480      	push	{r7}
 8006c12:	b083      	sub	sp, #12
 8006c14:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006c16:	4b04      	ldr	r3, [pc, #16]	@ (8006c28 <xTaskGetCurrentTaskHandle+0x18>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006c1c:	687b      	ldr	r3, [r7, #4]
	}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	370c      	adds	r7, #12
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bc80      	pop	{r7}
 8006c26:	4770      	bx	lr
 8006c28:	20000abc 	.word	0x20000abc

08006c2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006c32:	4b0b      	ldr	r3, [pc, #44]	@ (8006c60 <xTaskGetSchedulerState+0x34>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d102      	bne.n	8006c40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	607b      	str	r3, [r7, #4]
 8006c3e:	e008      	b.n	8006c52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c40:	4b08      	ldr	r3, [pc, #32]	@ (8006c64 <xTaskGetSchedulerState+0x38>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d102      	bne.n	8006c4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006c48:	2302      	movs	r3, #2
 8006c4a:	607b      	str	r3, [r7, #4]
 8006c4c:	e001      	b.n	8006c52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006c52:	687b      	ldr	r3, [r7, #4]
	}
 8006c54:	4618      	mov	r0, r3
 8006c56:	370c      	adds	r7, #12
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bc80      	pop	{r7}
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	20000f9c 	.word	0x20000f9c
 8006c64:	20000fb8 	.word	0x20000fb8

08006c68 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b084      	sub	sp, #16
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006c74:	2300      	movs	r3, #0
 8006c76:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d056      	beq.n	8006d2c <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c82:	4b2d      	ldr	r3, [pc, #180]	@ (8006d38 <xTaskPriorityInherit+0xd0>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d246      	bcs.n	8006d1a <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	db06      	blt.n	8006ca2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c94:	4b28      	ldr	r3, [pc, #160]	@ (8006d38 <xTaskPriorityInherit+0xd0>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c9a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	6959      	ldr	r1, [r3, #20]
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006caa:	4613      	mov	r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	4413      	add	r3, r2
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	4a22      	ldr	r2, [pc, #136]	@ (8006d3c <xTaskPriorityInherit+0xd4>)
 8006cb4:	4413      	add	r3, r2
 8006cb6:	4299      	cmp	r1, r3
 8006cb8:	d101      	bne.n	8006cbe <xTaskPriorityInherit+0x56>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e000      	b.n	8006cc0 <xTaskPriorityInherit+0x58>
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d022      	beq.n	8006d0a <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	3304      	adds	r3, #4
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f7fe fa0b 	bl	80050e4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006cce:	4b1a      	ldr	r3, [pc, #104]	@ (8006d38 <xTaskPriorityInherit+0xd0>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cdc:	4b18      	ldr	r3, [pc, #96]	@ (8006d40 <xTaskPriorityInherit+0xd8>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d903      	bls.n	8006cec <xTaskPriorityInherit+0x84>
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ce8:	4a15      	ldr	r2, [pc, #84]	@ (8006d40 <xTaskPriorityInherit+0xd8>)
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4a10      	ldr	r2, [pc, #64]	@ (8006d3c <xTaskPriorityInherit+0xd4>)
 8006cfa:	441a      	add	r2, r3
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	3304      	adds	r3, #4
 8006d00:	4619      	mov	r1, r3
 8006d02:	4610      	mov	r0, r2
 8006d04:	f7fe f993 	bl	800502e <vListInsertEnd>
 8006d08:	e004      	b.n	8006d14 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d38 <xTaskPriorityInherit+0xd0>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006d14:	2301      	movs	r3, #1
 8006d16:	60fb      	str	r3, [r7, #12]
 8006d18:	e008      	b.n	8006d2c <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006d1e:	4b06      	ldr	r3, [pc, #24]	@ (8006d38 <xTaskPriorityInherit+0xd0>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d201      	bcs.n	8006d2c <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
	}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	20000abc 	.word	0x20000abc
 8006d3c:	20000ac0 	.word	0x20000ac0
 8006d40:	20000f98 	.word	0x20000f98

08006d44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b086      	sub	sp, #24
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006d50:	2300      	movs	r3, #0
 8006d52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d058      	beq.n	8006e0c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8006e18 <xTaskPriorityDisinherit+0xd4>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	693a      	ldr	r2, [r7, #16]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d00b      	beq.n	8006d7c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d68:	f383 8811 	msr	BASEPRI, r3
 8006d6c:	f3bf 8f6f 	isb	sy
 8006d70:	f3bf 8f4f 	dsb	sy
 8006d74:	60fb      	str	r3, [r7, #12]
}
 8006d76:	bf00      	nop
 8006d78:	bf00      	nop
 8006d7a:	e7fd      	b.n	8006d78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10b      	bne.n	8006d9c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d88:	f383 8811 	msr	BASEPRI, r3
 8006d8c:	f3bf 8f6f 	isb	sy
 8006d90:	f3bf 8f4f 	dsb	sy
 8006d94:	60bb      	str	r3, [r7, #8]
}
 8006d96:	bf00      	nop
 8006d98:	bf00      	nop
 8006d9a:	e7fd      	b.n	8006d98 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006da0:	1e5a      	subs	r2, r3, #1
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d02c      	beq.n	8006e0c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d128      	bne.n	8006e0c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	3304      	adds	r3, #4
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f7fe f990 	bl	80050e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006dd4:	693b      	ldr	r3, [r7, #16]
 8006dd6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8006e1c <xTaskPriorityDisinherit+0xd8>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d903      	bls.n	8006dec <xTaskPriorityDisinherit+0xa8>
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de8:	4a0c      	ldr	r2, [pc, #48]	@ (8006e1c <xTaskPriorityDisinherit+0xd8>)
 8006dea:	6013      	str	r3, [r2, #0]
 8006dec:	693b      	ldr	r3, [r7, #16]
 8006dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006df0:	4613      	mov	r3, r2
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	4413      	add	r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	4a09      	ldr	r2, [pc, #36]	@ (8006e20 <xTaskPriorityDisinherit+0xdc>)
 8006dfa:	441a      	add	r2, r3
 8006dfc:	693b      	ldr	r3, [r7, #16]
 8006dfe:	3304      	adds	r3, #4
 8006e00:	4619      	mov	r1, r3
 8006e02:	4610      	mov	r0, r2
 8006e04:	f7fe f913 	bl	800502e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e0c:	697b      	ldr	r3, [r7, #20]
	}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop
 8006e18:	20000abc 	.word	0x20000abc
 8006e1c:	20000f98 	.word	0x20000f98
 8006e20:	20000ac0 	.word	0x20000ac0

08006e24 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b088      	sub	sp, #32
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006e32:	2301      	movs	r3, #1
 8006e34:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d071      	beq.n	8006f20 <vTaskPriorityDisinheritAfterTimeout+0xfc>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d10b      	bne.n	8006e5c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e48:	f383 8811 	msr	BASEPRI, r3
 8006e4c:	f3bf 8f6f 	isb	sy
 8006e50:	f3bf 8f4f 	dsb	sy
 8006e54:	60fb      	str	r3, [r7, #12]
}
 8006e56:	bf00      	nop
 8006e58:	bf00      	nop
 8006e5a:	e7fd      	b.n	8006e58 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e60:	683a      	ldr	r2, [r7, #0]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d902      	bls.n	8006e6c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	61fb      	str	r3, [r7, #28]
 8006e6a:	e002      	b.n	8006e72 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e70:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e76:	69fa      	ldr	r2, [r7, #28]
 8006e78:	429a      	cmp	r2, r3
 8006e7a:	d051      	beq.n	8006f20 <vTaskPriorityDisinheritAfterTimeout+0xfc>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d14c      	bne.n	8006f20 <vTaskPriorityDisinheritAfterTimeout+0xfc>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006e86:	4b28      	ldr	r3, [pc, #160]	@ (8006f28 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69ba      	ldr	r2, [r7, #24]
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d10b      	bne.n	8006ea8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	f3bf 8f6f 	isb	sy
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	60bb      	str	r3, [r7, #8]
}
 8006ea2:	bf00      	nop
 8006ea4:	bf00      	nop
 8006ea6:	e7fd      	b.n	8006ea4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006ea8:	69bb      	ldr	r3, [r7, #24]
 8006eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	69fa      	ldr	r2, [r7, #28]
 8006eb2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	699b      	ldr	r3, [r3, #24]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	db04      	blt.n	8006ec6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	6959      	ldr	r1, [r3, #20]
 8006eca:	693a      	ldr	r2, [r7, #16]
 8006ecc:	4613      	mov	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	4413      	add	r3, r2
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	4a15      	ldr	r2, [pc, #84]	@ (8006f2c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8006ed6:	4413      	add	r3, r2
 8006ed8:	4299      	cmp	r1, r3
 8006eda:	d101      	bne.n	8006ee0 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8006edc:	2301      	movs	r3, #1
 8006ede:	e000      	b.n	8006ee2 <vTaskPriorityDisinheritAfterTimeout+0xbe>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d01c      	beq.n	8006f20 <vTaskPriorityDisinheritAfterTimeout+0xfc>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	3304      	adds	r3, #4
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7fe f8fa 	bl	80050e4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006ef0:	69bb      	ldr	r3, [r7, #24]
 8006ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8006f30 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d903      	bls.n	8006f04 <vTaskPriorityDisinheritAfterTimeout+0xe0>
 8006efc:	69bb      	ldr	r3, [r7, #24]
 8006efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f00:	4a0b      	ldr	r2, [pc, #44]	@ (8006f30 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8006f02:	6013      	str	r3, [r2, #0]
 8006f04:	69bb      	ldr	r3, [r7, #24]
 8006f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f08:	4613      	mov	r3, r2
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	4413      	add	r3, r2
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	4a06      	ldr	r2, [pc, #24]	@ (8006f2c <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8006f12:	441a      	add	r2, r3
 8006f14:	69bb      	ldr	r3, [r7, #24]
 8006f16:	3304      	adds	r3, #4
 8006f18:	4619      	mov	r1, r3
 8006f1a:	4610      	mov	r0, r2
 8006f1c:	f7fe f887 	bl	800502e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f20:	bf00      	nop
 8006f22:	3720      	adds	r7, #32
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	20000abc 	.word	0x20000abc
 8006f2c:	20000ac0 	.word	0x20000ac0
 8006f30:	20000f98 	.word	0x20000f98

08006f34 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006f34:	b480      	push	{r7}
 8006f36:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006f38:	4b07      	ldr	r3, [pc, #28]	@ (8006f58 <pvTaskIncrementMutexHeldCount+0x24>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d004      	beq.n	8006f4a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006f40:	4b05      	ldr	r3, [pc, #20]	@ (8006f58 <pvTaskIncrementMutexHeldCount+0x24>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f46:	3201      	adds	r2, #1
 8006f48:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006f4a:	4b03      	ldr	r3, [pc, #12]	@ (8006f58 <pvTaskIncrementMutexHeldCount+0x24>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
	}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bc80      	pop	{r7}
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop
 8006f58:	20000abc 	.word	0x20000abc

08006f5c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f66:	4b21      	ldr	r3, [pc, #132]	@ (8006fec <prvAddCurrentTaskToDelayedList+0x90>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f6c:	4b20      	ldr	r3, [pc, #128]	@ (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	3304      	adds	r3, #4
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe f8b6 	bl	80050e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f7e:	d10a      	bne.n	8006f96 <prvAddCurrentTaskToDelayedList+0x3a>
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d007      	beq.n	8006f96 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f86:	4b1a      	ldr	r3, [pc, #104]	@ (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	4619      	mov	r1, r3
 8006f8e:	4819      	ldr	r0, [pc, #100]	@ (8006ff4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006f90:	f7fe f84d 	bl	800502e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006f94:	e026      	b.n	8006fe4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006f96:	68fa      	ldr	r2, [r7, #12]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	4413      	add	r3, r2
 8006f9c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f9e:	4b14      	ldr	r3, [pc, #80]	@ (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68ba      	ldr	r2, [r7, #8]
 8006fa4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d209      	bcs.n	8006fc2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fae:	4b12      	ldr	r3, [pc, #72]	@ (8006ff8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3304      	adds	r3, #4
 8006fb8:	4619      	mov	r1, r3
 8006fba:	4610      	mov	r0, r2
 8006fbc:	f7fe f85a 	bl	8005074 <vListInsert>
}
 8006fc0:	e010      	b.n	8006fe4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fc2:	4b0e      	ldr	r3, [pc, #56]	@ (8006ffc <prvAddCurrentTaskToDelayedList+0xa0>)
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3304      	adds	r3, #4
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4610      	mov	r0, r2
 8006fd0:	f7fe f850 	bl	8005074 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8007000 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68ba      	ldr	r2, [r7, #8]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d202      	bcs.n	8006fe4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006fde:	4a08      	ldr	r2, [pc, #32]	@ (8007000 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	6013      	str	r3, [r2, #0]
}
 8006fe4:	bf00      	nop
 8006fe6:	3710      	adds	r7, #16
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	20000f94 	.word	0x20000f94
 8006ff0:	20000abc 	.word	0x20000abc
 8006ff4:	20000f7c 	.word	0x20000f7c
 8006ff8:	20000f4c 	.word	0x20000f4c
 8006ffc:	20000f48 	.word	0x20000f48
 8007000:	20000fb0 	.word	0x20000fb0

08007004 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b08a      	sub	sp, #40	@ 0x28
 8007008:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800700a:	2300      	movs	r3, #0
 800700c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800700e:	f000 fad9 	bl	80075c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007012:	4b1d      	ldr	r3, [pc, #116]	@ (8007088 <xTimerCreateTimerTask+0x84>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d021      	beq.n	800705e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800701a:	2300      	movs	r3, #0
 800701c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800701e:	2300      	movs	r3, #0
 8007020:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007022:	1d3a      	adds	r2, r7, #4
 8007024:	f107 0108 	add.w	r1, r7, #8
 8007028:	f107 030c 	add.w	r3, r7, #12
 800702c:	4618      	mov	r0, r3
 800702e:	f7fd ffb9 	bl	8004fa4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007032:	6879      	ldr	r1, [r7, #4]
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	9202      	str	r2, [sp, #8]
 800703a:	9301      	str	r3, [sp, #4]
 800703c:	2302      	movs	r3, #2
 800703e:	9300      	str	r3, [sp, #0]
 8007040:	2300      	movs	r3, #0
 8007042:	460a      	mov	r2, r1
 8007044:	4911      	ldr	r1, [pc, #68]	@ (800708c <xTimerCreateTimerTask+0x88>)
 8007046:	4812      	ldr	r0, [pc, #72]	@ (8007090 <xTimerCreateTimerTask+0x8c>)
 8007048:	f7fe ff8c 	bl	8005f64 <xTaskCreateStatic>
 800704c:	4603      	mov	r3, r0
 800704e:	4a11      	ldr	r2, [pc, #68]	@ (8007094 <xTimerCreateTimerTask+0x90>)
 8007050:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007052:	4b10      	ldr	r3, [pc, #64]	@ (8007094 <xTimerCreateTimerTask+0x90>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d001      	beq.n	800705e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800705a:	2301      	movs	r3, #1
 800705c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d10b      	bne.n	800707c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007068:	f383 8811 	msr	BASEPRI, r3
 800706c:	f3bf 8f6f 	isb	sy
 8007070:	f3bf 8f4f 	dsb	sy
 8007074:	613b      	str	r3, [r7, #16]
}
 8007076:	bf00      	nop
 8007078:	bf00      	nop
 800707a:	e7fd      	b.n	8007078 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800707c:	697b      	ldr	r3, [r7, #20]
}
 800707e:	4618      	mov	r0, r3
 8007080:	3718      	adds	r7, #24
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	20000fec 	.word	0x20000fec
 800708c:	0800a93c 	.word	0x0800a93c
 8007090:	080071b9 	.word	0x080071b9
 8007094:	20000ff0 	.word	0x20000ff0

08007098 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b08a      	sub	sp, #40	@ 0x28
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	607a      	str	r2, [r7, #4]
 80070a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80070a6:	2300      	movs	r3, #0
 80070a8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d10b      	bne.n	80070c8 <xTimerGenericCommand+0x30>
	__asm volatile
 80070b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b4:	f383 8811 	msr	BASEPRI, r3
 80070b8:	f3bf 8f6f 	isb	sy
 80070bc:	f3bf 8f4f 	dsb	sy
 80070c0:	623b      	str	r3, [r7, #32]
}
 80070c2:	bf00      	nop
 80070c4:	bf00      	nop
 80070c6:	e7fd      	b.n	80070c4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80070c8:	4b19      	ldr	r3, [pc, #100]	@ (8007130 <xTimerGenericCommand+0x98>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d02a      	beq.n	8007126 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	2b05      	cmp	r3, #5
 80070e0:	dc18      	bgt.n	8007114 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80070e2:	f7ff fda3 	bl	8006c2c <xTaskGetSchedulerState>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d109      	bne.n	8007100 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80070ec:	4b10      	ldr	r3, [pc, #64]	@ (8007130 <xTimerGenericCommand+0x98>)
 80070ee:	6818      	ldr	r0, [r3, #0]
 80070f0:	f107 0110 	add.w	r1, r7, #16
 80070f4:	2300      	movs	r3, #0
 80070f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070f8:	f7fe fa20 	bl	800553c <xQueueGenericSend>
 80070fc:	6278      	str	r0, [r7, #36]	@ 0x24
 80070fe:	e012      	b.n	8007126 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007100:	4b0b      	ldr	r3, [pc, #44]	@ (8007130 <xTimerGenericCommand+0x98>)
 8007102:	6818      	ldr	r0, [r3, #0]
 8007104:	f107 0110 	add.w	r1, r7, #16
 8007108:	2300      	movs	r3, #0
 800710a:	2200      	movs	r2, #0
 800710c:	f7fe fa16 	bl	800553c <xQueueGenericSend>
 8007110:	6278      	str	r0, [r7, #36]	@ 0x24
 8007112:	e008      	b.n	8007126 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007114:	4b06      	ldr	r3, [pc, #24]	@ (8007130 <xTimerGenericCommand+0x98>)
 8007116:	6818      	ldr	r0, [r3, #0]
 8007118:	f107 0110 	add.w	r1, r7, #16
 800711c:	2300      	movs	r3, #0
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	f7fe fb0e 	bl	8005740 <xQueueGenericSendFromISR>
 8007124:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007128:	4618      	mov	r0, r3
 800712a:	3728      	adds	r7, #40	@ 0x28
 800712c:	46bd      	mov	sp, r7
 800712e:	bd80      	pop	{r7, pc}
 8007130:	20000fec 	.word	0x20000fec

08007134 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b088      	sub	sp, #32
 8007138:	af02      	add	r7, sp, #8
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800713e:	4b1d      	ldr	r3, [pc, #116]	@ (80071b4 <prvProcessExpiredTimer+0x80>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68db      	ldr	r3, [r3, #12]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	3304      	adds	r3, #4
 800714c:	4618      	mov	r0, r3
 800714e:	f7fd ffc9 	bl	80050e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	69db      	ldr	r3, [r3, #28]
 8007156:	2b01      	cmp	r3, #1
 8007158:	d123      	bne.n	80071a2 <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	699a      	ldr	r2, [r3, #24]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	18d1      	adds	r1, r2, r3
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	6978      	ldr	r0, [r7, #20]
 8007168:	f000 f8cc 	bl	8007304 <prvInsertTimerInActiveList>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	d017      	beq.n	80071a2 <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007172:	2300      	movs	r3, #0
 8007174:	9300      	str	r3, [sp, #0]
 8007176:	2300      	movs	r3, #0
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	2100      	movs	r1, #0
 800717c:	6978      	ldr	r0, [r7, #20]
 800717e:	f7ff ff8b 	bl	8007098 <xTimerGenericCommand>
 8007182:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d10b      	bne.n	80071a2 <prvProcessExpiredTimer+0x6e>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	60fb      	str	r3, [r7, #12]
}
 800719c:	bf00      	nop
 800719e:	bf00      	nop
 80071a0:	e7fd      	b.n	800719e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a6:	6978      	ldr	r0, [r7, #20]
 80071a8:	4798      	blx	r3
}
 80071aa:	bf00      	nop
 80071ac:	3718      	adds	r7, #24
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	20000fe4 	.word	0x20000fe4

080071b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80071c0:	f107 0308 	add.w	r3, r7, #8
 80071c4:	4618      	mov	r0, r3
 80071c6:	f000 f859 	bl	800727c <prvGetNextExpireTime>
 80071ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	4619      	mov	r1, r3
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f000 f805 	bl	80071e0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80071d6:	f000 f8d7 	bl	8007388 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80071da:	bf00      	nop
 80071dc:	e7f0      	b.n	80071c0 <prvTimerTask+0x8>
	...

080071e0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80071ea:	f7ff f915 	bl	8006418 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80071ee:	f107 0308 	add.w	r3, r7, #8
 80071f2:	4618      	mov	r0, r3
 80071f4:	f000 f866 	bl	80072c4 <prvSampleTimeNow>
 80071f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d130      	bne.n	8007262 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10a      	bne.n	800721c <prvProcessTimerOrBlockTask+0x3c>
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	429a      	cmp	r2, r3
 800720c:	d806      	bhi.n	800721c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800720e:	f7ff f911 	bl	8006434 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007212:	68f9      	ldr	r1, [r7, #12]
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f7ff ff8d 	bl	8007134 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800721a:	e024      	b.n	8007266 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d008      	beq.n	8007234 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007222:	4b13      	ldr	r3, [pc, #76]	@ (8007270 <prvProcessTimerOrBlockTask+0x90>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	bf0c      	ite	eq
 800722c:	2301      	moveq	r3, #1
 800722e:	2300      	movne	r3, #0
 8007230:	b2db      	uxtb	r3, r3
 8007232:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007234:	4b0f      	ldr	r3, [pc, #60]	@ (8007274 <prvProcessTimerOrBlockTask+0x94>)
 8007236:	6818      	ldr	r0, [r3, #0]
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	683a      	ldr	r2, [r7, #0]
 8007240:	4619      	mov	r1, r3
 8007242:	f7fe fe5b 	bl	8005efc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007246:	f7ff f8f5 	bl	8006434 <xTaskResumeAll>
 800724a:	4603      	mov	r3, r0
 800724c:	2b00      	cmp	r3, #0
 800724e:	d10a      	bne.n	8007266 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007250:	4b09      	ldr	r3, [pc, #36]	@ (8007278 <prvProcessTimerOrBlockTask+0x98>)
 8007252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007256:	601a      	str	r2, [r3, #0]
 8007258:	f3bf 8f4f 	dsb	sy
 800725c:	f3bf 8f6f 	isb	sy
}
 8007260:	e001      	b.n	8007266 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007262:	f7ff f8e7 	bl	8006434 <xTaskResumeAll>
}
 8007266:	bf00      	nop
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}
 800726e:	bf00      	nop
 8007270:	20000fe8 	.word	0x20000fe8
 8007274:	20000fec 	.word	0x20000fec
 8007278:	e000ed04 	.word	0xe000ed04

0800727c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800727c:	b480      	push	{r7}
 800727e:	b085      	sub	sp, #20
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007284:	4b0e      	ldr	r3, [pc, #56]	@ (80072c0 <prvGetNextExpireTime+0x44>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	bf0c      	ite	eq
 800728e:	2301      	moveq	r3, #1
 8007290:	2300      	movne	r3, #0
 8007292:	b2db      	uxtb	r3, r3
 8007294:	461a      	mov	r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d105      	bne.n	80072ae <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80072a2:	4b07      	ldr	r3, [pc, #28]	@ (80072c0 <prvGetNextExpireTime+0x44>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	68db      	ldr	r3, [r3, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	60fb      	str	r3, [r7, #12]
 80072ac:	e001      	b.n	80072b2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80072ae:	2300      	movs	r3, #0
 80072b0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80072b2:	68fb      	ldr	r3, [r7, #12]
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3714      	adds	r7, #20
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bc80      	pop	{r7}
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	20000fe4 	.word	0x20000fe4

080072c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80072cc:	f7ff f950 	bl	8006570 <xTaskGetTickCount>
 80072d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80072d2:	4b0b      	ldr	r3, [pc, #44]	@ (8007300 <prvSampleTimeNow+0x3c>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	429a      	cmp	r2, r3
 80072da:	d205      	bcs.n	80072e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80072dc:	f000 f910 	bl	8007500 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	601a      	str	r2, [r3, #0]
 80072e6:	e002      	b.n	80072ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80072ee:	4a04      	ldr	r2, [pc, #16]	@ (8007300 <prvSampleTimeNow+0x3c>)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80072f4:	68fb      	ldr	r3, [r7, #12]
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3710      	adds	r7, #16
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
 80072fe:	bf00      	nop
 8007300:	20000ff4 	.word	0x20000ff4

08007304 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b086      	sub	sp, #24
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	60b9      	str	r1, [r7, #8]
 800730e:	607a      	str	r2, [r7, #4]
 8007310:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007312:	2300      	movs	r3, #0
 8007314:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	429a      	cmp	r2, r3
 8007328:	d812      	bhi.n	8007350 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	1ad2      	subs	r2, r2, r3
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	429a      	cmp	r2, r3
 8007336:	d302      	bcc.n	800733e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007338:	2301      	movs	r3, #1
 800733a:	617b      	str	r3, [r7, #20]
 800733c:	e01b      	b.n	8007376 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800733e:	4b10      	ldr	r3, [pc, #64]	@ (8007380 <prvInsertTimerInActiveList+0x7c>)
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	3304      	adds	r3, #4
 8007346:	4619      	mov	r1, r3
 8007348:	4610      	mov	r0, r2
 800734a:	f7fd fe93 	bl	8005074 <vListInsert>
 800734e:	e012      	b.n	8007376 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	429a      	cmp	r2, r3
 8007356:	d206      	bcs.n	8007366 <prvInsertTimerInActiveList+0x62>
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	429a      	cmp	r2, r3
 800735e:	d302      	bcc.n	8007366 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007360:	2301      	movs	r3, #1
 8007362:	617b      	str	r3, [r7, #20]
 8007364:	e007      	b.n	8007376 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007366:	4b07      	ldr	r3, [pc, #28]	@ (8007384 <prvInsertTimerInActiveList+0x80>)
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	3304      	adds	r3, #4
 800736e:	4619      	mov	r1, r3
 8007370:	4610      	mov	r0, r2
 8007372:	f7fd fe7f 	bl	8005074 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007376:	697b      	ldr	r3, [r7, #20]
}
 8007378:	4618      	mov	r0, r3
 800737a:	3718      	adds	r7, #24
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}
 8007380:	20000fe8 	.word	0x20000fe8
 8007384:	20000fe4 	.word	0x20000fe4

08007388 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b08e      	sub	sp, #56	@ 0x38
 800738c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800738e:	e0a5      	b.n	80074dc <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2b00      	cmp	r3, #0
 8007394:	da19      	bge.n	80073ca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007396:	1d3b      	adds	r3, r7, #4
 8007398:	3304      	adds	r3, #4
 800739a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800739c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d10b      	bne.n	80073ba <prvProcessReceivedCommands+0x32>
	__asm volatile
 80073a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a6:	f383 8811 	msr	BASEPRI, r3
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	61fb      	str	r3, [r7, #28]
}
 80073b4:	bf00      	nop
 80073b6:	bf00      	nop
 80073b8:	e7fd      	b.n	80073b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80073ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073c0:	6850      	ldr	r0, [r2, #4]
 80073c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073c4:	6892      	ldr	r2, [r2, #8]
 80073c6:	4611      	mov	r1, r2
 80073c8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f2c0 8085 	blt.w	80074dc <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80073d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d004      	beq.n	80073e8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80073de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e0:	3304      	adds	r3, #4
 80073e2:	4618      	mov	r0, r3
 80073e4:	f7fd fe7e 	bl	80050e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80073e8:	463b      	mov	r3, r7
 80073ea:	4618      	mov	r0, r3
 80073ec:	f7ff ff6a 	bl	80072c4 <prvSampleTimeNow>
 80073f0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b09      	cmp	r3, #9
 80073f6:	d86c      	bhi.n	80074d2 <prvProcessReceivedCommands+0x14a>
 80073f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007400 <prvProcessReceivedCommands+0x78>)
 80073fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073fe:	bf00      	nop
 8007400:	08007429 	.word	0x08007429
 8007404:	08007429 	.word	0x08007429
 8007408:	08007429 	.word	0x08007429
 800740c:	080074d3 	.word	0x080074d3
 8007410:	08007487 	.word	0x08007487
 8007414:	080074c1 	.word	0x080074c1
 8007418:	08007429 	.word	0x08007429
 800741c:	08007429 	.word	0x08007429
 8007420:	080074d3 	.word	0x080074d3
 8007424:	08007487 	.word	0x08007487
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007428:	68ba      	ldr	r2, [r7, #8]
 800742a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742c:	699b      	ldr	r3, [r3, #24]
 800742e:	18d1      	adds	r1, r2, r3
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007434:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007436:	f7ff ff65 	bl	8007304 <prvInsertTimerInActiveList>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d04a      	beq.n	80074d6 <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007444:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007446:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800744a:	69db      	ldr	r3, [r3, #28]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d142      	bne.n	80074d6 <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007450:	68ba      	ldr	r2, [r7, #8]
 8007452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	441a      	add	r2, r3
 8007458:	2300      	movs	r3, #0
 800745a:	9300      	str	r3, [sp, #0]
 800745c:	2300      	movs	r3, #0
 800745e:	2100      	movs	r1, #0
 8007460:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007462:	f7ff fe19 	bl	8007098 <xTimerGenericCommand>
 8007466:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007468:	6a3b      	ldr	r3, [r7, #32]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d133      	bne.n	80074d6 <prvProcessReceivedCommands+0x14e>
	__asm volatile
 800746e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007472:	f383 8811 	msr	BASEPRI, r3
 8007476:	f3bf 8f6f 	isb	sy
 800747a:	f3bf 8f4f 	dsb	sy
 800747e:	61bb      	str	r3, [r7, #24]
}
 8007480:	bf00      	nop
 8007482:	bf00      	nop
 8007484:	e7fd      	b.n	8007482 <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007486:	68ba      	ldr	r2, [r7, #8]
 8007488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800748a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800748c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800748e:	699b      	ldr	r3, [r3, #24]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10b      	bne.n	80074ac <prvProcessReceivedCommands+0x124>
	__asm volatile
 8007494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007498:	f383 8811 	msr	BASEPRI, r3
 800749c:	f3bf 8f6f 	isb	sy
 80074a0:	f3bf 8f4f 	dsb	sy
 80074a4:	617b      	str	r3, [r7, #20]
}
 80074a6:	bf00      	nop
 80074a8:	bf00      	nop
 80074aa:	e7fd      	b.n	80074a8 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80074ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ae:	699a      	ldr	r2, [r3, #24]
 80074b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b2:	18d1      	adds	r1, r2, r3
 80074b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074ba:	f7ff ff23 	bl	8007304 <prvInsertTimerInActiveList>
					break;
 80074be:	e00d      	b.n	80074dc <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80074c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d107      	bne.n	80074da <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 80074ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074cc:	f000 fb78 	bl	8007bc0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80074d0:	e003      	b.n	80074da <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 80074d2:	bf00      	nop
 80074d4:	e002      	b.n	80074dc <prvProcessReceivedCommands+0x154>
					break;
 80074d6:	bf00      	nop
 80074d8:	e000      	b.n	80074dc <prvProcessReceivedCommands+0x154>
					break;
 80074da:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80074dc:	4b07      	ldr	r3, [pc, #28]	@ (80074fc <prvProcessReceivedCommands+0x174>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	1d39      	adds	r1, r7, #4
 80074e2:	2200      	movs	r2, #0
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7fe f9c7 	bl	8005878 <xQueueReceive>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f47f af4f 	bne.w	8007390 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80074f2:	bf00      	nop
 80074f4:	bf00      	nop
 80074f6:	3730      	adds	r7, #48	@ 0x30
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}
 80074fc:	20000fec 	.word	0x20000fec

08007500 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b088      	sub	sp, #32
 8007504:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007506:	e046      	b.n	8007596 <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007508:	4b2c      	ldr	r3, [pc, #176]	@ (80075bc <prvSwitchTimerLists+0xbc>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007512:	4b2a      	ldr	r3, [pc, #168]	@ (80075bc <prvSwitchTimerLists+0xbc>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	3304      	adds	r3, #4
 8007520:	4618      	mov	r0, r3
 8007522:	f7fd fddf 	bl	80050e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	69db      	ldr	r3, [r3, #28]
 8007532:	2b01      	cmp	r3, #1
 8007534:	d12f      	bne.n	8007596 <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	693a      	ldr	r2, [r7, #16]
 800753c:	4413      	add	r3, r2
 800753e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007540:	68ba      	ldr	r2, [r7, #8]
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	429a      	cmp	r2, r3
 8007546:	d90e      	bls.n	8007566 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	68ba      	ldr	r2, [r7, #8]
 800754c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	68fa      	ldr	r2, [r7, #12]
 8007552:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007554:	4b19      	ldr	r3, [pc, #100]	@ (80075bc <prvSwitchTimerLists+0xbc>)
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	3304      	adds	r3, #4
 800755c:	4619      	mov	r1, r3
 800755e:	4610      	mov	r0, r2
 8007560:	f7fd fd88 	bl	8005074 <vListInsert>
 8007564:	e017      	b.n	8007596 <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007566:	2300      	movs	r3, #0
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	2300      	movs	r3, #0
 800756c:	693a      	ldr	r2, [r7, #16]
 800756e:	2100      	movs	r1, #0
 8007570:	68f8      	ldr	r0, [r7, #12]
 8007572:	f7ff fd91 	bl	8007098 <xTimerGenericCommand>
 8007576:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d10b      	bne.n	8007596 <prvSwitchTimerLists+0x96>
	__asm volatile
 800757e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007582:	f383 8811 	msr	BASEPRI, r3
 8007586:	f3bf 8f6f 	isb	sy
 800758a:	f3bf 8f4f 	dsb	sy
 800758e:	603b      	str	r3, [r7, #0]
}
 8007590:	bf00      	nop
 8007592:	bf00      	nop
 8007594:	e7fd      	b.n	8007592 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007596:	4b09      	ldr	r3, [pc, #36]	@ (80075bc <prvSwitchTimerLists+0xbc>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d1b3      	bne.n	8007508 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80075a0:	4b06      	ldr	r3, [pc, #24]	@ (80075bc <prvSwitchTimerLists+0xbc>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80075a6:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <prvSwitchTimerLists+0xc0>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a04      	ldr	r2, [pc, #16]	@ (80075bc <prvSwitchTimerLists+0xbc>)
 80075ac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80075ae:	4a04      	ldr	r2, [pc, #16]	@ (80075c0 <prvSwitchTimerLists+0xc0>)
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	6013      	str	r3, [r2, #0]
}
 80075b4:	bf00      	nop
 80075b6:	3718      	adds	r7, #24
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	20000fe4 	.word	0x20000fe4
 80075c0:	20000fe8 	.word	0x20000fe8

080075c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80075ca:	f000 f92f 	bl	800782c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80075ce:	4b15      	ldr	r3, [pc, #84]	@ (8007624 <prvCheckForValidListAndQueue+0x60>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d120      	bne.n	8007618 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80075d6:	4814      	ldr	r0, [pc, #80]	@ (8007628 <prvCheckForValidListAndQueue+0x64>)
 80075d8:	f7fd fcfe 	bl	8004fd8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80075dc:	4813      	ldr	r0, [pc, #76]	@ (800762c <prvCheckForValidListAndQueue+0x68>)
 80075de:	f7fd fcfb 	bl	8004fd8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80075e2:	4b13      	ldr	r3, [pc, #76]	@ (8007630 <prvCheckForValidListAndQueue+0x6c>)
 80075e4:	4a10      	ldr	r2, [pc, #64]	@ (8007628 <prvCheckForValidListAndQueue+0x64>)
 80075e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80075e8:	4b12      	ldr	r3, [pc, #72]	@ (8007634 <prvCheckForValidListAndQueue+0x70>)
 80075ea:	4a10      	ldr	r2, [pc, #64]	@ (800762c <prvCheckForValidListAndQueue+0x68>)
 80075ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80075ee:	2300      	movs	r3, #0
 80075f0:	9300      	str	r3, [sp, #0]
 80075f2:	4b11      	ldr	r3, [pc, #68]	@ (8007638 <prvCheckForValidListAndQueue+0x74>)
 80075f4:	4a11      	ldr	r2, [pc, #68]	@ (800763c <prvCheckForValidListAndQueue+0x78>)
 80075f6:	2110      	movs	r1, #16
 80075f8:	200a      	movs	r0, #10
 80075fa:	f7fd fe07 	bl	800520c <xQueueGenericCreateStatic>
 80075fe:	4603      	mov	r3, r0
 8007600:	4a08      	ldr	r2, [pc, #32]	@ (8007624 <prvCheckForValidListAndQueue+0x60>)
 8007602:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007604:	4b07      	ldr	r3, [pc, #28]	@ (8007624 <prvCheckForValidListAndQueue+0x60>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d005      	beq.n	8007618 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800760c:	4b05      	ldr	r3, [pc, #20]	@ (8007624 <prvCheckForValidListAndQueue+0x60>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	490b      	ldr	r1, [pc, #44]	@ (8007640 <prvCheckForValidListAndQueue+0x7c>)
 8007612:	4618      	mov	r0, r3
 8007614:	f7fe fc4a 	bl	8005eac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007618:	f000 f938 	bl	800788c <vPortExitCritical>
}
 800761c:	bf00      	nop
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	20000fec 	.word	0x20000fec
 8007628:	20000fbc 	.word	0x20000fbc
 800762c:	20000fd0 	.word	0x20000fd0
 8007630:	20000fe4 	.word	0x20000fe4
 8007634:	20000fe8 	.word	0x20000fe8
 8007638:	20001098 	.word	0x20001098
 800763c:	20000ff8 	.word	0x20000ff8
 8007640:	0800a944 	.word	0x0800a944

08007644 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	3b04      	subs	r3, #4
 8007654:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800765c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	3b04      	subs	r3, #4
 8007662:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	f023 0201 	bic.w	r2, r3, #1
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	3b04      	subs	r3, #4
 8007672:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007674:	4a08      	ldr	r2, [pc, #32]	@ (8007698 <pxPortInitialiseStack+0x54>)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	3b14      	subs	r3, #20
 800767e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	3b20      	subs	r3, #32
 800768a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800768c:	68fb      	ldr	r3, [r7, #12]
}
 800768e:	4618      	mov	r0, r3
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	bc80      	pop	{r7}
 8007696:	4770      	bx	lr
 8007698:	0800769d 	.word	0x0800769d

0800769c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800769c:	b480      	push	{r7}
 800769e:	b085      	sub	sp, #20
 80076a0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80076a2:	2300      	movs	r3, #0
 80076a4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80076a6:	4b12      	ldr	r3, [pc, #72]	@ (80076f0 <prvTaskExitError+0x54>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076ae:	d00b      	beq.n	80076c8 <prvTaskExitError+0x2c>
	__asm volatile
 80076b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b4:	f383 8811 	msr	BASEPRI, r3
 80076b8:	f3bf 8f6f 	isb	sy
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	60fb      	str	r3, [r7, #12]
}
 80076c2:	bf00      	nop
 80076c4:	bf00      	nop
 80076c6:	e7fd      	b.n	80076c4 <prvTaskExitError+0x28>
	__asm volatile
 80076c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076cc:	f383 8811 	msr	BASEPRI, r3
 80076d0:	f3bf 8f6f 	isb	sy
 80076d4:	f3bf 8f4f 	dsb	sy
 80076d8:	60bb      	str	r3, [r7, #8]
}
 80076da:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076dc:	bf00      	nop
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d0fc      	beq.n	80076de <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80076e4:	bf00      	nop
 80076e6:	bf00      	nop
 80076e8:	3714      	adds	r7, #20
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bc80      	pop	{r7}
 80076ee:	4770      	bx	lr
 80076f0:	2000000c 	.word	0x2000000c
	...

08007700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007700:	4b07      	ldr	r3, [pc, #28]	@ (8007720 <pxCurrentTCBConst2>)
 8007702:	6819      	ldr	r1, [r3, #0]
 8007704:	6808      	ldr	r0, [r1, #0]
 8007706:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800770a:	f380 8809 	msr	PSP, r0
 800770e:	f3bf 8f6f 	isb	sy
 8007712:	f04f 0000 	mov.w	r0, #0
 8007716:	f380 8811 	msr	BASEPRI, r0
 800771a:	f04e 0e0d 	orr.w	lr, lr, #13
 800771e:	4770      	bx	lr

08007720 <pxCurrentTCBConst2>:
 8007720:	20000abc 	.word	0x20000abc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007724:	bf00      	nop
 8007726:	bf00      	nop

08007728 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007728:	4806      	ldr	r0, [pc, #24]	@ (8007744 <prvPortStartFirstTask+0x1c>)
 800772a:	6800      	ldr	r0, [r0, #0]
 800772c:	6800      	ldr	r0, [r0, #0]
 800772e:	f380 8808 	msr	MSP, r0
 8007732:	b662      	cpsie	i
 8007734:	b661      	cpsie	f
 8007736:	f3bf 8f4f 	dsb	sy
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	df00      	svc	0
 8007740:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007742:	bf00      	nop
 8007744:	e000ed08 	.word	0xe000ed08

08007748 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b084      	sub	sp, #16
 800774c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800774e:	4b32      	ldr	r3, [pc, #200]	@ (8007818 <xPortStartScheduler+0xd0>)
 8007750:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	781b      	ldrb	r3, [r3, #0]
 8007756:	b2db      	uxtb	r3, r3
 8007758:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	22ff      	movs	r2, #255	@ 0xff
 800775e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	b2db      	uxtb	r3, r3
 8007766:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007768:	78fb      	ldrb	r3, [r7, #3]
 800776a:	b2db      	uxtb	r3, r3
 800776c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007770:	b2da      	uxtb	r2, r3
 8007772:	4b2a      	ldr	r3, [pc, #168]	@ (800781c <xPortStartScheduler+0xd4>)
 8007774:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007776:	4b2a      	ldr	r3, [pc, #168]	@ (8007820 <xPortStartScheduler+0xd8>)
 8007778:	2207      	movs	r2, #7
 800777a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800777c:	e009      	b.n	8007792 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800777e:	4b28      	ldr	r3, [pc, #160]	@ (8007820 <xPortStartScheduler+0xd8>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3b01      	subs	r3, #1
 8007784:	4a26      	ldr	r2, [pc, #152]	@ (8007820 <xPortStartScheduler+0xd8>)
 8007786:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007788:	78fb      	ldrb	r3, [r7, #3]
 800778a:	b2db      	uxtb	r3, r3
 800778c:	005b      	lsls	r3, r3, #1
 800778e:	b2db      	uxtb	r3, r3
 8007790:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007792:	78fb      	ldrb	r3, [r7, #3]
 8007794:	b2db      	uxtb	r3, r3
 8007796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800779a:	2b80      	cmp	r3, #128	@ 0x80
 800779c:	d0ef      	beq.n	800777e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800779e:	4b20      	ldr	r3, [pc, #128]	@ (8007820 <xPortStartScheduler+0xd8>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f1c3 0307 	rsb	r3, r3, #7
 80077a6:	2b04      	cmp	r3, #4
 80077a8:	d00b      	beq.n	80077c2 <xPortStartScheduler+0x7a>
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	60bb      	str	r3, [r7, #8]
}
 80077bc:	bf00      	nop
 80077be:	bf00      	nop
 80077c0:	e7fd      	b.n	80077be <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80077c2:	4b17      	ldr	r3, [pc, #92]	@ (8007820 <xPortStartScheduler+0xd8>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	021b      	lsls	r3, r3, #8
 80077c8:	4a15      	ldr	r2, [pc, #84]	@ (8007820 <xPortStartScheduler+0xd8>)
 80077ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80077cc:	4b14      	ldr	r3, [pc, #80]	@ (8007820 <xPortStartScheduler+0xd8>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80077d4:	4a12      	ldr	r2, [pc, #72]	@ (8007820 <xPortStartScheduler+0xd8>)
 80077d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	b2da      	uxtb	r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80077e0:	4b10      	ldr	r3, [pc, #64]	@ (8007824 <xPortStartScheduler+0xdc>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a0f      	ldr	r2, [pc, #60]	@ (8007824 <xPortStartScheduler+0xdc>)
 80077e6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80077ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80077ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007824 <xPortStartScheduler+0xdc>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a0c      	ldr	r2, [pc, #48]	@ (8007824 <xPortStartScheduler+0xdc>)
 80077f2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80077f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80077f8:	f000 f8b8 	bl	800796c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80077fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007828 <xPortStartScheduler+0xe0>)
 80077fe:	2200      	movs	r2, #0
 8007800:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007802:	f7ff ff91 	bl	8007728 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007806:	f7fe ff81 	bl	800670c <vTaskSwitchContext>
	prvTaskExitError();
 800780a:	f7ff ff47 	bl	800769c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	e000e400 	.word	0xe000e400
 800781c:	200010e8 	.word	0x200010e8
 8007820:	200010ec 	.word	0x200010ec
 8007824:	e000ed20 	.word	0xe000ed20
 8007828:	2000000c 	.word	0x2000000c

0800782c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800782c:	b480      	push	{r7}
 800782e:	b083      	sub	sp, #12
 8007830:	af00      	add	r7, sp, #0
	__asm volatile
 8007832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007836:	f383 8811 	msr	BASEPRI, r3
 800783a:	f3bf 8f6f 	isb	sy
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	607b      	str	r3, [r7, #4]
}
 8007844:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007846:	4b0f      	ldr	r3, [pc, #60]	@ (8007884 <vPortEnterCritical+0x58>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3301      	adds	r3, #1
 800784c:	4a0d      	ldr	r2, [pc, #52]	@ (8007884 <vPortEnterCritical+0x58>)
 800784e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007850:	4b0c      	ldr	r3, [pc, #48]	@ (8007884 <vPortEnterCritical+0x58>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	2b01      	cmp	r3, #1
 8007856:	d110      	bne.n	800787a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007858:	4b0b      	ldr	r3, [pc, #44]	@ (8007888 <vPortEnterCritical+0x5c>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	b2db      	uxtb	r3, r3
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00b      	beq.n	800787a <vPortEnterCritical+0x4e>
	__asm volatile
 8007862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007866:	f383 8811 	msr	BASEPRI, r3
 800786a:	f3bf 8f6f 	isb	sy
 800786e:	f3bf 8f4f 	dsb	sy
 8007872:	603b      	str	r3, [r7, #0]
}
 8007874:	bf00      	nop
 8007876:	bf00      	nop
 8007878:	e7fd      	b.n	8007876 <vPortEnterCritical+0x4a>
	}
}
 800787a:	bf00      	nop
 800787c:	370c      	adds	r7, #12
 800787e:	46bd      	mov	sp, r7
 8007880:	bc80      	pop	{r7}
 8007882:	4770      	bx	lr
 8007884:	2000000c 	.word	0x2000000c
 8007888:	e000ed04 	.word	0xe000ed04

0800788c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007892:	4b12      	ldr	r3, [pc, #72]	@ (80078dc <vPortExitCritical+0x50>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d10b      	bne.n	80078b2 <vPortExitCritical+0x26>
	__asm volatile
 800789a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789e:	f383 8811 	msr	BASEPRI, r3
 80078a2:	f3bf 8f6f 	isb	sy
 80078a6:	f3bf 8f4f 	dsb	sy
 80078aa:	607b      	str	r3, [r7, #4]
}
 80078ac:	bf00      	nop
 80078ae:	bf00      	nop
 80078b0:	e7fd      	b.n	80078ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80078b2:	4b0a      	ldr	r3, [pc, #40]	@ (80078dc <vPortExitCritical+0x50>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	3b01      	subs	r3, #1
 80078b8:	4a08      	ldr	r2, [pc, #32]	@ (80078dc <vPortExitCritical+0x50>)
 80078ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80078bc:	4b07      	ldr	r3, [pc, #28]	@ (80078dc <vPortExitCritical+0x50>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d105      	bne.n	80078d0 <vPortExitCritical+0x44>
 80078c4:	2300      	movs	r3, #0
 80078c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	f383 8811 	msr	BASEPRI, r3
}
 80078ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80078d0:	bf00      	nop
 80078d2:	370c      	adds	r7, #12
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bc80      	pop	{r7}
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	2000000c 	.word	0x2000000c

080078e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80078e0:	f3ef 8009 	mrs	r0, PSP
 80078e4:	f3bf 8f6f 	isb	sy
 80078e8:	4b0d      	ldr	r3, [pc, #52]	@ (8007920 <pxCurrentTCBConst>)
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80078f0:	6010      	str	r0, [r2, #0]
 80078f2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80078f6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80078fa:	f380 8811 	msr	BASEPRI, r0
 80078fe:	f7fe ff05 	bl	800670c <vTaskSwitchContext>
 8007902:	f04f 0000 	mov.w	r0, #0
 8007906:	f380 8811 	msr	BASEPRI, r0
 800790a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800790e:	6819      	ldr	r1, [r3, #0]
 8007910:	6808      	ldr	r0, [r1, #0]
 8007912:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007916:	f380 8809 	msr	PSP, r0
 800791a:	f3bf 8f6f 	isb	sy
 800791e:	4770      	bx	lr

08007920 <pxCurrentTCBConst>:
 8007920:	20000abc 	.word	0x20000abc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007924:	bf00      	nop
 8007926:	bf00      	nop

08007928 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
	__asm volatile
 800792e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007932:	f383 8811 	msr	BASEPRI, r3
 8007936:	f3bf 8f6f 	isb	sy
 800793a:	f3bf 8f4f 	dsb	sy
 800793e:	607b      	str	r3, [r7, #4]
}
 8007940:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007942:	f7fe fe23 	bl	800658c <xTaskIncrementTick>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d003      	beq.n	8007954 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800794c:	4b06      	ldr	r3, [pc, #24]	@ (8007968 <SysTick_Handler+0x40>)
 800794e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007952:	601a      	str	r2, [r3, #0]
 8007954:	2300      	movs	r3, #0
 8007956:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	f383 8811 	msr	BASEPRI, r3
}
 800795e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007960:	bf00      	nop
 8007962:	3708      	adds	r7, #8
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}
 8007968:	e000ed04 	.word	0xe000ed04

0800796c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800796c:	b480      	push	{r7}
 800796e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007970:	4b0a      	ldr	r3, [pc, #40]	@ (800799c <vPortSetupTimerInterrupt+0x30>)
 8007972:	2200      	movs	r2, #0
 8007974:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007976:	4b0a      	ldr	r3, [pc, #40]	@ (80079a0 <vPortSetupTimerInterrupt+0x34>)
 8007978:	2200      	movs	r2, #0
 800797a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800797c:	4b09      	ldr	r3, [pc, #36]	@ (80079a4 <vPortSetupTimerInterrupt+0x38>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a09      	ldr	r2, [pc, #36]	@ (80079a8 <vPortSetupTimerInterrupt+0x3c>)
 8007982:	fba2 2303 	umull	r2, r3, r2, r3
 8007986:	099b      	lsrs	r3, r3, #6
 8007988:	4a08      	ldr	r2, [pc, #32]	@ (80079ac <vPortSetupTimerInterrupt+0x40>)
 800798a:	3b01      	subs	r3, #1
 800798c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800798e:	4b03      	ldr	r3, [pc, #12]	@ (800799c <vPortSetupTimerInterrupt+0x30>)
 8007990:	2207      	movs	r2, #7
 8007992:	601a      	str	r2, [r3, #0]
}
 8007994:	bf00      	nop
 8007996:	46bd      	mov	sp, r7
 8007998:	bc80      	pop	{r7}
 800799a:	4770      	bx	lr
 800799c:	e000e010 	.word	0xe000e010
 80079a0:	e000e018 	.word	0xe000e018
 80079a4:	20000000 	.word	0x20000000
 80079a8:	10624dd3 	.word	0x10624dd3
 80079ac:	e000e014 	.word	0xe000e014

080079b0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80079b6:	f3ef 8305 	mrs	r3, IPSR
 80079ba:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2b0f      	cmp	r3, #15
 80079c0:	d915      	bls.n	80079ee <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80079c2:	4a17      	ldr	r2, [pc, #92]	@ (8007a20 <vPortValidateInterruptPriority+0x70>)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	4413      	add	r3, r2
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80079cc:	4b15      	ldr	r3, [pc, #84]	@ (8007a24 <vPortValidateInterruptPriority+0x74>)
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	7afa      	ldrb	r2, [r7, #11]
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d20b      	bcs.n	80079ee <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80079d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079da:	f383 8811 	msr	BASEPRI, r3
 80079de:	f3bf 8f6f 	isb	sy
 80079e2:	f3bf 8f4f 	dsb	sy
 80079e6:	607b      	str	r3, [r7, #4]
}
 80079e8:	bf00      	nop
 80079ea:	bf00      	nop
 80079ec:	e7fd      	b.n	80079ea <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80079ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007a28 <vPortValidateInterruptPriority+0x78>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80079f6:	4b0d      	ldr	r3, [pc, #52]	@ (8007a2c <vPortValidateInterruptPriority+0x7c>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d90b      	bls.n	8007a16 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80079fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a02:	f383 8811 	msr	BASEPRI, r3
 8007a06:	f3bf 8f6f 	isb	sy
 8007a0a:	f3bf 8f4f 	dsb	sy
 8007a0e:	603b      	str	r3, [r7, #0]
}
 8007a10:	bf00      	nop
 8007a12:	bf00      	nop
 8007a14:	e7fd      	b.n	8007a12 <vPortValidateInterruptPriority+0x62>
	}
 8007a16:	bf00      	nop
 8007a18:	3714      	adds	r7, #20
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bc80      	pop	{r7}
 8007a1e:	4770      	bx	lr
 8007a20:	e000e3f0 	.word	0xe000e3f0
 8007a24:	200010e8 	.word	0x200010e8
 8007a28:	e000ed0c 	.word	0xe000ed0c
 8007a2c:	200010ec 	.word	0x200010ec

08007a30 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b08a      	sub	sp, #40	@ 0x28
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007a3c:	f7fe fcec 	bl	8006418 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007a40:	4b5a      	ldr	r3, [pc, #360]	@ (8007bac <pvPortMalloc+0x17c>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d101      	bne.n	8007a4c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007a48:	f000 f916 	bl	8007c78 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007a4c:	4b58      	ldr	r3, [pc, #352]	@ (8007bb0 <pvPortMalloc+0x180>)
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4013      	ands	r3, r2
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f040 8090 	bne.w	8007b7a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d01e      	beq.n	8007a9e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007a60:	2208      	movs	r2, #8
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4413      	add	r3, r2
 8007a66:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f003 0307 	and.w	r3, r3, #7
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d015      	beq.n	8007a9e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f023 0307 	bic.w	r3, r3, #7
 8007a78:	3308      	adds	r3, #8
 8007a7a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f003 0307 	and.w	r3, r3, #7
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00b      	beq.n	8007a9e <pvPortMalloc+0x6e>
	__asm volatile
 8007a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a8a:	f383 8811 	msr	BASEPRI, r3
 8007a8e:	f3bf 8f6f 	isb	sy
 8007a92:	f3bf 8f4f 	dsb	sy
 8007a96:	617b      	str	r3, [r7, #20]
}
 8007a98:	bf00      	nop
 8007a9a:	bf00      	nop
 8007a9c:	e7fd      	b.n	8007a9a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d06a      	beq.n	8007b7a <pvPortMalloc+0x14a>
 8007aa4:	4b43      	ldr	r3, [pc, #268]	@ (8007bb4 <pvPortMalloc+0x184>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d865      	bhi.n	8007b7a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007aae:	4b42      	ldr	r3, [pc, #264]	@ (8007bb8 <pvPortMalloc+0x188>)
 8007ab0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007ab2:	4b41      	ldr	r3, [pc, #260]	@ (8007bb8 <pvPortMalloc+0x188>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ab8:	e004      	b.n	8007ac4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007abc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d903      	bls.n	8007ad6 <pvPortMalloc+0xa6>
 8007ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1f1      	bne.n	8007aba <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ad6:	4b35      	ldr	r3, [pc, #212]	@ (8007bac <pvPortMalloc+0x17c>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d04c      	beq.n	8007b7a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ae0:	6a3b      	ldr	r3, [r7, #32]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2208      	movs	r2, #8
 8007ae6:	4413      	add	r3, r2
 8007ae8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	6a3b      	ldr	r3, [r7, #32]
 8007af0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af4:	685a      	ldr	r2, [r3, #4]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	1ad2      	subs	r2, r2, r3
 8007afa:	2308      	movs	r3, #8
 8007afc:	005b      	lsls	r3, r3, #1
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d920      	bls.n	8007b44 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4413      	add	r3, r2
 8007b08:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b0a:	69bb      	ldr	r3, [r7, #24]
 8007b0c:	f003 0307 	and.w	r3, r3, #7
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d00b      	beq.n	8007b2c <pvPortMalloc+0xfc>
	__asm volatile
 8007b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b18:	f383 8811 	msr	BASEPRI, r3
 8007b1c:	f3bf 8f6f 	isb	sy
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	613b      	str	r3, [r7, #16]
}
 8007b26:	bf00      	nop
 8007b28:	bf00      	nop
 8007b2a:	e7fd      	b.n	8007b28 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2e:	685a      	ldr	r2, [r3, #4]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	1ad2      	subs	r2, r2, r3
 8007b34:	69bb      	ldr	r3, [r7, #24]
 8007b36:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3a:	687a      	ldr	r2, [r7, #4]
 8007b3c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007b3e:	69b8      	ldr	r0, [r7, #24]
 8007b40:	f000 f8fc 	bl	8007d3c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007b44:	4b1b      	ldr	r3, [pc, #108]	@ (8007bb4 <pvPortMalloc+0x184>)
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	4a19      	ldr	r2, [pc, #100]	@ (8007bb4 <pvPortMalloc+0x184>)
 8007b50:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007b52:	4b18      	ldr	r3, [pc, #96]	@ (8007bb4 <pvPortMalloc+0x184>)
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	4b19      	ldr	r3, [pc, #100]	@ (8007bbc <pvPortMalloc+0x18c>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d203      	bcs.n	8007b66 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007b5e:	4b15      	ldr	r3, [pc, #84]	@ (8007bb4 <pvPortMalloc+0x184>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a16      	ldr	r2, [pc, #88]	@ (8007bbc <pvPortMalloc+0x18c>)
 8007b64:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b68:	685a      	ldr	r2, [r3, #4]
 8007b6a:	4b11      	ldr	r3, [pc, #68]	@ (8007bb0 <pvPortMalloc+0x180>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	431a      	orrs	r2, r3
 8007b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b72:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b76:	2200      	movs	r2, #0
 8007b78:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007b7a:	f7fe fc5b 	bl	8006434 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	f003 0307 	and.w	r3, r3, #7
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00b      	beq.n	8007ba0 <pvPortMalloc+0x170>
	__asm volatile
 8007b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8c:	f383 8811 	msr	BASEPRI, r3
 8007b90:	f3bf 8f6f 	isb	sy
 8007b94:	f3bf 8f4f 	dsb	sy
 8007b98:	60fb      	str	r3, [r7, #12]
}
 8007b9a:	bf00      	nop
 8007b9c:	bf00      	nop
 8007b9e:	e7fd      	b.n	8007b9c <pvPortMalloc+0x16c>
	return pvReturn;
 8007ba0:	69fb      	ldr	r3, [r7, #28]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3728      	adds	r7, #40	@ 0x28
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	20001cf8 	.word	0x20001cf8
 8007bb0:	20001d04 	.word	0x20001d04
 8007bb4:	20001cfc 	.word	0x20001cfc
 8007bb8:	20001cf0 	.word	0x20001cf0
 8007bbc:	20001d00 	.word	0x20001d00

08007bc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b086      	sub	sp, #24
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d04a      	beq.n	8007c68 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007bd2:	2308      	movs	r3, #8
 8007bd4:	425b      	negs	r3, r3
 8007bd6:	697a      	ldr	r2, [r7, #20]
 8007bd8:	4413      	add	r3, r2
 8007bda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	685a      	ldr	r2, [r3, #4]
 8007be4:	4b22      	ldr	r3, [pc, #136]	@ (8007c70 <vPortFree+0xb0>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4013      	ands	r3, r2
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d10b      	bne.n	8007c06 <vPortFree+0x46>
	__asm volatile
 8007bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf2:	f383 8811 	msr	BASEPRI, r3
 8007bf6:	f3bf 8f6f 	isb	sy
 8007bfa:	f3bf 8f4f 	dsb	sy
 8007bfe:	60fb      	str	r3, [r7, #12]
}
 8007c00:	bf00      	nop
 8007c02:	bf00      	nop
 8007c04:	e7fd      	b.n	8007c02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00b      	beq.n	8007c26 <vPortFree+0x66>
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	60bb      	str	r3, [r7, #8]
}
 8007c20:	bf00      	nop
 8007c22:	bf00      	nop
 8007c24:	e7fd      	b.n	8007c22 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	685a      	ldr	r2, [r3, #4]
 8007c2a:	4b11      	ldr	r3, [pc, #68]	@ (8007c70 <vPortFree+0xb0>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	4013      	ands	r3, r2
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d019      	beq.n	8007c68 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d115      	bne.n	8007c68 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	685a      	ldr	r2, [r3, #4]
 8007c40:	4b0b      	ldr	r3, [pc, #44]	@ (8007c70 <vPortFree+0xb0>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	43db      	mvns	r3, r3
 8007c46:	401a      	ands	r2, r3
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007c4c:	f7fe fbe4 	bl	8006418 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	685a      	ldr	r2, [r3, #4]
 8007c54:	4b07      	ldr	r3, [pc, #28]	@ (8007c74 <vPortFree+0xb4>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4413      	add	r3, r2
 8007c5a:	4a06      	ldr	r2, [pc, #24]	@ (8007c74 <vPortFree+0xb4>)
 8007c5c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007c5e:	6938      	ldr	r0, [r7, #16]
 8007c60:	f000 f86c 	bl	8007d3c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007c64:	f7fe fbe6 	bl	8006434 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007c68:	bf00      	nop
 8007c6a:	3718      	adds	r7, #24
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	20001d04 	.word	0x20001d04
 8007c74:	20001cfc 	.word	0x20001cfc

08007c78 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007c7e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007c82:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007c84:	4b27      	ldr	r3, [pc, #156]	@ (8007d24 <prvHeapInit+0xac>)
 8007c86:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f003 0307 	and.w	r3, r3, #7
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00c      	beq.n	8007cac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	3307      	adds	r3, #7
 8007c96:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f023 0307 	bic.w	r3, r3, #7
 8007c9e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007ca0:	68ba      	ldr	r2, [r7, #8]
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	1ad3      	subs	r3, r2, r3
 8007ca6:	4a1f      	ldr	r2, [pc, #124]	@ (8007d24 <prvHeapInit+0xac>)
 8007ca8:	4413      	add	r3, r2
 8007caa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8007d28 <prvHeapInit+0xb0>)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8007d28 <prvHeapInit+0xb0>)
 8007cb8:	2200      	movs	r2, #0
 8007cba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	68ba      	ldr	r2, [r7, #8]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007cc4:	2208      	movs	r2, #8
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	1a9b      	subs	r3, r3, r2
 8007cca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	f023 0307 	bic.w	r3, r3, #7
 8007cd2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4a15      	ldr	r2, [pc, #84]	@ (8007d2c <prvHeapInit+0xb4>)
 8007cd8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007cda:	4b14      	ldr	r3, [pc, #80]	@ (8007d2c <prvHeapInit+0xb4>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007ce2:	4b12      	ldr	r3, [pc, #72]	@ (8007d2c <prvHeapInit+0xb4>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	1ad2      	subs	r2, r2, r3
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8007d2c <prvHeapInit+0xb4>)
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	4a0a      	ldr	r2, [pc, #40]	@ (8007d30 <prvHeapInit+0xb8>)
 8007d06:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	4a09      	ldr	r2, [pc, #36]	@ (8007d34 <prvHeapInit+0xbc>)
 8007d0e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007d10:	4b09      	ldr	r3, [pc, #36]	@ (8007d38 <prvHeapInit+0xc0>)
 8007d12:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007d16:	601a      	str	r2, [r3, #0]
}
 8007d18:	bf00      	nop
 8007d1a:	3714      	adds	r7, #20
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bc80      	pop	{r7}
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	200010f0 	.word	0x200010f0
 8007d28:	20001cf0 	.word	0x20001cf0
 8007d2c:	20001cf8 	.word	0x20001cf8
 8007d30:	20001d00 	.word	0x20001d00
 8007d34:	20001cfc 	.word	0x20001cfc
 8007d38:	20001d04 	.word	0x20001d04

08007d3c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b085      	sub	sp, #20
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007d44:	4b27      	ldr	r3, [pc, #156]	@ (8007de4 <prvInsertBlockIntoFreeList+0xa8>)
 8007d46:	60fb      	str	r3, [r7, #12]
 8007d48:	e002      	b.n	8007d50 <prvInsertBlockIntoFreeList+0x14>
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	60fb      	str	r3, [r7, #12]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d8f7      	bhi.n	8007d4a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	68ba      	ldr	r2, [r7, #8]
 8007d64:	4413      	add	r3, r2
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d108      	bne.n	8007d7e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	685a      	ldr	r2, [r3, #4]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	441a      	add	r2, r3
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	441a      	add	r2, r3
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d118      	bne.n	8007dc4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	4b14      	ldr	r3, [pc, #80]	@ (8007de8 <prvInsertBlockIntoFreeList+0xac>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d00d      	beq.n	8007dba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	685a      	ldr	r2, [r3, #4]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	441a      	add	r2, r3
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	601a      	str	r2, [r3, #0]
 8007db8:	e008      	b.n	8007dcc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007dba:	4b0b      	ldr	r3, [pc, #44]	@ (8007de8 <prvInsertBlockIntoFreeList+0xac>)
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	601a      	str	r2, [r3, #0]
 8007dc2:	e003      	b.n	8007dcc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	d002      	beq.n	8007dda <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007dda:	bf00      	nop
 8007ddc:	3714      	adds	r7, #20
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bc80      	pop	{r7}
 8007de2:	4770      	bx	lr
 8007de4:	20001cf0 	.word	0x20001cf0
 8007de8:	20001cf8 	.word	0x20001cf8

08007dec <__cvt>:
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007df2:	461d      	mov	r5, r3
 8007df4:	bfbb      	ittet	lt
 8007df6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007dfa:	461d      	movlt	r5, r3
 8007dfc:	2300      	movge	r3, #0
 8007dfe:	232d      	movlt	r3, #45	@ 0x2d
 8007e00:	b088      	sub	sp, #32
 8007e02:	4614      	mov	r4, r2
 8007e04:	bfb8      	it	lt
 8007e06:	4614      	movlt	r4, r2
 8007e08:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007e0a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007e0c:	7013      	strb	r3, [r2, #0]
 8007e0e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e10:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007e14:	f023 0820 	bic.w	r8, r3, #32
 8007e18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007e1c:	d005      	beq.n	8007e2a <__cvt+0x3e>
 8007e1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007e22:	d100      	bne.n	8007e26 <__cvt+0x3a>
 8007e24:	3601      	adds	r6, #1
 8007e26:	2302      	movs	r3, #2
 8007e28:	e000      	b.n	8007e2c <__cvt+0x40>
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	aa07      	add	r2, sp, #28
 8007e2e:	9204      	str	r2, [sp, #16]
 8007e30:	aa06      	add	r2, sp, #24
 8007e32:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007e36:	e9cd 3600 	strd	r3, r6, [sp]
 8007e3a:	4622      	mov	r2, r4
 8007e3c:	462b      	mov	r3, r5
 8007e3e:	f000 ffb7 	bl	8008db0 <_dtoa_r>
 8007e42:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007e46:	4607      	mov	r7, r0
 8007e48:	d119      	bne.n	8007e7e <__cvt+0x92>
 8007e4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007e4c:	07db      	lsls	r3, r3, #31
 8007e4e:	d50e      	bpl.n	8007e6e <__cvt+0x82>
 8007e50:	eb00 0906 	add.w	r9, r0, r6
 8007e54:	2200      	movs	r2, #0
 8007e56:	2300      	movs	r3, #0
 8007e58:	4620      	mov	r0, r4
 8007e5a:	4629      	mov	r1, r5
 8007e5c:	f7f8 fda4 	bl	80009a8 <__aeabi_dcmpeq>
 8007e60:	b108      	cbz	r0, 8007e66 <__cvt+0x7a>
 8007e62:	f8cd 901c 	str.w	r9, [sp, #28]
 8007e66:	2230      	movs	r2, #48	@ 0x30
 8007e68:	9b07      	ldr	r3, [sp, #28]
 8007e6a:	454b      	cmp	r3, r9
 8007e6c:	d31e      	bcc.n	8007eac <__cvt+0xc0>
 8007e6e:	4638      	mov	r0, r7
 8007e70:	9b07      	ldr	r3, [sp, #28]
 8007e72:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007e74:	1bdb      	subs	r3, r3, r7
 8007e76:	6013      	str	r3, [r2, #0]
 8007e78:	b008      	add	sp, #32
 8007e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e7e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007e82:	eb00 0906 	add.w	r9, r0, r6
 8007e86:	d1e5      	bne.n	8007e54 <__cvt+0x68>
 8007e88:	7803      	ldrb	r3, [r0, #0]
 8007e8a:	2b30      	cmp	r3, #48	@ 0x30
 8007e8c:	d10a      	bne.n	8007ea4 <__cvt+0xb8>
 8007e8e:	2200      	movs	r2, #0
 8007e90:	2300      	movs	r3, #0
 8007e92:	4620      	mov	r0, r4
 8007e94:	4629      	mov	r1, r5
 8007e96:	f7f8 fd87 	bl	80009a8 <__aeabi_dcmpeq>
 8007e9a:	b918      	cbnz	r0, 8007ea4 <__cvt+0xb8>
 8007e9c:	f1c6 0601 	rsb	r6, r6, #1
 8007ea0:	f8ca 6000 	str.w	r6, [sl]
 8007ea4:	f8da 3000 	ldr.w	r3, [sl]
 8007ea8:	4499      	add	r9, r3
 8007eaa:	e7d3      	b.n	8007e54 <__cvt+0x68>
 8007eac:	1c59      	adds	r1, r3, #1
 8007eae:	9107      	str	r1, [sp, #28]
 8007eb0:	701a      	strb	r2, [r3, #0]
 8007eb2:	e7d9      	b.n	8007e68 <__cvt+0x7c>

08007eb4 <__exponent>:
 8007eb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007eb6:	2900      	cmp	r1, #0
 8007eb8:	bfb6      	itet	lt
 8007eba:	232d      	movlt	r3, #45	@ 0x2d
 8007ebc:	232b      	movge	r3, #43	@ 0x2b
 8007ebe:	4249      	neglt	r1, r1
 8007ec0:	2909      	cmp	r1, #9
 8007ec2:	7002      	strb	r2, [r0, #0]
 8007ec4:	7043      	strb	r3, [r0, #1]
 8007ec6:	dd29      	ble.n	8007f1c <__exponent+0x68>
 8007ec8:	f10d 0307 	add.w	r3, sp, #7
 8007ecc:	461d      	mov	r5, r3
 8007ece:	270a      	movs	r7, #10
 8007ed0:	fbb1 f6f7 	udiv	r6, r1, r7
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	fb07 1416 	mls	r4, r7, r6, r1
 8007eda:	3430      	adds	r4, #48	@ 0x30
 8007edc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007ee0:	460c      	mov	r4, r1
 8007ee2:	2c63      	cmp	r4, #99	@ 0x63
 8007ee4:	4631      	mov	r1, r6
 8007ee6:	f103 33ff 	add.w	r3, r3, #4294967295
 8007eea:	dcf1      	bgt.n	8007ed0 <__exponent+0x1c>
 8007eec:	3130      	adds	r1, #48	@ 0x30
 8007eee:	1e94      	subs	r4, r2, #2
 8007ef0:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007ef4:	4623      	mov	r3, r4
 8007ef6:	1c41      	adds	r1, r0, #1
 8007ef8:	42ab      	cmp	r3, r5
 8007efa:	d30a      	bcc.n	8007f12 <__exponent+0x5e>
 8007efc:	f10d 0309 	add.w	r3, sp, #9
 8007f00:	1a9b      	subs	r3, r3, r2
 8007f02:	42ac      	cmp	r4, r5
 8007f04:	bf88      	it	hi
 8007f06:	2300      	movhi	r3, #0
 8007f08:	3302      	adds	r3, #2
 8007f0a:	4403      	add	r3, r0
 8007f0c:	1a18      	subs	r0, r3, r0
 8007f0e:	b003      	add	sp, #12
 8007f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f12:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007f16:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007f1a:	e7ed      	b.n	8007ef8 <__exponent+0x44>
 8007f1c:	2330      	movs	r3, #48	@ 0x30
 8007f1e:	3130      	adds	r1, #48	@ 0x30
 8007f20:	7083      	strb	r3, [r0, #2]
 8007f22:	70c1      	strb	r1, [r0, #3]
 8007f24:	1d03      	adds	r3, r0, #4
 8007f26:	e7f1      	b.n	8007f0c <__exponent+0x58>

08007f28 <_printf_float>:
 8007f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2c:	b091      	sub	sp, #68	@ 0x44
 8007f2e:	460c      	mov	r4, r1
 8007f30:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007f34:	4616      	mov	r6, r2
 8007f36:	461f      	mov	r7, r3
 8007f38:	4605      	mov	r5, r0
 8007f3a:	f000 fdc5 	bl	8008ac8 <_localeconv_r>
 8007f3e:	6803      	ldr	r3, [r0, #0]
 8007f40:	4618      	mov	r0, r3
 8007f42:	9308      	str	r3, [sp, #32]
 8007f44:	f7f8 f904 	bl	8000150 <strlen>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	930e      	str	r3, [sp, #56]	@ 0x38
 8007f4c:	f8d8 3000 	ldr.w	r3, [r8]
 8007f50:	9009      	str	r0, [sp, #36]	@ 0x24
 8007f52:	3307      	adds	r3, #7
 8007f54:	f023 0307 	bic.w	r3, r3, #7
 8007f58:	f103 0208 	add.w	r2, r3, #8
 8007f5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007f60:	f8d4 b000 	ldr.w	fp, [r4]
 8007f64:	f8c8 2000 	str.w	r2, [r8]
 8007f68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007f70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f72:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007f76:	f04f 32ff 	mov.w	r2, #4294967295
 8007f7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f7e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007f82:	4b9c      	ldr	r3, [pc, #624]	@ (80081f4 <_printf_float+0x2cc>)
 8007f84:	f7f8 fd42 	bl	8000a0c <__aeabi_dcmpun>
 8007f88:	bb70      	cbnz	r0, 8007fe8 <_printf_float+0xc0>
 8007f8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f92:	4b98      	ldr	r3, [pc, #608]	@ (80081f4 <_printf_float+0x2cc>)
 8007f94:	f7f8 fd1c 	bl	80009d0 <__aeabi_dcmple>
 8007f98:	bb30      	cbnz	r0, 8007fe8 <_printf_float+0xc0>
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	4640      	mov	r0, r8
 8007fa0:	4649      	mov	r1, r9
 8007fa2:	f7f8 fd0b 	bl	80009bc <__aeabi_dcmplt>
 8007fa6:	b110      	cbz	r0, 8007fae <_printf_float+0x86>
 8007fa8:	232d      	movs	r3, #45	@ 0x2d
 8007faa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fae:	4a92      	ldr	r2, [pc, #584]	@ (80081f8 <_printf_float+0x2d0>)
 8007fb0:	4b92      	ldr	r3, [pc, #584]	@ (80081fc <_printf_float+0x2d4>)
 8007fb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007fb6:	bf94      	ite	ls
 8007fb8:	4690      	movls	r8, r2
 8007fba:	4698      	movhi	r8, r3
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	f04f 0900 	mov.w	r9, #0
 8007fc2:	6123      	str	r3, [r4, #16]
 8007fc4:	f02b 0304 	bic.w	r3, fp, #4
 8007fc8:	6023      	str	r3, [r4, #0]
 8007fca:	4633      	mov	r3, r6
 8007fcc:	4621      	mov	r1, r4
 8007fce:	4628      	mov	r0, r5
 8007fd0:	9700      	str	r7, [sp, #0]
 8007fd2:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007fd4:	f000 f9d4 	bl	8008380 <_printf_common>
 8007fd8:	3001      	adds	r0, #1
 8007fda:	f040 8090 	bne.w	80080fe <_printf_float+0x1d6>
 8007fde:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe2:	b011      	add	sp, #68	@ 0x44
 8007fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fe8:	4642      	mov	r2, r8
 8007fea:	464b      	mov	r3, r9
 8007fec:	4640      	mov	r0, r8
 8007fee:	4649      	mov	r1, r9
 8007ff0:	f7f8 fd0c 	bl	8000a0c <__aeabi_dcmpun>
 8007ff4:	b148      	cbz	r0, 800800a <_printf_float+0xe2>
 8007ff6:	464b      	mov	r3, r9
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	bfb8      	it	lt
 8007ffc:	232d      	movlt	r3, #45	@ 0x2d
 8007ffe:	4a80      	ldr	r2, [pc, #512]	@ (8008200 <_printf_float+0x2d8>)
 8008000:	bfb8      	it	lt
 8008002:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008006:	4b7f      	ldr	r3, [pc, #508]	@ (8008204 <_printf_float+0x2dc>)
 8008008:	e7d3      	b.n	8007fb2 <_printf_float+0x8a>
 800800a:	6863      	ldr	r3, [r4, #4]
 800800c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8008010:	1c5a      	adds	r2, r3, #1
 8008012:	d13f      	bne.n	8008094 <_printf_float+0x16c>
 8008014:	2306      	movs	r3, #6
 8008016:	6063      	str	r3, [r4, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800801e:	6023      	str	r3, [r4, #0]
 8008020:	9206      	str	r2, [sp, #24]
 8008022:	aa0e      	add	r2, sp, #56	@ 0x38
 8008024:	e9cd a204 	strd	sl, r2, [sp, #16]
 8008028:	aa0d      	add	r2, sp, #52	@ 0x34
 800802a:	9203      	str	r2, [sp, #12]
 800802c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8008030:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008034:	6863      	ldr	r3, [r4, #4]
 8008036:	4642      	mov	r2, r8
 8008038:	9300      	str	r3, [sp, #0]
 800803a:	4628      	mov	r0, r5
 800803c:	464b      	mov	r3, r9
 800803e:	910a      	str	r1, [sp, #40]	@ 0x28
 8008040:	f7ff fed4 	bl	8007dec <__cvt>
 8008044:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008046:	4680      	mov	r8, r0
 8008048:	2947      	cmp	r1, #71	@ 0x47
 800804a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800804c:	d128      	bne.n	80080a0 <_printf_float+0x178>
 800804e:	1cc8      	adds	r0, r1, #3
 8008050:	db02      	blt.n	8008058 <_printf_float+0x130>
 8008052:	6863      	ldr	r3, [r4, #4]
 8008054:	4299      	cmp	r1, r3
 8008056:	dd40      	ble.n	80080da <_printf_float+0x1b2>
 8008058:	f1aa 0a02 	sub.w	sl, sl, #2
 800805c:	fa5f fa8a 	uxtb.w	sl, sl
 8008060:	4652      	mov	r2, sl
 8008062:	3901      	subs	r1, #1
 8008064:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008068:	910d      	str	r1, [sp, #52]	@ 0x34
 800806a:	f7ff ff23 	bl	8007eb4 <__exponent>
 800806e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008070:	4681      	mov	r9, r0
 8008072:	1813      	adds	r3, r2, r0
 8008074:	2a01      	cmp	r2, #1
 8008076:	6123      	str	r3, [r4, #16]
 8008078:	dc02      	bgt.n	8008080 <_printf_float+0x158>
 800807a:	6822      	ldr	r2, [r4, #0]
 800807c:	07d2      	lsls	r2, r2, #31
 800807e:	d501      	bpl.n	8008084 <_printf_float+0x15c>
 8008080:	3301      	adds	r3, #1
 8008082:	6123      	str	r3, [r4, #16]
 8008084:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008088:	2b00      	cmp	r3, #0
 800808a:	d09e      	beq.n	8007fca <_printf_float+0xa2>
 800808c:	232d      	movs	r3, #45	@ 0x2d
 800808e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008092:	e79a      	b.n	8007fca <_printf_float+0xa2>
 8008094:	2947      	cmp	r1, #71	@ 0x47
 8008096:	d1bf      	bne.n	8008018 <_printf_float+0xf0>
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1bd      	bne.n	8008018 <_printf_float+0xf0>
 800809c:	2301      	movs	r3, #1
 800809e:	e7ba      	b.n	8008016 <_printf_float+0xee>
 80080a0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80080a4:	d9dc      	bls.n	8008060 <_printf_float+0x138>
 80080a6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80080aa:	d118      	bne.n	80080de <_printf_float+0x1b6>
 80080ac:	2900      	cmp	r1, #0
 80080ae:	6863      	ldr	r3, [r4, #4]
 80080b0:	dd0b      	ble.n	80080ca <_printf_float+0x1a2>
 80080b2:	6121      	str	r1, [r4, #16]
 80080b4:	b913      	cbnz	r3, 80080bc <_printf_float+0x194>
 80080b6:	6822      	ldr	r2, [r4, #0]
 80080b8:	07d0      	lsls	r0, r2, #31
 80080ba:	d502      	bpl.n	80080c2 <_printf_float+0x19a>
 80080bc:	3301      	adds	r3, #1
 80080be:	440b      	add	r3, r1
 80080c0:	6123      	str	r3, [r4, #16]
 80080c2:	f04f 0900 	mov.w	r9, #0
 80080c6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80080c8:	e7dc      	b.n	8008084 <_printf_float+0x15c>
 80080ca:	b913      	cbnz	r3, 80080d2 <_printf_float+0x1aa>
 80080cc:	6822      	ldr	r2, [r4, #0]
 80080ce:	07d2      	lsls	r2, r2, #31
 80080d0:	d501      	bpl.n	80080d6 <_printf_float+0x1ae>
 80080d2:	3302      	adds	r3, #2
 80080d4:	e7f4      	b.n	80080c0 <_printf_float+0x198>
 80080d6:	2301      	movs	r3, #1
 80080d8:	e7f2      	b.n	80080c0 <_printf_float+0x198>
 80080da:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80080de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080e0:	4299      	cmp	r1, r3
 80080e2:	db05      	blt.n	80080f0 <_printf_float+0x1c8>
 80080e4:	6823      	ldr	r3, [r4, #0]
 80080e6:	6121      	str	r1, [r4, #16]
 80080e8:	07d8      	lsls	r0, r3, #31
 80080ea:	d5ea      	bpl.n	80080c2 <_printf_float+0x19a>
 80080ec:	1c4b      	adds	r3, r1, #1
 80080ee:	e7e7      	b.n	80080c0 <_printf_float+0x198>
 80080f0:	2900      	cmp	r1, #0
 80080f2:	bfcc      	ite	gt
 80080f4:	2201      	movgt	r2, #1
 80080f6:	f1c1 0202 	rsble	r2, r1, #2
 80080fa:	4413      	add	r3, r2
 80080fc:	e7e0      	b.n	80080c0 <_printf_float+0x198>
 80080fe:	6823      	ldr	r3, [r4, #0]
 8008100:	055a      	lsls	r2, r3, #21
 8008102:	d407      	bmi.n	8008114 <_printf_float+0x1ec>
 8008104:	6923      	ldr	r3, [r4, #16]
 8008106:	4642      	mov	r2, r8
 8008108:	4631      	mov	r1, r6
 800810a:	4628      	mov	r0, r5
 800810c:	47b8      	blx	r7
 800810e:	3001      	adds	r0, #1
 8008110:	d12b      	bne.n	800816a <_printf_float+0x242>
 8008112:	e764      	b.n	8007fde <_printf_float+0xb6>
 8008114:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008118:	f240 80dc 	bls.w	80082d4 <_printf_float+0x3ac>
 800811c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008120:	2200      	movs	r2, #0
 8008122:	2300      	movs	r3, #0
 8008124:	f7f8 fc40 	bl	80009a8 <__aeabi_dcmpeq>
 8008128:	2800      	cmp	r0, #0
 800812a:	d033      	beq.n	8008194 <_printf_float+0x26c>
 800812c:	2301      	movs	r3, #1
 800812e:	4631      	mov	r1, r6
 8008130:	4628      	mov	r0, r5
 8008132:	4a35      	ldr	r2, [pc, #212]	@ (8008208 <_printf_float+0x2e0>)
 8008134:	47b8      	blx	r7
 8008136:	3001      	adds	r0, #1
 8008138:	f43f af51 	beq.w	8007fde <_printf_float+0xb6>
 800813c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8008140:	4543      	cmp	r3, r8
 8008142:	db02      	blt.n	800814a <_printf_float+0x222>
 8008144:	6823      	ldr	r3, [r4, #0]
 8008146:	07d8      	lsls	r0, r3, #31
 8008148:	d50f      	bpl.n	800816a <_printf_float+0x242>
 800814a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800814e:	4631      	mov	r1, r6
 8008150:	4628      	mov	r0, r5
 8008152:	47b8      	blx	r7
 8008154:	3001      	adds	r0, #1
 8008156:	f43f af42 	beq.w	8007fde <_printf_float+0xb6>
 800815a:	f04f 0900 	mov.w	r9, #0
 800815e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008162:	f104 0a1a 	add.w	sl, r4, #26
 8008166:	45c8      	cmp	r8, r9
 8008168:	dc09      	bgt.n	800817e <_printf_float+0x256>
 800816a:	6823      	ldr	r3, [r4, #0]
 800816c:	079b      	lsls	r3, r3, #30
 800816e:	f100 8102 	bmi.w	8008376 <_printf_float+0x44e>
 8008172:	68e0      	ldr	r0, [r4, #12]
 8008174:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008176:	4298      	cmp	r0, r3
 8008178:	bfb8      	it	lt
 800817a:	4618      	movlt	r0, r3
 800817c:	e731      	b.n	8007fe2 <_printf_float+0xba>
 800817e:	2301      	movs	r3, #1
 8008180:	4652      	mov	r2, sl
 8008182:	4631      	mov	r1, r6
 8008184:	4628      	mov	r0, r5
 8008186:	47b8      	blx	r7
 8008188:	3001      	adds	r0, #1
 800818a:	f43f af28 	beq.w	8007fde <_printf_float+0xb6>
 800818e:	f109 0901 	add.w	r9, r9, #1
 8008192:	e7e8      	b.n	8008166 <_printf_float+0x23e>
 8008194:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008196:	2b00      	cmp	r3, #0
 8008198:	dc38      	bgt.n	800820c <_printf_float+0x2e4>
 800819a:	2301      	movs	r3, #1
 800819c:	4631      	mov	r1, r6
 800819e:	4628      	mov	r0, r5
 80081a0:	4a19      	ldr	r2, [pc, #100]	@ (8008208 <_printf_float+0x2e0>)
 80081a2:	47b8      	blx	r7
 80081a4:	3001      	adds	r0, #1
 80081a6:	f43f af1a 	beq.w	8007fde <_printf_float+0xb6>
 80081aa:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80081ae:	ea59 0303 	orrs.w	r3, r9, r3
 80081b2:	d102      	bne.n	80081ba <_printf_float+0x292>
 80081b4:	6823      	ldr	r3, [r4, #0]
 80081b6:	07d9      	lsls	r1, r3, #31
 80081b8:	d5d7      	bpl.n	800816a <_printf_float+0x242>
 80081ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80081be:	4631      	mov	r1, r6
 80081c0:	4628      	mov	r0, r5
 80081c2:	47b8      	blx	r7
 80081c4:	3001      	adds	r0, #1
 80081c6:	f43f af0a 	beq.w	8007fde <_printf_float+0xb6>
 80081ca:	f04f 0a00 	mov.w	sl, #0
 80081ce:	f104 0b1a 	add.w	fp, r4, #26
 80081d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081d4:	425b      	negs	r3, r3
 80081d6:	4553      	cmp	r3, sl
 80081d8:	dc01      	bgt.n	80081de <_printf_float+0x2b6>
 80081da:	464b      	mov	r3, r9
 80081dc:	e793      	b.n	8008106 <_printf_float+0x1de>
 80081de:	2301      	movs	r3, #1
 80081e0:	465a      	mov	r2, fp
 80081e2:	4631      	mov	r1, r6
 80081e4:	4628      	mov	r0, r5
 80081e6:	47b8      	blx	r7
 80081e8:	3001      	adds	r0, #1
 80081ea:	f43f aef8 	beq.w	8007fde <_printf_float+0xb6>
 80081ee:	f10a 0a01 	add.w	sl, sl, #1
 80081f2:	e7ee      	b.n	80081d2 <_printf_float+0x2aa>
 80081f4:	7fefffff 	.word	0x7fefffff
 80081f8:	0800a9ce 	.word	0x0800a9ce
 80081fc:	0800a9d2 	.word	0x0800a9d2
 8008200:	0800a9d6 	.word	0x0800a9d6
 8008204:	0800a9da 	.word	0x0800a9da
 8008208:	0800a9de 	.word	0x0800a9de
 800820c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800820e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008212:	4553      	cmp	r3, sl
 8008214:	bfa8      	it	ge
 8008216:	4653      	movge	r3, sl
 8008218:	2b00      	cmp	r3, #0
 800821a:	4699      	mov	r9, r3
 800821c:	dc36      	bgt.n	800828c <_printf_float+0x364>
 800821e:	f04f 0b00 	mov.w	fp, #0
 8008222:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008226:	f104 021a 	add.w	r2, r4, #26
 800822a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800822c:	930a      	str	r3, [sp, #40]	@ 0x28
 800822e:	eba3 0309 	sub.w	r3, r3, r9
 8008232:	455b      	cmp	r3, fp
 8008234:	dc31      	bgt.n	800829a <_printf_float+0x372>
 8008236:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008238:	459a      	cmp	sl, r3
 800823a:	dc3a      	bgt.n	80082b2 <_printf_float+0x38a>
 800823c:	6823      	ldr	r3, [r4, #0]
 800823e:	07da      	lsls	r2, r3, #31
 8008240:	d437      	bmi.n	80082b2 <_printf_float+0x38a>
 8008242:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008244:	ebaa 0903 	sub.w	r9, sl, r3
 8008248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800824a:	ebaa 0303 	sub.w	r3, sl, r3
 800824e:	4599      	cmp	r9, r3
 8008250:	bfa8      	it	ge
 8008252:	4699      	movge	r9, r3
 8008254:	f1b9 0f00 	cmp.w	r9, #0
 8008258:	dc33      	bgt.n	80082c2 <_printf_float+0x39a>
 800825a:	f04f 0800 	mov.w	r8, #0
 800825e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008262:	f104 0b1a 	add.w	fp, r4, #26
 8008266:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008268:	ebaa 0303 	sub.w	r3, sl, r3
 800826c:	eba3 0309 	sub.w	r3, r3, r9
 8008270:	4543      	cmp	r3, r8
 8008272:	f77f af7a 	ble.w	800816a <_printf_float+0x242>
 8008276:	2301      	movs	r3, #1
 8008278:	465a      	mov	r2, fp
 800827a:	4631      	mov	r1, r6
 800827c:	4628      	mov	r0, r5
 800827e:	47b8      	blx	r7
 8008280:	3001      	adds	r0, #1
 8008282:	f43f aeac 	beq.w	8007fde <_printf_float+0xb6>
 8008286:	f108 0801 	add.w	r8, r8, #1
 800828a:	e7ec      	b.n	8008266 <_printf_float+0x33e>
 800828c:	4642      	mov	r2, r8
 800828e:	4631      	mov	r1, r6
 8008290:	4628      	mov	r0, r5
 8008292:	47b8      	blx	r7
 8008294:	3001      	adds	r0, #1
 8008296:	d1c2      	bne.n	800821e <_printf_float+0x2f6>
 8008298:	e6a1      	b.n	8007fde <_printf_float+0xb6>
 800829a:	2301      	movs	r3, #1
 800829c:	4631      	mov	r1, r6
 800829e:	4628      	mov	r0, r5
 80082a0:	920a      	str	r2, [sp, #40]	@ 0x28
 80082a2:	47b8      	blx	r7
 80082a4:	3001      	adds	r0, #1
 80082a6:	f43f ae9a 	beq.w	8007fde <_printf_float+0xb6>
 80082aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082ac:	f10b 0b01 	add.w	fp, fp, #1
 80082b0:	e7bb      	b.n	800822a <_printf_float+0x302>
 80082b2:	4631      	mov	r1, r6
 80082b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80082b8:	4628      	mov	r0, r5
 80082ba:	47b8      	blx	r7
 80082bc:	3001      	adds	r0, #1
 80082be:	d1c0      	bne.n	8008242 <_printf_float+0x31a>
 80082c0:	e68d      	b.n	8007fde <_printf_float+0xb6>
 80082c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80082c4:	464b      	mov	r3, r9
 80082c6:	4631      	mov	r1, r6
 80082c8:	4628      	mov	r0, r5
 80082ca:	4442      	add	r2, r8
 80082cc:	47b8      	blx	r7
 80082ce:	3001      	adds	r0, #1
 80082d0:	d1c3      	bne.n	800825a <_printf_float+0x332>
 80082d2:	e684      	b.n	8007fde <_printf_float+0xb6>
 80082d4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80082d8:	f1ba 0f01 	cmp.w	sl, #1
 80082dc:	dc01      	bgt.n	80082e2 <_printf_float+0x3ba>
 80082de:	07db      	lsls	r3, r3, #31
 80082e0:	d536      	bpl.n	8008350 <_printf_float+0x428>
 80082e2:	2301      	movs	r3, #1
 80082e4:	4642      	mov	r2, r8
 80082e6:	4631      	mov	r1, r6
 80082e8:	4628      	mov	r0, r5
 80082ea:	47b8      	blx	r7
 80082ec:	3001      	adds	r0, #1
 80082ee:	f43f ae76 	beq.w	8007fde <_printf_float+0xb6>
 80082f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80082f6:	4631      	mov	r1, r6
 80082f8:	4628      	mov	r0, r5
 80082fa:	47b8      	blx	r7
 80082fc:	3001      	adds	r0, #1
 80082fe:	f43f ae6e 	beq.w	8007fde <_printf_float+0xb6>
 8008302:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008306:	2200      	movs	r2, #0
 8008308:	2300      	movs	r3, #0
 800830a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800830e:	f7f8 fb4b 	bl	80009a8 <__aeabi_dcmpeq>
 8008312:	b9c0      	cbnz	r0, 8008346 <_printf_float+0x41e>
 8008314:	4653      	mov	r3, sl
 8008316:	f108 0201 	add.w	r2, r8, #1
 800831a:	4631      	mov	r1, r6
 800831c:	4628      	mov	r0, r5
 800831e:	47b8      	blx	r7
 8008320:	3001      	adds	r0, #1
 8008322:	d10c      	bne.n	800833e <_printf_float+0x416>
 8008324:	e65b      	b.n	8007fde <_printf_float+0xb6>
 8008326:	2301      	movs	r3, #1
 8008328:	465a      	mov	r2, fp
 800832a:	4631      	mov	r1, r6
 800832c:	4628      	mov	r0, r5
 800832e:	47b8      	blx	r7
 8008330:	3001      	adds	r0, #1
 8008332:	f43f ae54 	beq.w	8007fde <_printf_float+0xb6>
 8008336:	f108 0801 	add.w	r8, r8, #1
 800833a:	45d0      	cmp	r8, sl
 800833c:	dbf3      	blt.n	8008326 <_printf_float+0x3fe>
 800833e:	464b      	mov	r3, r9
 8008340:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008344:	e6e0      	b.n	8008108 <_printf_float+0x1e0>
 8008346:	f04f 0800 	mov.w	r8, #0
 800834a:	f104 0b1a 	add.w	fp, r4, #26
 800834e:	e7f4      	b.n	800833a <_printf_float+0x412>
 8008350:	2301      	movs	r3, #1
 8008352:	4642      	mov	r2, r8
 8008354:	e7e1      	b.n	800831a <_printf_float+0x3f2>
 8008356:	2301      	movs	r3, #1
 8008358:	464a      	mov	r2, r9
 800835a:	4631      	mov	r1, r6
 800835c:	4628      	mov	r0, r5
 800835e:	47b8      	blx	r7
 8008360:	3001      	adds	r0, #1
 8008362:	f43f ae3c 	beq.w	8007fde <_printf_float+0xb6>
 8008366:	f108 0801 	add.w	r8, r8, #1
 800836a:	68e3      	ldr	r3, [r4, #12]
 800836c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800836e:	1a5b      	subs	r3, r3, r1
 8008370:	4543      	cmp	r3, r8
 8008372:	dcf0      	bgt.n	8008356 <_printf_float+0x42e>
 8008374:	e6fd      	b.n	8008172 <_printf_float+0x24a>
 8008376:	f04f 0800 	mov.w	r8, #0
 800837a:	f104 0919 	add.w	r9, r4, #25
 800837e:	e7f4      	b.n	800836a <_printf_float+0x442>

08008380 <_printf_common>:
 8008380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008384:	4616      	mov	r6, r2
 8008386:	4698      	mov	r8, r3
 8008388:	688a      	ldr	r2, [r1, #8]
 800838a:	690b      	ldr	r3, [r1, #16]
 800838c:	4607      	mov	r7, r0
 800838e:	4293      	cmp	r3, r2
 8008390:	bfb8      	it	lt
 8008392:	4613      	movlt	r3, r2
 8008394:	6033      	str	r3, [r6, #0]
 8008396:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800839a:	460c      	mov	r4, r1
 800839c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80083a0:	b10a      	cbz	r2, 80083a6 <_printf_common+0x26>
 80083a2:	3301      	adds	r3, #1
 80083a4:	6033      	str	r3, [r6, #0]
 80083a6:	6823      	ldr	r3, [r4, #0]
 80083a8:	0699      	lsls	r1, r3, #26
 80083aa:	bf42      	ittt	mi
 80083ac:	6833      	ldrmi	r3, [r6, #0]
 80083ae:	3302      	addmi	r3, #2
 80083b0:	6033      	strmi	r3, [r6, #0]
 80083b2:	6825      	ldr	r5, [r4, #0]
 80083b4:	f015 0506 	ands.w	r5, r5, #6
 80083b8:	d106      	bne.n	80083c8 <_printf_common+0x48>
 80083ba:	f104 0a19 	add.w	sl, r4, #25
 80083be:	68e3      	ldr	r3, [r4, #12]
 80083c0:	6832      	ldr	r2, [r6, #0]
 80083c2:	1a9b      	subs	r3, r3, r2
 80083c4:	42ab      	cmp	r3, r5
 80083c6:	dc2b      	bgt.n	8008420 <_printf_common+0xa0>
 80083c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80083cc:	6822      	ldr	r2, [r4, #0]
 80083ce:	3b00      	subs	r3, #0
 80083d0:	bf18      	it	ne
 80083d2:	2301      	movne	r3, #1
 80083d4:	0692      	lsls	r2, r2, #26
 80083d6:	d430      	bmi.n	800843a <_printf_common+0xba>
 80083d8:	4641      	mov	r1, r8
 80083da:	4638      	mov	r0, r7
 80083dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80083e0:	47c8      	blx	r9
 80083e2:	3001      	adds	r0, #1
 80083e4:	d023      	beq.n	800842e <_printf_common+0xae>
 80083e6:	6823      	ldr	r3, [r4, #0]
 80083e8:	6922      	ldr	r2, [r4, #16]
 80083ea:	f003 0306 	and.w	r3, r3, #6
 80083ee:	2b04      	cmp	r3, #4
 80083f0:	bf14      	ite	ne
 80083f2:	2500      	movne	r5, #0
 80083f4:	6833      	ldreq	r3, [r6, #0]
 80083f6:	f04f 0600 	mov.w	r6, #0
 80083fa:	bf08      	it	eq
 80083fc:	68e5      	ldreq	r5, [r4, #12]
 80083fe:	f104 041a 	add.w	r4, r4, #26
 8008402:	bf08      	it	eq
 8008404:	1aed      	subeq	r5, r5, r3
 8008406:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800840a:	bf08      	it	eq
 800840c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008410:	4293      	cmp	r3, r2
 8008412:	bfc4      	itt	gt
 8008414:	1a9b      	subgt	r3, r3, r2
 8008416:	18ed      	addgt	r5, r5, r3
 8008418:	42b5      	cmp	r5, r6
 800841a:	d11a      	bne.n	8008452 <_printf_common+0xd2>
 800841c:	2000      	movs	r0, #0
 800841e:	e008      	b.n	8008432 <_printf_common+0xb2>
 8008420:	2301      	movs	r3, #1
 8008422:	4652      	mov	r2, sl
 8008424:	4641      	mov	r1, r8
 8008426:	4638      	mov	r0, r7
 8008428:	47c8      	blx	r9
 800842a:	3001      	adds	r0, #1
 800842c:	d103      	bne.n	8008436 <_printf_common+0xb6>
 800842e:	f04f 30ff 	mov.w	r0, #4294967295
 8008432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008436:	3501      	adds	r5, #1
 8008438:	e7c1      	b.n	80083be <_printf_common+0x3e>
 800843a:	2030      	movs	r0, #48	@ 0x30
 800843c:	18e1      	adds	r1, r4, r3
 800843e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008442:	1c5a      	adds	r2, r3, #1
 8008444:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008448:	4422      	add	r2, r4
 800844a:	3302      	adds	r3, #2
 800844c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008450:	e7c2      	b.n	80083d8 <_printf_common+0x58>
 8008452:	2301      	movs	r3, #1
 8008454:	4622      	mov	r2, r4
 8008456:	4641      	mov	r1, r8
 8008458:	4638      	mov	r0, r7
 800845a:	47c8      	blx	r9
 800845c:	3001      	adds	r0, #1
 800845e:	d0e6      	beq.n	800842e <_printf_common+0xae>
 8008460:	3601      	adds	r6, #1
 8008462:	e7d9      	b.n	8008418 <_printf_common+0x98>

08008464 <_printf_i>:
 8008464:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008468:	7e0f      	ldrb	r7, [r1, #24]
 800846a:	4691      	mov	r9, r2
 800846c:	2f78      	cmp	r7, #120	@ 0x78
 800846e:	4680      	mov	r8, r0
 8008470:	460c      	mov	r4, r1
 8008472:	469a      	mov	sl, r3
 8008474:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008476:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800847a:	d807      	bhi.n	800848c <_printf_i+0x28>
 800847c:	2f62      	cmp	r7, #98	@ 0x62
 800847e:	d80a      	bhi.n	8008496 <_printf_i+0x32>
 8008480:	2f00      	cmp	r7, #0
 8008482:	f000 80d3 	beq.w	800862c <_printf_i+0x1c8>
 8008486:	2f58      	cmp	r7, #88	@ 0x58
 8008488:	f000 80ba 	beq.w	8008600 <_printf_i+0x19c>
 800848c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008490:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008494:	e03a      	b.n	800850c <_printf_i+0xa8>
 8008496:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800849a:	2b15      	cmp	r3, #21
 800849c:	d8f6      	bhi.n	800848c <_printf_i+0x28>
 800849e:	a101      	add	r1, pc, #4	@ (adr r1, 80084a4 <_printf_i+0x40>)
 80084a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084a4:	080084fd 	.word	0x080084fd
 80084a8:	08008511 	.word	0x08008511
 80084ac:	0800848d 	.word	0x0800848d
 80084b0:	0800848d 	.word	0x0800848d
 80084b4:	0800848d 	.word	0x0800848d
 80084b8:	0800848d 	.word	0x0800848d
 80084bc:	08008511 	.word	0x08008511
 80084c0:	0800848d 	.word	0x0800848d
 80084c4:	0800848d 	.word	0x0800848d
 80084c8:	0800848d 	.word	0x0800848d
 80084cc:	0800848d 	.word	0x0800848d
 80084d0:	08008613 	.word	0x08008613
 80084d4:	0800853b 	.word	0x0800853b
 80084d8:	080085cd 	.word	0x080085cd
 80084dc:	0800848d 	.word	0x0800848d
 80084e0:	0800848d 	.word	0x0800848d
 80084e4:	08008635 	.word	0x08008635
 80084e8:	0800848d 	.word	0x0800848d
 80084ec:	0800853b 	.word	0x0800853b
 80084f0:	0800848d 	.word	0x0800848d
 80084f4:	0800848d 	.word	0x0800848d
 80084f8:	080085d5 	.word	0x080085d5
 80084fc:	6833      	ldr	r3, [r6, #0]
 80084fe:	1d1a      	adds	r2, r3, #4
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	6032      	str	r2, [r6, #0]
 8008504:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008508:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800850c:	2301      	movs	r3, #1
 800850e:	e09e      	b.n	800864e <_printf_i+0x1ea>
 8008510:	6833      	ldr	r3, [r6, #0]
 8008512:	6820      	ldr	r0, [r4, #0]
 8008514:	1d19      	adds	r1, r3, #4
 8008516:	6031      	str	r1, [r6, #0]
 8008518:	0606      	lsls	r6, r0, #24
 800851a:	d501      	bpl.n	8008520 <_printf_i+0xbc>
 800851c:	681d      	ldr	r5, [r3, #0]
 800851e:	e003      	b.n	8008528 <_printf_i+0xc4>
 8008520:	0645      	lsls	r5, r0, #25
 8008522:	d5fb      	bpl.n	800851c <_printf_i+0xb8>
 8008524:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008528:	2d00      	cmp	r5, #0
 800852a:	da03      	bge.n	8008534 <_printf_i+0xd0>
 800852c:	232d      	movs	r3, #45	@ 0x2d
 800852e:	426d      	negs	r5, r5
 8008530:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008534:	230a      	movs	r3, #10
 8008536:	4859      	ldr	r0, [pc, #356]	@ (800869c <_printf_i+0x238>)
 8008538:	e011      	b.n	800855e <_printf_i+0xfa>
 800853a:	6821      	ldr	r1, [r4, #0]
 800853c:	6833      	ldr	r3, [r6, #0]
 800853e:	0608      	lsls	r0, r1, #24
 8008540:	f853 5b04 	ldr.w	r5, [r3], #4
 8008544:	d402      	bmi.n	800854c <_printf_i+0xe8>
 8008546:	0649      	lsls	r1, r1, #25
 8008548:	bf48      	it	mi
 800854a:	b2ad      	uxthmi	r5, r5
 800854c:	2f6f      	cmp	r7, #111	@ 0x6f
 800854e:	6033      	str	r3, [r6, #0]
 8008550:	bf14      	ite	ne
 8008552:	230a      	movne	r3, #10
 8008554:	2308      	moveq	r3, #8
 8008556:	4851      	ldr	r0, [pc, #324]	@ (800869c <_printf_i+0x238>)
 8008558:	2100      	movs	r1, #0
 800855a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800855e:	6866      	ldr	r6, [r4, #4]
 8008560:	2e00      	cmp	r6, #0
 8008562:	bfa8      	it	ge
 8008564:	6821      	ldrge	r1, [r4, #0]
 8008566:	60a6      	str	r6, [r4, #8]
 8008568:	bfa4      	itt	ge
 800856a:	f021 0104 	bicge.w	r1, r1, #4
 800856e:	6021      	strge	r1, [r4, #0]
 8008570:	b90d      	cbnz	r5, 8008576 <_printf_i+0x112>
 8008572:	2e00      	cmp	r6, #0
 8008574:	d04b      	beq.n	800860e <_printf_i+0x1aa>
 8008576:	4616      	mov	r6, r2
 8008578:	fbb5 f1f3 	udiv	r1, r5, r3
 800857c:	fb03 5711 	mls	r7, r3, r1, r5
 8008580:	5dc7      	ldrb	r7, [r0, r7]
 8008582:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008586:	462f      	mov	r7, r5
 8008588:	42bb      	cmp	r3, r7
 800858a:	460d      	mov	r5, r1
 800858c:	d9f4      	bls.n	8008578 <_printf_i+0x114>
 800858e:	2b08      	cmp	r3, #8
 8008590:	d10b      	bne.n	80085aa <_printf_i+0x146>
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	07df      	lsls	r7, r3, #31
 8008596:	d508      	bpl.n	80085aa <_printf_i+0x146>
 8008598:	6923      	ldr	r3, [r4, #16]
 800859a:	6861      	ldr	r1, [r4, #4]
 800859c:	4299      	cmp	r1, r3
 800859e:	bfde      	ittt	le
 80085a0:	2330      	movle	r3, #48	@ 0x30
 80085a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80085a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80085aa:	1b92      	subs	r2, r2, r6
 80085ac:	6122      	str	r2, [r4, #16]
 80085ae:	464b      	mov	r3, r9
 80085b0:	4621      	mov	r1, r4
 80085b2:	4640      	mov	r0, r8
 80085b4:	f8cd a000 	str.w	sl, [sp]
 80085b8:	aa03      	add	r2, sp, #12
 80085ba:	f7ff fee1 	bl	8008380 <_printf_common>
 80085be:	3001      	adds	r0, #1
 80085c0:	d14a      	bne.n	8008658 <_printf_i+0x1f4>
 80085c2:	f04f 30ff 	mov.w	r0, #4294967295
 80085c6:	b004      	add	sp, #16
 80085c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	f043 0320 	orr.w	r3, r3, #32
 80085d2:	6023      	str	r3, [r4, #0]
 80085d4:	2778      	movs	r7, #120	@ 0x78
 80085d6:	4832      	ldr	r0, [pc, #200]	@ (80086a0 <_printf_i+0x23c>)
 80085d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80085dc:	6823      	ldr	r3, [r4, #0]
 80085de:	6831      	ldr	r1, [r6, #0]
 80085e0:	061f      	lsls	r7, r3, #24
 80085e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80085e6:	d402      	bmi.n	80085ee <_printf_i+0x18a>
 80085e8:	065f      	lsls	r7, r3, #25
 80085ea:	bf48      	it	mi
 80085ec:	b2ad      	uxthmi	r5, r5
 80085ee:	6031      	str	r1, [r6, #0]
 80085f0:	07d9      	lsls	r1, r3, #31
 80085f2:	bf44      	itt	mi
 80085f4:	f043 0320 	orrmi.w	r3, r3, #32
 80085f8:	6023      	strmi	r3, [r4, #0]
 80085fa:	b11d      	cbz	r5, 8008604 <_printf_i+0x1a0>
 80085fc:	2310      	movs	r3, #16
 80085fe:	e7ab      	b.n	8008558 <_printf_i+0xf4>
 8008600:	4826      	ldr	r0, [pc, #152]	@ (800869c <_printf_i+0x238>)
 8008602:	e7e9      	b.n	80085d8 <_printf_i+0x174>
 8008604:	6823      	ldr	r3, [r4, #0]
 8008606:	f023 0320 	bic.w	r3, r3, #32
 800860a:	6023      	str	r3, [r4, #0]
 800860c:	e7f6      	b.n	80085fc <_printf_i+0x198>
 800860e:	4616      	mov	r6, r2
 8008610:	e7bd      	b.n	800858e <_printf_i+0x12a>
 8008612:	6833      	ldr	r3, [r6, #0]
 8008614:	6825      	ldr	r5, [r4, #0]
 8008616:	1d18      	adds	r0, r3, #4
 8008618:	6961      	ldr	r1, [r4, #20]
 800861a:	6030      	str	r0, [r6, #0]
 800861c:	062e      	lsls	r6, r5, #24
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	d501      	bpl.n	8008626 <_printf_i+0x1c2>
 8008622:	6019      	str	r1, [r3, #0]
 8008624:	e002      	b.n	800862c <_printf_i+0x1c8>
 8008626:	0668      	lsls	r0, r5, #25
 8008628:	d5fb      	bpl.n	8008622 <_printf_i+0x1be>
 800862a:	8019      	strh	r1, [r3, #0]
 800862c:	2300      	movs	r3, #0
 800862e:	4616      	mov	r6, r2
 8008630:	6123      	str	r3, [r4, #16]
 8008632:	e7bc      	b.n	80085ae <_printf_i+0x14a>
 8008634:	6833      	ldr	r3, [r6, #0]
 8008636:	2100      	movs	r1, #0
 8008638:	1d1a      	adds	r2, r3, #4
 800863a:	6032      	str	r2, [r6, #0]
 800863c:	681e      	ldr	r6, [r3, #0]
 800863e:	6862      	ldr	r2, [r4, #4]
 8008640:	4630      	mov	r0, r6
 8008642:	f000 fb0e 	bl	8008c62 <memchr>
 8008646:	b108      	cbz	r0, 800864c <_printf_i+0x1e8>
 8008648:	1b80      	subs	r0, r0, r6
 800864a:	6060      	str	r0, [r4, #4]
 800864c:	6863      	ldr	r3, [r4, #4]
 800864e:	6123      	str	r3, [r4, #16]
 8008650:	2300      	movs	r3, #0
 8008652:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008656:	e7aa      	b.n	80085ae <_printf_i+0x14a>
 8008658:	4632      	mov	r2, r6
 800865a:	4649      	mov	r1, r9
 800865c:	4640      	mov	r0, r8
 800865e:	6923      	ldr	r3, [r4, #16]
 8008660:	47d0      	blx	sl
 8008662:	3001      	adds	r0, #1
 8008664:	d0ad      	beq.n	80085c2 <_printf_i+0x15e>
 8008666:	6823      	ldr	r3, [r4, #0]
 8008668:	079b      	lsls	r3, r3, #30
 800866a:	d413      	bmi.n	8008694 <_printf_i+0x230>
 800866c:	68e0      	ldr	r0, [r4, #12]
 800866e:	9b03      	ldr	r3, [sp, #12]
 8008670:	4298      	cmp	r0, r3
 8008672:	bfb8      	it	lt
 8008674:	4618      	movlt	r0, r3
 8008676:	e7a6      	b.n	80085c6 <_printf_i+0x162>
 8008678:	2301      	movs	r3, #1
 800867a:	4632      	mov	r2, r6
 800867c:	4649      	mov	r1, r9
 800867e:	4640      	mov	r0, r8
 8008680:	47d0      	blx	sl
 8008682:	3001      	adds	r0, #1
 8008684:	d09d      	beq.n	80085c2 <_printf_i+0x15e>
 8008686:	3501      	adds	r5, #1
 8008688:	68e3      	ldr	r3, [r4, #12]
 800868a:	9903      	ldr	r1, [sp, #12]
 800868c:	1a5b      	subs	r3, r3, r1
 800868e:	42ab      	cmp	r3, r5
 8008690:	dcf2      	bgt.n	8008678 <_printf_i+0x214>
 8008692:	e7eb      	b.n	800866c <_printf_i+0x208>
 8008694:	2500      	movs	r5, #0
 8008696:	f104 0619 	add.w	r6, r4, #25
 800869a:	e7f5      	b.n	8008688 <_printf_i+0x224>
 800869c:	0800a9e0 	.word	0x0800a9e0
 80086a0:	0800a9f1 	.word	0x0800a9f1

080086a4 <std>:
 80086a4:	2300      	movs	r3, #0
 80086a6:	b510      	push	{r4, lr}
 80086a8:	4604      	mov	r4, r0
 80086aa:	e9c0 3300 	strd	r3, r3, [r0]
 80086ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086b2:	6083      	str	r3, [r0, #8]
 80086b4:	8181      	strh	r1, [r0, #12]
 80086b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80086b8:	81c2      	strh	r2, [r0, #14]
 80086ba:	6183      	str	r3, [r0, #24]
 80086bc:	4619      	mov	r1, r3
 80086be:	2208      	movs	r2, #8
 80086c0:	305c      	adds	r0, #92	@ 0x5c
 80086c2:	f000 f9f9 	bl	8008ab8 <memset>
 80086c6:	4b0d      	ldr	r3, [pc, #52]	@ (80086fc <std+0x58>)
 80086c8:	6224      	str	r4, [r4, #32]
 80086ca:	6263      	str	r3, [r4, #36]	@ 0x24
 80086cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008700 <std+0x5c>)
 80086ce:	62a3      	str	r3, [r4, #40]	@ 0x28
 80086d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008704 <std+0x60>)
 80086d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80086d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008708 <std+0x64>)
 80086d6:	6323      	str	r3, [r4, #48]	@ 0x30
 80086d8:	4b0c      	ldr	r3, [pc, #48]	@ (800870c <std+0x68>)
 80086da:	429c      	cmp	r4, r3
 80086dc:	d006      	beq.n	80086ec <std+0x48>
 80086de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80086e2:	4294      	cmp	r4, r2
 80086e4:	d002      	beq.n	80086ec <std+0x48>
 80086e6:	33d0      	adds	r3, #208	@ 0xd0
 80086e8:	429c      	cmp	r4, r3
 80086ea:	d105      	bne.n	80086f8 <std+0x54>
 80086ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80086f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086f4:	f000 bab2 	b.w	8008c5c <__retarget_lock_init_recursive>
 80086f8:	bd10      	pop	{r4, pc}
 80086fa:	bf00      	nop
 80086fc:	08008909 	.word	0x08008909
 8008700:	0800892b 	.word	0x0800892b
 8008704:	08008963 	.word	0x08008963
 8008708:	08008987 	.word	0x08008987
 800870c:	20001d08 	.word	0x20001d08

08008710 <stdio_exit_handler>:
 8008710:	4a02      	ldr	r2, [pc, #8]	@ (800871c <stdio_exit_handler+0xc>)
 8008712:	4903      	ldr	r1, [pc, #12]	@ (8008720 <stdio_exit_handler+0x10>)
 8008714:	4803      	ldr	r0, [pc, #12]	@ (8008724 <stdio_exit_handler+0x14>)
 8008716:	f000 b869 	b.w	80087ec <_fwalk_sglue>
 800871a:	bf00      	nop
 800871c:	20000010 	.word	0x20000010
 8008720:	0800a5bd 	.word	0x0800a5bd
 8008724:	20000020 	.word	0x20000020

08008728 <cleanup_stdio>:
 8008728:	6841      	ldr	r1, [r0, #4]
 800872a:	4b0c      	ldr	r3, [pc, #48]	@ (800875c <cleanup_stdio+0x34>)
 800872c:	b510      	push	{r4, lr}
 800872e:	4299      	cmp	r1, r3
 8008730:	4604      	mov	r4, r0
 8008732:	d001      	beq.n	8008738 <cleanup_stdio+0x10>
 8008734:	f001 ff42 	bl	800a5bc <_fflush_r>
 8008738:	68a1      	ldr	r1, [r4, #8]
 800873a:	4b09      	ldr	r3, [pc, #36]	@ (8008760 <cleanup_stdio+0x38>)
 800873c:	4299      	cmp	r1, r3
 800873e:	d002      	beq.n	8008746 <cleanup_stdio+0x1e>
 8008740:	4620      	mov	r0, r4
 8008742:	f001 ff3b 	bl	800a5bc <_fflush_r>
 8008746:	68e1      	ldr	r1, [r4, #12]
 8008748:	4b06      	ldr	r3, [pc, #24]	@ (8008764 <cleanup_stdio+0x3c>)
 800874a:	4299      	cmp	r1, r3
 800874c:	d004      	beq.n	8008758 <cleanup_stdio+0x30>
 800874e:	4620      	mov	r0, r4
 8008750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008754:	f001 bf32 	b.w	800a5bc <_fflush_r>
 8008758:	bd10      	pop	{r4, pc}
 800875a:	bf00      	nop
 800875c:	20001d08 	.word	0x20001d08
 8008760:	20001d70 	.word	0x20001d70
 8008764:	20001dd8 	.word	0x20001dd8

08008768 <global_stdio_init.part.0>:
 8008768:	b510      	push	{r4, lr}
 800876a:	4b0b      	ldr	r3, [pc, #44]	@ (8008798 <global_stdio_init.part.0+0x30>)
 800876c:	4c0b      	ldr	r4, [pc, #44]	@ (800879c <global_stdio_init.part.0+0x34>)
 800876e:	4a0c      	ldr	r2, [pc, #48]	@ (80087a0 <global_stdio_init.part.0+0x38>)
 8008770:	4620      	mov	r0, r4
 8008772:	601a      	str	r2, [r3, #0]
 8008774:	2104      	movs	r1, #4
 8008776:	2200      	movs	r2, #0
 8008778:	f7ff ff94 	bl	80086a4 <std>
 800877c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008780:	2201      	movs	r2, #1
 8008782:	2109      	movs	r1, #9
 8008784:	f7ff ff8e 	bl	80086a4 <std>
 8008788:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800878c:	2202      	movs	r2, #2
 800878e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008792:	2112      	movs	r1, #18
 8008794:	f7ff bf86 	b.w	80086a4 <std>
 8008798:	20001e40 	.word	0x20001e40
 800879c:	20001d08 	.word	0x20001d08
 80087a0:	08008711 	.word	0x08008711

080087a4 <__sfp_lock_acquire>:
 80087a4:	4801      	ldr	r0, [pc, #4]	@ (80087ac <__sfp_lock_acquire+0x8>)
 80087a6:	f000 ba5a 	b.w	8008c5e <__retarget_lock_acquire_recursive>
 80087aa:	bf00      	nop
 80087ac:	20001e49 	.word	0x20001e49

080087b0 <__sfp_lock_release>:
 80087b0:	4801      	ldr	r0, [pc, #4]	@ (80087b8 <__sfp_lock_release+0x8>)
 80087b2:	f000 ba55 	b.w	8008c60 <__retarget_lock_release_recursive>
 80087b6:	bf00      	nop
 80087b8:	20001e49 	.word	0x20001e49

080087bc <__sinit>:
 80087bc:	b510      	push	{r4, lr}
 80087be:	4604      	mov	r4, r0
 80087c0:	f7ff fff0 	bl	80087a4 <__sfp_lock_acquire>
 80087c4:	6a23      	ldr	r3, [r4, #32]
 80087c6:	b11b      	cbz	r3, 80087d0 <__sinit+0x14>
 80087c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087cc:	f7ff bff0 	b.w	80087b0 <__sfp_lock_release>
 80087d0:	4b04      	ldr	r3, [pc, #16]	@ (80087e4 <__sinit+0x28>)
 80087d2:	6223      	str	r3, [r4, #32]
 80087d4:	4b04      	ldr	r3, [pc, #16]	@ (80087e8 <__sinit+0x2c>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d1f5      	bne.n	80087c8 <__sinit+0xc>
 80087dc:	f7ff ffc4 	bl	8008768 <global_stdio_init.part.0>
 80087e0:	e7f2      	b.n	80087c8 <__sinit+0xc>
 80087e2:	bf00      	nop
 80087e4:	08008729 	.word	0x08008729
 80087e8:	20001e40 	.word	0x20001e40

080087ec <_fwalk_sglue>:
 80087ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087f0:	4607      	mov	r7, r0
 80087f2:	4688      	mov	r8, r1
 80087f4:	4614      	mov	r4, r2
 80087f6:	2600      	movs	r6, #0
 80087f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80087fc:	f1b9 0901 	subs.w	r9, r9, #1
 8008800:	d505      	bpl.n	800880e <_fwalk_sglue+0x22>
 8008802:	6824      	ldr	r4, [r4, #0]
 8008804:	2c00      	cmp	r4, #0
 8008806:	d1f7      	bne.n	80087f8 <_fwalk_sglue+0xc>
 8008808:	4630      	mov	r0, r6
 800880a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800880e:	89ab      	ldrh	r3, [r5, #12]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d907      	bls.n	8008824 <_fwalk_sglue+0x38>
 8008814:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008818:	3301      	adds	r3, #1
 800881a:	d003      	beq.n	8008824 <_fwalk_sglue+0x38>
 800881c:	4629      	mov	r1, r5
 800881e:	4638      	mov	r0, r7
 8008820:	47c0      	blx	r8
 8008822:	4306      	orrs	r6, r0
 8008824:	3568      	adds	r5, #104	@ 0x68
 8008826:	e7e9      	b.n	80087fc <_fwalk_sglue+0x10>

08008828 <iprintf>:
 8008828:	b40f      	push	{r0, r1, r2, r3}
 800882a:	b507      	push	{r0, r1, r2, lr}
 800882c:	4906      	ldr	r1, [pc, #24]	@ (8008848 <iprintf+0x20>)
 800882e:	ab04      	add	r3, sp, #16
 8008830:	6808      	ldr	r0, [r1, #0]
 8008832:	f853 2b04 	ldr.w	r2, [r3], #4
 8008836:	6881      	ldr	r1, [r0, #8]
 8008838:	9301      	str	r3, [sp, #4]
 800883a:	f001 fd27 	bl	800a28c <_vfiprintf_r>
 800883e:	b003      	add	sp, #12
 8008840:	f85d eb04 	ldr.w	lr, [sp], #4
 8008844:	b004      	add	sp, #16
 8008846:	4770      	bx	lr
 8008848:	2000001c 	.word	0x2000001c

0800884c <_puts_r>:
 800884c:	6a03      	ldr	r3, [r0, #32]
 800884e:	b570      	push	{r4, r5, r6, lr}
 8008850:	4605      	mov	r5, r0
 8008852:	460e      	mov	r6, r1
 8008854:	6884      	ldr	r4, [r0, #8]
 8008856:	b90b      	cbnz	r3, 800885c <_puts_r+0x10>
 8008858:	f7ff ffb0 	bl	80087bc <__sinit>
 800885c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800885e:	07db      	lsls	r3, r3, #31
 8008860:	d405      	bmi.n	800886e <_puts_r+0x22>
 8008862:	89a3      	ldrh	r3, [r4, #12]
 8008864:	0598      	lsls	r0, r3, #22
 8008866:	d402      	bmi.n	800886e <_puts_r+0x22>
 8008868:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800886a:	f000 f9f8 	bl	8008c5e <__retarget_lock_acquire_recursive>
 800886e:	89a3      	ldrh	r3, [r4, #12]
 8008870:	0719      	lsls	r1, r3, #28
 8008872:	d502      	bpl.n	800887a <_puts_r+0x2e>
 8008874:	6923      	ldr	r3, [r4, #16]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d135      	bne.n	80088e6 <_puts_r+0x9a>
 800887a:	4621      	mov	r1, r4
 800887c:	4628      	mov	r0, r5
 800887e:	f000 f8c5 	bl	8008a0c <__swsetup_r>
 8008882:	b380      	cbz	r0, 80088e6 <_puts_r+0x9a>
 8008884:	f04f 35ff 	mov.w	r5, #4294967295
 8008888:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800888a:	07da      	lsls	r2, r3, #31
 800888c:	d405      	bmi.n	800889a <_puts_r+0x4e>
 800888e:	89a3      	ldrh	r3, [r4, #12]
 8008890:	059b      	lsls	r3, r3, #22
 8008892:	d402      	bmi.n	800889a <_puts_r+0x4e>
 8008894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008896:	f000 f9e3 	bl	8008c60 <__retarget_lock_release_recursive>
 800889a:	4628      	mov	r0, r5
 800889c:	bd70      	pop	{r4, r5, r6, pc}
 800889e:	2b00      	cmp	r3, #0
 80088a0:	da04      	bge.n	80088ac <_puts_r+0x60>
 80088a2:	69a2      	ldr	r2, [r4, #24]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	dc17      	bgt.n	80088d8 <_puts_r+0x8c>
 80088a8:	290a      	cmp	r1, #10
 80088aa:	d015      	beq.n	80088d8 <_puts_r+0x8c>
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	1c5a      	adds	r2, r3, #1
 80088b0:	6022      	str	r2, [r4, #0]
 80088b2:	7019      	strb	r1, [r3, #0]
 80088b4:	68a3      	ldr	r3, [r4, #8]
 80088b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80088ba:	3b01      	subs	r3, #1
 80088bc:	60a3      	str	r3, [r4, #8]
 80088be:	2900      	cmp	r1, #0
 80088c0:	d1ed      	bne.n	800889e <_puts_r+0x52>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	da11      	bge.n	80088ea <_puts_r+0x9e>
 80088c6:	4622      	mov	r2, r4
 80088c8:	210a      	movs	r1, #10
 80088ca:	4628      	mov	r0, r5
 80088cc:	f000 f85f 	bl	800898e <__swbuf_r>
 80088d0:	3001      	adds	r0, #1
 80088d2:	d0d7      	beq.n	8008884 <_puts_r+0x38>
 80088d4:	250a      	movs	r5, #10
 80088d6:	e7d7      	b.n	8008888 <_puts_r+0x3c>
 80088d8:	4622      	mov	r2, r4
 80088da:	4628      	mov	r0, r5
 80088dc:	f000 f857 	bl	800898e <__swbuf_r>
 80088e0:	3001      	adds	r0, #1
 80088e2:	d1e7      	bne.n	80088b4 <_puts_r+0x68>
 80088e4:	e7ce      	b.n	8008884 <_puts_r+0x38>
 80088e6:	3e01      	subs	r6, #1
 80088e8:	e7e4      	b.n	80088b4 <_puts_r+0x68>
 80088ea:	6823      	ldr	r3, [r4, #0]
 80088ec:	1c5a      	adds	r2, r3, #1
 80088ee:	6022      	str	r2, [r4, #0]
 80088f0:	220a      	movs	r2, #10
 80088f2:	701a      	strb	r2, [r3, #0]
 80088f4:	e7ee      	b.n	80088d4 <_puts_r+0x88>
	...

080088f8 <puts>:
 80088f8:	4b02      	ldr	r3, [pc, #8]	@ (8008904 <puts+0xc>)
 80088fa:	4601      	mov	r1, r0
 80088fc:	6818      	ldr	r0, [r3, #0]
 80088fe:	f7ff bfa5 	b.w	800884c <_puts_r>
 8008902:	bf00      	nop
 8008904:	2000001c 	.word	0x2000001c

08008908 <__sread>:
 8008908:	b510      	push	{r4, lr}
 800890a:	460c      	mov	r4, r1
 800890c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008910:	f000 f956 	bl	8008bc0 <_read_r>
 8008914:	2800      	cmp	r0, #0
 8008916:	bfab      	itete	ge
 8008918:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800891a:	89a3      	ldrhlt	r3, [r4, #12]
 800891c:	181b      	addge	r3, r3, r0
 800891e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008922:	bfac      	ite	ge
 8008924:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008926:	81a3      	strhlt	r3, [r4, #12]
 8008928:	bd10      	pop	{r4, pc}

0800892a <__swrite>:
 800892a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800892e:	461f      	mov	r7, r3
 8008930:	898b      	ldrh	r3, [r1, #12]
 8008932:	4605      	mov	r5, r0
 8008934:	05db      	lsls	r3, r3, #23
 8008936:	460c      	mov	r4, r1
 8008938:	4616      	mov	r6, r2
 800893a:	d505      	bpl.n	8008948 <__swrite+0x1e>
 800893c:	2302      	movs	r3, #2
 800893e:	2200      	movs	r2, #0
 8008940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008944:	f000 f92a 	bl	8008b9c <_lseek_r>
 8008948:	89a3      	ldrh	r3, [r4, #12]
 800894a:	4632      	mov	r2, r6
 800894c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008950:	81a3      	strh	r3, [r4, #12]
 8008952:	4628      	mov	r0, r5
 8008954:	463b      	mov	r3, r7
 8008956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800895a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800895e:	f000 b941 	b.w	8008be4 <_write_r>

08008962 <__sseek>:
 8008962:	b510      	push	{r4, lr}
 8008964:	460c      	mov	r4, r1
 8008966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800896a:	f000 f917 	bl	8008b9c <_lseek_r>
 800896e:	1c43      	adds	r3, r0, #1
 8008970:	89a3      	ldrh	r3, [r4, #12]
 8008972:	bf15      	itete	ne
 8008974:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008976:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800897a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800897e:	81a3      	strheq	r3, [r4, #12]
 8008980:	bf18      	it	ne
 8008982:	81a3      	strhne	r3, [r4, #12]
 8008984:	bd10      	pop	{r4, pc}

08008986 <__sclose>:
 8008986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800898a:	f000 b8a1 	b.w	8008ad0 <_close_r>

0800898e <__swbuf_r>:
 800898e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008990:	460e      	mov	r6, r1
 8008992:	4614      	mov	r4, r2
 8008994:	4605      	mov	r5, r0
 8008996:	b118      	cbz	r0, 80089a0 <__swbuf_r+0x12>
 8008998:	6a03      	ldr	r3, [r0, #32]
 800899a:	b90b      	cbnz	r3, 80089a0 <__swbuf_r+0x12>
 800899c:	f7ff ff0e 	bl	80087bc <__sinit>
 80089a0:	69a3      	ldr	r3, [r4, #24]
 80089a2:	60a3      	str	r3, [r4, #8]
 80089a4:	89a3      	ldrh	r3, [r4, #12]
 80089a6:	071a      	lsls	r2, r3, #28
 80089a8:	d501      	bpl.n	80089ae <__swbuf_r+0x20>
 80089aa:	6923      	ldr	r3, [r4, #16]
 80089ac:	b943      	cbnz	r3, 80089c0 <__swbuf_r+0x32>
 80089ae:	4621      	mov	r1, r4
 80089b0:	4628      	mov	r0, r5
 80089b2:	f000 f82b 	bl	8008a0c <__swsetup_r>
 80089b6:	b118      	cbz	r0, 80089c0 <__swbuf_r+0x32>
 80089b8:	f04f 37ff 	mov.w	r7, #4294967295
 80089bc:	4638      	mov	r0, r7
 80089be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089c0:	6823      	ldr	r3, [r4, #0]
 80089c2:	6922      	ldr	r2, [r4, #16]
 80089c4:	b2f6      	uxtb	r6, r6
 80089c6:	1a98      	subs	r0, r3, r2
 80089c8:	6963      	ldr	r3, [r4, #20]
 80089ca:	4637      	mov	r7, r6
 80089cc:	4283      	cmp	r3, r0
 80089ce:	dc05      	bgt.n	80089dc <__swbuf_r+0x4e>
 80089d0:	4621      	mov	r1, r4
 80089d2:	4628      	mov	r0, r5
 80089d4:	f001 fdf2 	bl	800a5bc <_fflush_r>
 80089d8:	2800      	cmp	r0, #0
 80089da:	d1ed      	bne.n	80089b8 <__swbuf_r+0x2a>
 80089dc:	68a3      	ldr	r3, [r4, #8]
 80089de:	3b01      	subs	r3, #1
 80089e0:	60a3      	str	r3, [r4, #8]
 80089e2:	6823      	ldr	r3, [r4, #0]
 80089e4:	1c5a      	adds	r2, r3, #1
 80089e6:	6022      	str	r2, [r4, #0]
 80089e8:	701e      	strb	r6, [r3, #0]
 80089ea:	6962      	ldr	r2, [r4, #20]
 80089ec:	1c43      	adds	r3, r0, #1
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d004      	beq.n	80089fc <__swbuf_r+0x6e>
 80089f2:	89a3      	ldrh	r3, [r4, #12]
 80089f4:	07db      	lsls	r3, r3, #31
 80089f6:	d5e1      	bpl.n	80089bc <__swbuf_r+0x2e>
 80089f8:	2e0a      	cmp	r6, #10
 80089fa:	d1df      	bne.n	80089bc <__swbuf_r+0x2e>
 80089fc:	4621      	mov	r1, r4
 80089fe:	4628      	mov	r0, r5
 8008a00:	f001 fddc 	bl	800a5bc <_fflush_r>
 8008a04:	2800      	cmp	r0, #0
 8008a06:	d0d9      	beq.n	80089bc <__swbuf_r+0x2e>
 8008a08:	e7d6      	b.n	80089b8 <__swbuf_r+0x2a>
	...

08008a0c <__swsetup_r>:
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	4b29      	ldr	r3, [pc, #164]	@ (8008ab4 <__swsetup_r+0xa8>)
 8008a10:	4605      	mov	r5, r0
 8008a12:	6818      	ldr	r0, [r3, #0]
 8008a14:	460c      	mov	r4, r1
 8008a16:	b118      	cbz	r0, 8008a20 <__swsetup_r+0x14>
 8008a18:	6a03      	ldr	r3, [r0, #32]
 8008a1a:	b90b      	cbnz	r3, 8008a20 <__swsetup_r+0x14>
 8008a1c:	f7ff fece 	bl	80087bc <__sinit>
 8008a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a24:	0719      	lsls	r1, r3, #28
 8008a26:	d422      	bmi.n	8008a6e <__swsetup_r+0x62>
 8008a28:	06da      	lsls	r2, r3, #27
 8008a2a:	d407      	bmi.n	8008a3c <__swsetup_r+0x30>
 8008a2c:	2209      	movs	r2, #9
 8008a2e:	602a      	str	r2, [r5, #0]
 8008a30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a34:	f04f 30ff 	mov.w	r0, #4294967295
 8008a38:	81a3      	strh	r3, [r4, #12]
 8008a3a:	e033      	b.n	8008aa4 <__swsetup_r+0x98>
 8008a3c:	0758      	lsls	r0, r3, #29
 8008a3e:	d512      	bpl.n	8008a66 <__swsetup_r+0x5a>
 8008a40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a42:	b141      	cbz	r1, 8008a56 <__swsetup_r+0x4a>
 8008a44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a48:	4299      	cmp	r1, r3
 8008a4a:	d002      	beq.n	8008a52 <__swsetup_r+0x46>
 8008a4c:	4628      	mov	r0, r5
 8008a4e:	f000 ff77 	bl	8009940 <_free_r>
 8008a52:	2300      	movs	r3, #0
 8008a54:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a56:	89a3      	ldrh	r3, [r4, #12]
 8008a58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a5c:	81a3      	strh	r3, [r4, #12]
 8008a5e:	2300      	movs	r3, #0
 8008a60:	6063      	str	r3, [r4, #4]
 8008a62:	6923      	ldr	r3, [r4, #16]
 8008a64:	6023      	str	r3, [r4, #0]
 8008a66:	89a3      	ldrh	r3, [r4, #12]
 8008a68:	f043 0308 	orr.w	r3, r3, #8
 8008a6c:	81a3      	strh	r3, [r4, #12]
 8008a6e:	6923      	ldr	r3, [r4, #16]
 8008a70:	b94b      	cbnz	r3, 8008a86 <__swsetup_r+0x7a>
 8008a72:	89a3      	ldrh	r3, [r4, #12]
 8008a74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a7c:	d003      	beq.n	8008a86 <__swsetup_r+0x7a>
 8008a7e:	4621      	mov	r1, r4
 8008a80:	4628      	mov	r0, r5
 8008a82:	f001 fde8 	bl	800a656 <__smakebuf_r>
 8008a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a8a:	f013 0201 	ands.w	r2, r3, #1
 8008a8e:	d00a      	beq.n	8008aa6 <__swsetup_r+0x9a>
 8008a90:	2200      	movs	r2, #0
 8008a92:	60a2      	str	r2, [r4, #8]
 8008a94:	6962      	ldr	r2, [r4, #20]
 8008a96:	4252      	negs	r2, r2
 8008a98:	61a2      	str	r2, [r4, #24]
 8008a9a:	6922      	ldr	r2, [r4, #16]
 8008a9c:	b942      	cbnz	r2, 8008ab0 <__swsetup_r+0xa4>
 8008a9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008aa2:	d1c5      	bne.n	8008a30 <__swsetup_r+0x24>
 8008aa4:	bd38      	pop	{r3, r4, r5, pc}
 8008aa6:	0799      	lsls	r1, r3, #30
 8008aa8:	bf58      	it	pl
 8008aaa:	6962      	ldrpl	r2, [r4, #20]
 8008aac:	60a2      	str	r2, [r4, #8]
 8008aae:	e7f4      	b.n	8008a9a <__swsetup_r+0x8e>
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	e7f7      	b.n	8008aa4 <__swsetup_r+0x98>
 8008ab4:	2000001c 	.word	0x2000001c

08008ab8 <memset>:
 8008ab8:	4603      	mov	r3, r0
 8008aba:	4402      	add	r2, r0
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d100      	bne.n	8008ac2 <memset+0xa>
 8008ac0:	4770      	bx	lr
 8008ac2:	f803 1b01 	strb.w	r1, [r3], #1
 8008ac6:	e7f9      	b.n	8008abc <memset+0x4>

08008ac8 <_localeconv_r>:
 8008ac8:	4800      	ldr	r0, [pc, #0]	@ (8008acc <_localeconv_r+0x4>)
 8008aca:	4770      	bx	lr
 8008acc:	2000015c 	.word	0x2000015c

08008ad0 <_close_r>:
 8008ad0:	b538      	push	{r3, r4, r5, lr}
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	4d05      	ldr	r5, [pc, #20]	@ (8008aec <_close_r+0x1c>)
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	4608      	mov	r0, r1
 8008ada:	602b      	str	r3, [r5, #0]
 8008adc:	f7f9 fc29 	bl	8002332 <_close>
 8008ae0:	1c43      	adds	r3, r0, #1
 8008ae2:	d102      	bne.n	8008aea <_close_r+0x1a>
 8008ae4:	682b      	ldr	r3, [r5, #0]
 8008ae6:	b103      	cbz	r3, 8008aea <_close_r+0x1a>
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	20001e44 	.word	0x20001e44

08008af0 <_reclaim_reent>:
 8008af0:	4b29      	ldr	r3, [pc, #164]	@ (8008b98 <_reclaim_reent+0xa8>)
 8008af2:	b570      	push	{r4, r5, r6, lr}
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4604      	mov	r4, r0
 8008af8:	4283      	cmp	r3, r0
 8008afa:	d04b      	beq.n	8008b94 <_reclaim_reent+0xa4>
 8008afc:	69c3      	ldr	r3, [r0, #28]
 8008afe:	b1ab      	cbz	r3, 8008b2c <_reclaim_reent+0x3c>
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	b16b      	cbz	r3, 8008b20 <_reclaim_reent+0x30>
 8008b04:	2500      	movs	r5, #0
 8008b06:	69e3      	ldr	r3, [r4, #28]
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	5959      	ldr	r1, [r3, r5]
 8008b0c:	2900      	cmp	r1, #0
 8008b0e:	d13b      	bne.n	8008b88 <_reclaim_reent+0x98>
 8008b10:	3504      	adds	r5, #4
 8008b12:	2d80      	cmp	r5, #128	@ 0x80
 8008b14:	d1f7      	bne.n	8008b06 <_reclaim_reent+0x16>
 8008b16:	69e3      	ldr	r3, [r4, #28]
 8008b18:	4620      	mov	r0, r4
 8008b1a:	68d9      	ldr	r1, [r3, #12]
 8008b1c:	f000 ff10 	bl	8009940 <_free_r>
 8008b20:	69e3      	ldr	r3, [r4, #28]
 8008b22:	6819      	ldr	r1, [r3, #0]
 8008b24:	b111      	cbz	r1, 8008b2c <_reclaim_reent+0x3c>
 8008b26:	4620      	mov	r0, r4
 8008b28:	f000 ff0a 	bl	8009940 <_free_r>
 8008b2c:	6961      	ldr	r1, [r4, #20]
 8008b2e:	b111      	cbz	r1, 8008b36 <_reclaim_reent+0x46>
 8008b30:	4620      	mov	r0, r4
 8008b32:	f000 ff05 	bl	8009940 <_free_r>
 8008b36:	69e1      	ldr	r1, [r4, #28]
 8008b38:	b111      	cbz	r1, 8008b40 <_reclaim_reent+0x50>
 8008b3a:	4620      	mov	r0, r4
 8008b3c:	f000 ff00 	bl	8009940 <_free_r>
 8008b40:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008b42:	b111      	cbz	r1, 8008b4a <_reclaim_reent+0x5a>
 8008b44:	4620      	mov	r0, r4
 8008b46:	f000 fefb 	bl	8009940 <_free_r>
 8008b4a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b4c:	b111      	cbz	r1, 8008b54 <_reclaim_reent+0x64>
 8008b4e:	4620      	mov	r0, r4
 8008b50:	f000 fef6 	bl	8009940 <_free_r>
 8008b54:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008b56:	b111      	cbz	r1, 8008b5e <_reclaim_reent+0x6e>
 8008b58:	4620      	mov	r0, r4
 8008b5a:	f000 fef1 	bl	8009940 <_free_r>
 8008b5e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008b60:	b111      	cbz	r1, 8008b68 <_reclaim_reent+0x78>
 8008b62:	4620      	mov	r0, r4
 8008b64:	f000 feec 	bl	8009940 <_free_r>
 8008b68:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008b6a:	b111      	cbz	r1, 8008b72 <_reclaim_reent+0x82>
 8008b6c:	4620      	mov	r0, r4
 8008b6e:	f000 fee7 	bl	8009940 <_free_r>
 8008b72:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008b74:	b111      	cbz	r1, 8008b7c <_reclaim_reent+0x8c>
 8008b76:	4620      	mov	r0, r4
 8008b78:	f000 fee2 	bl	8009940 <_free_r>
 8008b7c:	6a23      	ldr	r3, [r4, #32]
 8008b7e:	b14b      	cbz	r3, 8008b94 <_reclaim_reent+0xa4>
 8008b80:	4620      	mov	r0, r4
 8008b82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008b86:	4718      	bx	r3
 8008b88:	680e      	ldr	r6, [r1, #0]
 8008b8a:	4620      	mov	r0, r4
 8008b8c:	f000 fed8 	bl	8009940 <_free_r>
 8008b90:	4631      	mov	r1, r6
 8008b92:	e7bb      	b.n	8008b0c <_reclaim_reent+0x1c>
 8008b94:	bd70      	pop	{r4, r5, r6, pc}
 8008b96:	bf00      	nop
 8008b98:	2000001c 	.word	0x2000001c

08008b9c <_lseek_r>:
 8008b9c:	b538      	push	{r3, r4, r5, lr}
 8008b9e:	4604      	mov	r4, r0
 8008ba0:	4608      	mov	r0, r1
 8008ba2:	4611      	mov	r1, r2
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	4d05      	ldr	r5, [pc, #20]	@ (8008bbc <_lseek_r+0x20>)
 8008ba8:	602a      	str	r2, [r5, #0]
 8008baa:	461a      	mov	r2, r3
 8008bac:	f7f9 fbe5 	bl	800237a <_lseek>
 8008bb0:	1c43      	adds	r3, r0, #1
 8008bb2:	d102      	bne.n	8008bba <_lseek_r+0x1e>
 8008bb4:	682b      	ldr	r3, [r5, #0]
 8008bb6:	b103      	cbz	r3, 8008bba <_lseek_r+0x1e>
 8008bb8:	6023      	str	r3, [r4, #0]
 8008bba:	bd38      	pop	{r3, r4, r5, pc}
 8008bbc:	20001e44 	.word	0x20001e44

08008bc0 <_read_r>:
 8008bc0:	b538      	push	{r3, r4, r5, lr}
 8008bc2:	4604      	mov	r4, r0
 8008bc4:	4608      	mov	r0, r1
 8008bc6:	4611      	mov	r1, r2
 8008bc8:	2200      	movs	r2, #0
 8008bca:	4d05      	ldr	r5, [pc, #20]	@ (8008be0 <_read_r+0x20>)
 8008bcc:	602a      	str	r2, [r5, #0]
 8008bce:	461a      	mov	r2, r3
 8008bd0:	f7f9 fb76 	bl	80022c0 <_read>
 8008bd4:	1c43      	adds	r3, r0, #1
 8008bd6:	d102      	bne.n	8008bde <_read_r+0x1e>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	b103      	cbz	r3, 8008bde <_read_r+0x1e>
 8008bdc:	6023      	str	r3, [r4, #0]
 8008bde:	bd38      	pop	{r3, r4, r5, pc}
 8008be0:	20001e44 	.word	0x20001e44

08008be4 <_write_r>:
 8008be4:	b538      	push	{r3, r4, r5, lr}
 8008be6:	4604      	mov	r4, r0
 8008be8:	4608      	mov	r0, r1
 8008bea:	4611      	mov	r1, r2
 8008bec:	2200      	movs	r2, #0
 8008bee:	4d05      	ldr	r5, [pc, #20]	@ (8008c04 <_write_r+0x20>)
 8008bf0:	602a      	str	r2, [r5, #0]
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	f7f9 fb81 	bl	80022fa <_write>
 8008bf8:	1c43      	adds	r3, r0, #1
 8008bfa:	d102      	bne.n	8008c02 <_write_r+0x1e>
 8008bfc:	682b      	ldr	r3, [r5, #0]
 8008bfe:	b103      	cbz	r3, 8008c02 <_write_r+0x1e>
 8008c00:	6023      	str	r3, [r4, #0]
 8008c02:	bd38      	pop	{r3, r4, r5, pc}
 8008c04:	20001e44 	.word	0x20001e44

08008c08 <__errno>:
 8008c08:	4b01      	ldr	r3, [pc, #4]	@ (8008c10 <__errno+0x8>)
 8008c0a:	6818      	ldr	r0, [r3, #0]
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop
 8008c10:	2000001c 	.word	0x2000001c

08008c14 <__libc_init_array>:
 8008c14:	b570      	push	{r4, r5, r6, lr}
 8008c16:	2600      	movs	r6, #0
 8008c18:	4d0c      	ldr	r5, [pc, #48]	@ (8008c4c <__libc_init_array+0x38>)
 8008c1a:	4c0d      	ldr	r4, [pc, #52]	@ (8008c50 <__libc_init_array+0x3c>)
 8008c1c:	1b64      	subs	r4, r4, r5
 8008c1e:	10a4      	asrs	r4, r4, #2
 8008c20:	42a6      	cmp	r6, r4
 8008c22:	d109      	bne.n	8008c38 <__libc_init_array+0x24>
 8008c24:	f001 fe36 	bl	800a894 <_init>
 8008c28:	2600      	movs	r6, #0
 8008c2a:	4d0a      	ldr	r5, [pc, #40]	@ (8008c54 <__libc_init_array+0x40>)
 8008c2c:	4c0a      	ldr	r4, [pc, #40]	@ (8008c58 <__libc_init_array+0x44>)
 8008c2e:	1b64      	subs	r4, r4, r5
 8008c30:	10a4      	asrs	r4, r4, #2
 8008c32:	42a6      	cmp	r6, r4
 8008c34:	d105      	bne.n	8008c42 <__libc_init_array+0x2e>
 8008c36:	bd70      	pop	{r4, r5, r6, pc}
 8008c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c3c:	4798      	blx	r3
 8008c3e:	3601      	adds	r6, #1
 8008c40:	e7ee      	b.n	8008c20 <__libc_init_array+0xc>
 8008c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c46:	4798      	blx	r3
 8008c48:	3601      	adds	r6, #1
 8008c4a:	e7f2      	b.n	8008c32 <__libc_init_array+0x1e>
 8008c4c:	0800ad48 	.word	0x0800ad48
 8008c50:	0800ad48 	.word	0x0800ad48
 8008c54:	0800ad48 	.word	0x0800ad48
 8008c58:	0800ad4c 	.word	0x0800ad4c

08008c5c <__retarget_lock_init_recursive>:
 8008c5c:	4770      	bx	lr

08008c5e <__retarget_lock_acquire_recursive>:
 8008c5e:	4770      	bx	lr

08008c60 <__retarget_lock_release_recursive>:
 8008c60:	4770      	bx	lr

08008c62 <memchr>:
 8008c62:	4603      	mov	r3, r0
 8008c64:	b510      	push	{r4, lr}
 8008c66:	b2c9      	uxtb	r1, r1
 8008c68:	4402      	add	r2, r0
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	d101      	bne.n	8008c74 <memchr+0x12>
 8008c70:	2000      	movs	r0, #0
 8008c72:	e003      	b.n	8008c7c <memchr+0x1a>
 8008c74:	7804      	ldrb	r4, [r0, #0]
 8008c76:	3301      	adds	r3, #1
 8008c78:	428c      	cmp	r4, r1
 8008c7a:	d1f6      	bne.n	8008c6a <memchr+0x8>
 8008c7c:	bd10      	pop	{r4, pc}

08008c7e <memcpy>:
 8008c7e:	440a      	add	r2, r1
 8008c80:	4291      	cmp	r1, r2
 8008c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c86:	d100      	bne.n	8008c8a <memcpy+0xc>
 8008c88:	4770      	bx	lr
 8008c8a:	b510      	push	{r4, lr}
 8008c8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c90:	4291      	cmp	r1, r2
 8008c92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c96:	d1f9      	bne.n	8008c8c <memcpy+0xe>
 8008c98:	bd10      	pop	{r4, pc}

08008c9a <quorem>:
 8008c9a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c9e:	6903      	ldr	r3, [r0, #16]
 8008ca0:	690c      	ldr	r4, [r1, #16]
 8008ca2:	4607      	mov	r7, r0
 8008ca4:	42a3      	cmp	r3, r4
 8008ca6:	db7e      	blt.n	8008da6 <quorem+0x10c>
 8008ca8:	3c01      	subs	r4, #1
 8008caa:	00a3      	lsls	r3, r4, #2
 8008cac:	f100 0514 	add.w	r5, r0, #20
 8008cb0:	f101 0814 	add.w	r8, r1, #20
 8008cb4:	9300      	str	r3, [sp, #0]
 8008cb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cba:	9301      	str	r3, [sp, #4]
 8008cbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008cc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ccc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008cd0:	d32e      	bcc.n	8008d30 <quorem+0x96>
 8008cd2:	f04f 0a00 	mov.w	sl, #0
 8008cd6:	46c4      	mov	ip, r8
 8008cd8:	46ae      	mov	lr, r5
 8008cda:	46d3      	mov	fp, sl
 8008cdc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008ce0:	b298      	uxth	r0, r3
 8008ce2:	fb06 a000 	mla	r0, r6, r0, sl
 8008ce6:	0c1b      	lsrs	r3, r3, #16
 8008ce8:	0c02      	lsrs	r2, r0, #16
 8008cea:	fb06 2303 	mla	r3, r6, r3, r2
 8008cee:	f8de 2000 	ldr.w	r2, [lr]
 8008cf2:	b280      	uxth	r0, r0
 8008cf4:	b292      	uxth	r2, r2
 8008cf6:	1a12      	subs	r2, r2, r0
 8008cf8:	445a      	add	r2, fp
 8008cfa:	f8de 0000 	ldr.w	r0, [lr]
 8008cfe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d02:	b29b      	uxth	r3, r3
 8008d04:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008d08:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008d0c:	b292      	uxth	r2, r2
 8008d0e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008d12:	45e1      	cmp	r9, ip
 8008d14:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008d18:	f84e 2b04 	str.w	r2, [lr], #4
 8008d1c:	d2de      	bcs.n	8008cdc <quorem+0x42>
 8008d1e:	9b00      	ldr	r3, [sp, #0]
 8008d20:	58eb      	ldr	r3, [r5, r3]
 8008d22:	b92b      	cbnz	r3, 8008d30 <quorem+0x96>
 8008d24:	9b01      	ldr	r3, [sp, #4]
 8008d26:	3b04      	subs	r3, #4
 8008d28:	429d      	cmp	r5, r3
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	d32f      	bcc.n	8008d8e <quorem+0xf4>
 8008d2e:	613c      	str	r4, [r7, #16]
 8008d30:	4638      	mov	r0, r7
 8008d32:	f001 f97b 	bl	800a02c <__mcmp>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	db25      	blt.n	8008d86 <quorem+0xec>
 8008d3a:	4629      	mov	r1, r5
 8008d3c:	2000      	movs	r0, #0
 8008d3e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d42:	f8d1 c000 	ldr.w	ip, [r1]
 8008d46:	fa1f fe82 	uxth.w	lr, r2
 8008d4a:	fa1f f38c 	uxth.w	r3, ip
 8008d4e:	eba3 030e 	sub.w	r3, r3, lr
 8008d52:	4403      	add	r3, r0
 8008d54:	0c12      	lsrs	r2, r2, #16
 8008d56:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008d5a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d64:	45c1      	cmp	r9, r8
 8008d66:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008d6a:	f841 3b04 	str.w	r3, [r1], #4
 8008d6e:	d2e6      	bcs.n	8008d3e <quorem+0xa4>
 8008d70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d78:	b922      	cbnz	r2, 8008d84 <quorem+0xea>
 8008d7a:	3b04      	subs	r3, #4
 8008d7c:	429d      	cmp	r5, r3
 8008d7e:	461a      	mov	r2, r3
 8008d80:	d30b      	bcc.n	8008d9a <quorem+0x100>
 8008d82:	613c      	str	r4, [r7, #16]
 8008d84:	3601      	adds	r6, #1
 8008d86:	4630      	mov	r0, r6
 8008d88:	b003      	add	sp, #12
 8008d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8e:	6812      	ldr	r2, [r2, #0]
 8008d90:	3b04      	subs	r3, #4
 8008d92:	2a00      	cmp	r2, #0
 8008d94:	d1cb      	bne.n	8008d2e <quorem+0x94>
 8008d96:	3c01      	subs	r4, #1
 8008d98:	e7c6      	b.n	8008d28 <quorem+0x8e>
 8008d9a:	6812      	ldr	r2, [r2, #0]
 8008d9c:	3b04      	subs	r3, #4
 8008d9e:	2a00      	cmp	r2, #0
 8008da0:	d1ef      	bne.n	8008d82 <quorem+0xe8>
 8008da2:	3c01      	subs	r4, #1
 8008da4:	e7ea      	b.n	8008d7c <quorem+0xe2>
 8008da6:	2000      	movs	r0, #0
 8008da8:	e7ee      	b.n	8008d88 <quorem+0xee>
 8008daa:	0000      	movs	r0, r0
 8008dac:	0000      	movs	r0, r0
	...

08008db0 <_dtoa_r>:
 8008db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db4:	4614      	mov	r4, r2
 8008db6:	461d      	mov	r5, r3
 8008db8:	69c7      	ldr	r7, [r0, #28]
 8008dba:	b097      	sub	sp, #92	@ 0x5c
 8008dbc:	4683      	mov	fp, r0
 8008dbe:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008dc2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008dc4:	b97f      	cbnz	r7, 8008de6 <_dtoa_r+0x36>
 8008dc6:	2010      	movs	r0, #16
 8008dc8:	f000 fe02 	bl	80099d0 <malloc>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	f8cb 001c 	str.w	r0, [fp, #28]
 8008dd2:	b920      	cbnz	r0, 8008dde <_dtoa_r+0x2e>
 8008dd4:	21ef      	movs	r1, #239	@ 0xef
 8008dd6:	4ba8      	ldr	r3, [pc, #672]	@ (8009078 <_dtoa_r+0x2c8>)
 8008dd8:	48a8      	ldr	r0, [pc, #672]	@ (800907c <_dtoa_r+0x2cc>)
 8008dda:	f001 fcab 	bl	800a734 <__assert_func>
 8008dde:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008de2:	6007      	str	r7, [r0, #0]
 8008de4:	60c7      	str	r7, [r0, #12]
 8008de6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008dea:	6819      	ldr	r1, [r3, #0]
 8008dec:	b159      	cbz	r1, 8008e06 <_dtoa_r+0x56>
 8008dee:	685a      	ldr	r2, [r3, #4]
 8008df0:	2301      	movs	r3, #1
 8008df2:	4093      	lsls	r3, r2
 8008df4:	604a      	str	r2, [r1, #4]
 8008df6:	608b      	str	r3, [r1, #8]
 8008df8:	4658      	mov	r0, fp
 8008dfa:	f000 fedf 	bl	8009bbc <_Bfree>
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008e04:	601a      	str	r2, [r3, #0]
 8008e06:	1e2b      	subs	r3, r5, #0
 8008e08:	bfaf      	iteee	ge
 8008e0a:	2300      	movge	r3, #0
 8008e0c:	2201      	movlt	r2, #1
 8008e0e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008e12:	9303      	strlt	r3, [sp, #12]
 8008e14:	bfa8      	it	ge
 8008e16:	6033      	strge	r3, [r6, #0]
 8008e18:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008e1c:	4b98      	ldr	r3, [pc, #608]	@ (8009080 <_dtoa_r+0x2d0>)
 8008e1e:	bfb8      	it	lt
 8008e20:	6032      	strlt	r2, [r6, #0]
 8008e22:	ea33 0308 	bics.w	r3, r3, r8
 8008e26:	d112      	bne.n	8008e4e <_dtoa_r+0x9e>
 8008e28:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008e2c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008e2e:	6013      	str	r3, [r2, #0]
 8008e30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008e34:	4323      	orrs	r3, r4
 8008e36:	f000 8550 	beq.w	80098da <_dtoa_r+0xb2a>
 8008e3a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008e3c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8009084 <_dtoa_r+0x2d4>
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	f000 8552 	beq.w	80098ea <_dtoa_r+0xb3a>
 8008e46:	f10a 0303 	add.w	r3, sl, #3
 8008e4a:	f000 bd4c 	b.w	80098e6 <_dtoa_r+0xb36>
 8008e4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008e52:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008e56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	f7f7 fda3 	bl	80009a8 <__aeabi_dcmpeq>
 8008e62:	4607      	mov	r7, r0
 8008e64:	b158      	cbz	r0, 8008e7e <_dtoa_r+0xce>
 8008e66:	2301      	movs	r3, #1
 8008e68:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008e6a:	6013      	str	r3, [r2, #0]
 8008e6c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008e6e:	b113      	cbz	r3, 8008e76 <_dtoa_r+0xc6>
 8008e70:	4b85      	ldr	r3, [pc, #532]	@ (8009088 <_dtoa_r+0x2d8>)
 8008e72:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008e74:	6013      	str	r3, [r2, #0]
 8008e76:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800908c <_dtoa_r+0x2dc>
 8008e7a:	f000 bd36 	b.w	80098ea <_dtoa_r+0xb3a>
 8008e7e:	ab14      	add	r3, sp, #80	@ 0x50
 8008e80:	9301      	str	r3, [sp, #4]
 8008e82:	ab15      	add	r3, sp, #84	@ 0x54
 8008e84:	9300      	str	r3, [sp, #0]
 8008e86:	4658      	mov	r0, fp
 8008e88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008e8c:	f001 f97e 	bl	800a18c <__d2b>
 8008e90:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008e94:	4681      	mov	r9, r0
 8008e96:	2e00      	cmp	r6, #0
 8008e98:	d077      	beq.n	8008f8a <_dtoa_r+0x1da>
 8008e9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ea0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008ea4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ea8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008eac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008eb0:	9712      	str	r7, [sp, #72]	@ 0x48
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	4b76      	ldr	r3, [pc, #472]	@ (8009090 <_dtoa_r+0x2e0>)
 8008eb8:	f7f7 f956 	bl	8000168 <__aeabi_dsub>
 8008ebc:	a368      	add	r3, pc, #416	@ (adr r3, 8009060 <_dtoa_r+0x2b0>)
 8008ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec2:	f7f7 fb09 	bl	80004d8 <__aeabi_dmul>
 8008ec6:	a368      	add	r3, pc, #416	@ (adr r3, 8009068 <_dtoa_r+0x2b8>)
 8008ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ecc:	f7f7 f94e 	bl	800016c <__adddf3>
 8008ed0:	4604      	mov	r4, r0
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	460d      	mov	r5, r1
 8008ed6:	f7f7 fa95 	bl	8000404 <__aeabi_i2d>
 8008eda:	a365      	add	r3, pc, #404	@ (adr r3, 8009070 <_dtoa_r+0x2c0>)
 8008edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee0:	f7f7 fafa 	bl	80004d8 <__aeabi_dmul>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	460b      	mov	r3, r1
 8008ee8:	4620      	mov	r0, r4
 8008eea:	4629      	mov	r1, r5
 8008eec:	f7f7 f93e 	bl	800016c <__adddf3>
 8008ef0:	4604      	mov	r4, r0
 8008ef2:	460d      	mov	r5, r1
 8008ef4:	f7f7 fda0 	bl	8000a38 <__aeabi_d2iz>
 8008ef8:	2200      	movs	r2, #0
 8008efa:	4607      	mov	r7, r0
 8008efc:	2300      	movs	r3, #0
 8008efe:	4620      	mov	r0, r4
 8008f00:	4629      	mov	r1, r5
 8008f02:	f7f7 fd5b 	bl	80009bc <__aeabi_dcmplt>
 8008f06:	b140      	cbz	r0, 8008f1a <_dtoa_r+0x16a>
 8008f08:	4638      	mov	r0, r7
 8008f0a:	f7f7 fa7b 	bl	8000404 <__aeabi_i2d>
 8008f0e:	4622      	mov	r2, r4
 8008f10:	462b      	mov	r3, r5
 8008f12:	f7f7 fd49 	bl	80009a8 <__aeabi_dcmpeq>
 8008f16:	b900      	cbnz	r0, 8008f1a <_dtoa_r+0x16a>
 8008f18:	3f01      	subs	r7, #1
 8008f1a:	2f16      	cmp	r7, #22
 8008f1c:	d853      	bhi.n	8008fc6 <_dtoa_r+0x216>
 8008f1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f22:	4b5c      	ldr	r3, [pc, #368]	@ (8009094 <_dtoa_r+0x2e4>)
 8008f24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2c:	f7f7 fd46 	bl	80009bc <__aeabi_dcmplt>
 8008f30:	2800      	cmp	r0, #0
 8008f32:	d04a      	beq.n	8008fca <_dtoa_r+0x21a>
 8008f34:	2300      	movs	r3, #0
 8008f36:	3f01      	subs	r7, #1
 8008f38:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008f3a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008f3c:	1b9b      	subs	r3, r3, r6
 8008f3e:	1e5a      	subs	r2, r3, #1
 8008f40:	bf46      	itte	mi
 8008f42:	f1c3 0801 	rsbmi	r8, r3, #1
 8008f46:	2300      	movmi	r3, #0
 8008f48:	f04f 0800 	movpl.w	r8, #0
 8008f4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f4e:	bf48      	it	mi
 8008f50:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008f52:	2f00      	cmp	r7, #0
 8008f54:	db3b      	blt.n	8008fce <_dtoa_r+0x21e>
 8008f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f58:	970e      	str	r7, [sp, #56]	@ 0x38
 8008f5a:	443b      	add	r3, r7
 8008f5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f5e:	2300      	movs	r3, #0
 8008f60:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f62:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008f64:	2b09      	cmp	r3, #9
 8008f66:	d866      	bhi.n	8009036 <_dtoa_r+0x286>
 8008f68:	2b05      	cmp	r3, #5
 8008f6a:	bfc4      	itt	gt
 8008f6c:	3b04      	subgt	r3, #4
 8008f6e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008f70:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008f72:	bfc8      	it	gt
 8008f74:	2400      	movgt	r4, #0
 8008f76:	f1a3 0302 	sub.w	r3, r3, #2
 8008f7a:	bfd8      	it	le
 8008f7c:	2401      	movle	r4, #1
 8008f7e:	2b03      	cmp	r3, #3
 8008f80:	d864      	bhi.n	800904c <_dtoa_r+0x29c>
 8008f82:	e8df f003 	tbb	[pc, r3]
 8008f86:	382b      	.short	0x382b
 8008f88:	5636      	.short	0x5636
 8008f8a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008f8e:	441e      	add	r6, r3
 8008f90:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008f94:	2b20      	cmp	r3, #32
 8008f96:	bfc1      	itttt	gt
 8008f98:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008f9c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008fa0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008fa4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008fa8:	bfd6      	itet	le
 8008faa:	f1c3 0320 	rsble	r3, r3, #32
 8008fae:	ea48 0003 	orrgt.w	r0, r8, r3
 8008fb2:	fa04 f003 	lslle.w	r0, r4, r3
 8008fb6:	f7f7 fa15 	bl	80003e4 <__aeabi_ui2d>
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008fc0:	3e01      	subs	r6, #1
 8008fc2:	9212      	str	r2, [sp, #72]	@ 0x48
 8008fc4:	e775      	b.n	8008eb2 <_dtoa_r+0x102>
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	e7b6      	b.n	8008f38 <_dtoa_r+0x188>
 8008fca:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008fcc:	e7b5      	b.n	8008f3a <_dtoa_r+0x18a>
 8008fce:	427b      	negs	r3, r7
 8008fd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	eba8 0807 	sub.w	r8, r8, r7
 8008fd8:	930e      	str	r3, [sp, #56]	@ 0x38
 8008fda:	e7c2      	b.n	8008f62 <_dtoa_r+0x1b2>
 8008fdc:	2300      	movs	r3, #0
 8008fde:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fe0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	dc35      	bgt.n	8009052 <_dtoa_r+0x2a2>
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	461a      	mov	r2, r3
 8008fea:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8008fee:	9221      	str	r2, [sp, #132]	@ 0x84
 8008ff0:	e00b      	b.n	800900a <_dtoa_r+0x25a>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e7f3      	b.n	8008fde <_dtoa_r+0x22e>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ffa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008ffc:	18fb      	adds	r3, r7, r3
 8008ffe:	9308      	str	r3, [sp, #32]
 8009000:	3301      	adds	r3, #1
 8009002:	2b01      	cmp	r3, #1
 8009004:	9307      	str	r3, [sp, #28]
 8009006:	bfb8      	it	lt
 8009008:	2301      	movlt	r3, #1
 800900a:	2100      	movs	r1, #0
 800900c:	2204      	movs	r2, #4
 800900e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009012:	f102 0514 	add.w	r5, r2, #20
 8009016:	429d      	cmp	r5, r3
 8009018:	d91f      	bls.n	800905a <_dtoa_r+0x2aa>
 800901a:	6041      	str	r1, [r0, #4]
 800901c:	4658      	mov	r0, fp
 800901e:	f000 fd8d 	bl	8009b3c <_Balloc>
 8009022:	4682      	mov	sl, r0
 8009024:	2800      	cmp	r0, #0
 8009026:	d139      	bne.n	800909c <_dtoa_r+0x2ec>
 8009028:	4602      	mov	r2, r0
 800902a:	f240 11af 	movw	r1, #431	@ 0x1af
 800902e:	4b1a      	ldr	r3, [pc, #104]	@ (8009098 <_dtoa_r+0x2e8>)
 8009030:	e6d2      	b.n	8008dd8 <_dtoa_r+0x28>
 8009032:	2301      	movs	r3, #1
 8009034:	e7e0      	b.n	8008ff8 <_dtoa_r+0x248>
 8009036:	2401      	movs	r4, #1
 8009038:	2300      	movs	r3, #0
 800903a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800903c:	9320      	str	r3, [sp, #128]	@ 0x80
 800903e:	f04f 33ff 	mov.w	r3, #4294967295
 8009042:	2200      	movs	r2, #0
 8009044:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009048:	2312      	movs	r3, #18
 800904a:	e7d0      	b.n	8008fee <_dtoa_r+0x23e>
 800904c:	2301      	movs	r3, #1
 800904e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009050:	e7f5      	b.n	800903e <_dtoa_r+0x28e>
 8009052:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009054:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009058:	e7d7      	b.n	800900a <_dtoa_r+0x25a>
 800905a:	3101      	adds	r1, #1
 800905c:	0052      	lsls	r2, r2, #1
 800905e:	e7d8      	b.n	8009012 <_dtoa_r+0x262>
 8009060:	636f4361 	.word	0x636f4361
 8009064:	3fd287a7 	.word	0x3fd287a7
 8009068:	8b60c8b3 	.word	0x8b60c8b3
 800906c:	3fc68a28 	.word	0x3fc68a28
 8009070:	509f79fb 	.word	0x509f79fb
 8009074:	3fd34413 	.word	0x3fd34413
 8009078:	0800aa0f 	.word	0x0800aa0f
 800907c:	0800aa26 	.word	0x0800aa26
 8009080:	7ff00000 	.word	0x7ff00000
 8009084:	0800aa0b 	.word	0x0800aa0b
 8009088:	0800a9df 	.word	0x0800a9df
 800908c:	0800a9de 	.word	0x0800a9de
 8009090:	3ff80000 	.word	0x3ff80000
 8009094:	0800ab20 	.word	0x0800ab20
 8009098:	0800aa7e 	.word	0x0800aa7e
 800909c:	f8db 301c 	ldr.w	r3, [fp, #28]
 80090a0:	6018      	str	r0, [r3, #0]
 80090a2:	9b07      	ldr	r3, [sp, #28]
 80090a4:	2b0e      	cmp	r3, #14
 80090a6:	f200 80a4 	bhi.w	80091f2 <_dtoa_r+0x442>
 80090aa:	2c00      	cmp	r4, #0
 80090ac:	f000 80a1 	beq.w	80091f2 <_dtoa_r+0x442>
 80090b0:	2f00      	cmp	r7, #0
 80090b2:	dd33      	ble.n	800911c <_dtoa_r+0x36c>
 80090b4:	4b86      	ldr	r3, [pc, #536]	@ (80092d0 <_dtoa_r+0x520>)
 80090b6:	f007 020f 	and.w	r2, r7, #15
 80090ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090be:	05f8      	lsls	r0, r7, #23
 80090c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80090c4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80090c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80090cc:	d516      	bpl.n	80090fc <_dtoa_r+0x34c>
 80090ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090d2:	4b80      	ldr	r3, [pc, #512]	@ (80092d4 <_dtoa_r+0x524>)
 80090d4:	2603      	movs	r6, #3
 80090d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090da:	f7f7 fb27 	bl	800072c <__aeabi_ddiv>
 80090de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090e2:	f004 040f 	and.w	r4, r4, #15
 80090e6:	4d7b      	ldr	r5, [pc, #492]	@ (80092d4 <_dtoa_r+0x524>)
 80090e8:	b954      	cbnz	r4, 8009100 <_dtoa_r+0x350>
 80090ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090f2:	f7f7 fb1b 	bl	800072c <__aeabi_ddiv>
 80090f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090fa:	e028      	b.n	800914e <_dtoa_r+0x39e>
 80090fc:	2602      	movs	r6, #2
 80090fe:	e7f2      	b.n	80090e6 <_dtoa_r+0x336>
 8009100:	07e1      	lsls	r1, r4, #31
 8009102:	d508      	bpl.n	8009116 <_dtoa_r+0x366>
 8009104:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009108:	e9d5 2300 	ldrd	r2, r3, [r5]
 800910c:	f7f7 f9e4 	bl	80004d8 <__aeabi_dmul>
 8009110:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009114:	3601      	adds	r6, #1
 8009116:	1064      	asrs	r4, r4, #1
 8009118:	3508      	adds	r5, #8
 800911a:	e7e5      	b.n	80090e8 <_dtoa_r+0x338>
 800911c:	f000 80d2 	beq.w	80092c4 <_dtoa_r+0x514>
 8009120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009124:	427c      	negs	r4, r7
 8009126:	4b6a      	ldr	r3, [pc, #424]	@ (80092d0 <_dtoa_r+0x520>)
 8009128:	f004 020f 	and.w	r2, r4, #15
 800912c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009134:	f7f7 f9d0 	bl	80004d8 <__aeabi_dmul>
 8009138:	2602      	movs	r6, #2
 800913a:	2300      	movs	r3, #0
 800913c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009140:	4d64      	ldr	r5, [pc, #400]	@ (80092d4 <_dtoa_r+0x524>)
 8009142:	1124      	asrs	r4, r4, #4
 8009144:	2c00      	cmp	r4, #0
 8009146:	f040 80b2 	bne.w	80092ae <_dtoa_r+0x4fe>
 800914a:	2b00      	cmp	r3, #0
 800914c:	d1d3      	bne.n	80090f6 <_dtoa_r+0x346>
 800914e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009152:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009154:	2b00      	cmp	r3, #0
 8009156:	f000 80b7 	beq.w	80092c8 <_dtoa_r+0x518>
 800915a:	2200      	movs	r2, #0
 800915c:	4620      	mov	r0, r4
 800915e:	4629      	mov	r1, r5
 8009160:	4b5d      	ldr	r3, [pc, #372]	@ (80092d8 <_dtoa_r+0x528>)
 8009162:	f7f7 fc2b 	bl	80009bc <__aeabi_dcmplt>
 8009166:	2800      	cmp	r0, #0
 8009168:	f000 80ae 	beq.w	80092c8 <_dtoa_r+0x518>
 800916c:	9b07      	ldr	r3, [sp, #28]
 800916e:	2b00      	cmp	r3, #0
 8009170:	f000 80aa 	beq.w	80092c8 <_dtoa_r+0x518>
 8009174:	9b08      	ldr	r3, [sp, #32]
 8009176:	2b00      	cmp	r3, #0
 8009178:	dd37      	ble.n	80091ea <_dtoa_r+0x43a>
 800917a:	1e7b      	subs	r3, r7, #1
 800917c:	4620      	mov	r0, r4
 800917e:	9304      	str	r3, [sp, #16]
 8009180:	2200      	movs	r2, #0
 8009182:	4629      	mov	r1, r5
 8009184:	4b55      	ldr	r3, [pc, #340]	@ (80092dc <_dtoa_r+0x52c>)
 8009186:	f7f7 f9a7 	bl	80004d8 <__aeabi_dmul>
 800918a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800918e:	9c08      	ldr	r4, [sp, #32]
 8009190:	3601      	adds	r6, #1
 8009192:	4630      	mov	r0, r6
 8009194:	f7f7 f936 	bl	8000404 <__aeabi_i2d>
 8009198:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800919c:	f7f7 f99c 	bl	80004d8 <__aeabi_dmul>
 80091a0:	2200      	movs	r2, #0
 80091a2:	4b4f      	ldr	r3, [pc, #316]	@ (80092e0 <_dtoa_r+0x530>)
 80091a4:	f7f6 ffe2 	bl	800016c <__adddf3>
 80091a8:	4605      	mov	r5, r0
 80091aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80091ae:	2c00      	cmp	r4, #0
 80091b0:	f040 809a 	bne.w	80092e8 <_dtoa_r+0x538>
 80091b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091b8:	2200      	movs	r2, #0
 80091ba:	4b4a      	ldr	r3, [pc, #296]	@ (80092e4 <_dtoa_r+0x534>)
 80091bc:	f7f6 ffd4 	bl	8000168 <__aeabi_dsub>
 80091c0:	4602      	mov	r2, r0
 80091c2:	460b      	mov	r3, r1
 80091c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091c8:	462a      	mov	r2, r5
 80091ca:	4633      	mov	r3, r6
 80091cc:	f7f7 fc14 	bl	80009f8 <__aeabi_dcmpgt>
 80091d0:	2800      	cmp	r0, #0
 80091d2:	f040 828e 	bne.w	80096f2 <_dtoa_r+0x942>
 80091d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091da:	462a      	mov	r2, r5
 80091dc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80091e0:	f7f7 fbec 	bl	80009bc <__aeabi_dcmplt>
 80091e4:	2800      	cmp	r0, #0
 80091e6:	f040 8127 	bne.w	8009438 <_dtoa_r+0x688>
 80091ea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80091ee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80091f2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f2c0 8163 	blt.w	80094c0 <_dtoa_r+0x710>
 80091fa:	2f0e      	cmp	r7, #14
 80091fc:	f300 8160 	bgt.w	80094c0 <_dtoa_r+0x710>
 8009200:	4b33      	ldr	r3, [pc, #204]	@ (80092d0 <_dtoa_r+0x520>)
 8009202:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009206:	e9d3 3400 	ldrd	r3, r4, [r3]
 800920a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800920e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009210:	2b00      	cmp	r3, #0
 8009212:	da03      	bge.n	800921c <_dtoa_r+0x46c>
 8009214:	9b07      	ldr	r3, [sp, #28]
 8009216:	2b00      	cmp	r3, #0
 8009218:	f340 8100 	ble.w	800941c <_dtoa_r+0x66c>
 800921c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009220:	4656      	mov	r6, sl
 8009222:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009226:	4620      	mov	r0, r4
 8009228:	4629      	mov	r1, r5
 800922a:	f7f7 fa7f 	bl	800072c <__aeabi_ddiv>
 800922e:	f7f7 fc03 	bl	8000a38 <__aeabi_d2iz>
 8009232:	4680      	mov	r8, r0
 8009234:	f7f7 f8e6 	bl	8000404 <__aeabi_i2d>
 8009238:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800923c:	f7f7 f94c 	bl	80004d8 <__aeabi_dmul>
 8009240:	4602      	mov	r2, r0
 8009242:	460b      	mov	r3, r1
 8009244:	4620      	mov	r0, r4
 8009246:	4629      	mov	r1, r5
 8009248:	f7f6 ff8e 	bl	8000168 <__aeabi_dsub>
 800924c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009250:	9d07      	ldr	r5, [sp, #28]
 8009252:	f806 4b01 	strb.w	r4, [r6], #1
 8009256:	eba6 040a 	sub.w	r4, r6, sl
 800925a:	42a5      	cmp	r5, r4
 800925c:	4602      	mov	r2, r0
 800925e:	460b      	mov	r3, r1
 8009260:	f040 8116 	bne.w	8009490 <_dtoa_r+0x6e0>
 8009264:	f7f6 ff82 	bl	800016c <__adddf3>
 8009268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800926c:	4604      	mov	r4, r0
 800926e:	460d      	mov	r5, r1
 8009270:	f7f7 fbc2 	bl	80009f8 <__aeabi_dcmpgt>
 8009274:	2800      	cmp	r0, #0
 8009276:	f040 80f8 	bne.w	800946a <_dtoa_r+0x6ba>
 800927a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800927e:	4620      	mov	r0, r4
 8009280:	4629      	mov	r1, r5
 8009282:	f7f7 fb91 	bl	80009a8 <__aeabi_dcmpeq>
 8009286:	b118      	cbz	r0, 8009290 <_dtoa_r+0x4e0>
 8009288:	f018 0f01 	tst.w	r8, #1
 800928c:	f040 80ed 	bne.w	800946a <_dtoa_r+0x6ba>
 8009290:	4649      	mov	r1, r9
 8009292:	4658      	mov	r0, fp
 8009294:	f000 fc92 	bl	8009bbc <_Bfree>
 8009298:	2300      	movs	r3, #0
 800929a:	7033      	strb	r3, [r6, #0]
 800929c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800929e:	3701      	adds	r7, #1
 80092a0:	601f      	str	r7, [r3, #0]
 80092a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	f000 8320 	beq.w	80098ea <_dtoa_r+0xb3a>
 80092aa:	601e      	str	r6, [r3, #0]
 80092ac:	e31d      	b.n	80098ea <_dtoa_r+0xb3a>
 80092ae:	07e2      	lsls	r2, r4, #31
 80092b0:	d505      	bpl.n	80092be <_dtoa_r+0x50e>
 80092b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092b6:	f7f7 f90f 	bl	80004d8 <__aeabi_dmul>
 80092ba:	2301      	movs	r3, #1
 80092bc:	3601      	adds	r6, #1
 80092be:	1064      	asrs	r4, r4, #1
 80092c0:	3508      	adds	r5, #8
 80092c2:	e73f      	b.n	8009144 <_dtoa_r+0x394>
 80092c4:	2602      	movs	r6, #2
 80092c6:	e742      	b.n	800914e <_dtoa_r+0x39e>
 80092c8:	9c07      	ldr	r4, [sp, #28]
 80092ca:	9704      	str	r7, [sp, #16]
 80092cc:	e761      	b.n	8009192 <_dtoa_r+0x3e2>
 80092ce:	bf00      	nop
 80092d0:	0800ab20 	.word	0x0800ab20
 80092d4:	0800aaf8 	.word	0x0800aaf8
 80092d8:	3ff00000 	.word	0x3ff00000
 80092dc:	40240000 	.word	0x40240000
 80092e0:	401c0000 	.word	0x401c0000
 80092e4:	40140000 	.word	0x40140000
 80092e8:	4b70      	ldr	r3, [pc, #448]	@ (80094ac <_dtoa_r+0x6fc>)
 80092ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092f4:	4454      	add	r4, sl
 80092f6:	2900      	cmp	r1, #0
 80092f8:	d045      	beq.n	8009386 <_dtoa_r+0x5d6>
 80092fa:	2000      	movs	r0, #0
 80092fc:	496c      	ldr	r1, [pc, #432]	@ (80094b0 <_dtoa_r+0x700>)
 80092fe:	f7f7 fa15 	bl	800072c <__aeabi_ddiv>
 8009302:	4633      	mov	r3, r6
 8009304:	462a      	mov	r2, r5
 8009306:	f7f6 ff2f 	bl	8000168 <__aeabi_dsub>
 800930a:	4656      	mov	r6, sl
 800930c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009310:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009314:	f7f7 fb90 	bl	8000a38 <__aeabi_d2iz>
 8009318:	4605      	mov	r5, r0
 800931a:	f7f7 f873 	bl	8000404 <__aeabi_i2d>
 800931e:	4602      	mov	r2, r0
 8009320:	460b      	mov	r3, r1
 8009322:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009326:	f7f6 ff1f 	bl	8000168 <__aeabi_dsub>
 800932a:	4602      	mov	r2, r0
 800932c:	460b      	mov	r3, r1
 800932e:	3530      	adds	r5, #48	@ 0x30
 8009330:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009334:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009338:	f806 5b01 	strb.w	r5, [r6], #1
 800933c:	f7f7 fb3e 	bl	80009bc <__aeabi_dcmplt>
 8009340:	2800      	cmp	r0, #0
 8009342:	d163      	bne.n	800940c <_dtoa_r+0x65c>
 8009344:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009348:	2000      	movs	r0, #0
 800934a:	495a      	ldr	r1, [pc, #360]	@ (80094b4 <_dtoa_r+0x704>)
 800934c:	f7f6 ff0c 	bl	8000168 <__aeabi_dsub>
 8009350:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009354:	f7f7 fb32 	bl	80009bc <__aeabi_dcmplt>
 8009358:	2800      	cmp	r0, #0
 800935a:	f040 8087 	bne.w	800946c <_dtoa_r+0x6bc>
 800935e:	42a6      	cmp	r6, r4
 8009360:	f43f af43 	beq.w	80091ea <_dtoa_r+0x43a>
 8009364:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009368:	2200      	movs	r2, #0
 800936a:	4b53      	ldr	r3, [pc, #332]	@ (80094b8 <_dtoa_r+0x708>)
 800936c:	f7f7 f8b4 	bl	80004d8 <__aeabi_dmul>
 8009370:	2200      	movs	r2, #0
 8009372:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009376:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800937a:	4b4f      	ldr	r3, [pc, #316]	@ (80094b8 <_dtoa_r+0x708>)
 800937c:	f7f7 f8ac 	bl	80004d8 <__aeabi_dmul>
 8009380:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009384:	e7c4      	b.n	8009310 <_dtoa_r+0x560>
 8009386:	4631      	mov	r1, r6
 8009388:	4628      	mov	r0, r5
 800938a:	f7f7 f8a5 	bl	80004d8 <__aeabi_dmul>
 800938e:	4656      	mov	r6, sl
 8009390:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009394:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009396:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800939a:	f7f7 fb4d 	bl	8000a38 <__aeabi_d2iz>
 800939e:	4605      	mov	r5, r0
 80093a0:	f7f7 f830 	bl	8000404 <__aeabi_i2d>
 80093a4:	4602      	mov	r2, r0
 80093a6:	460b      	mov	r3, r1
 80093a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093ac:	f7f6 fedc 	bl	8000168 <__aeabi_dsub>
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	3530      	adds	r5, #48	@ 0x30
 80093b6:	f806 5b01 	strb.w	r5, [r6], #1
 80093ba:	42a6      	cmp	r6, r4
 80093bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80093c0:	f04f 0200 	mov.w	r2, #0
 80093c4:	d124      	bne.n	8009410 <_dtoa_r+0x660>
 80093c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80093ca:	4b39      	ldr	r3, [pc, #228]	@ (80094b0 <_dtoa_r+0x700>)
 80093cc:	f7f6 fece 	bl	800016c <__adddf3>
 80093d0:	4602      	mov	r2, r0
 80093d2:	460b      	mov	r3, r1
 80093d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093d8:	f7f7 fb0e 	bl	80009f8 <__aeabi_dcmpgt>
 80093dc:	2800      	cmp	r0, #0
 80093de:	d145      	bne.n	800946c <_dtoa_r+0x6bc>
 80093e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80093e4:	2000      	movs	r0, #0
 80093e6:	4932      	ldr	r1, [pc, #200]	@ (80094b0 <_dtoa_r+0x700>)
 80093e8:	f7f6 febe 	bl	8000168 <__aeabi_dsub>
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
 80093f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093f4:	f7f7 fae2 	bl	80009bc <__aeabi_dcmplt>
 80093f8:	2800      	cmp	r0, #0
 80093fa:	f43f aef6 	beq.w	80091ea <_dtoa_r+0x43a>
 80093fe:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009400:	1e73      	subs	r3, r6, #1
 8009402:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009404:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009408:	2b30      	cmp	r3, #48	@ 0x30
 800940a:	d0f8      	beq.n	80093fe <_dtoa_r+0x64e>
 800940c:	9f04      	ldr	r7, [sp, #16]
 800940e:	e73f      	b.n	8009290 <_dtoa_r+0x4e0>
 8009410:	4b29      	ldr	r3, [pc, #164]	@ (80094b8 <_dtoa_r+0x708>)
 8009412:	f7f7 f861 	bl	80004d8 <__aeabi_dmul>
 8009416:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800941a:	e7bc      	b.n	8009396 <_dtoa_r+0x5e6>
 800941c:	d10c      	bne.n	8009438 <_dtoa_r+0x688>
 800941e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009422:	2200      	movs	r2, #0
 8009424:	4b25      	ldr	r3, [pc, #148]	@ (80094bc <_dtoa_r+0x70c>)
 8009426:	f7f7 f857 	bl	80004d8 <__aeabi_dmul>
 800942a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800942e:	f7f7 fad9 	bl	80009e4 <__aeabi_dcmpge>
 8009432:	2800      	cmp	r0, #0
 8009434:	f000 815b 	beq.w	80096ee <_dtoa_r+0x93e>
 8009438:	2400      	movs	r4, #0
 800943a:	4625      	mov	r5, r4
 800943c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800943e:	4656      	mov	r6, sl
 8009440:	43db      	mvns	r3, r3
 8009442:	9304      	str	r3, [sp, #16]
 8009444:	2700      	movs	r7, #0
 8009446:	4621      	mov	r1, r4
 8009448:	4658      	mov	r0, fp
 800944a:	f000 fbb7 	bl	8009bbc <_Bfree>
 800944e:	2d00      	cmp	r5, #0
 8009450:	d0dc      	beq.n	800940c <_dtoa_r+0x65c>
 8009452:	b12f      	cbz	r7, 8009460 <_dtoa_r+0x6b0>
 8009454:	42af      	cmp	r7, r5
 8009456:	d003      	beq.n	8009460 <_dtoa_r+0x6b0>
 8009458:	4639      	mov	r1, r7
 800945a:	4658      	mov	r0, fp
 800945c:	f000 fbae 	bl	8009bbc <_Bfree>
 8009460:	4629      	mov	r1, r5
 8009462:	4658      	mov	r0, fp
 8009464:	f000 fbaa 	bl	8009bbc <_Bfree>
 8009468:	e7d0      	b.n	800940c <_dtoa_r+0x65c>
 800946a:	9704      	str	r7, [sp, #16]
 800946c:	4633      	mov	r3, r6
 800946e:	461e      	mov	r6, r3
 8009470:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009474:	2a39      	cmp	r2, #57	@ 0x39
 8009476:	d107      	bne.n	8009488 <_dtoa_r+0x6d8>
 8009478:	459a      	cmp	sl, r3
 800947a:	d1f8      	bne.n	800946e <_dtoa_r+0x6be>
 800947c:	9a04      	ldr	r2, [sp, #16]
 800947e:	3201      	adds	r2, #1
 8009480:	9204      	str	r2, [sp, #16]
 8009482:	2230      	movs	r2, #48	@ 0x30
 8009484:	f88a 2000 	strb.w	r2, [sl]
 8009488:	781a      	ldrb	r2, [r3, #0]
 800948a:	3201      	adds	r2, #1
 800948c:	701a      	strb	r2, [r3, #0]
 800948e:	e7bd      	b.n	800940c <_dtoa_r+0x65c>
 8009490:	2200      	movs	r2, #0
 8009492:	4b09      	ldr	r3, [pc, #36]	@ (80094b8 <_dtoa_r+0x708>)
 8009494:	f7f7 f820 	bl	80004d8 <__aeabi_dmul>
 8009498:	2200      	movs	r2, #0
 800949a:	2300      	movs	r3, #0
 800949c:	4604      	mov	r4, r0
 800949e:	460d      	mov	r5, r1
 80094a0:	f7f7 fa82 	bl	80009a8 <__aeabi_dcmpeq>
 80094a4:	2800      	cmp	r0, #0
 80094a6:	f43f aebc 	beq.w	8009222 <_dtoa_r+0x472>
 80094aa:	e6f1      	b.n	8009290 <_dtoa_r+0x4e0>
 80094ac:	0800ab20 	.word	0x0800ab20
 80094b0:	3fe00000 	.word	0x3fe00000
 80094b4:	3ff00000 	.word	0x3ff00000
 80094b8:	40240000 	.word	0x40240000
 80094bc:	40140000 	.word	0x40140000
 80094c0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80094c2:	2a00      	cmp	r2, #0
 80094c4:	f000 80db 	beq.w	800967e <_dtoa_r+0x8ce>
 80094c8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80094ca:	2a01      	cmp	r2, #1
 80094cc:	f300 80bf 	bgt.w	800964e <_dtoa_r+0x89e>
 80094d0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80094d2:	2a00      	cmp	r2, #0
 80094d4:	f000 80b7 	beq.w	8009646 <_dtoa_r+0x896>
 80094d8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80094dc:	4646      	mov	r6, r8
 80094de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80094e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094e2:	2101      	movs	r1, #1
 80094e4:	441a      	add	r2, r3
 80094e6:	4658      	mov	r0, fp
 80094e8:	4498      	add	r8, r3
 80094ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80094ec:	f000 fc1a 	bl	8009d24 <__i2b>
 80094f0:	4605      	mov	r5, r0
 80094f2:	b15e      	cbz	r6, 800950c <_dtoa_r+0x75c>
 80094f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	dd08      	ble.n	800950c <_dtoa_r+0x75c>
 80094fa:	42b3      	cmp	r3, r6
 80094fc:	bfa8      	it	ge
 80094fe:	4633      	movge	r3, r6
 8009500:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009502:	eba8 0803 	sub.w	r8, r8, r3
 8009506:	1af6      	subs	r6, r6, r3
 8009508:	1ad3      	subs	r3, r2, r3
 800950a:	9309      	str	r3, [sp, #36]	@ 0x24
 800950c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800950e:	b1f3      	cbz	r3, 800954e <_dtoa_r+0x79e>
 8009510:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009512:	2b00      	cmp	r3, #0
 8009514:	f000 80b7 	beq.w	8009686 <_dtoa_r+0x8d6>
 8009518:	b18c      	cbz	r4, 800953e <_dtoa_r+0x78e>
 800951a:	4629      	mov	r1, r5
 800951c:	4622      	mov	r2, r4
 800951e:	4658      	mov	r0, fp
 8009520:	f000 fcbe 	bl	8009ea0 <__pow5mult>
 8009524:	464a      	mov	r2, r9
 8009526:	4601      	mov	r1, r0
 8009528:	4605      	mov	r5, r0
 800952a:	4658      	mov	r0, fp
 800952c:	f000 fc10 	bl	8009d50 <__multiply>
 8009530:	4649      	mov	r1, r9
 8009532:	9004      	str	r0, [sp, #16]
 8009534:	4658      	mov	r0, fp
 8009536:	f000 fb41 	bl	8009bbc <_Bfree>
 800953a:	9b04      	ldr	r3, [sp, #16]
 800953c:	4699      	mov	r9, r3
 800953e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009540:	1b1a      	subs	r2, r3, r4
 8009542:	d004      	beq.n	800954e <_dtoa_r+0x79e>
 8009544:	4649      	mov	r1, r9
 8009546:	4658      	mov	r0, fp
 8009548:	f000 fcaa 	bl	8009ea0 <__pow5mult>
 800954c:	4681      	mov	r9, r0
 800954e:	2101      	movs	r1, #1
 8009550:	4658      	mov	r0, fp
 8009552:	f000 fbe7 	bl	8009d24 <__i2b>
 8009556:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009558:	4604      	mov	r4, r0
 800955a:	2b00      	cmp	r3, #0
 800955c:	f000 81c9 	beq.w	80098f2 <_dtoa_r+0xb42>
 8009560:	461a      	mov	r2, r3
 8009562:	4601      	mov	r1, r0
 8009564:	4658      	mov	r0, fp
 8009566:	f000 fc9b 	bl	8009ea0 <__pow5mult>
 800956a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800956c:	4604      	mov	r4, r0
 800956e:	2b01      	cmp	r3, #1
 8009570:	f300 808f 	bgt.w	8009692 <_dtoa_r+0x8e2>
 8009574:	9b02      	ldr	r3, [sp, #8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	f040 8087 	bne.w	800968a <_dtoa_r+0x8da>
 800957c:	9b03      	ldr	r3, [sp, #12]
 800957e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009582:	2b00      	cmp	r3, #0
 8009584:	f040 8083 	bne.w	800968e <_dtoa_r+0x8de>
 8009588:	9b03      	ldr	r3, [sp, #12]
 800958a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800958e:	0d1b      	lsrs	r3, r3, #20
 8009590:	051b      	lsls	r3, r3, #20
 8009592:	b12b      	cbz	r3, 80095a0 <_dtoa_r+0x7f0>
 8009594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009596:	f108 0801 	add.w	r8, r8, #1
 800959a:	3301      	adds	r3, #1
 800959c:	9309      	str	r3, [sp, #36]	@ 0x24
 800959e:	2301      	movs	r3, #1
 80095a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80095a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	f000 81aa 	beq.w	80098fe <_dtoa_r+0xb4e>
 80095aa:	6923      	ldr	r3, [r4, #16]
 80095ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80095b0:	6918      	ldr	r0, [r3, #16]
 80095b2:	f000 fb6b 	bl	8009c8c <__hi0bits>
 80095b6:	f1c0 0020 	rsb	r0, r0, #32
 80095ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095bc:	4418      	add	r0, r3
 80095be:	f010 001f 	ands.w	r0, r0, #31
 80095c2:	d071      	beq.n	80096a8 <_dtoa_r+0x8f8>
 80095c4:	f1c0 0320 	rsb	r3, r0, #32
 80095c8:	2b04      	cmp	r3, #4
 80095ca:	dd65      	ble.n	8009698 <_dtoa_r+0x8e8>
 80095cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ce:	f1c0 001c 	rsb	r0, r0, #28
 80095d2:	4403      	add	r3, r0
 80095d4:	4480      	add	r8, r0
 80095d6:	4406      	add	r6, r0
 80095d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80095da:	f1b8 0f00 	cmp.w	r8, #0
 80095de:	dd05      	ble.n	80095ec <_dtoa_r+0x83c>
 80095e0:	4649      	mov	r1, r9
 80095e2:	4642      	mov	r2, r8
 80095e4:	4658      	mov	r0, fp
 80095e6:	f000 fcb5 	bl	8009f54 <__lshift>
 80095ea:	4681      	mov	r9, r0
 80095ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	dd05      	ble.n	80095fe <_dtoa_r+0x84e>
 80095f2:	4621      	mov	r1, r4
 80095f4:	461a      	mov	r2, r3
 80095f6:	4658      	mov	r0, fp
 80095f8:	f000 fcac 	bl	8009f54 <__lshift>
 80095fc:	4604      	mov	r4, r0
 80095fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009600:	2b00      	cmp	r3, #0
 8009602:	d053      	beq.n	80096ac <_dtoa_r+0x8fc>
 8009604:	4621      	mov	r1, r4
 8009606:	4648      	mov	r0, r9
 8009608:	f000 fd10 	bl	800a02c <__mcmp>
 800960c:	2800      	cmp	r0, #0
 800960e:	da4d      	bge.n	80096ac <_dtoa_r+0x8fc>
 8009610:	1e7b      	subs	r3, r7, #1
 8009612:	4649      	mov	r1, r9
 8009614:	9304      	str	r3, [sp, #16]
 8009616:	220a      	movs	r2, #10
 8009618:	2300      	movs	r3, #0
 800961a:	4658      	mov	r0, fp
 800961c:	f000 faf0 	bl	8009c00 <__multadd>
 8009620:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009622:	4681      	mov	r9, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	f000 816c 	beq.w	8009902 <_dtoa_r+0xb52>
 800962a:	2300      	movs	r3, #0
 800962c:	4629      	mov	r1, r5
 800962e:	220a      	movs	r2, #10
 8009630:	4658      	mov	r0, fp
 8009632:	f000 fae5 	bl	8009c00 <__multadd>
 8009636:	9b08      	ldr	r3, [sp, #32]
 8009638:	4605      	mov	r5, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	dc61      	bgt.n	8009702 <_dtoa_r+0x952>
 800963e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009640:	2b02      	cmp	r3, #2
 8009642:	dc3b      	bgt.n	80096bc <_dtoa_r+0x90c>
 8009644:	e05d      	b.n	8009702 <_dtoa_r+0x952>
 8009646:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009648:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800964c:	e746      	b.n	80094dc <_dtoa_r+0x72c>
 800964e:	9b07      	ldr	r3, [sp, #28]
 8009650:	1e5c      	subs	r4, r3, #1
 8009652:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009654:	42a3      	cmp	r3, r4
 8009656:	bfbf      	itttt	lt
 8009658:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800965a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800965c:	1ae3      	sublt	r3, r4, r3
 800965e:	18d2      	addlt	r2, r2, r3
 8009660:	bfa8      	it	ge
 8009662:	1b1c      	subge	r4, r3, r4
 8009664:	9b07      	ldr	r3, [sp, #28]
 8009666:	bfbe      	ittt	lt
 8009668:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800966a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800966c:	2400      	movlt	r4, #0
 800966e:	2b00      	cmp	r3, #0
 8009670:	bfb5      	itete	lt
 8009672:	eba8 0603 	sublt.w	r6, r8, r3
 8009676:	4646      	movge	r6, r8
 8009678:	2300      	movlt	r3, #0
 800967a:	9b07      	ldrge	r3, [sp, #28]
 800967c:	e730      	b.n	80094e0 <_dtoa_r+0x730>
 800967e:	4646      	mov	r6, r8
 8009680:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009682:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009684:	e735      	b.n	80094f2 <_dtoa_r+0x742>
 8009686:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009688:	e75c      	b.n	8009544 <_dtoa_r+0x794>
 800968a:	2300      	movs	r3, #0
 800968c:	e788      	b.n	80095a0 <_dtoa_r+0x7f0>
 800968e:	9b02      	ldr	r3, [sp, #8]
 8009690:	e786      	b.n	80095a0 <_dtoa_r+0x7f0>
 8009692:	2300      	movs	r3, #0
 8009694:	930a      	str	r3, [sp, #40]	@ 0x28
 8009696:	e788      	b.n	80095aa <_dtoa_r+0x7fa>
 8009698:	d09f      	beq.n	80095da <_dtoa_r+0x82a>
 800969a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800969c:	331c      	adds	r3, #28
 800969e:	441a      	add	r2, r3
 80096a0:	4498      	add	r8, r3
 80096a2:	441e      	add	r6, r3
 80096a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80096a6:	e798      	b.n	80095da <_dtoa_r+0x82a>
 80096a8:	4603      	mov	r3, r0
 80096aa:	e7f6      	b.n	800969a <_dtoa_r+0x8ea>
 80096ac:	9b07      	ldr	r3, [sp, #28]
 80096ae:	9704      	str	r7, [sp, #16]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	dc20      	bgt.n	80096f6 <_dtoa_r+0x946>
 80096b4:	9308      	str	r3, [sp, #32]
 80096b6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80096b8:	2b02      	cmp	r3, #2
 80096ba:	dd1e      	ble.n	80096fa <_dtoa_r+0x94a>
 80096bc:	9b08      	ldr	r3, [sp, #32]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	f47f aebc 	bne.w	800943c <_dtoa_r+0x68c>
 80096c4:	4621      	mov	r1, r4
 80096c6:	2205      	movs	r2, #5
 80096c8:	4658      	mov	r0, fp
 80096ca:	f000 fa99 	bl	8009c00 <__multadd>
 80096ce:	4601      	mov	r1, r0
 80096d0:	4604      	mov	r4, r0
 80096d2:	4648      	mov	r0, r9
 80096d4:	f000 fcaa 	bl	800a02c <__mcmp>
 80096d8:	2800      	cmp	r0, #0
 80096da:	f77f aeaf 	ble.w	800943c <_dtoa_r+0x68c>
 80096de:	2331      	movs	r3, #49	@ 0x31
 80096e0:	4656      	mov	r6, sl
 80096e2:	f806 3b01 	strb.w	r3, [r6], #1
 80096e6:	9b04      	ldr	r3, [sp, #16]
 80096e8:	3301      	adds	r3, #1
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	e6aa      	b.n	8009444 <_dtoa_r+0x694>
 80096ee:	9c07      	ldr	r4, [sp, #28]
 80096f0:	9704      	str	r7, [sp, #16]
 80096f2:	4625      	mov	r5, r4
 80096f4:	e7f3      	b.n	80096de <_dtoa_r+0x92e>
 80096f6:	9b07      	ldr	r3, [sp, #28]
 80096f8:	9308      	str	r3, [sp, #32]
 80096fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	f000 8104 	beq.w	800990a <_dtoa_r+0xb5a>
 8009702:	2e00      	cmp	r6, #0
 8009704:	dd05      	ble.n	8009712 <_dtoa_r+0x962>
 8009706:	4629      	mov	r1, r5
 8009708:	4632      	mov	r2, r6
 800970a:	4658      	mov	r0, fp
 800970c:	f000 fc22 	bl	8009f54 <__lshift>
 8009710:	4605      	mov	r5, r0
 8009712:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009714:	2b00      	cmp	r3, #0
 8009716:	d05a      	beq.n	80097ce <_dtoa_r+0xa1e>
 8009718:	4658      	mov	r0, fp
 800971a:	6869      	ldr	r1, [r5, #4]
 800971c:	f000 fa0e 	bl	8009b3c <_Balloc>
 8009720:	4606      	mov	r6, r0
 8009722:	b928      	cbnz	r0, 8009730 <_dtoa_r+0x980>
 8009724:	4602      	mov	r2, r0
 8009726:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800972a:	4b83      	ldr	r3, [pc, #524]	@ (8009938 <_dtoa_r+0xb88>)
 800972c:	f7ff bb54 	b.w	8008dd8 <_dtoa_r+0x28>
 8009730:	692a      	ldr	r2, [r5, #16]
 8009732:	f105 010c 	add.w	r1, r5, #12
 8009736:	3202      	adds	r2, #2
 8009738:	0092      	lsls	r2, r2, #2
 800973a:	300c      	adds	r0, #12
 800973c:	f7ff fa9f 	bl	8008c7e <memcpy>
 8009740:	2201      	movs	r2, #1
 8009742:	4631      	mov	r1, r6
 8009744:	4658      	mov	r0, fp
 8009746:	f000 fc05 	bl	8009f54 <__lshift>
 800974a:	462f      	mov	r7, r5
 800974c:	4605      	mov	r5, r0
 800974e:	f10a 0301 	add.w	r3, sl, #1
 8009752:	9307      	str	r3, [sp, #28]
 8009754:	9b08      	ldr	r3, [sp, #32]
 8009756:	4453      	add	r3, sl
 8009758:	930b      	str	r3, [sp, #44]	@ 0x2c
 800975a:	9b02      	ldr	r3, [sp, #8]
 800975c:	f003 0301 	and.w	r3, r3, #1
 8009760:	930a      	str	r3, [sp, #40]	@ 0x28
 8009762:	9b07      	ldr	r3, [sp, #28]
 8009764:	4621      	mov	r1, r4
 8009766:	3b01      	subs	r3, #1
 8009768:	4648      	mov	r0, r9
 800976a:	9302      	str	r3, [sp, #8]
 800976c:	f7ff fa95 	bl	8008c9a <quorem>
 8009770:	4639      	mov	r1, r7
 8009772:	9008      	str	r0, [sp, #32]
 8009774:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009778:	4648      	mov	r0, r9
 800977a:	f000 fc57 	bl	800a02c <__mcmp>
 800977e:	462a      	mov	r2, r5
 8009780:	9009      	str	r0, [sp, #36]	@ 0x24
 8009782:	4621      	mov	r1, r4
 8009784:	4658      	mov	r0, fp
 8009786:	f000 fc6d 	bl	800a064 <__mdiff>
 800978a:	68c2      	ldr	r2, [r0, #12]
 800978c:	4606      	mov	r6, r0
 800978e:	bb02      	cbnz	r2, 80097d2 <_dtoa_r+0xa22>
 8009790:	4601      	mov	r1, r0
 8009792:	4648      	mov	r0, r9
 8009794:	f000 fc4a 	bl	800a02c <__mcmp>
 8009798:	4602      	mov	r2, r0
 800979a:	4631      	mov	r1, r6
 800979c:	4658      	mov	r0, fp
 800979e:	920c      	str	r2, [sp, #48]	@ 0x30
 80097a0:	f000 fa0c 	bl	8009bbc <_Bfree>
 80097a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80097a6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80097a8:	9e07      	ldr	r6, [sp, #28]
 80097aa:	ea43 0102 	orr.w	r1, r3, r2
 80097ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097b0:	4319      	orrs	r1, r3
 80097b2:	d110      	bne.n	80097d6 <_dtoa_r+0xa26>
 80097b4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80097b8:	d029      	beq.n	800980e <_dtoa_r+0xa5e>
 80097ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097bc:	2b00      	cmp	r3, #0
 80097be:	dd02      	ble.n	80097c6 <_dtoa_r+0xa16>
 80097c0:	9b08      	ldr	r3, [sp, #32]
 80097c2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80097c6:	9b02      	ldr	r3, [sp, #8]
 80097c8:	f883 8000 	strb.w	r8, [r3]
 80097cc:	e63b      	b.n	8009446 <_dtoa_r+0x696>
 80097ce:	4628      	mov	r0, r5
 80097d0:	e7bb      	b.n	800974a <_dtoa_r+0x99a>
 80097d2:	2201      	movs	r2, #1
 80097d4:	e7e1      	b.n	800979a <_dtoa_r+0x9ea>
 80097d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097d8:	2b00      	cmp	r3, #0
 80097da:	db04      	blt.n	80097e6 <_dtoa_r+0xa36>
 80097dc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80097de:	430b      	orrs	r3, r1
 80097e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80097e2:	430b      	orrs	r3, r1
 80097e4:	d120      	bne.n	8009828 <_dtoa_r+0xa78>
 80097e6:	2a00      	cmp	r2, #0
 80097e8:	dded      	ble.n	80097c6 <_dtoa_r+0xa16>
 80097ea:	4649      	mov	r1, r9
 80097ec:	2201      	movs	r2, #1
 80097ee:	4658      	mov	r0, fp
 80097f0:	f000 fbb0 	bl	8009f54 <__lshift>
 80097f4:	4621      	mov	r1, r4
 80097f6:	4681      	mov	r9, r0
 80097f8:	f000 fc18 	bl	800a02c <__mcmp>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	dc03      	bgt.n	8009808 <_dtoa_r+0xa58>
 8009800:	d1e1      	bne.n	80097c6 <_dtoa_r+0xa16>
 8009802:	f018 0f01 	tst.w	r8, #1
 8009806:	d0de      	beq.n	80097c6 <_dtoa_r+0xa16>
 8009808:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800980c:	d1d8      	bne.n	80097c0 <_dtoa_r+0xa10>
 800980e:	2339      	movs	r3, #57	@ 0x39
 8009810:	9a02      	ldr	r2, [sp, #8]
 8009812:	7013      	strb	r3, [r2, #0]
 8009814:	4633      	mov	r3, r6
 8009816:	461e      	mov	r6, r3
 8009818:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800981c:	3b01      	subs	r3, #1
 800981e:	2a39      	cmp	r2, #57	@ 0x39
 8009820:	d052      	beq.n	80098c8 <_dtoa_r+0xb18>
 8009822:	3201      	adds	r2, #1
 8009824:	701a      	strb	r2, [r3, #0]
 8009826:	e60e      	b.n	8009446 <_dtoa_r+0x696>
 8009828:	2a00      	cmp	r2, #0
 800982a:	dd07      	ble.n	800983c <_dtoa_r+0xa8c>
 800982c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009830:	d0ed      	beq.n	800980e <_dtoa_r+0xa5e>
 8009832:	9a02      	ldr	r2, [sp, #8]
 8009834:	f108 0301 	add.w	r3, r8, #1
 8009838:	7013      	strb	r3, [r2, #0]
 800983a:	e604      	b.n	8009446 <_dtoa_r+0x696>
 800983c:	9b07      	ldr	r3, [sp, #28]
 800983e:	9a07      	ldr	r2, [sp, #28]
 8009840:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009844:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009846:	4293      	cmp	r3, r2
 8009848:	d028      	beq.n	800989c <_dtoa_r+0xaec>
 800984a:	4649      	mov	r1, r9
 800984c:	2300      	movs	r3, #0
 800984e:	220a      	movs	r2, #10
 8009850:	4658      	mov	r0, fp
 8009852:	f000 f9d5 	bl	8009c00 <__multadd>
 8009856:	42af      	cmp	r7, r5
 8009858:	4681      	mov	r9, r0
 800985a:	f04f 0300 	mov.w	r3, #0
 800985e:	f04f 020a 	mov.w	r2, #10
 8009862:	4639      	mov	r1, r7
 8009864:	4658      	mov	r0, fp
 8009866:	d107      	bne.n	8009878 <_dtoa_r+0xac8>
 8009868:	f000 f9ca 	bl	8009c00 <__multadd>
 800986c:	4607      	mov	r7, r0
 800986e:	4605      	mov	r5, r0
 8009870:	9b07      	ldr	r3, [sp, #28]
 8009872:	3301      	adds	r3, #1
 8009874:	9307      	str	r3, [sp, #28]
 8009876:	e774      	b.n	8009762 <_dtoa_r+0x9b2>
 8009878:	f000 f9c2 	bl	8009c00 <__multadd>
 800987c:	4629      	mov	r1, r5
 800987e:	4607      	mov	r7, r0
 8009880:	2300      	movs	r3, #0
 8009882:	220a      	movs	r2, #10
 8009884:	4658      	mov	r0, fp
 8009886:	f000 f9bb 	bl	8009c00 <__multadd>
 800988a:	4605      	mov	r5, r0
 800988c:	e7f0      	b.n	8009870 <_dtoa_r+0xac0>
 800988e:	9b08      	ldr	r3, [sp, #32]
 8009890:	2700      	movs	r7, #0
 8009892:	2b00      	cmp	r3, #0
 8009894:	bfcc      	ite	gt
 8009896:	461e      	movgt	r6, r3
 8009898:	2601      	movle	r6, #1
 800989a:	4456      	add	r6, sl
 800989c:	4649      	mov	r1, r9
 800989e:	2201      	movs	r2, #1
 80098a0:	4658      	mov	r0, fp
 80098a2:	f000 fb57 	bl	8009f54 <__lshift>
 80098a6:	4621      	mov	r1, r4
 80098a8:	4681      	mov	r9, r0
 80098aa:	f000 fbbf 	bl	800a02c <__mcmp>
 80098ae:	2800      	cmp	r0, #0
 80098b0:	dcb0      	bgt.n	8009814 <_dtoa_r+0xa64>
 80098b2:	d102      	bne.n	80098ba <_dtoa_r+0xb0a>
 80098b4:	f018 0f01 	tst.w	r8, #1
 80098b8:	d1ac      	bne.n	8009814 <_dtoa_r+0xa64>
 80098ba:	4633      	mov	r3, r6
 80098bc:	461e      	mov	r6, r3
 80098be:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098c2:	2a30      	cmp	r2, #48	@ 0x30
 80098c4:	d0fa      	beq.n	80098bc <_dtoa_r+0xb0c>
 80098c6:	e5be      	b.n	8009446 <_dtoa_r+0x696>
 80098c8:	459a      	cmp	sl, r3
 80098ca:	d1a4      	bne.n	8009816 <_dtoa_r+0xa66>
 80098cc:	9b04      	ldr	r3, [sp, #16]
 80098ce:	3301      	adds	r3, #1
 80098d0:	9304      	str	r3, [sp, #16]
 80098d2:	2331      	movs	r3, #49	@ 0x31
 80098d4:	f88a 3000 	strb.w	r3, [sl]
 80098d8:	e5b5      	b.n	8009446 <_dtoa_r+0x696>
 80098da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80098dc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800993c <_dtoa_r+0xb8c>
 80098e0:	b11b      	cbz	r3, 80098ea <_dtoa_r+0xb3a>
 80098e2:	f10a 0308 	add.w	r3, sl, #8
 80098e6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80098e8:	6013      	str	r3, [r2, #0]
 80098ea:	4650      	mov	r0, sl
 80098ec:	b017      	add	sp, #92	@ 0x5c
 80098ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	f77f ae3d 	ble.w	8009574 <_dtoa_r+0x7c4>
 80098fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80098fe:	2001      	movs	r0, #1
 8009900:	e65b      	b.n	80095ba <_dtoa_r+0x80a>
 8009902:	9b08      	ldr	r3, [sp, #32]
 8009904:	2b00      	cmp	r3, #0
 8009906:	f77f aed6 	ble.w	80096b6 <_dtoa_r+0x906>
 800990a:	4656      	mov	r6, sl
 800990c:	4621      	mov	r1, r4
 800990e:	4648      	mov	r0, r9
 8009910:	f7ff f9c3 	bl	8008c9a <quorem>
 8009914:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009918:	9b08      	ldr	r3, [sp, #32]
 800991a:	f806 8b01 	strb.w	r8, [r6], #1
 800991e:	eba6 020a 	sub.w	r2, r6, sl
 8009922:	4293      	cmp	r3, r2
 8009924:	ddb3      	ble.n	800988e <_dtoa_r+0xade>
 8009926:	4649      	mov	r1, r9
 8009928:	2300      	movs	r3, #0
 800992a:	220a      	movs	r2, #10
 800992c:	4658      	mov	r0, fp
 800992e:	f000 f967 	bl	8009c00 <__multadd>
 8009932:	4681      	mov	r9, r0
 8009934:	e7ea      	b.n	800990c <_dtoa_r+0xb5c>
 8009936:	bf00      	nop
 8009938:	0800aa7e 	.word	0x0800aa7e
 800993c:	0800aa02 	.word	0x0800aa02

08009940 <_free_r>:
 8009940:	b538      	push	{r3, r4, r5, lr}
 8009942:	4605      	mov	r5, r0
 8009944:	2900      	cmp	r1, #0
 8009946:	d040      	beq.n	80099ca <_free_r+0x8a>
 8009948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800994c:	1f0c      	subs	r4, r1, #4
 800994e:	2b00      	cmp	r3, #0
 8009950:	bfb8      	it	lt
 8009952:	18e4      	addlt	r4, r4, r3
 8009954:	f000 f8e6 	bl	8009b24 <__malloc_lock>
 8009958:	4a1c      	ldr	r2, [pc, #112]	@ (80099cc <_free_r+0x8c>)
 800995a:	6813      	ldr	r3, [r2, #0]
 800995c:	b933      	cbnz	r3, 800996c <_free_r+0x2c>
 800995e:	6063      	str	r3, [r4, #4]
 8009960:	6014      	str	r4, [r2, #0]
 8009962:	4628      	mov	r0, r5
 8009964:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009968:	f000 b8e2 	b.w	8009b30 <__malloc_unlock>
 800996c:	42a3      	cmp	r3, r4
 800996e:	d908      	bls.n	8009982 <_free_r+0x42>
 8009970:	6820      	ldr	r0, [r4, #0]
 8009972:	1821      	adds	r1, r4, r0
 8009974:	428b      	cmp	r3, r1
 8009976:	bf01      	itttt	eq
 8009978:	6819      	ldreq	r1, [r3, #0]
 800997a:	685b      	ldreq	r3, [r3, #4]
 800997c:	1809      	addeq	r1, r1, r0
 800997e:	6021      	streq	r1, [r4, #0]
 8009980:	e7ed      	b.n	800995e <_free_r+0x1e>
 8009982:	461a      	mov	r2, r3
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	b10b      	cbz	r3, 800998c <_free_r+0x4c>
 8009988:	42a3      	cmp	r3, r4
 800998a:	d9fa      	bls.n	8009982 <_free_r+0x42>
 800998c:	6811      	ldr	r1, [r2, #0]
 800998e:	1850      	adds	r0, r2, r1
 8009990:	42a0      	cmp	r0, r4
 8009992:	d10b      	bne.n	80099ac <_free_r+0x6c>
 8009994:	6820      	ldr	r0, [r4, #0]
 8009996:	4401      	add	r1, r0
 8009998:	1850      	adds	r0, r2, r1
 800999a:	4283      	cmp	r3, r0
 800999c:	6011      	str	r1, [r2, #0]
 800999e:	d1e0      	bne.n	8009962 <_free_r+0x22>
 80099a0:	6818      	ldr	r0, [r3, #0]
 80099a2:	685b      	ldr	r3, [r3, #4]
 80099a4:	4408      	add	r0, r1
 80099a6:	6010      	str	r0, [r2, #0]
 80099a8:	6053      	str	r3, [r2, #4]
 80099aa:	e7da      	b.n	8009962 <_free_r+0x22>
 80099ac:	d902      	bls.n	80099b4 <_free_r+0x74>
 80099ae:	230c      	movs	r3, #12
 80099b0:	602b      	str	r3, [r5, #0]
 80099b2:	e7d6      	b.n	8009962 <_free_r+0x22>
 80099b4:	6820      	ldr	r0, [r4, #0]
 80099b6:	1821      	adds	r1, r4, r0
 80099b8:	428b      	cmp	r3, r1
 80099ba:	bf01      	itttt	eq
 80099bc:	6819      	ldreq	r1, [r3, #0]
 80099be:	685b      	ldreq	r3, [r3, #4]
 80099c0:	1809      	addeq	r1, r1, r0
 80099c2:	6021      	streq	r1, [r4, #0]
 80099c4:	6063      	str	r3, [r4, #4]
 80099c6:	6054      	str	r4, [r2, #4]
 80099c8:	e7cb      	b.n	8009962 <_free_r+0x22>
 80099ca:	bd38      	pop	{r3, r4, r5, pc}
 80099cc:	20001e50 	.word	0x20001e50

080099d0 <malloc>:
 80099d0:	4b02      	ldr	r3, [pc, #8]	@ (80099dc <malloc+0xc>)
 80099d2:	4601      	mov	r1, r0
 80099d4:	6818      	ldr	r0, [r3, #0]
 80099d6:	f000 b825 	b.w	8009a24 <_malloc_r>
 80099da:	bf00      	nop
 80099dc:	2000001c 	.word	0x2000001c

080099e0 <sbrk_aligned>:
 80099e0:	b570      	push	{r4, r5, r6, lr}
 80099e2:	4e0f      	ldr	r6, [pc, #60]	@ (8009a20 <sbrk_aligned+0x40>)
 80099e4:	460c      	mov	r4, r1
 80099e6:	6831      	ldr	r1, [r6, #0]
 80099e8:	4605      	mov	r5, r0
 80099ea:	b911      	cbnz	r1, 80099f2 <sbrk_aligned+0x12>
 80099ec:	f000 fe92 	bl	800a714 <_sbrk_r>
 80099f0:	6030      	str	r0, [r6, #0]
 80099f2:	4621      	mov	r1, r4
 80099f4:	4628      	mov	r0, r5
 80099f6:	f000 fe8d 	bl	800a714 <_sbrk_r>
 80099fa:	1c43      	adds	r3, r0, #1
 80099fc:	d103      	bne.n	8009a06 <sbrk_aligned+0x26>
 80099fe:	f04f 34ff 	mov.w	r4, #4294967295
 8009a02:	4620      	mov	r0, r4
 8009a04:	bd70      	pop	{r4, r5, r6, pc}
 8009a06:	1cc4      	adds	r4, r0, #3
 8009a08:	f024 0403 	bic.w	r4, r4, #3
 8009a0c:	42a0      	cmp	r0, r4
 8009a0e:	d0f8      	beq.n	8009a02 <sbrk_aligned+0x22>
 8009a10:	1a21      	subs	r1, r4, r0
 8009a12:	4628      	mov	r0, r5
 8009a14:	f000 fe7e 	bl	800a714 <_sbrk_r>
 8009a18:	3001      	adds	r0, #1
 8009a1a:	d1f2      	bne.n	8009a02 <sbrk_aligned+0x22>
 8009a1c:	e7ef      	b.n	80099fe <sbrk_aligned+0x1e>
 8009a1e:	bf00      	nop
 8009a20:	20001e4c 	.word	0x20001e4c

08009a24 <_malloc_r>:
 8009a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a28:	1ccd      	adds	r5, r1, #3
 8009a2a:	f025 0503 	bic.w	r5, r5, #3
 8009a2e:	3508      	adds	r5, #8
 8009a30:	2d0c      	cmp	r5, #12
 8009a32:	bf38      	it	cc
 8009a34:	250c      	movcc	r5, #12
 8009a36:	2d00      	cmp	r5, #0
 8009a38:	4606      	mov	r6, r0
 8009a3a:	db01      	blt.n	8009a40 <_malloc_r+0x1c>
 8009a3c:	42a9      	cmp	r1, r5
 8009a3e:	d904      	bls.n	8009a4a <_malloc_r+0x26>
 8009a40:	230c      	movs	r3, #12
 8009a42:	6033      	str	r3, [r6, #0]
 8009a44:	2000      	movs	r0, #0
 8009a46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b20 <_malloc_r+0xfc>
 8009a4e:	f000 f869 	bl	8009b24 <__malloc_lock>
 8009a52:	f8d8 3000 	ldr.w	r3, [r8]
 8009a56:	461c      	mov	r4, r3
 8009a58:	bb44      	cbnz	r4, 8009aac <_malloc_r+0x88>
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	f7ff ffbf 	bl	80099e0 <sbrk_aligned>
 8009a62:	1c43      	adds	r3, r0, #1
 8009a64:	4604      	mov	r4, r0
 8009a66:	d158      	bne.n	8009b1a <_malloc_r+0xf6>
 8009a68:	f8d8 4000 	ldr.w	r4, [r8]
 8009a6c:	4627      	mov	r7, r4
 8009a6e:	2f00      	cmp	r7, #0
 8009a70:	d143      	bne.n	8009afa <_malloc_r+0xd6>
 8009a72:	2c00      	cmp	r4, #0
 8009a74:	d04b      	beq.n	8009b0e <_malloc_r+0xea>
 8009a76:	6823      	ldr	r3, [r4, #0]
 8009a78:	4639      	mov	r1, r7
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	eb04 0903 	add.w	r9, r4, r3
 8009a80:	f000 fe48 	bl	800a714 <_sbrk_r>
 8009a84:	4581      	cmp	r9, r0
 8009a86:	d142      	bne.n	8009b0e <_malloc_r+0xea>
 8009a88:	6821      	ldr	r1, [r4, #0]
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	1a6d      	subs	r5, r5, r1
 8009a8e:	4629      	mov	r1, r5
 8009a90:	f7ff ffa6 	bl	80099e0 <sbrk_aligned>
 8009a94:	3001      	adds	r0, #1
 8009a96:	d03a      	beq.n	8009b0e <_malloc_r+0xea>
 8009a98:	6823      	ldr	r3, [r4, #0]
 8009a9a:	442b      	add	r3, r5
 8009a9c:	6023      	str	r3, [r4, #0]
 8009a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8009aa2:	685a      	ldr	r2, [r3, #4]
 8009aa4:	bb62      	cbnz	r2, 8009b00 <_malloc_r+0xdc>
 8009aa6:	f8c8 7000 	str.w	r7, [r8]
 8009aaa:	e00f      	b.n	8009acc <_malloc_r+0xa8>
 8009aac:	6822      	ldr	r2, [r4, #0]
 8009aae:	1b52      	subs	r2, r2, r5
 8009ab0:	d420      	bmi.n	8009af4 <_malloc_r+0xd0>
 8009ab2:	2a0b      	cmp	r2, #11
 8009ab4:	d917      	bls.n	8009ae6 <_malloc_r+0xc2>
 8009ab6:	1961      	adds	r1, r4, r5
 8009ab8:	42a3      	cmp	r3, r4
 8009aba:	6025      	str	r5, [r4, #0]
 8009abc:	bf18      	it	ne
 8009abe:	6059      	strne	r1, [r3, #4]
 8009ac0:	6863      	ldr	r3, [r4, #4]
 8009ac2:	bf08      	it	eq
 8009ac4:	f8c8 1000 	streq.w	r1, [r8]
 8009ac8:	5162      	str	r2, [r4, r5]
 8009aca:	604b      	str	r3, [r1, #4]
 8009acc:	4630      	mov	r0, r6
 8009ace:	f000 f82f 	bl	8009b30 <__malloc_unlock>
 8009ad2:	f104 000b 	add.w	r0, r4, #11
 8009ad6:	1d23      	adds	r3, r4, #4
 8009ad8:	f020 0007 	bic.w	r0, r0, #7
 8009adc:	1ac2      	subs	r2, r0, r3
 8009ade:	bf1c      	itt	ne
 8009ae0:	1a1b      	subne	r3, r3, r0
 8009ae2:	50a3      	strne	r3, [r4, r2]
 8009ae4:	e7af      	b.n	8009a46 <_malloc_r+0x22>
 8009ae6:	6862      	ldr	r2, [r4, #4]
 8009ae8:	42a3      	cmp	r3, r4
 8009aea:	bf0c      	ite	eq
 8009aec:	f8c8 2000 	streq.w	r2, [r8]
 8009af0:	605a      	strne	r2, [r3, #4]
 8009af2:	e7eb      	b.n	8009acc <_malloc_r+0xa8>
 8009af4:	4623      	mov	r3, r4
 8009af6:	6864      	ldr	r4, [r4, #4]
 8009af8:	e7ae      	b.n	8009a58 <_malloc_r+0x34>
 8009afa:	463c      	mov	r4, r7
 8009afc:	687f      	ldr	r7, [r7, #4]
 8009afe:	e7b6      	b.n	8009a6e <_malloc_r+0x4a>
 8009b00:	461a      	mov	r2, r3
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	42a3      	cmp	r3, r4
 8009b06:	d1fb      	bne.n	8009b00 <_malloc_r+0xdc>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	6053      	str	r3, [r2, #4]
 8009b0c:	e7de      	b.n	8009acc <_malloc_r+0xa8>
 8009b0e:	230c      	movs	r3, #12
 8009b10:	4630      	mov	r0, r6
 8009b12:	6033      	str	r3, [r6, #0]
 8009b14:	f000 f80c 	bl	8009b30 <__malloc_unlock>
 8009b18:	e794      	b.n	8009a44 <_malloc_r+0x20>
 8009b1a:	6005      	str	r5, [r0, #0]
 8009b1c:	e7d6      	b.n	8009acc <_malloc_r+0xa8>
 8009b1e:	bf00      	nop
 8009b20:	20001e50 	.word	0x20001e50

08009b24 <__malloc_lock>:
 8009b24:	4801      	ldr	r0, [pc, #4]	@ (8009b2c <__malloc_lock+0x8>)
 8009b26:	f7ff b89a 	b.w	8008c5e <__retarget_lock_acquire_recursive>
 8009b2a:	bf00      	nop
 8009b2c:	20001e48 	.word	0x20001e48

08009b30 <__malloc_unlock>:
 8009b30:	4801      	ldr	r0, [pc, #4]	@ (8009b38 <__malloc_unlock+0x8>)
 8009b32:	f7ff b895 	b.w	8008c60 <__retarget_lock_release_recursive>
 8009b36:	bf00      	nop
 8009b38:	20001e48 	.word	0x20001e48

08009b3c <_Balloc>:
 8009b3c:	b570      	push	{r4, r5, r6, lr}
 8009b3e:	69c6      	ldr	r6, [r0, #28]
 8009b40:	4604      	mov	r4, r0
 8009b42:	460d      	mov	r5, r1
 8009b44:	b976      	cbnz	r6, 8009b64 <_Balloc+0x28>
 8009b46:	2010      	movs	r0, #16
 8009b48:	f7ff ff42 	bl	80099d0 <malloc>
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	61e0      	str	r0, [r4, #28]
 8009b50:	b920      	cbnz	r0, 8009b5c <_Balloc+0x20>
 8009b52:	216b      	movs	r1, #107	@ 0x6b
 8009b54:	4b17      	ldr	r3, [pc, #92]	@ (8009bb4 <_Balloc+0x78>)
 8009b56:	4818      	ldr	r0, [pc, #96]	@ (8009bb8 <_Balloc+0x7c>)
 8009b58:	f000 fdec 	bl	800a734 <__assert_func>
 8009b5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b60:	6006      	str	r6, [r0, #0]
 8009b62:	60c6      	str	r6, [r0, #12]
 8009b64:	69e6      	ldr	r6, [r4, #28]
 8009b66:	68f3      	ldr	r3, [r6, #12]
 8009b68:	b183      	cbz	r3, 8009b8c <_Balloc+0x50>
 8009b6a:	69e3      	ldr	r3, [r4, #28]
 8009b6c:	68db      	ldr	r3, [r3, #12]
 8009b6e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b72:	b9b8      	cbnz	r0, 8009ba4 <_Balloc+0x68>
 8009b74:	2101      	movs	r1, #1
 8009b76:	fa01 f605 	lsl.w	r6, r1, r5
 8009b7a:	1d72      	adds	r2, r6, #5
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	0092      	lsls	r2, r2, #2
 8009b80:	f000 fdf6 	bl	800a770 <_calloc_r>
 8009b84:	b160      	cbz	r0, 8009ba0 <_Balloc+0x64>
 8009b86:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b8a:	e00e      	b.n	8009baa <_Balloc+0x6e>
 8009b8c:	2221      	movs	r2, #33	@ 0x21
 8009b8e:	2104      	movs	r1, #4
 8009b90:	4620      	mov	r0, r4
 8009b92:	f000 fded 	bl	800a770 <_calloc_r>
 8009b96:	69e3      	ldr	r3, [r4, #28]
 8009b98:	60f0      	str	r0, [r6, #12]
 8009b9a:	68db      	ldr	r3, [r3, #12]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d1e4      	bne.n	8009b6a <_Balloc+0x2e>
 8009ba0:	2000      	movs	r0, #0
 8009ba2:	bd70      	pop	{r4, r5, r6, pc}
 8009ba4:	6802      	ldr	r2, [r0, #0]
 8009ba6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009baa:	2300      	movs	r3, #0
 8009bac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009bb0:	e7f7      	b.n	8009ba2 <_Balloc+0x66>
 8009bb2:	bf00      	nop
 8009bb4:	0800aa0f 	.word	0x0800aa0f
 8009bb8:	0800aa8f 	.word	0x0800aa8f

08009bbc <_Bfree>:
 8009bbc:	b570      	push	{r4, r5, r6, lr}
 8009bbe:	69c6      	ldr	r6, [r0, #28]
 8009bc0:	4605      	mov	r5, r0
 8009bc2:	460c      	mov	r4, r1
 8009bc4:	b976      	cbnz	r6, 8009be4 <_Bfree+0x28>
 8009bc6:	2010      	movs	r0, #16
 8009bc8:	f7ff ff02 	bl	80099d0 <malloc>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	61e8      	str	r0, [r5, #28]
 8009bd0:	b920      	cbnz	r0, 8009bdc <_Bfree+0x20>
 8009bd2:	218f      	movs	r1, #143	@ 0x8f
 8009bd4:	4b08      	ldr	r3, [pc, #32]	@ (8009bf8 <_Bfree+0x3c>)
 8009bd6:	4809      	ldr	r0, [pc, #36]	@ (8009bfc <_Bfree+0x40>)
 8009bd8:	f000 fdac 	bl	800a734 <__assert_func>
 8009bdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009be0:	6006      	str	r6, [r0, #0]
 8009be2:	60c6      	str	r6, [r0, #12]
 8009be4:	b13c      	cbz	r4, 8009bf6 <_Bfree+0x3a>
 8009be6:	69eb      	ldr	r3, [r5, #28]
 8009be8:	6862      	ldr	r2, [r4, #4]
 8009bea:	68db      	ldr	r3, [r3, #12]
 8009bec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bf0:	6021      	str	r1, [r4, #0]
 8009bf2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009bf6:	bd70      	pop	{r4, r5, r6, pc}
 8009bf8:	0800aa0f 	.word	0x0800aa0f
 8009bfc:	0800aa8f 	.word	0x0800aa8f

08009c00 <__multadd>:
 8009c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c04:	4607      	mov	r7, r0
 8009c06:	460c      	mov	r4, r1
 8009c08:	461e      	mov	r6, r3
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	690d      	ldr	r5, [r1, #16]
 8009c0e:	f101 0c14 	add.w	ip, r1, #20
 8009c12:	f8dc 3000 	ldr.w	r3, [ip]
 8009c16:	3001      	adds	r0, #1
 8009c18:	b299      	uxth	r1, r3
 8009c1a:	fb02 6101 	mla	r1, r2, r1, r6
 8009c1e:	0c1e      	lsrs	r6, r3, #16
 8009c20:	0c0b      	lsrs	r3, r1, #16
 8009c22:	fb02 3306 	mla	r3, r2, r6, r3
 8009c26:	b289      	uxth	r1, r1
 8009c28:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c2c:	4285      	cmp	r5, r0
 8009c2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c32:	f84c 1b04 	str.w	r1, [ip], #4
 8009c36:	dcec      	bgt.n	8009c12 <__multadd+0x12>
 8009c38:	b30e      	cbz	r6, 8009c7e <__multadd+0x7e>
 8009c3a:	68a3      	ldr	r3, [r4, #8]
 8009c3c:	42ab      	cmp	r3, r5
 8009c3e:	dc19      	bgt.n	8009c74 <__multadd+0x74>
 8009c40:	6861      	ldr	r1, [r4, #4]
 8009c42:	4638      	mov	r0, r7
 8009c44:	3101      	adds	r1, #1
 8009c46:	f7ff ff79 	bl	8009b3c <_Balloc>
 8009c4a:	4680      	mov	r8, r0
 8009c4c:	b928      	cbnz	r0, 8009c5a <__multadd+0x5a>
 8009c4e:	4602      	mov	r2, r0
 8009c50:	21ba      	movs	r1, #186	@ 0xba
 8009c52:	4b0c      	ldr	r3, [pc, #48]	@ (8009c84 <__multadd+0x84>)
 8009c54:	480c      	ldr	r0, [pc, #48]	@ (8009c88 <__multadd+0x88>)
 8009c56:	f000 fd6d 	bl	800a734 <__assert_func>
 8009c5a:	6922      	ldr	r2, [r4, #16]
 8009c5c:	f104 010c 	add.w	r1, r4, #12
 8009c60:	3202      	adds	r2, #2
 8009c62:	0092      	lsls	r2, r2, #2
 8009c64:	300c      	adds	r0, #12
 8009c66:	f7ff f80a 	bl	8008c7e <memcpy>
 8009c6a:	4621      	mov	r1, r4
 8009c6c:	4638      	mov	r0, r7
 8009c6e:	f7ff ffa5 	bl	8009bbc <_Bfree>
 8009c72:	4644      	mov	r4, r8
 8009c74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c78:	3501      	adds	r5, #1
 8009c7a:	615e      	str	r6, [r3, #20]
 8009c7c:	6125      	str	r5, [r4, #16]
 8009c7e:	4620      	mov	r0, r4
 8009c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c84:	0800aa7e 	.word	0x0800aa7e
 8009c88:	0800aa8f 	.word	0x0800aa8f

08009c8c <__hi0bits>:
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009c92:	bf3a      	itte	cc
 8009c94:	0403      	lslcc	r3, r0, #16
 8009c96:	2010      	movcc	r0, #16
 8009c98:	2000      	movcs	r0, #0
 8009c9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c9e:	bf3c      	itt	cc
 8009ca0:	021b      	lslcc	r3, r3, #8
 8009ca2:	3008      	addcc	r0, #8
 8009ca4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ca8:	bf3c      	itt	cc
 8009caa:	011b      	lslcc	r3, r3, #4
 8009cac:	3004      	addcc	r0, #4
 8009cae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cb2:	bf3c      	itt	cc
 8009cb4:	009b      	lslcc	r3, r3, #2
 8009cb6:	3002      	addcc	r0, #2
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	db05      	blt.n	8009cc8 <__hi0bits+0x3c>
 8009cbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009cc0:	f100 0001 	add.w	r0, r0, #1
 8009cc4:	bf08      	it	eq
 8009cc6:	2020      	moveq	r0, #32
 8009cc8:	4770      	bx	lr

08009cca <__lo0bits>:
 8009cca:	6803      	ldr	r3, [r0, #0]
 8009ccc:	4602      	mov	r2, r0
 8009cce:	f013 0007 	ands.w	r0, r3, #7
 8009cd2:	d00b      	beq.n	8009cec <__lo0bits+0x22>
 8009cd4:	07d9      	lsls	r1, r3, #31
 8009cd6:	d421      	bmi.n	8009d1c <__lo0bits+0x52>
 8009cd8:	0798      	lsls	r0, r3, #30
 8009cda:	bf49      	itett	mi
 8009cdc:	085b      	lsrmi	r3, r3, #1
 8009cde:	089b      	lsrpl	r3, r3, #2
 8009ce0:	2001      	movmi	r0, #1
 8009ce2:	6013      	strmi	r3, [r2, #0]
 8009ce4:	bf5c      	itt	pl
 8009ce6:	2002      	movpl	r0, #2
 8009ce8:	6013      	strpl	r3, [r2, #0]
 8009cea:	4770      	bx	lr
 8009cec:	b299      	uxth	r1, r3
 8009cee:	b909      	cbnz	r1, 8009cf4 <__lo0bits+0x2a>
 8009cf0:	2010      	movs	r0, #16
 8009cf2:	0c1b      	lsrs	r3, r3, #16
 8009cf4:	b2d9      	uxtb	r1, r3
 8009cf6:	b909      	cbnz	r1, 8009cfc <__lo0bits+0x32>
 8009cf8:	3008      	adds	r0, #8
 8009cfa:	0a1b      	lsrs	r3, r3, #8
 8009cfc:	0719      	lsls	r1, r3, #28
 8009cfe:	bf04      	itt	eq
 8009d00:	091b      	lsreq	r3, r3, #4
 8009d02:	3004      	addeq	r0, #4
 8009d04:	0799      	lsls	r1, r3, #30
 8009d06:	bf04      	itt	eq
 8009d08:	089b      	lsreq	r3, r3, #2
 8009d0a:	3002      	addeq	r0, #2
 8009d0c:	07d9      	lsls	r1, r3, #31
 8009d0e:	d403      	bmi.n	8009d18 <__lo0bits+0x4e>
 8009d10:	085b      	lsrs	r3, r3, #1
 8009d12:	f100 0001 	add.w	r0, r0, #1
 8009d16:	d003      	beq.n	8009d20 <__lo0bits+0x56>
 8009d18:	6013      	str	r3, [r2, #0]
 8009d1a:	4770      	bx	lr
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	4770      	bx	lr
 8009d20:	2020      	movs	r0, #32
 8009d22:	4770      	bx	lr

08009d24 <__i2b>:
 8009d24:	b510      	push	{r4, lr}
 8009d26:	460c      	mov	r4, r1
 8009d28:	2101      	movs	r1, #1
 8009d2a:	f7ff ff07 	bl	8009b3c <_Balloc>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	b928      	cbnz	r0, 8009d3e <__i2b+0x1a>
 8009d32:	f240 1145 	movw	r1, #325	@ 0x145
 8009d36:	4b04      	ldr	r3, [pc, #16]	@ (8009d48 <__i2b+0x24>)
 8009d38:	4804      	ldr	r0, [pc, #16]	@ (8009d4c <__i2b+0x28>)
 8009d3a:	f000 fcfb 	bl	800a734 <__assert_func>
 8009d3e:	2301      	movs	r3, #1
 8009d40:	6144      	str	r4, [r0, #20]
 8009d42:	6103      	str	r3, [r0, #16]
 8009d44:	bd10      	pop	{r4, pc}
 8009d46:	bf00      	nop
 8009d48:	0800aa7e 	.word	0x0800aa7e
 8009d4c:	0800aa8f 	.word	0x0800aa8f

08009d50 <__multiply>:
 8009d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d54:	4614      	mov	r4, r2
 8009d56:	690a      	ldr	r2, [r1, #16]
 8009d58:	6923      	ldr	r3, [r4, #16]
 8009d5a:	460f      	mov	r7, r1
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	bfa2      	ittt	ge
 8009d60:	4623      	movge	r3, r4
 8009d62:	460c      	movge	r4, r1
 8009d64:	461f      	movge	r7, r3
 8009d66:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009d6a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009d6e:	68a3      	ldr	r3, [r4, #8]
 8009d70:	6861      	ldr	r1, [r4, #4]
 8009d72:	eb0a 0609 	add.w	r6, sl, r9
 8009d76:	42b3      	cmp	r3, r6
 8009d78:	b085      	sub	sp, #20
 8009d7a:	bfb8      	it	lt
 8009d7c:	3101      	addlt	r1, #1
 8009d7e:	f7ff fedd 	bl	8009b3c <_Balloc>
 8009d82:	b930      	cbnz	r0, 8009d92 <__multiply+0x42>
 8009d84:	4602      	mov	r2, r0
 8009d86:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009d8a:	4b43      	ldr	r3, [pc, #268]	@ (8009e98 <__multiply+0x148>)
 8009d8c:	4843      	ldr	r0, [pc, #268]	@ (8009e9c <__multiply+0x14c>)
 8009d8e:	f000 fcd1 	bl	800a734 <__assert_func>
 8009d92:	f100 0514 	add.w	r5, r0, #20
 8009d96:	462b      	mov	r3, r5
 8009d98:	2200      	movs	r2, #0
 8009d9a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009d9e:	4543      	cmp	r3, r8
 8009da0:	d321      	bcc.n	8009de6 <__multiply+0x96>
 8009da2:	f107 0114 	add.w	r1, r7, #20
 8009da6:	f104 0214 	add.w	r2, r4, #20
 8009daa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009dae:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009db2:	9302      	str	r3, [sp, #8]
 8009db4:	1b13      	subs	r3, r2, r4
 8009db6:	3b15      	subs	r3, #21
 8009db8:	f023 0303 	bic.w	r3, r3, #3
 8009dbc:	3304      	adds	r3, #4
 8009dbe:	f104 0715 	add.w	r7, r4, #21
 8009dc2:	42ba      	cmp	r2, r7
 8009dc4:	bf38      	it	cc
 8009dc6:	2304      	movcc	r3, #4
 8009dc8:	9301      	str	r3, [sp, #4]
 8009dca:	9b02      	ldr	r3, [sp, #8]
 8009dcc:	9103      	str	r1, [sp, #12]
 8009dce:	428b      	cmp	r3, r1
 8009dd0:	d80c      	bhi.n	8009dec <__multiply+0x9c>
 8009dd2:	2e00      	cmp	r6, #0
 8009dd4:	dd03      	ble.n	8009dde <__multiply+0x8e>
 8009dd6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d05a      	beq.n	8009e94 <__multiply+0x144>
 8009dde:	6106      	str	r6, [r0, #16]
 8009de0:	b005      	add	sp, #20
 8009de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de6:	f843 2b04 	str.w	r2, [r3], #4
 8009dea:	e7d8      	b.n	8009d9e <__multiply+0x4e>
 8009dec:	f8b1 a000 	ldrh.w	sl, [r1]
 8009df0:	f1ba 0f00 	cmp.w	sl, #0
 8009df4:	d023      	beq.n	8009e3e <__multiply+0xee>
 8009df6:	46a9      	mov	r9, r5
 8009df8:	f04f 0c00 	mov.w	ip, #0
 8009dfc:	f104 0e14 	add.w	lr, r4, #20
 8009e00:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009e04:	f8d9 3000 	ldr.w	r3, [r9]
 8009e08:	fa1f fb87 	uxth.w	fp, r7
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	fb0a 330b 	mla	r3, sl, fp, r3
 8009e12:	4463      	add	r3, ip
 8009e14:	f8d9 c000 	ldr.w	ip, [r9]
 8009e18:	0c3f      	lsrs	r7, r7, #16
 8009e1a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009e1e:	fb0a c707 	mla	r7, sl, r7, ip
 8009e22:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009e26:	b29b      	uxth	r3, r3
 8009e28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009e2c:	4572      	cmp	r2, lr
 8009e2e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009e32:	f849 3b04 	str.w	r3, [r9], #4
 8009e36:	d8e3      	bhi.n	8009e00 <__multiply+0xb0>
 8009e38:	9b01      	ldr	r3, [sp, #4]
 8009e3a:	f845 c003 	str.w	ip, [r5, r3]
 8009e3e:	9b03      	ldr	r3, [sp, #12]
 8009e40:	3104      	adds	r1, #4
 8009e42:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009e46:	f1b9 0f00 	cmp.w	r9, #0
 8009e4a:	d021      	beq.n	8009e90 <__multiply+0x140>
 8009e4c:	46ae      	mov	lr, r5
 8009e4e:	f04f 0a00 	mov.w	sl, #0
 8009e52:	682b      	ldr	r3, [r5, #0]
 8009e54:	f104 0c14 	add.w	ip, r4, #20
 8009e58:	f8bc b000 	ldrh.w	fp, [ip]
 8009e5c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009e60:	b29b      	uxth	r3, r3
 8009e62:	fb09 770b 	mla	r7, r9, fp, r7
 8009e66:	4457      	add	r7, sl
 8009e68:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009e6c:	f84e 3b04 	str.w	r3, [lr], #4
 8009e70:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009e74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e78:	f8be 3000 	ldrh.w	r3, [lr]
 8009e7c:	4562      	cmp	r2, ip
 8009e7e:	fb09 330a 	mla	r3, r9, sl, r3
 8009e82:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009e86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e8a:	d8e5      	bhi.n	8009e58 <__multiply+0x108>
 8009e8c:	9f01      	ldr	r7, [sp, #4]
 8009e8e:	51eb      	str	r3, [r5, r7]
 8009e90:	3504      	adds	r5, #4
 8009e92:	e79a      	b.n	8009dca <__multiply+0x7a>
 8009e94:	3e01      	subs	r6, #1
 8009e96:	e79c      	b.n	8009dd2 <__multiply+0x82>
 8009e98:	0800aa7e 	.word	0x0800aa7e
 8009e9c:	0800aa8f 	.word	0x0800aa8f

08009ea0 <__pow5mult>:
 8009ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ea4:	4615      	mov	r5, r2
 8009ea6:	f012 0203 	ands.w	r2, r2, #3
 8009eaa:	4607      	mov	r7, r0
 8009eac:	460e      	mov	r6, r1
 8009eae:	d007      	beq.n	8009ec0 <__pow5mult+0x20>
 8009eb0:	4c25      	ldr	r4, [pc, #148]	@ (8009f48 <__pow5mult+0xa8>)
 8009eb2:	3a01      	subs	r2, #1
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009eba:	f7ff fea1 	bl	8009c00 <__multadd>
 8009ebe:	4606      	mov	r6, r0
 8009ec0:	10ad      	asrs	r5, r5, #2
 8009ec2:	d03d      	beq.n	8009f40 <__pow5mult+0xa0>
 8009ec4:	69fc      	ldr	r4, [r7, #28]
 8009ec6:	b97c      	cbnz	r4, 8009ee8 <__pow5mult+0x48>
 8009ec8:	2010      	movs	r0, #16
 8009eca:	f7ff fd81 	bl	80099d0 <malloc>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	61f8      	str	r0, [r7, #28]
 8009ed2:	b928      	cbnz	r0, 8009ee0 <__pow5mult+0x40>
 8009ed4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009ed8:	4b1c      	ldr	r3, [pc, #112]	@ (8009f4c <__pow5mult+0xac>)
 8009eda:	481d      	ldr	r0, [pc, #116]	@ (8009f50 <__pow5mult+0xb0>)
 8009edc:	f000 fc2a 	bl	800a734 <__assert_func>
 8009ee0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ee4:	6004      	str	r4, [r0, #0]
 8009ee6:	60c4      	str	r4, [r0, #12]
 8009ee8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009eec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ef0:	b94c      	cbnz	r4, 8009f06 <__pow5mult+0x66>
 8009ef2:	f240 2171 	movw	r1, #625	@ 0x271
 8009ef6:	4638      	mov	r0, r7
 8009ef8:	f7ff ff14 	bl	8009d24 <__i2b>
 8009efc:	2300      	movs	r3, #0
 8009efe:	4604      	mov	r4, r0
 8009f00:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f04:	6003      	str	r3, [r0, #0]
 8009f06:	f04f 0900 	mov.w	r9, #0
 8009f0a:	07eb      	lsls	r3, r5, #31
 8009f0c:	d50a      	bpl.n	8009f24 <__pow5mult+0x84>
 8009f0e:	4631      	mov	r1, r6
 8009f10:	4622      	mov	r2, r4
 8009f12:	4638      	mov	r0, r7
 8009f14:	f7ff ff1c 	bl	8009d50 <__multiply>
 8009f18:	4680      	mov	r8, r0
 8009f1a:	4631      	mov	r1, r6
 8009f1c:	4638      	mov	r0, r7
 8009f1e:	f7ff fe4d 	bl	8009bbc <_Bfree>
 8009f22:	4646      	mov	r6, r8
 8009f24:	106d      	asrs	r5, r5, #1
 8009f26:	d00b      	beq.n	8009f40 <__pow5mult+0xa0>
 8009f28:	6820      	ldr	r0, [r4, #0]
 8009f2a:	b938      	cbnz	r0, 8009f3c <__pow5mult+0x9c>
 8009f2c:	4622      	mov	r2, r4
 8009f2e:	4621      	mov	r1, r4
 8009f30:	4638      	mov	r0, r7
 8009f32:	f7ff ff0d 	bl	8009d50 <__multiply>
 8009f36:	6020      	str	r0, [r4, #0]
 8009f38:	f8c0 9000 	str.w	r9, [r0]
 8009f3c:	4604      	mov	r4, r0
 8009f3e:	e7e4      	b.n	8009f0a <__pow5mult+0x6a>
 8009f40:	4630      	mov	r0, r6
 8009f42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f46:	bf00      	nop
 8009f48:	0800aae8 	.word	0x0800aae8
 8009f4c:	0800aa0f 	.word	0x0800aa0f
 8009f50:	0800aa8f 	.word	0x0800aa8f

08009f54 <__lshift>:
 8009f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f58:	460c      	mov	r4, r1
 8009f5a:	4607      	mov	r7, r0
 8009f5c:	4691      	mov	r9, r2
 8009f5e:	6923      	ldr	r3, [r4, #16]
 8009f60:	6849      	ldr	r1, [r1, #4]
 8009f62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f66:	68a3      	ldr	r3, [r4, #8]
 8009f68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f6c:	f108 0601 	add.w	r6, r8, #1
 8009f70:	42b3      	cmp	r3, r6
 8009f72:	db0b      	blt.n	8009f8c <__lshift+0x38>
 8009f74:	4638      	mov	r0, r7
 8009f76:	f7ff fde1 	bl	8009b3c <_Balloc>
 8009f7a:	4605      	mov	r5, r0
 8009f7c:	b948      	cbnz	r0, 8009f92 <__lshift+0x3e>
 8009f7e:	4602      	mov	r2, r0
 8009f80:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009f84:	4b27      	ldr	r3, [pc, #156]	@ (800a024 <__lshift+0xd0>)
 8009f86:	4828      	ldr	r0, [pc, #160]	@ (800a028 <__lshift+0xd4>)
 8009f88:	f000 fbd4 	bl	800a734 <__assert_func>
 8009f8c:	3101      	adds	r1, #1
 8009f8e:	005b      	lsls	r3, r3, #1
 8009f90:	e7ee      	b.n	8009f70 <__lshift+0x1c>
 8009f92:	2300      	movs	r3, #0
 8009f94:	f100 0114 	add.w	r1, r0, #20
 8009f98:	f100 0210 	add.w	r2, r0, #16
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	4553      	cmp	r3, sl
 8009fa0:	db33      	blt.n	800a00a <__lshift+0xb6>
 8009fa2:	6920      	ldr	r0, [r4, #16]
 8009fa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009fa8:	f104 0314 	add.w	r3, r4, #20
 8009fac:	f019 091f 	ands.w	r9, r9, #31
 8009fb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009fb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009fb8:	d02b      	beq.n	800a012 <__lshift+0xbe>
 8009fba:	468a      	mov	sl, r1
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f1c9 0e20 	rsb	lr, r9, #32
 8009fc2:	6818      	ldr	r0, [r3, #0]
 8009fc4:	fa00 f009 	lsl.w	r0, r0, r9
 8009fc8:	4310      	orrs	r0, r2
 8009fca:	f84a 0b04 	str.w	r0, [sl], #4
 8009fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fd2:	459c      	cmp	ip, r3
 8009fd4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009fd8:	d8f3      	bhi.n	8009fc2 <__lshift+0x6e>
 8009fda:	ebac 0304 	sub.w	r3, ip, r4
 8009fde:	3b15      	subs	r3, #21
 8009fe0:	f023 0303 	bic.w	r3, r3, #3
 8009fe4:	3304      	adds	r3, #4
 8009fe6:	f104 0015 	add.w	r0, r4, #21
 8009fea:	4584      	cmp	ip, r0
 8009fec:	bf38      	it	cc
 8009fee:	2304      	movcc	r3, #4
 8009ff0:	50ca      	str	r2, [r1, r3]
 8009ff2:	b10a      	cbz	r2, 8009ff8 <__lshift+0xa4>
 8009ff4:	f108 0602 	add.w	r6, r8, #2
 8009ff8:	3e01      	subs	r6, #1
 8009ffa:	4638      	mov	r0, r7
 8009ffc:	4621      	mov	r1, r4
 8009ffe:	612e      	str	r6, [r5, #16]
 800a000:	f7ff fddc 	bl	8009bbc <_Bfree>
 800a004:	4628      	mov	r0, r5
 800a006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a00a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a00e:	3301      	adds	r3, #1
 800a010:	e7c5      	b.n	8009f9e <__lshift+0x4a>
 800a012:	3904      	subs	r1, #4
 800a014:	f853 2b04 	ldr.w	r2, [r3], #4
 800a018:	459c      	cmp	ip, r3
 800a01a:	f841 2f04 	str.w	r2, [r1, #4]!
 800a01e:	d8f9      	bhi.n	800a014 <__lshift+0xc0>
 800a020:	e7ea      	b.n	8009ff8 <__lshift+0xa4>
 800a022:	bf00      	nop
 800a024:	0800aa7e 	.word	0x0800aa7e
 800a028:	0800aa8f 	.word	0x0800aa8f

0800a02c <__mcmp>:
 800a02c:	4603      	mov	r3, r0
 800a02e:	690a      	ldr	r2, [r1, #16]
 800a030:	6900      	ldr	r0, [r0, #16]
 800a032:	b530      	push	{r4, r5, lr}
 800a034:	1a80      	subs	r0, r0, r2
 800a036:	d10e      	bne.n	800a056 <__mcmp+0x2a>
 800a038:	3314      	adds	r3, #20
 800a03a:	3114      	adds	r1, #20
 800a03c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a040:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a044:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a048:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a04c:	4295      	cmp	r5, r2
 800a04e:	d003      	beq.n	800a058 <__mcmp+0x2c>
 800a050:	d205      	bcs.n	800a05e <__mcmp+0x32>
 800a052:	f04f 30ff 	mov.w	r0, #4294967295
 800a056:	bd30      	pop	{r4, r5, pc}
 800a058:	42a3      	cmp	r3, r4
 800a05a:	d3f3      	bcc.n	800a044 <__mcmp+0x18>
 800a05c:	e7fb      	b.n	800a056 <__mcmp+0x2a>
 800a05e:	2001      	movs	r0, #1
 800a060:	e7f9      	b.n	800a056 <__mcmp+0x2a>
	...

0800a064 <__mdiff>:
 800a064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a068:	4689      	mov	r9, r1
 800a06a:	4606      	mov	r6, r0
 800a06c:	4611      	mov	r1, r2
 800a06e:	4648      	mov	r0, r9
 800a070:	4614      	mov	r4, r2
 800a072:	f7ff ffdb 	bl	800a02c <__mcmp>
 800a076:	1e05      	subs	r5, r0, #0
 800a078:	d112      	bne.n	800a0a0 <__mdiff+0x3c>
 800a07a:	4629      	mov	r1, r5
 800a07c:	4630      	mov	r0, r6
 800a07e:	f7ff fd5d 	bl	8009b3c <_Balloc>
 800a082:	4602      	mov	r2, r0
 800a084:	b928      	cbnz	r0, 800a092 <__mdiff+0x2e>
 800a086:	f240 2137 	movw	r1, #567	@ 0x237
 800a08a:	4b3e      	ldr	r3, [pc, #248]	@ (800a184 <__mdiff+0x120>)
 800a08c:	483e      	ldr	r0, [pc, #248]	@ (800a188 <__mdiff+0x124>)
 800a08e:	f000 fb51 	bl	800a734 <__assert_func>
 800a092:	2301      	movs	r3, #1
 800a094:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a098:	4610      	mov	r0, r2
 800a09a:	b003      	add	sp, #12
 800a09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a0:	bfbc      	itt	lt
 800a0a2:	464b      	movlt	r3, r9
 800a0a4:	46a1      	movlt	r9, r4
 800a0a6:	4630      	mov	r0, r6
 800a0a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a0ac:	bfba      	itte	lt
 800a0ae:	461c      	movlt	r4, r3
 800a0b0:	2501      	movlt	r5, #1
 800a0b2:	2500      	movge	r5, #0
 800a0b4:	f7ff fd42 	bl	8009b3c <_Balloc>
 800a0b8:	4602      	mov	r2, r0
 800a0ba:	b918      	cbnz	r0, 800a0c4 <__mdiff+0x60>
 800a0bc:	f240 2145 	movw	r1, #581	@ 0x245
 800a0c0:	4b30      	ldr	r3, [pc, #192]	@ (800a184 <__mdiff+0x120>)
 800a0c2:	e7e3      	b.n	800a08c <__mdiff+0x28>
 800a0c4:	f100 0b14 	add.w	fp, r0, #20
 800a0c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a0cc:	f109 0310 	add.w	r3, r9, #16
 800a0d0:	60c5      	str	r5, [r0, #12]
 800a0d2:	f04f 0c00 	mov.w	ip, #0
 800a0d6:	f109 0514 	add.w	r5, r9, #20
 800a0da:	46d9      	mov	r9, fp
 800a0dc:	6926      	ldr	r6, [r4, #16]
 800a0de:	f104 0e14 	add.w	lr, r4, #20
 800a0e2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a0e6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a0ea:	9301      	str	r3, [sp, #4]
 800a0ec:	9b01      	ldr	r3, [sp, #4]
 800a0ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a0f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a0f6:	b281      	uxth	r1, r0
 800a0f8:	9301      	str	r3, [sp, #4]
 800a0fa:	fa1f f38a 	uxth.w	r3, sl
 800a0fe:	1a5b      	subs	r3, r3, r1
 800a100:	0c00      	lsrs	r0, r0, #16
 800a102:	4463      	add	r3, ip
 800a104:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a108:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a10c:	b29b      	uxth	r3, r3
 800a10e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a112:	4576      	cmp	r6, lr
 800a114:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a118:	f849 3b04 	str.w	r3, [r9], #4
 800a11c:	d8e6      	bhi.n	800a0ec <__mdiff+0x88>
 800a11e:	1b33      	subs	r3, r6, r4
 800a120:	3b15      	subs	r3, #21
 800a122:	f023 0303 	bic.w	r3, r3, #3
 800a126:	3415      	adds	r4, #21
 800a128:	3304      	adds	r3, #4
 800a12a:	42a6      	cmp	r6, r4
 800a12c:	bf38      	it	cc
 800a12e:	2304      	movcc	r3, #4
 800a130:	441d      	add	r5, r3
 800a132:	445b      	add	r3, fp
 800a134:	461e      	mov	r6, r3
 800a136:	462c      	mov	r4, r5
 800a138:	4544      	cmp	r4, r8
 800a13a:	d30e      	bcc.n	800a15a <__mdiff+0xf6>
 800a13c:	f108 0103 	add.w	r1, r8, #3
 800a140:	1b49      	subs	r1, r1, r5
 800a142:	f021 0103 	bic.w	r1, r1, #3
 800a146:	3d03      	subs	r5, #3
 800a148:	45a8      	cmp	r8, r5
 800a14a:	bf38      	it	cc
 800a14c:	2100      	movcc	r1, #0
 800a14e:	440b      	add	r3, r1
 800a150:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a154:	b199      	cbz	r1, 800a17e <__mdiff+0x11a>
 800a156:	6117      	str	r7, [r2, #16]
 800a158:	e79e      	b.n	800a098 <__mdiff+0x34>
 800a15a:	46e6      	mov	lr, ip
 800a15c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a160:	fa1f fc81 	uxth.w	ip, r1
 800a164:	44f4      	add	ip, lr
 800a166:	0c08      	lsrs	r0, r1, #16
 800a168:	4471      	add	r1, lr
 800a16a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a16e:	b289      	uxth	r1, r1
 800a170:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a174:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a178:	f846 1b04 	str.w	r1, [r6], #4
 800a17c:	e7dc      	b.n	800a138 <__mdiff+0xd4>
 800a17e:	3f01      	subs	r7, #1
 800a180:	e7e6      	b.n	800a150 <__mdiff+0xec>
 800a182:	bf00      	nop
 800a184:	0800aa7e 	.word	0x0800aa7e
 800a188:	0800aa8f 	.word	0x0800aa8f

0800a18c <__d2b>:
 800a18c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800a190:	2101      	movs	r1, #1
 800a192:	4690      	mov	r8, r2
 800a194:	4699      	mov	r9, r3
 800a196:	9e08      	ldr	r6, [sp, #32]
 800a198:	f7ff fcd0 	bl	8009b3c <_Balloc>
 800a19c:	4604      	mov	r4, r0
 800a19e:	b930      	cbnz	r0, 800a1ae <__d2b+0x22>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	f240 310f 	movw	r1, #783	@ 0x30f
 800a1a6:	4b23      	ldr	r3, [pc, #140]	@ (800a234 <__d2b+0xa8>)
 800a1a8:	4823      	ldr	r0, [pc, #140]	@ (800a238 <__d2b+0xac>)
 800a1aa:	f000 fac3 	bl	800a734 <__assert_func>
 800a1ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a1b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a1b6:	b10d      	cbz	r5, 800a1bc <__d2b+0x30>
 800a1b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1bc:	9301      	str	r3, [sp, #4]
 800a1be:	f1b8 0300 	subs.w	r3, r8, #0
 800a1c2:	d024      	beq.n	800a20e <__d2b+0x82>
 800a1c4:	4668      	mov	r0, sp
 800a1c6:	9300      	str	r3, [sp, #0]
 800a1c8:	f7ff fd7f 	bl	8009cca <__lo0bits>
 800a1cc:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a1d0:	b1d8      	cbz	r0, 800a20a <__d2b+0x7e>
 800a1d2:	f1c0 0320 	rsb	r3, r0, #32
 800a1d6:	fa02 f303 	lsl.w	r3, r2, r3
 800a1da:	430b      	orrs	r3, r1
 800a1dc:	40c2      	lsrs	r2, r0
 800a1de:	6163      	str	r3, [r4, #20]
 800a1e0:	9201      	str	r2, [sp, #4]
 800a1e2:	9b01      	ldr	r3, [sp, #4]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	bf0c      	ite	eq
 800a1e8:	2201      	moveq	r2, #1
 800a1ea:	2202      	movne	r2, #2
 800a1ec:	61a3      	str	r3, [r4, #24]
 800a1ee:	6122      	str	r2, [r4, #16]
 800a1f0:	b1ad      	cbz	r5, 800a21e <__d2b+0x92>
 800a1f2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a1f6:	4405      	add	r5, r0
 800a1f8:	6035      	str	r5, [r6, #0]
 800a1fa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a200:	6018      	str	r0, [r3, #0]
 800a202:	4620      	mov	r0, r4
 800a204:	b002      	add	sp, #8
 800a206:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a20a:	6161      	str	r1, [r4, #20]
 800a20c:	e7e9      	b.n	800a1e2 <__d2b+0x56>
 800a20e:	a801      	add	r0, sp, #4
 800a210:	f7ff fd5b 	bl	8009cca <__lo0bits>
 800a214:	9b01      	ldr	r3, [sp, #4]
 800a216:	2201      	movs	r2, #1
 800a218:	6163      	str	r3, [r4, #20]
 800a21a:	3020      	adds	r0, #32
 800a21c:	e7e7      	b.n	800a1ee <__d2b+0x62>
 800a21e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a222:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a226:	6030      	str	r0, [r6, #0]
 800a228:	6918      	ldr	r0, [r3, #16]
 800a22a:	f7ff fd2f 	bl	8009c8c <__hi0bits>
 800a22e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a232:	e7e4      	b.n	800a1fe <__d2b+0x72>
 800a234:	0800aa7e 	.word	0x0800aa7e
 800a238:	0800aa8f 	.word	0x0800aa8f

0800a23c <__sfputc_r>:
 800a23c:	6893      	ldr	r3, [r2, #8]
 800a23e:	b410      	push	{r4}
 800a240:	3b01      	subs	r3, #1
 800a242:	2b00      	cmp	r3, #0
 800a244:	6093      	str	r3, [r2, #8]
 800a246:	da07      	bge.n	800a258 <__sfputc_r+0x1c>
 800a248:	6994      	ldr	r4, [r2, #24]
 800a24a:	42a3      	cmp	r3, r4
 800a24c:	db01      	blt.n	800a252 <__sfputc_r+0x16>
 800a24e:	290a      	cmp	r1, #10
 800a250:	d102      	bne.n	800a258 <__sfputc_r+0x1c>
 800a252:	bc10      	pop	{r4}
 800a254:	f7fe bb9b 	b.w	800898e <__swbuf_r>
 800a258:	6813      	ldr	r3, [r2, #0]
 800a25a:	1c58      	adds	r0, r3, #1
 800a25c:	6010      	str	r0, [r2, #0]
 800a25e:	7019      	strb	r1, [r3, #0]
 800a260:	4608      	mov	r0, r1
 800a262:	bc10      	pop	{r4}
 800a264:	4770      	bx	lr

0800a266 <__sfputs_r>:
 800a266:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a268:	4606      	mov	r6, r0
 800a26a:	460f      	mov	r7, r1
 800a26c:	4614      	mov	r4, r2
 800a26e:	18d5      	adds	r5, r2, r3
 800a270:	42ac      	cmp	r4, r5
 800a272:	d101      	bne.n	800a278 <__sfputs_r+0x12>
 800a274:	2000      	movs	r0, #0
 800a276:	e007      	b.n	800a288 <__sfputs_r+0x22>
 800a278:	463a      	mov	r2, r7
 800a27a:	4630      	mov	r0, r6
 800a27c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a280:	f7ff ffdc 	bl	800a23c <__sfputc_r>
 800a284:	1c43      	adds	r3, r0, #1
 800a286:	d1f3      	bne.n	800a270 <__sfputs_r+0xa>
 800a288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a28c <_vfiprintf_r>:
 800a28c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a290:	460d      	mov	r5, r1
 800a292:	4614      	mov	r4, r2
 800a294:	4698      	mov	r8, r3
 800a296:	4606      	mov	r6, r0
 800a298:	b09d      	sub	sp, #116	@ 0x74
 800a29a:	b118      	cbz	r0, 800a2a4 <_vfiprintf_r+0x18>
 800a29c:	6a03      	ldr	r3, [r0, #32]
 800a29e:	b90b      	cbnz	r3, 800a2a4 <_vfiprintf_r+0x18>
 800a2a0:	f7fe fa8c 	bl	80087bc <__sinit>
 800a2a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2a6:	07d9      	lsls	r1, r3, #31
 800a2a8:	d405      	bmi.n	800a2b6 <_vfiprintf_r+0x2a>
 800a2aa:	89ab      	ldrh	r3, [r5, #12]
 800a2ac:	059a      	lsls	r2, r3, #22
 800a2ae:	d402      	bmi.n	800a2b6 <_vfiprintf_r+0x2a>
 800a2b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2b2:	f7fe fcd4 	bl	8008c5e <__retarget_lock_acquire_recursive>
 800a2b6:	89ab      	ldrh	r3, [r5, #12]
 800a2b8:	071b      	lsls	r3, r3, #28
 800a2ba:	d501      	bpl.n	800a2c0 <_vfiprintf_r+0x34>
 800a2bc:	692b      	ldr	r3, [r5, #16]
 800a2be:	b99b      	cbnz	r3, 800a2e8 <_vfiprintf_r+0x5c>
 800a2c0:	4629      	mov	r1, r5
 800a2c2:	4630      	mov	r0, r6
 800a2c4:	f7fe fba2 	bl	8008a0c <__swsetup_r>
 800a2c8:	b170      	cbz	r0, 800a2e8 <_vfiprintf_r+0x5c>
 800a2ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a2cc:	07dc      	lsls	r4, r3, #31
 800a2ce:	d504      	bpl.n	800a2da <_vfiprintf_r+0x4e>
 800a2d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d4:	b01d      	add	sp, #116	@ 0x74
 800a2d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2da:	89ab      	ldrh	r3, [r5, #12]
 800a2dc:	0598      	lsls	r0, r3, #22
 800a2de:	d4f7      	bmi.n	800a2d0 <_vfiprintf_r+0x44>
 800a2e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a2e2:	f7fe fcbd 	bl	8008c60 <__retarget_lock_release_recursive>
 800a2e6:	e7f3      	b.n	800a2d0 <_vfiprintf_r+0x44>
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2ec:	2320      	movs	r3, #32
 800a2ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2f2:	2330      	movs	r3, #48	@ 0x30
 800a2f4:	f04f 0901 	mov.w	r9, #1
 800a2f8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2fc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a4a8 <_vfiprintf_r+0x21c>
 800a300:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a304:	4623      	mov	r3, r4
 800a306:	469a      	mov	sl, r3
 800a308:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a30c:	b10a      	cbz	r2, 800a312 <_vfiprintf_r+0x86>
 800a30e:	2a25      	cmp	r2, #37	@ 0x25
 800a310:	d1f9      	bne.n	800a306 <_vfiprintf_r+0x7a>
 800a312:	ebba 0b04 	subs.w	fp, sl, r4
 800a316:	d00b      	beq.n	800a330 <_vfiprintf_r+0xa4>
 800a318:	465b      	mov	r3, fp
 800a31a:	4622      	mov	r2, r4
 800a31c:	4629      	mov	r1, r5
 800a31e:	4630      	mov	r0, r6
 800a320:	f7ff ffa1 	bl	800a266 <__sfputs_r>
 800a324:	3001      	adds	r0, #1
 800a326:	f000 80a7 	beq.w	800a478 <_vfiprintf_r+0x1ec>
 800a32a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a32c:	445a      	add	r2, fp
 800a32e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a330:	f89a 3000 	ldrb.w	r3, [sl]
 800a334:	2b00      	cmp	r3, #0
 800a336:	f000 809f 	beq.w	800a478 <_vfiprintf_r+0x1ec>
 800a33a:	2300      	movs	r3, #0
 800a33c:	f04f 32ff 	mov.w	r2, #4294967295
 800a340:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a344:	f10a 0a01 	add.w	sl, sl, #1
 800a348:	9304      	str	r3, [sp, #16]
 800a34a:	9307      	str	r3, [sp, #28]
 800a34c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a350:	931a      	str	r3, [sp, #104]	@ 0x68
 800a352:	4654      	mov	r4, sl
 800a354:	2205      	movs	r2, #5
 800a356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a35a:	4853      	ldr	r0, [pc, #332]	@ (800a4a8 <_vfiprintf_r+0x21c>)
 800a35c:	f7fe fc81 	bl	8008c62 <memchr>
 800a360:	9a04      	ldr	r2, [sp, #16]
 800a362:	b9d8      	cbnz	r0, 800a39c <_vfiprintf_r+0x110>
 800a364:	06d1      	lsls	r1, r2, #27
 800a366:	bf44      	itt	mi
 800a368:	2320      	movmi	r3, #32
 800a36a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a36e:	0713      	lsls	r3, r2, #28
 800a370:	bf44      	itt	mi
 800a372:	232b      	movmi	r3, #43	@ 0x2b
 800a374:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a378:	f89a 3000 	ldrb.w	r3, [sl]
 800a37c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a37e:	d015      	beq.n	800a3ac <_vfiprintf_r+0x120>
 800a380:	4654      	mov	r4, sl
 800a382:	2000      	movs	r0, #0
 800a384:	f04f 0c0a 	mov.w	ip, #10
 800a388:	9a07      	ldr	r2, [sp, #28]
 800a38a:	4621      	mov	r1, r4
 800a38c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a390:	3b30      	subs	r3, #48	@ 0x30
 800a392:	2b09      	cmp	r3, #9
 800a394:	d94b      	bls.n	800a42e <_vfiprintf_r+0x1a2>
 800a396:	b1b0      	cbz	r0, 800a3c6 <_vfiprintf_r+0x13a>
 800a398:	9207      	str	r2, [sp, #28]
 800a39a:	e014      	b.n	800a3c6 <_vfiprintf_r+0x13a>
 800a39c:	eba0 0308 	sub.w	r3, r0, r8
 800a3a0:	fa09 f303 	lsl.w	r3, r9, r3
 800a3a4:	4313      	orrs	r3, r2
 800a3a6:	46a2      	mov	sl, r4
 800a3a8:	9304      	str	r3, [sp, #16]
 800a3aa:	e7d2      	b.n	800a352 <_vfiprintf_r+0xc6>
 800a3ac:	9b03      	ldr	r3, [sp, #12]
 800a3ae:	1d19      	adds	r1, r3, #4
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	9103      	str	r1, [sp, #12]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	bfbb      	ittet	lt
 800a3b8:	425b      	neglt	r3, r3
 800a3ba:	f042 0202 	orrlt.w	r2, r2, #2
 800a3be:	9307      	strge	r3, [sp, #28]
 800a3c0:	9307      	strlt	r3, [sp, #28]
 800a3c2:	bfb8      	it	lt
 800a3c4:	9204      	strlt	r2, [sp, #16]
 800a3c6:	7823      	ldrb	r3, [r4, #0]
 800a3c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3ca:	d10a      	bne.n	800a3e2 <_vfiprintf_r+0x156>
 800a3cc:	7863      	ldrb	r3, [r4, #1]
 800a3ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3d0:	d132      	bne.n	800a438 <_vfiprintf_r+0x1ac>
 800a3d2:	9b03      	ldr	r3, [sp, #12]
 800a3d4:	3402      	adds	r4, #2
 800a3d6:	1d1a      	adds	r2, r3, #4
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	9203      	str	r2, [sp, #12]
 800a3dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3e0:	9305      	str	r3, [sp, #20]
 800a3e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a4ac <_vfiprintf_r+0x220>
 800a3e6:	2203      	movs	r2, #3
 800a3e8:	4650      	mov	r0, sl
 800a3ea:	7821      	ldrb	r1, [r4, #0]
 800a3ec:	f7fe fc39 	bl	8008c62 <memchr>
 800a3f0:	b138      	cbz	r0, 800a402 <_vfiprintf_r+0x176>
 800a3f2:	2240      	movs	r2, #64	@ 0x40
 800a3f4:	9b04      	ldr	r3, [sp, #16]
 800a3f6:	eba0 000a 	sub.w	r0, r0, sl
 800a3fa:	4082      	lsls	r2, r0
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	3401      	adds	r4, #1
 800a400:	9304      	str	r3, [sp, #16]
 800a402:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a406:	2206      	movs	r2, #6
 800a408:	4829      	ldr	r0, [pc, #164]	@ (800a4b0 <_vfiprintf_r+0x224>)
 800a40a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a40e:	f7fe fc28 	bl	8008c62 <memchr>
 800a412:	2800      	cmp	r0, #0
 800a414:	d03f      	beq.n	800a496 <_vfiprintf_r+0x20a>
 800a416:	4b27      	ldr	r3, [pc, #156]	@ (800a4b4 <_vfiprintf_r+0x228>)
 800a418:	bb1b      	cbnz	r3, 800a462 <_vfiprintf_r+0x1d6>
 800a41a:	9b03      	ldr	r3, [sp, #12]
 800a41c:	3307      	adds	r3, #7
 800a41e:	f023 0307 	bic.w	r3, r3, #7
 800a422:	3308      	adds	r3, #8
 800a424:	9303      	str	r3, [sp, #12]
 800a426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a428:	443b      	add	r3, r7
 800a42a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a42c:	e76a      	b.n	800a304 <_vfiprintf_r+0x78>
 800a42e:	460c      	mov	r4, r1
 800a430:	2001      	movs	r0, #1
 800a432:	fb0c 3202 	mla	r2, ip, r2, r3
 800a436:	e7a8      	b.n	800a38a <_vfiprintf_r+0xfe>
 800a438:	2300      	movs	r3, #0
 800a43a:	f04f 0c0a 	mov.w	ip, #10
 800a43e:	4619      	mov	r1, r3
 800a440:	3401      	adds	r4, #1
 800a442:	9305      	str	r3, [sp, #20]
 800a444:	4620      	mov	r0, r4
 800a446:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a44a:	3a30      	subs	r2, #48	@ 0x30
 800a44c:	2a09      	cmp	r2, #9
 800a44e:	d903      	bls.n	800a458 <_vfiprintf_r+0x1cc>
 800a450:	2b00      	cmp	r3, #0
 800a452:	d0c6      	beq.n	800a3e2 <_vfiprintf_r+0x156>
 800a454:	9105      	str	r1, [sp, #20]
 800a456:	e7c4      	b.n	800a3e2 <_vfiprintf_r+0x156>
 800a458:	4604      	mov	r4, r0
 800a45a:	2301      	movs	r3, #1
 800a45c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a460:	e7f0      	b.n	800a444 <_vfiprintf_r+0x1b8>
 800a462:	ab03      	add	r3, sp, #12
 800a464:	9300      	str	r3, [sp, #0]
 800a466:	462a      	mov	r2, r5
 800a468:	4630      	mov	r0, r6
 800a46a:	4b13      	ldr	r3, [pc, #76]	@ (800a4b8 <_vfiprintf_r+0x22c>)
 800a46c:	a904      	add	r1, sp, #16
 800a46e:	f7fd fd5b 	bl	8007f28 <_printf_float>
 800a472:	4607      	mov	r7, r0
 800a474:	1c78      	adds	r0, r7, #1
 800a476:	d1d6      	bne.n	800a426 <_vfiprintf_r+0x19a>
 800a478:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a47a:	07d9      	lsls	r1, r3, #31
 800a47c:	d405      	bmi.n	800a48a <_vfiprintf_r+0x1fe>
 800a47e:	89ab      	ldrh	r3, [r5, #12]
 800a480:	059a      	lsls	r2, r3, #22
 800a482:	d402      	bmi.n	800a48a <_vfiprintf_r+0x1fe>
 800a484:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a486:	f7fe fbeb 	bl	8008c60 <__retarget_lock_release_recursive>
 800a48a:	89ab      	ldrh	r3, [r5, #12]
 800a48c:	065b      	lsls	r3, r3, #25
 800a48e:	f53f af1f 	bmi.w	800a2d0 <_vfiprintf_r+0x44>
 800a492:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a494:	e71e      	b.n	800a2d4 <_vfiprintf_r+0x48>
 800a496:	ab03      	add	r3, sp, #12
 800a498:	9300      	str	r3, [sp, #0]
 800a49a:	462a      	mov	r2, r5
 800a49c:	4630      	mov	r0, r6
 800a49e:	4b06      	ldr	r3, [pc, #24]	@ (800a4b8 <_vfiprintf_r+0x22c>)
 800a4a0:	a904      	add	r1, sp, #16
 800a4a2:	f7fd ffdf 	bl	8008464 <_printf_i>
 800a4a6:	e7e4      	b.n	800a472 <_vfiprintf_r+0x1e6>
 800a4a8:	0800abe8 	.word	0x0800abe8
 800a4ac:	0800abee 	.word	0x0800abee
 800a4b0:	0800abf2 	.word	0x0800abf2
 800a4b4:	08007f29 	.word	0x08007f29
 800a4b8:	0800a267 	.word	0x0800a267

0800a4bc <__sflush_r>:
 800a4bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4c2:	0716      	lsls	r6, r2, #28
 800a4c4:	4605      	mov	r5, r0
 800a4c6:	460c      	mov	r4, r1
 800a4c8:	d454      	bmi.n	800a574 <__sflush_r+0xb8>
 800a4ca:	684b      	ldr	r3, [r1, #4]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	dc02      	bgt.n	800a4d6 <__sflush_r+0x1a>
 800a4d0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	dd48      	ble.n	800a568 <__sflush_r+0xac>
 800a4d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4d8:	2e00      	cmp	r6, #0
 800a4da:	d045      	beq.n	800a568 <__sflush_r+0xac>
 800a4dc:	2300      	movs	r3, #0
 800a4de:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a4e2:	682f      	ldr	r7, [r5, #0]
 800a4e4:	6a21      	ldr	r1, [r4, #32]
 800a4e6:	602b      	str	r3, [r5, #0]
 800a4e8:	d030      	beq.n	800a54c <__sflush_r+0x90>
 800a4ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a4ec:	89a3      	ldrh	r3, [r4, #12]
 800a4ee:	0759      	lsls	r1, r3, #29
 800a4f0:	d505      	bpl.n	800a4fe <__sflush_r+0x42>
 800a4f2:	6863      	ldr	r3, [r4, #4]
 800a4f4:	1ad2      	subs	r2, r2, r3
 800a4f6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4f8:	b10b      	cbz	r3, 800a4fe <__sflush_r+0x42>
 800a4fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4fc:	1ad2      	subs	r2, r2, r3
 800a4fe:	2300      	movs	r3, #0
 800a500:	4628      	mov	r0, r5
 800a502:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a504:	6a21      	ldr	r1, [r4, #32]
 800a506:	47b0      	blx	r6
 800a508:	1c43      	adds	r3, r0, #1
 800a50a:	89a3      	ldrh	r3, [r4, #12]
 800a50c:	d106      	bne.n	800a51c <__sflush_r+0x60>
 800a50e:	6829      	ldr	r1, [r5, #0]
 800a510:	291d      	cmp	r1, #29
 800a512:	d82b      	bhi.n	800a56c <__sflush_r+0xb0>
 800a514:	4a28      	ldr	r2, [pc, #160]	@ (800a5b8 <__sflush_r+0xfc>)
 800a516:	410a      	asrs	r2, r1
 800a518:	07d6      	lsls	r6, r2, #31
 800a51a:	d427      	bmi.n	800a56c <__sflush_r+0xb0>
 800a51c:	2200      	movs	r2, #0
 800a51e:	6062      	str	r2, [r4, #4]
 800a520:	6922      	ldr	r2, [r4, #16]
 800a522:	04d9      	lsls	r1, r3, #19
 800a524:	6022      	str	r2, [r4, #0]
 800a526:	d504      	bpl.n	800a532 <__sflush_r+0x76>
 800a528:	1c42      	adds	r2, r0, #1
 800a52a:	d101      	bne.n	800a530 <__sflush_r+0x74>
 800a52c:	682b      	ldr	r3, [r5, #0]
 800a52e:	b903      	cbnz	r3, 800a532 <__sflush_r+0x76>
 800a530:	6560      	str	r0, [r4, #84]	@ 0x54
 800a532:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a534:	602f      	str	r7, [r5, #0]
 800a536:	b1b9      	cbz	r1, 800a568 <__sflush_r+0xac>
 800a538:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a53c:	4299      	cmp	r1, r3
 800a53e:	d002      	beq.n	800a546 <__sflush_r+0x8a>
 800a540:	4628      	mov	r0, r5
 800a542:	f7ff f9fd 	bl	8009940 <_free_r>
 800a546:	2300      	movs	r3, #0
 800a548:	6363      	str	r3, [r4, #52]	@ 0x34
 800a54a:	e00d      	b.n	800a568 <__sflush_r+0xac>
 800a54c:	2301      	movs	r3, #1
 800a54e:	4628      	mov	r0, r5
 800a550:	47b0      	blx	r6
 800a552:	4602      	mov	r2, r0
 800a554:	1c50      	adds	r0, r2, #1
 800a556:	d1c9      	bne.n	800a4ec <__sflush_r+0x30>
 800a558:	682b      	ldr	r3, [r5, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d0c6      	beq.n	800a4ec <__sflush_r+0x30>
 800a55e:	2b1d      	cmp	r3, #29
 800a560:	d001      	beq.n	800a566 <__sflush_r+0xaa>
 800a562:	2b16      	cmp	r3, #22
 800a564:	d11d      	bne.n	800a5a2 <__sflush_r+0xe6>
 800a566:	602f      	str	r7, [r5, #0]
 800a568:	2000      	movs	r0, #0
 800a56a:	e021      	b.n	800a5b0 <__sflush_r+0xf4>
 800a56c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a570:	b21b      	sxth	r3, r3
 800a572:	e01a      	b.n	800a5aa <__sflush_r+0xee>
 800a574:	690f      	ldr	r7, [r1, #16]
 800a576:	2f00      	cmp	r7, #0
 800a578:	d0f6      	beq.n	800a568 <__sflush_r+0xac>
 800a57a:	0793      	lsls	r3, r2, #30
 800a57c:	bf18      	it	ne
 800a57e:	2300      	movne	r3, #0
 800a580:	680e      	ldr	r6, [r1, #0]
 800a582:	bf08      	it	eq
 800a584:	694b      	ldreq	r3, [r1, #20]
 800a586:	1bf6      	subs	r6, r6, r7
 800a588:	600f      	str	r7, [r1, #0]
 800a58a:	608b      	str	r3, [r1, #8]
 800a58c:	2e00      	cmp	r6, #0
 800a58e:	ddeb      	ble.n	800a568 <__sflush_r+0xac>
 800a590:	4633      	mov	r3, r6
 800a592:	463a      	mov	r2, r7
 800a594:	4628      	mov	r0, r5
 800a596:	6a21      	ldr	r1, [r4, #32]
 800a598:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a59c:	47e0      	blx	ip
 800a59e:	2800      	cmp	r0, #0
 800a5a0:	dc07      	bgt.n	800a5b2 <__sflush_r+0xf6>
 800a5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5aa:	f04f 30ff 	mov.w	r0, #4294967295
 800a5ae:	81a3      	strh	r3, [r4, #12]
 800a5b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5b2:	4407      	add	r7, r0
 800a5b4:	1a36      	subs	r6, r6, r0
 800a5b6:	e7e9      	b.n	800a58c <__sflush_r+0xd0>
 800a5b8:	dfbffffe 	.word	0xdfbffffe

0800a5bc <_fflush_r>:
 800a5bc:	b538      	push	{r3, r4, r5, lr}
 800a5be:	690b      	ldr	r3, [r1, #16]
 800a5c0:	4605      	mov	r5, r0
 800a5c2:	460c      	mov	r4, r1
 800a5c4:	b913      	cbnz	r3, 800a5cc <_fflush_r+0x10>
 800a5c6:	2500      	movs	r5, #0
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	b118      	cbz	r0, 800a5d6 <_fflush_r+0x1a>
 800a5ce:	6a03      	ldr	r3, [r0, #32]
 800a5d0:	b90b      	cbnz	r3, 800a5d6 <_fflush_r+0x1a>
 800a5d2:	f7fe f8f3 	bl	80087bc <__sinit>
 800a5d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d0f3      	beq.n	800a5c6 <_fflush_r+0xa>
 800a5de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a5e0:	07d0      	lsls	r0, r2, #31
 800a5e2:	d404      	bmi.n	800a5ee <_fflush_r+0x32>
 800a5e4:	0599      	lsls	r1, r3, #22
 800a5e6:	d402      	bmi.n	800a5ee <_fflush_r+0x32>
 800a5e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5ea:	f7fe fb38 	bl	8008c5e <__retarget_lock_acquire_recursive>
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	4621      	mov	r1, r4
 800a5f2:	f7ff ff63 	bl	800a4bc <__sflush_r>
 800a5f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5f8:	4605      	mov	r5, r0
 800a5fa:	07da      	lsls	r2, r3, #31
 800a5fc:	d4e4      	bmi.n	800a5c8 <_fflush_r+0xc>
 800a5fe:	89a3      	ldrh	r3, [r4, #12]
 800a600:	059b      	lsls	r3, r3, #22
 800a602:	d4e1      	bmi.n	800a5c8 <_fflush_r+0xc>
 800a604:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a606:	f7fe fb2b 	bl	8008c60 <__retarget_lock_release_recursive>
 800a60a:	e7dd      	b.n	800a5c8 <_fflush_r+0xc>

0800a60c <__swhatbuf_r>:
 800a60c:	b570      	push	{r4, r5, r6, lr}
 800a60e:	460c      	mov	r4, r1
 800a610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a614:	4615      	mov	r5, r2
 800a616:	2900      	cmp	r1, #0
 800a618:	461e      	mov	r6, r3
 800a61a:	b096      	sub	sp, #88	@ 0x58
 800a61c:	da0c      	bge.n	800a638 <__swhatbuf_r+0x2c>
 800a61e:	89a3      	ldrh	r3, [r4, #12]
 800a620:	2100      	movs	r1, #0
 800a622:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a626:	bf14      	ite	ne
 800a628:	2340      	movne	r3, #64	@ 0x40
 800a62a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a62e:	2000      	movs	r0, #0
 800a630:	6031      	str	r1, [r6, #0]
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	b016      	add	sp, #88	@ 0x58
 800a636:	bd70      	pop	{r4, r5, r6, pc}
 800a638:	466a      	mov	r2, sp
 800a63a:	f000 f849 	bl	800a6d0 <_fstat_r>
 800a63e:	2800      	cmp	r0, #0
 800a640:	dbed      	blt.n	800a61e <__swhatbuf_r+0x12>
 800a642:	9901      	ldr	r1, [sp, #4]
 800a644:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a648:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a64c:	4259      	negs	r1, r3
 800a64e:	4159      	adcs	r1, r3
 800a650:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a654:	e7eb      	b.n	800a62e <__swhatbuf_r+0x22>

0800a656 <__smakebuf_r>:
 800a656:	898b      	ldrh	r3, [r1, #12]
 800a658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a65a:	079d      	lsls	r5, r3, #30
 800a65c:	4606      	mov	r6, r0
 800a65e:	460c      	mov	r4, r1
 800a660:	d507      	bpl.n	800a672 <__smakebuf_r+0x1c>
 800a662:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a666:	6023      	str	r3, [r4, #0]
 800a668:	6123      	str	r3, [r4, #16]
 800a66a:	2301      	movs	r3, #1
 800a66c:	6163      	str	r3, [r4, #20]
 800a66e:	b003      	add	sp, #12
 800a670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a672:	466a      	mov	r2, sp
 800a674:	ab01      	add	r3, sp, #4
 800a676:	f7ff ffc9 	bl	800a60c <__swhatbuf_r>
 800a67a:	9f00      	ldr	r7, [sp, #0]
 800a67c:	4605      	mov	r5, r0
 800a67e:	4639      	mov	r1, r7
 800a680:	4630      	mov	r0, r6
 800a682:	f7ff f9cf 	bl	8009a24 <_malloc_r>
 800a686:	b948      	cbnz	r0, 800a69c <__smakebuf_r+0x46>
 800a688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a68c:	059a      	lsls	r2, r3, #22
 800a68e:	d4ee      	bmi.n	800a66e <__smakebuf_r+0x18>
 800a690:	f023 0303 	bic.w	r3, r3, #3
 800a694:	f043 0302 	orr.w	r3, r3, #2
 800a698:	81a3      	strh	r3, [r4, #12]
 800a69a:	e7e2      	b.n	800a662 <__smakebuf_r+0xc>
 800a69c:	89a3      	ldrh	r3, [r4, #12]
 800a69e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a6a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6a6:	81a3      	strh	r3, [r4, #12]
 800a6a8:	9b01      	ldr	r3, [sp, #4]
 800a6aa:	6020      	str	r0, [r4, #0]
 800a6ac:	b15b      	cbz	r3, 800a6c6 <__smakebuf_r+0x70>
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6b4:	f000 f81e 	bl	800a6f4 <_isatty_r>
 800a6b8:	b128      	cbz	r0, 800a6c6 <__smakebuf_r+0x70>
 800a6ba:	89a3      	ldrh	r3, [r4, #12]
 800a6bc:	f023 0303 	bic.w	r3, r3, #3
 800a6c0:	f043 0301 	orr.w	r3, r3, #1
 800a6c4:	81a3      	strh	r3, [r4, #12]
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	431d      	orrs	r5, r3
 800a6ca:	81a5      	strh	r5, [r4, #12]
 800a6cc:	e7cf      	b.n	800a66e <__smakebuf_r+0x18>
	...

0800a6d0 <_fstat_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	4d06      	ldr	r5, [pc, #24]	@ (800a6f0 <_fstat_r+0x20>)
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	4608      	mov	r0, r1
 800a6da:	4611      	mov	r1, r2
 800a6dc:	602b      	str	r3, [r5, #0]
 800a6de:	f7f7 fe33 	bl	8002348 <_fstat>
 800a6e2:	1c43      	adds	r3, r0, #1
 800a6e4:	d102      	bne.n	800a6ec <_fstat_r+0x1c>
 800a6e6:	682b      	ldr	r3, [r5, #0]
 800a6e8:	b103      	cbz	r3, 800a6ec <_fstat_r+0x1c>
 800a6ea:	6023      	str	r3, [r4, #0]
 800a6ec:	bd38      	pop	{r3, r4, r5, pc}
 800a6ee:	bf00      	nop
 800a6f0:	20001e44 	.word	0x20001e44

0800a6f4 <_isatty_r>:
 800a6f4:	b538      	push	{r3, r4, r5, lr}
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	4d05      	ldr	r5, [pc, #20]	@ (800a710 <_isatty_r+0x1c>)
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	4608      	mov	r0, r1
 800a6fe:	602b      	str	r3, [r5, #0]
 800a700:	f7f7 fe31 	bl	8002366 <_isatty>
 800a704:	1c43      	adds	r3, r0, #1
 800a706:	d102      	bne.n	800a70e <_isatty_r+0x1a>
 800a708:	682b      	ldr	r3, [r5, #0]
 800a70a:	b103      	cbz	r3, 800a70e <_isatty_r+0x1a>
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	bd38      	pop	{r3, r4, r5, pc}
 800a710:	20001e44 	.word	0x20001e44

0800a714 <_sbrk_r>:
 800a714:	b538      	push	{r3, r4, r5, lr}
 800a716:	2300      	movs	r3, #0
 800a718:	4d05      	ldr	r5, [pc, #20]	@ (800a730 <_sbrk_r+0x1c>)
 800a71a:	4604      	mov	r4, r0
 800a71c:	4608      	mov	r0, r1
 800a71e:	602b      	str	r3, [r5, #0]
 800a720:	f7f7 fe38 	bl	8002394 <_sbrk>
 800a724:	1c43      	adds	r3, r0, #1
 800a726:	d102      	bne.n	800a72e <_sbrk_r+0x1a>
 800a728:	682b      	ldr	r3, [r5, #0]
 800a72a:	b103      	cbz	r3, 800a72e <_sbrk_r+0x1a>
 800a72c:	6023      	str	r3, [r4, #0]
 800a72e:	bd38      	pop	{r3, r4, r5, pc}
 800a730:	20001e44 	.word	0x20001e44

0800a734 <__assert_func>:
 800a734:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a736:	4614      	mov	r4, r2
 800a738:	461a      	mov	r2, r3
 800a73a:	4b09      	ldr	r3, [pc, #36]	@ (800a760 <__assert_func+0x2c>)
 800a73c:	4605      	mov	r5, r0
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	68d8      	ldr	r0, [r3, #12]
 800a742:	b954      	cbnz	r4, 800a75a <__assert_func+0x26>
 800a744:	4b07      	ldr	r3, [pc, #28]	@ (800a764 <__assert_func+0x30>)
 800a746:	461c      	mov	r4, r3
 800a748:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a74c:	9100      	str	r1, [sp, #0]
 800a74e:	462b      	mov	r3, r5
 800a750:	4905      	ldr	r1, [pc, #20]	@ (800a768 <__assert_func+0x34>)
 800a752:	f000 f841 	bl	800a7d8 <fiprintf>
 800a756:	f000 f851 	bl	800a7fc <abort>
 800a75a:	4b04      	ldr	r3, [pc, #16]	@ (800a76c <__assert_func+0x38>)
 800a75c:	e7f4      	b.n	800a748 <__assert_func+0x14>
 800a75e:	bf00      	nop
 800a760:	2000001c 	.word	0x2000001c
 800a764:	0800ac3e 	.word	0x0800ac3e
 800a768:	0800ac10 	.word	0x0800ac10
 800a76c:	0800ac03 	.word	0x0800ac03

0800a770 <_calloc_r>:
 800a770:	b570      	push	{r4, r5, r6, lr}
 800a772:	fba1 5402 	umull	r5, r4, r1, r2
 800a776:	b93c      	cbnz	r4, 800a788 <_calloc_r+0x18>
 800a778:	4629      	mov	r1, r5
 800a77a:	f7ff f953 	bl	8009a24 <_malloc_r>
 800a77e:	4606      	mov	r6, r0
 800a780:	b928      	cbnz	r0, 800a78e <_calloc_r+0x1e>
 800a782:	2600      	movs	r6, #0
 800a784:	4630      	mov	r0, r6
 800a786:	bd70      	pop	{r4, r5, r6, pc}
 800a788:	220c      	movs	r2, #12
 800a78a:	6002      	str	r2, [r0, #0]
 800a78c:	e7f9      	b.n	800a782 <_calloc_r+0x12>
 800a78e:	462a      	mov	r2, r5
 800a790:	4621      	mov	r1, r4
 800a792:	f7fe f991 	bl	8008ab8 <memset>
 800a796:	e7f5      	b.n	800a784 <_calloc_r+0x14>

0800a798 <__ascii_mbtowc>:
 800a798:	b082      	sub	sp, #8
 800a79a:	b901      	cbnz	r1, 800a79e <__ascii_mbtowc+0x6>
 800a79c:	a901      	add	r1, sp, #4
 800a79e:	b142      	cbz	r2, 800a7b2 <__ascii_mbtowc+0x1a>
 800a7a0:	b14b      	cbz	r3, 800a7b6 <__ascii_mbtowc+0x1e>
 800a7a2:	7813      	ldrb	r3, [r2, #0]
 800a7a4:	600b      	str	r3, [r1, #0]
 800a7a6:	7812      	ldrb	r2, [r2, #0]
 800a7a8:	1e10      	subs	r0, r2, #0
 800a7aa:	bf18      	it	ne
 800a7ac:	2001      	movne	r0, #1
 800a7ae:	b002      	add	sp, #8
 800a7b0:	4770      	bx	lr
 800a7b2:	4610      	mov	r0, r2
 800a7b4:	e7fb      	b.n	800a7ae <__ascii_mbtowc+0x16>
 800a7b6:	f06f 0001 	mvn.w	r0, #1
 800a7ba:	e7f8      	b.n	800a7ae <__ascii_mbtowc+0x16>

0800a7bc <__ascii_wctomb>:
 800a7bc:	4603      	mov	r3, r0
 800a7be:	4608      	mov	r0, r1
 800a7c0:	b141      	cbz	r1, 800a7d4 <__ascii_wctomb+0x18>
 800a7c2:	2aff      	cmp	r2, #255	@ 0xff
 800a7c4:	d904      	bls.n	800a7d0 <__ascii_wctomb+0x14>
 800a7c6:	228a      	movs	r2, #138	@ 0x8a
 800a7c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7cc:	601a      	str	r2, [r3, #0]
 800a7ce:	4770      	bx	lr
 800a7d0:	2001      	movs	r0, #1
 800a7d2:	700a      	strb	r2, [r1, #0]
 800a7d4:	4770      	bx	lr
	...

0800a7d8 <fiprintf>:
 800a7d8:	b40e      	push	{r1, r2, r3}
 800a7da:	b503      	push	{r0, r1, lr}
 800a7dc:	4601      	mov	r1, r0
 800a7de:	ab03      	add	r3, sp, #12
 800a7e0:	4805      	ldr	r0, [pc, #20]	@ (800a7f8 <fiprintf+0x20>)
 800a7e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7e6:	6800      	ldr	r0, [r0, #0]
 800a7e8:	9301      	str	r3, [sp, #4]
 800a7ea:	f7ff fd4f 	bl	800a28c <_vfiprintf_r>
 800a7ee:	b002      	add	sp, #8
 800a7f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7f4:	b003      	add	sp, #12
 800a7f6:	4770      	bx	lr
 800a7f8:	2000001c 	.word	0x2000001c

0800a7fc <abort>:
 800a7fc:	2006      	movs	r0, #6
 800a7fe:	b508      	push	{r3, lr}
 800a800:	f000 f82c 	bl	800a85c <raise>
 800a804:	2001      	movs	r0, #1
 800a806:	f7f7 fd50 	bl	80022aa <_exit>

0800a80a <_raise_r>:
 800a80a:	291f      	cmp	r1, #31
 800a80c:	b538      	push	{r3, r4, r5, lr}
 800a80e:	4605      	mov	r5, r0
 800a810:	460c      	mov	r4, r1
 800a812:	d904      	bls.n	800a81e <_raise_r+0x14>
 800a814:	2316      	movs	r3, #22
 800a816:	6003      	str	r3, [r0, #0]
 800a818:	f04f 30ff 	mov.w	r0, #4294967295
 800a81c:	bd38      	pop	{r3, r4, r5, pc}
 800a81e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a820:	b112      	cbz	r2, 800a828 <_raise_r+0x1e>
 800a822:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a826:	b94b      	cbnz	r3, 800a83c <_raise_r+0x32>
 800a828:	4628      	mov	r0, r5
 800a82a:	f000 f831 	bl	800a890 <_getpid_r>
 800a82e:	4622      	mov	r2, r4
 800a830:	4601      	mov	r1, r0
 800a832:	4628      	mov	r0, r5
 800a834:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a838:	f000 b818 	b.w	800a86c <_kill_r>
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d00a      	beq.n	800a856 <_raise_r+0x4c>
 800a840:	1c59      	adds	r1, r3, #1
 800a842:	d103      	bne.n	800a84c <_raise_r+0x42>
 800a844:	2316      	movs	r3, #22
 800a846:	6003      	str	r3, [r0, #0]
 800a848:	2001      	movs	r0, #1
 800a84a:	e7e7      	b.n	800a81c <_raise_r+0x12>
 800a84c:	2100      	movs	r1, #0
 800a84e:	4620      	mov	r0, r4
 800a850:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a854:	4798      	blx	r3
 800a856:	2000      	movs	r0, #0
 800a858:	e7e0      	b.n	800a81c <_raise_r+0x12>
	...

0800a85c <raise>:
 800a85c:	4b02      	ldr	r3, [pc, #8]	@ (800a868 <raise+0xc>)
 800a85e:	4601      	mov	r1, r0
 800a860:	6818      	ldr	r0, [r3, #0]
 800a862:	f7ff bfd2 	b.w	800a80a <_raise_r>
 800a866:	bf00      	nop
 800a868:	2000001c 	.word	0x2000001c

0800a86c <_kill_r>:
 800a86c:	b538      	push	{r3, r4, r5, lr}
 800a86e:	2300      	movs	r3, #0
 800a870:	4d06      	ldr	r5, [pc, #24]	@ (800a88c <_kill_r+0x20>)
 800a872:	4604      	mov	r4, r0
 800a874:	4608      	mov	r0, r1
 800a876:	4611      	mov	r1, r2
 800a878:	602b      	str	r3, [r5, #0]
 800a87a:	f7f7 fd06 	bl	800228a <_kill>
 800a87e:	1c43      	adds	r3, r0, #1
 800a880:	d102      	bne.n	800a888 <_kill_r+0x1c>
 800a882:	682b      	ldr	r3, [r5, #0]
 800a884:	b103      	cbz	r3, 800a888 <_kill_r+0x1c>
 800a886:	6023      	str	r3, [r4, #0]
 800a888:	bd38      	pop	{r3, r4, r5, pc}
 800a88a:	bf00      	nop
 800a88c:	20001e44 	.word	0x20001e44

0800a890 <_getpid_r>:
 800a890:	f7f7 bcf4 	b.w	800227c <_getpid>

0800a894 <_init>:
 800a894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a896:	bf00      	nop
 800a898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a89a:	bc08      	pop	{r3}
 800a89c:	469e      	mov	lr, r3
 800a89e:	4770      	bx	lr

0800a8a0 <_fini>:
 800a8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8a2:	bf00      	nop
 800a8a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8a6:	bc08      	pop	{r3}
 800a8a8:	469e      	mov	lr, r3
 800a8aa:	4770      	bx	lr
