
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v
# synth_design -part xc7z020clg484-3 -top mode1_max_tree -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mode1_max_tree -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 290516 
WARNING: [Synth 8-1935] empty port in module declaration [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:65]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.035 ; gain = 35.395 ; free physical = 247873 ; free virtual = 316105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mode1_max_tree' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:50]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:242]
INFO: [Synth 8-6157] synthesizing module 'fNToRecFN' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:428]
	Parameter expWidth bound to: 5 - type: integer 
	Parameter sigWidth bound to: 11 - type: integer 
	Parameter normDistWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'countLeadingZerosfp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:464]
	Parameter inWidth bound to: 10 - type: integer 
	Parameter countWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reverseFp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:522]
INFO: [Synth 8-6155] done synthesizing module 'reverseFp16' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:522]
INFO: [Synth 8-6155] done synthesizing module 'countLeadingZerosfp16' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:464]
INFO: [Synth 8-6155] done synthesizing module 'fNToRecFN' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:428]
INFO: [Synth 8-6157] synthesizing module 'compareRecFN_Fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:304]
INFO: [Synth 8-6157] synthesizing module 'recFNToRawFN' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:393]
	Parameter expWidth bound to: 5 - type: integer 
	Parameter sigWidth bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'recFNToRawFN' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:393]
INFO: [Synth 8-6157] synthesizing module 'isSigNaNRecFN' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:380]
	Parameter expWidth bound to: 5 - type: integer 
	Parameter sigWidth bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'isSigNaNRecFN' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:380]
INFO: [Synth 8-6155] done synthesizing module 'compareRecFN_Fp16' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:304]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:242]
WARNING: [Synth 8-308] ignoring empty port [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mode1_max_tree' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v:50]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[16]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[12]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[11]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[10]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[8]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[7]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[6]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[5]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[4]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[3]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[2]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[1]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1541.176 ; gain = 65.535 ; free physical = 247935 ; free virtual = 316171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1541.176 ; gain = 65.535 ; free physical = 247862 ; free virtual = 316099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.176 ; gain = 73.535 ; free physical = 247859 ; free virtual = 316095
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.172 ; gain = 81.531 ; free physical = 247765 ; free virtual = 316002
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 16    
+---XORs : 
	   2 Input      6 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mode1_max_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module countLeadingZerosfp16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246731 ; free virtual = 314983
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246723 ; free virtual = 314976
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246653 ; free virtual = 314906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246402 ; free virtual = 314655
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246401 ; free virtual = 314653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246398 ; free virtual = 314650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246397 ; free virtual = 314649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246394 ; free virtual = 314646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246393 ; free virtual = 314645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT2   |    74|
|3     |LUT3   |    49|
|4     |LUT4   |   207|
|5     |LUT5   |   237|
|6     |LUT6   |   597|
|7     |FDRE   |   128|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------------+------+
|      |Instance      |Module               |Cells |
+------+--------------+---------------------+------+
|1     |top           |                     |  1316|
|2     |  cmp0_stage0 |comparator           |    93|
|3     |    compare   |compareRecFN_Fp16_13 |    93|
|4     |  cmp0_stage1 |comparator_0         |   110|
|5     |    compare   |compareRecFN_Fp16_12 |   110|
|6     |  cmp0_stage2 |comparator_1         |   110|
|7     |    compare   |compareRecFN_Fp16_11 |   110|
|8     |  cmp0_stage3 |comparator_2         |   110|
|9     |    compare   |compareRecFN_Fp16_10 |   110|
|10    |  cmp1_stage2 |comparator_3         |   110|
|11    |    compare   |compareRecFN_Fp16_9  |   110|
|12    |  cmp1_stage3 |comparator_4         |   110|
|13    |    compare   |compareRecFN_Fp16_8  |   110|
|14    |  cmp2_stage3 |comparator_5         |   110|
|15    |    compare   |compareRecFN_Fp16_7  |   110|
|16    |  cmp3_stage3 |comparator_6         |   110|
|17    |    compare   |compareRecFN_Fp16    |   110|
+------+--------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246392 ; free virtual = 314645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246393 ; free virtual = 314645
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1764.336 ; gain = 288.695 ; free physical = 246395 ; free virtual = 314647
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.492 ; gain = 0.000 ; free physical = 246122 ; free virtual = 314375
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1850.492 ; gain = 374.949 ; free physical = 246169 ; free virtual = 314422
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2414.148 ; gain = 563.656 ; free physical = 245418 ; free virtual = 313671
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.148 ; gain = 0.000 ; free physical = 245418 ; free virtual = 313671
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.156 ; gain = 0.000 ; free physical = 245414 ; free virtual = 313668
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2548.438 ; gain = 0.004 ; free physical = 245411 ; free virtual = 313663

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13ae6037b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245409 ; free virtual = 313662

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13ae6037b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313610
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13ae6037b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245336 ; free virtual = 313589
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e96288a9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245347 ; free virtual = 313600
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e96288a9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245349 ; free virtual = 313601
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 5671bb08

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245349 ; free virtual = 313602
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5671bb08

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245358 ; free virtual = 313610
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245353 ; free virtual = 313605
Ending Logic Optimization Task | Checksum: 5671bb08

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313609

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 5671bb08

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245343 ; free virtual = 313595

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 5671bb08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245343 ; free virtual = 313595

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313595
Ending Netlist Obfuscation Task | Checksum: 5671bb08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.438 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313594
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2548.438 ; gain = 0.004 ; free physical = 245344 ; free virtual = 313597
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 5671bb08
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module mode1_max_tree ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.434 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313543
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2580.434 ; gain = 0.000 ; free physical = 245292 ; free virtual = 313545
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.769 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2580.434 ; gain = 0.000 ; free physical = 245285 ; free virtual = 313538
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2779.613 ; gain = 199.180 ; free physical = 245298 ; free virtual = 313551
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2779.613 ; gain = 199.180 ; free physical = 245297 ; free virtual = 313550

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245320 ; free virtual = 313572


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design mode1_max_tree ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 128
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 5671bb08

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245320 ; free virtual = 313572
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 5671bb08
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2779.613 ; gain = 231.176 ; free physical = 245331 ; free virtual = 313584
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28442960 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5671bb08

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245357 ; free virtual = 313609
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 5671bb08

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245350 ; free virtual = 313602
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 5671bb08

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245343 ; free virtual = 313596
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 5671bb08

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245343 ; free virtual = 313596
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 5671bb08

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245351 ; free virtual = 313603

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245349 ; free virtual = 313601
Ending Netlist Obfuscation Task | Checksum: 5671bb08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245343 ; free virtual = 313596
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313506
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18b18111

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245253 ; free virtual = 313506
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245252 ; free virtual = 313505

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 98dff4c8

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245250 ; free virtual = 313503

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a2160a20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245232 ; free virtual = 313484

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a2160a20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245232 ; free virtual = 313484
Phase 1 Placer Initialization | Checksum: a2160a20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245232 ; free virtual = 313484

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16da454e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245236 ; free virtual = 313489

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245111 ; free virtual = 313364

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: df891c21

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245111 ; free virtual = 313364
Phase 2 Global Placement | Checksum: 164087cd8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245116 ; free virtual = 313369

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 164087cd8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245110 ; free virtual = 313362

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a22d784b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245114 ; free virtual = 313367

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1975e732a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245108 ; free virtual = 313361

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12fa922ff

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245108 ; free virtual = 313361

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d1ba65e2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245104 ; free virtual = 313357

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 176faebf6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245104 ; free virtual = 313356

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10f485c0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245104 ; free virtual = 313357
Phase 3 Detail Placement | Checksum: 10f485c0b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245112 ; free virtual = 313365

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6f637973

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 6f637973

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245105 ; free virtual = 313358
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.040. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c4ddf39f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245113 ; free virtual = 313366
Phase 4.1 Post Commit Optimization | Checksum: c4ddf39f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245114 ; free virtual = 313366

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c4ddf39f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245116 ; free virtual = 313368

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c4ddf39f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245119 ; free virtual = 313372

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245116 ; free virtual = 313368
Phase 4.4 Final Placement Cleanup | Checksum: 90008e80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245116 ; free virtual = 313368
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 90008e80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245119 ; free virtual = 313371
Ending Placer Task | Checksum: 2dec7dfe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245130 ; free virtual = 313383
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245130 ; free virtual = 313383
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245090 ; free virtual = 313343
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245088 ; free virtual = 313341
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245080 ; free virtual = 313335
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 18d4c7db ConstDB: 0 ShapeSum: 1517b623 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "inp4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp7[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp7[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp6[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp6[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "mode1_stage3_run" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mode1_stage3_run". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 101605838

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 244628 ; free virtual = 312881
Post Restoration Checksum: NetGraph: 1a6b2f83 NumContArr: e6f528b5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 101605838

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 244622 ; free virtual = 312875

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 101605838

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312848

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 101605838

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312848
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ad76ae80

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 244658 ; free virtual = 312910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.246  | TNS=0.000  | WHS=0.125  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b9835515

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 244713 ; free virtual = 312965

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 120b3eff0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245754 ; free virtual = 314005

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.924  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19b81691c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245713 ; free virtual = 313965
Phase 4 Rip-up And Reroute | Checksum: 19b81691c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245712 ; free virtual = 313964

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19b81691c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245708 ; free virtual = 313960

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19b81691c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245707 ; free virtual = 313959
Phase 5 Delay and Skew Optimization | Checksum: 19b81691c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245707 ; free virtual = 313958

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ae0b196

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313955
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.924  | TNS=0.000  | WHS=0.213  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ae0b196

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245703 ; free virtual = 313954
Phase 6 Post Hold Fix | Checksum: 15ae0b196

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245702 ; free virtual = 313954

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.119188 %
  Global Horizontal Routing Utilization  = 0.164469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b8c90c43

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245738 ; free virtual = 313990

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b8c90c43

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245736 ; free virtual = 313987

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14e6c6f28

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245726 ; free virtual = 313977

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.924  | TNS=0.000  | WHS=0.213  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14e6c6f28

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245725 ; free virtual = 313976
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245758 ; free virtual = 314009

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245757 ; free virtual = 314008
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245756 ; free virtual = 314007
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245759 ; free virtual = 314013
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2779.613 ; gain = 0.000 ; free physical = 245757 ; free virtual = 314011
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2886.746 ; gain = 0.000 ; free physical = 246035 ; free virtual = 314302
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 16:47:49 2022...
