// Seed: 3559419875
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4 = id_1;
  module_2();
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri1 id_2
    , id_5,
    output wire id_3
);
  id_6(
      .id_0(id_5), .id_1(), .id_2(1), .id_3(1)
  ); module_0(
      id_5, id_5, id_5
  );
endmodule
module module_2;
endmodule
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wire id_8,
    output supply0 id_9,
    input tri0 id_10,
    output tri id_11,
    output tri1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input wire id_15,
    input uwire id_16
    , id_25,
    output wor module_3,
    output supply1 id_18,
    input wire id_19,
    output wand id_20,
    input tri id_21,
    input wire id_22,
    input wor id_23
    , id_26
);
endmodule
module module_4 (
    input tri id_0,
    input wire id_1,
    output uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    input supply0 id_9
    , id_16,
    input logic id_10,
    input tri id_11,
    input wire id_12,
    input wand id_13,
    input supply0 id_14
);
  generate
    assign id_5 = id_7 ? 1 : id_12;
    initial begin
      id_16 <= id_10;
    end
  endgenerate
  module_3(
      id_6,
      id_9,
      id_2,
      id_1,
      id_5,
      id_1,
      id_11,
      id_4,
      id_14,
      id_3,
      id_12,
      id_3,
      id_2,
      id_11,
      id_1,
      id_11,
      id_0,
      id_3,
      id_2,
      id_7,
      id_3,
      id_13,
      id_8,
      id_7
  );
endmodule
