
MCU_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009744  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b0  08009858  08009858  00019858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e08  08009e08  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08009e08  08009e08  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009e08  08009e08  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e08  08009e08  00019e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e0c  08009e0c  00019e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  08009e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021e8  200001fc  0800a00c  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200023e4  0800a00c  000223e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bb58  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d11  00000000  00000000  0002bdc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b28  00000000  00000000  0002dad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008b7  00000000  00000000  0002e600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017fd5  00000000  00000000  0002eeb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d785  00000000  00000000  00046e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086eda  00000000  00000000  00054611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004264  00000000  00000000  000db4ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000df750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800983c 	.word	0x0800983c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	0800983c 	.word	0x0800983c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2lz>:
 8000adc:	b538      	push	{r3, r4, r5, lr}
 8000ade:	4605      	mov	r5, r0
 8000ae0:	460c      	mov	r4, r1
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	4628      	mov	r0, r5
 8000ae8:	4621      	mov	r1, r4
 8000aea:	f7ff ff71 	bl	80009d0 <__aeabi_dcmplt>
 8000aee:	b928      	cbnz	r0, 8000afc <__aeabi_d2lz+0x20>
 8000af0:	4628      	mov	r0, r5
 8000af2:	4621      	mov	r1, r4
 8000af4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000af8:	f000 b80a 	b.w	8000b10 <__aeabi_d2ulz>
 8000afc:	4628      	mov	r0, r5
 8000afe:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b02:	f000 f805 	bl	8000b10 <__aeabi_d2ulz>
 8000b06:	4240      	negs	r0, r0
 8000b08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0c:	bd38      	pop	{r3, r4, r5, pc}
 8000b0e:	bf00      	nop

08000b10 <__aeabi_d2ulz>:
 8000b10:	b5d0      	push	{r4, r6, r7, lr}
 8000b12:	2200      	movs	r2, #0
 8000b14:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <__aeabi_d2ulz+0x34>)
 8000b16:	4606      	mov	r6, r0
 8000b18:	460f      	mov	r7, r1
 8000b1a:	f7ff fce7 	bl	80004ec <__aeabi_dmul>
 8000b1e:	f7ff ffbd 	bl	8000a9c <__aeabi_d2uiz>
 8000b22:	4604      	mov	r4, r0
 8000b24:	f7ff fc68 	bl	80003f8 <__aeabi_ui2d>
 8000b28:	2200      	movs	r2, #0
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <__aeabi_d2ulz+0x38>)
 8000b2c:	f7ff fcde 	bl	80004ec <__aeabi_dmul>
 8000b30:	4602      	mov	r2, r0
 8000b32:	460b      	mov	r3, r1
 8000b34:	4630      	mov	r0, r6
 8000b36:	4639      	mov	r1, r7
 8000b38:	f7ff fb20 	bl	800017c <__aeabi_dsub>
 8000b3c:	f7ff ffae 	bl	8000a9c <__aeabi_d2uiz>
 8000b40:	4621      	mov	r1, r4
 8000b42:	bdd0      	pop	{r4, r6, r7, pc}
 8000b44:	3df00000 	.word	0x3df00000
 8000b48:	41f00000 	.word	0x41f00000

08000b4c <LCD_SendInternal>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//LCD ============================================
HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data,
		uint8_t flags) {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af02      	add	r7, sp, #8
 8000b52:	4603      	mov	r3, r0
 8000b54:	71fb      	strb	r3, [r7, #7]
 8000b56:	460b      	mov	r3, r1
 8000b58:	71bb      	strb	r3, [r7, #6]
 8000b5a:	4613      	mov	r3, r2
 8000b5c:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res;
	for (;;) {
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000b5e:	79fb      	ldrb	r3, [r7, #7]
 8000b60:	b299      	uxth	r1, r3
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295
 8000b66:	2201      	movs	r2, #1
 8000b68:	4822      	ldr	r0, [pc, #136]	; (8000bf4 <LCD_SendInternal+0xa8>)
 8000b6a:	f002 fd67 	bl	800363c <HAL_I2C_IsDeviceReady>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 8000b72:	7bfb      	ldrb	r3, [r7, #15]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d000      	beq.n	8000b7a <LCD_SendInternal+0x2e>
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000b78:	e7f1      	b.n	8000b5e <LCD_SendInternal+0x12>
			break;
 8000b7a:	bf00      	nop
	}

	uint8_t up = data & 0xF0;
 8000b7c:	79bb      	ldrb	r3, [r7, #6]
 8000b7e:	f023 030f 	bic.w	r3, r3, #15
 8000b82:	73bb      	strb	r3, [r7, #14]
	uint8_t lo = (data << 4) & 0xF0;
 8000b84:	79bb      	ldrb	r3, [r7, #6]
 8000b86:	011b      	lsls	r3, r3, #4
 8000b88:	737b      	strb	r3, [r7, #13]

	uint8_t data_arr[4];
	data_arr[0] = up | flags | LCD_BACKLIGHT | LCD_PIN_EN;
 8000b8a:	7bba      	ldrb	r2, [r7, #14]
 8000b8c:	797b      	ldrb	r3, [r7, #5]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	f043 030c 	orr.w	r3, r3, #12
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	723b      	strb	r3, [r7, #8]
	data_arr[1] = up | flags | LCD_BACKLIGHT;
 8000b9a:	7bba      	ldrb	r2, [r7, #14]
 8000b9c:	797b      	ldrb	r3, [r7, #5]
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	f043 0308 	orr.w	r3, r3, #8
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	727b      	strb	r3, [r7, #9]
	data_arr[2] = lo | flags | LCD_BACKLIGHT | LCD_PIN_EN;
 8000baa:	7b7a      	ldrb	r2, [r7, #13]
 8000bac:	797b      	ldrb	r3, [r7, #5]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	b2db      	uxtb	r3, r3
 8000bb2:	f043 030c 	orr.w	r3, r3, #12
 8000bb6:	b2db      	uxtb	r3, r3
 8000bb8:	72bb      	strb	r3, [r7, #10]
	data_arr[3] = lo | flags | LCD_BACKLIGHT;
 8000bba:	7b7a      	ldrb	r2, [r7, #13]
 8000bbc:	797b      	ldrb	r3, [r7, #5]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	f043 0308 	orr.w	r3, r3, #8
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	72fb      	strb	r3, [r7, #11]

	res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr),
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	b299      	uxth	r1, r3
 8000bce:	f107 0208 	add.w	r2, r7, #8
 8000bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd6:	9300      	str	r3, [sp, #0]
 8000bd8:	2304      	movs	r3, #4
 8000bda:	4806      	ldr	r0, [pc, #24]	; (8000bf4 <LCD_SendInternal+0xa8>)
 8000bdc:	f002 fc30 	bl	8003440 <HAL_I2C_Master_Transmit>
 8000be0:	4603      	mov	r3, r0
 8000be2:	73fb      	strb	r3, [r7, #15]
	HAL_MAX_DELAY);
	HAL_Delay(LCD_DELAY_MS);
 8000be4:	2005      	movs	r0, #5
 8000be6:	f001 fd47 	bl	8002678 <HAL_Delay>
	return res;
 8000bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000218 	.word	0x20000218

08000bf8 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	460a      	mov	r2, r1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	4613      	mov	r3, r2
 8000c06:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, cmd, 0);
 8000c08:	79b9      	ldrb	r1, [r7, #6]
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ff9c 	bl	8000b4c <LCD_SendInternal>
}
 8000c14:	bf00      	nop
 8000c16:	3708      	adds	r7, #8
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	460a      	mov	r2, r1
 8000c26:	71fb      	strb	r3, [r7, #7]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	71bb      	strb	r3, [r7, #6]
	LCD_SendInternal(lcd_addr, data, LCD_PIN_RS);
 8000c2c:	79b9      	ldrb	r1, [r7, #6]
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	2201      	movs	r2, #1
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff ff8a 	bl	8000b4c <LCD_SendInternal>
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	71fb      	strb	r3, [r7, #7]
	// 4-bit mode, 2 lines, 5x7 format
	LCD_SendCommand(lcd_addr, 0x30);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	2130      	movs	r1, #48	; 0x30
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff ffd2 	bl	8000bf8 <LCD_SendCommand>
	// display & cursor home (keep this!)
	LCD_SendCommand(lcd_addr, 0x02);
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	2102      	movs	r1, #2
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ffcd 	bl	8000bf8 <LCD_SendCommand>
	// display on, right shift, underline off, blink off
	LCD_SendCommand(lcd_addr, CMD_LCD_ON);
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	210c      	movs	r1, #12
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff ffc8 	bl	8000bf8 <LCD_SendCommand>
	// clear display (optional here)
	LCD_SendCommand(lcd_addr, CMD_LCD_CLEAR);
 8000c68:	79fb      	ldrb	r3, [r7, #7]
 8000c6a:	2101      	movs	r1, #1
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff ffc3 	bl	8000bf8 <LCD_SendCommand>
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b082      	sub	sp, #8
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	4603      	mov	r3, r0
 8000c82:	6039      	str	r1, [r7, #0]
 8000c84:	71fb      	strb	r3, [r7, #7]
	while (*str) {
 8000c86:	e009      	b.n	8000c9c <LCD_SendString+0x22>
		LCD_SendData(lcd_addr, (uint8_t) (*str));
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	781a      	ldrb	r2, [r3, #0]
 8000c8c:	79fb      	ldrb	r3, [r7, #7]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff ffc3 	bl	8000c1c <LCD_SendData>
		str++;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	603b      	str	r3, [r7, #0]
	while (*str) {
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d1f1      	bne.n	8000c88 <LCD_SendString+0xe>
	}
}
 8000ca4:	bf00      	nop
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <LCD_SET_CGRAM>:

void LCD_SET_CGRAM(uint8_t lcd_addr, uint8_t addr, uint8_t *data) {
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b084      	sub	sp, #16
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	603a      	str	r2, [r7, #0]
 8000cb8:	71fb      	strb	r3, [r7, #7]
 8000cba:	460b      	mov	r3, r1
 8000cbc:	71bb      	strb	r3, [r7, #6]
	uint8_t start_addr = LCD_CGRAM_BASE_ADDR | (addr << 3);
 8000cbe:	79bb      	ldrb	r3, [r7, #6]
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	b25b      	sxtb	r3, r3
 8000cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cc8:	b25b      	sxtb	r3, r3
 8000cca:	72fb      	strb	r3, [r7, #11]
	LCD_SendCommand(lcd_addr, start_addr);
 8000ccc:	7afa      	ldrb	r2, [r7, #11]
 8000cce:	79fb      	ldrb	r3, [r7, #7]
 8000cd0:	4611      	mov	r1, r2
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff90 	bl	8000bf8 <LCD_SendCommand>
	for (int i = 0; i < 8; i++) {
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	e00b      	b.n	8000cf6 <LCD_SET_CGRAM+0x48>
		LCD_SendData(lcd_addr, data[i]);
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	683a      	ldr	r2, [r7, #0]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	781a      	ldrb	r2, [r3, #0]
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	4611      	mov	r1, r2
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff ff96 	bl	8000c1c <LCD_SendData>
	for (int i = 0; i < 8; i++) {
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	2b07      	cmp	r3, #7
 8000cfa:	ddf0      	ble.n	8000cde <LCD_SET_CGRAM+0x30>
	}
}
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <LCD_Write_Info>:

void LCD_Write_Info(struct DataFlash nowData, struct DataFlash nextData) {
 8000d06:	b084      	sub	sp, #16
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	f107 0c10 	add.w	ip, r7, #16
 8000d12:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CLEAR); //Clear
 8000d16:	2101      	movs	r1, #1
 8000d18:	204e      	movs	r0, #78	; 0x4e
 8000d1a:	f7ff ff6d 	bl	8000bf8 <LCD_SendCommand>
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_1);
 8000d1e:	2180      	movs	r1, #128	; 0x80
 8000d20:	204e      	movs	r0, #78	; 0x4e
 8000d22:	f7ff ff69 	bl	8000bf8 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, nowData.busRouteno);
 8000d26:	f107 0315 	add.w	r3, r7, #21
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	204e      	movs	r0, #78	; 0x4e
 8000d2e:	f7ff ffa4 	bl	8000c7a <LCD_SendString>
	LCD_SendData(LCD_ADDR, 0);
 8000d32:	2100      	movs	r1, #0
 8000d34:	204e      	movs	r0, #78	; 0x4e
 8000d36:	f7ff ff71 	bl	8000c1c <LCD_SendData>
	for (int i = 0; i < 11; i++) {
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	607b      	str	r3, [r7, #4]
 8000d3e:	e006      	b.n	8000d4e <LCD_Write_Info+0x48>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_RIGHT);
 8000d40:	2114      	movs	r1, #20
 8000d42:	204e      	movs	r0, #78	; 0x4e
 8000d44:	f7ff ff58 	bl	8000bf8 <LCD_SendCommand>
	for (int i = 0; i < 11; i++) {
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	607b      	str	r3, [r7, #4]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b0a      	cmp	r3, #10
 8000d52:	ddf5      	ble.n	8000d40 <LCD_Write_Info+0x3a>
	}
	LCD_SendData(LCD_ADDR, 1);
 8000d54:	2101      	movs	r1, #1
 8000d56:	204e      	movs	r0, #78	; 0x4e
 8000d58:	f7ff ff60 	bl	8000c1c <LCD_SendData>
	LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_2);
 8000d5c:	21c0      	movs	r1, #192	; 0xc0
 8000d5e:	204e      	movs	r0, #78	; 0x4e
 8000d60:	f7ff ff4a 	bl	8000bf8 <LCD_SendCommand>
	LCD_SendData(LCD_ADDR, 3);
 8000d64:	2103      	movs	r1, #3
 8000d66:	204e      	movs	r0, #78	; 0x4e
 8000d68:	f7ff ff58 	bl	8000c1c <LCD_SendData>
	LCD_SendString(LCD_ADDR, nowData.busStopID);
 8000d6c:	f107 031a 	add.w	r3, r7, #26
 8000d70:	4619      	mov	r1, r3
 8000d72:	204e      	movs	r0, #78	; 0x4e
 8000d74:	f7ff ff81 	bl	8000c7a <LCD_SendString>
	LCD_SendData(LCD_ADDR, 3);
 8000d78:	2103      	movs	r1, #3
 8000d7a:	204e      	movs	r0, #78	; 0x4e
 8000d7c:	f7ff ff4e 	bl	8000c1c <LCD_SendData>
	LCD_SendData(LCD_ADDR, 3);
 8000d80:	2103      	movs	r1, #3
 8000d82:	204e      	movs	r0, #78	; 0x4e
 8000d84:	f7ff ff4a 	bl	8000c1c <LCD_SendData>
	LCD_SendData(LCD_ADDR, 3);
 8000d88:	2103      	movs	r1, #3
 8000d8a:	204e      	movs	r0, #78	; 0x4e
 8000d8c:	f7ff ff46 	bl	8000c1c <LCD_SendData>
	LCD_SendString(LCD_ADDR, nextData.busStopID);
 8000d90:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000d94:	330a      	adds	r3, #10
 8000d96:	4619      	mov	r1, r3
 8000d98:	204e      	movs	r0, #78	; 0x4e
 8000d9a:	f7ff ff6e 	bl	8000c7a <LCD_SendString>
	for (int i = 0; i < 1; i++) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	603b      	str	r3, [r7, #0]
 8000da2:	e006      	b.n	8000db2 <LCD_Write_Info+0xac>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_RIGHT);
 8000da4:	2114      	movs	r1, #20
 8000da6:	204e      	movs	r0, #78	; 0x4e
 8000da8:	f7ff ff26 	bl	8000bf8 <LCD_SendCommand>
	for (int i = 0; i < 1; i++) {
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	3301      	adds	r3, #1
 8000db0:	603b      	str	r3, [r7, #0]
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	ddf5      	ble.n	8000da4 <LCD_Write_Info+0x9e>
	}
	LCD_SendData(LCD_ADDR, 1);
 8000db8:	2101      	movs	r1, #1
 8000dba:	204e      	movs	r0, #78	; 0x4e
 8000dbc:	f7ff ff2e 	bl	8000c1c <LCD_SendData>
}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000dca:	b004      	add	sp, #16
 8000dcc:	4770      	bx	lr
	...

08000dd0 <updateLCD>:

void updateLCD() {
 8000dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dd4:	b096      	sub	sp, #88	; 0x58
 8000dd6:	af16      	add	r7, sp, #88	; 0x58
	LCD_Write_Info(data[nowIdx], data[nowIdx + 1]);
 8000dd8:	4b24      	ldr	r3, [pc, #144]	; (8000e6c <updateLCD+0x9c>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	4b23      	ldr	r3, [pc, #140]	; (8000e6c <updateLCD+0x9c>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	4923      	ldr	r1, [pc, #140]	; (8000e70 <updateLCD+0xa0>)
 8000de4:	2032      	movs	r0, #50	; 0x32
 8000de6:	fb00 f202 	mul.w	r2, r0, r2
 8000dea:	188c      	adds	r4, r1, r2
 8000dec:	4a20      	ldr	r2, [pc, #128]	; (8000e70 <updateLCD+0xa0>)
 8000dee:	2132      	movs	r1, #50	; 0x32
 8000df0:	fb01 f303 	mul.w	r3, r1, r3
 8000df4:	4413      	add	r3, r2
 8000df6:	461d      	mov	r5, r3
 8000df8:	f10d 0c24 	add.w	ip, sp, #36	; 0x24
 8000dfc:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8000e00:	4666      	mov	r6, ip
 8000e02:	462b      	mov	r3, r5
 8000e04:	6818      	ldr	r0, [r3, #0]
 8000e06:	6859      	ldr	r1, [r3, #4]
 8000e08:	689a      	ldr	r2, [r3, #8]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000e0e:	3510      	adds	r5, #16
 8000e10:	f10c 0c10 	add.w	ip, ip, #16
 8000e14:	4575      	cmp	r5, lr
 8000e16:	d1f3      	bne.n	8000e00 <updateLCD+0x30>
 8000e18:	4662      	mov	r2, ip
 8000e1a:	462b      	mov	r3, r5
 8000e1c:	881b      	ldrh	r3, [r3, #0]
 8000e1e:	8013      	strh	r3, [r2, #0]
 8000e20:	6823      	ldr	r3, [r4, #0]
 8000e22:	469a      	mov	sl, r3
 8000e24:	6863      	ldr	r3, [r4, #4]
 8000e26:	4699      	mov	r9, r3
 8000e28:	68a3      	ldr	r3, [r4, #8]
 8000e2a:	4698      	mov	r8, r3
 8000e2c:	68e3      	ldr	r3, [r4, #12]
 8000e2e:	469e      	mov	lr, r3
 8000e30:	3410      	adds	r4, #16
 8000e32:	466e      	mov	r6, sp
 8000e34:	f104 0c20 	add.w	ip, r4, #32
 8000e38:	4635      	mov	r5, r6
 8000e3a:	4623      	mov	r3, r4
 8000e3c:	6818      	ldr	r0, [r3, #0]
 8000e3e:	6859      	ldr	r1, [r3, #4]
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e46:	3410      	adds	r4, #16
 8000e48:	3610      	adds	r6, #16
 8000e4a:	4564      	cmp	r4, ip
 8000e4c:	d1f4      	bne.n	8000e38 <updateLCD+0x68>
 8000e4e:	4632      	mov	r2, r6
 8000e50:	4623      	mov	r3, r4
 8000e52:	881b      	ldrh	r3, [r3, #0]
 8000e54:	8013      	strh	r3, [r2, #0]
 8000e56:	4650      	mov	r0, sl
 8000e58:	4649      	mov	r1, r9
 8000e5a:	4642      	mov	r2, r8
 8000e5c:	4673      	mov	r3, lr
 8000e5e:	f7ff ff52 	bl	8000d06 <LCD_Write_Info>
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	bf00      	nop
 8000e6c:	200020d4 	.word	0x200020d4
 8000e70:	20000388 	.word	0x20000388

08000e74 <Flash_Unlock>:

//Flash===========================================================

int dataIdx = 0;

void Flash_Unlock(void) {
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
	FLASH->KEYR = 0x45670123;  // Key1
 8000e78:	4b04      	ldr	r3, [pc, #16]	; (8000e8c <Flash_Unlock+0x18>)
 8000e7a:	4a05      	ldr	r2, [pc, #20]	; (8000e90 <Flash_Unlock+0x1c>)
 8000e7c:	605a      	str	r2, [r3, #4]
	FLASH->KEYR = 0xCDEF89AB;  // Key2
 8000e7e:	4b03      	ldr	r3, [pc, #12]	; (8000e8c <Flash_Unlock+0x18>)
 8000e80:	4a04      	ldr	r2, [pc, #16]	; (8000e94 <Flash_Unlock+0x20>)
 8000e82:	605a      	str	r2, [r3, #4]
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bc80      	pop	{r7}
 8000e8a:	4770      	bx	lr
 8000e8c:	40022000 	.word	0x40022000
 8000e90:	45670123 	.word	0x45670123
 8000e94:	cdef89ab 	.word	0xcdef89ab

08000e98 <Flash_Lock>:

void Flash_Lock(void) {
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8000e9c:	4b04      	ldr	r3, [pc, #16]	; (8000eb0 <Flash_Lock+0x18>)
 8000e9e:	691b      	ldr	r3, [r3, #16]
 8000ea0:	4a03      	ldr	r2, [pc, #12]	; (8000eb0 <Flash_Lock+0x18>)
 8000ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ea6:	6113      	str	r3, [r2, #16]
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	40022000 	.word	0x40022000

08000eb4 <Flash_Write>:

void Flash_Write(uint32_t address, uint8_t data) {
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	70fb      	strb	r3, [r7, #3]
	while (FLASH->SR & FLASH_SR_BSY)
 8000ec0:	bf00      	nop
 8000ec2:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <Flash_Write+0x54>)
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d1f9      	bne.n	8000ec2 <Flash_Write+0xe>
		;  // Busy flag 

	FLASH->CR |= FLASH_CR_PG;  // Programming mode ??
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <Flash_Write+0x54>)
 8000ed0:	691b      	ldr	r3, [r3, #16]
 8000ed2:	4a0d      	ldr	r2, [pc, #52]	; (8000f08 <Flash_Write+0x54>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6113      	str	r3, [r2, #16]

	*(__IO uint16_t*) address = data;  // ??? 
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	78fa      	ldrb	r2, [r7, #3]
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	801a      	strh	r2, [r3, #0]

	while (FLASH->SR & FLASH_SR_BSY)
 8000ee2:	bf00      	nop
 8000ee4:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <Flash_Write+0x54>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	f003 0301 	and.w	r3, r3, #1
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d1f9      	bne.n	8000ee4 <Flash_Write+0x30>
		;  // Busy flag 

	FLASH->CR &= ~FLASH_CR_PG;  // Programming mode ??
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <Flash_Write+0x54>)
 8000ef2:	691b      	ldr	r3, [r3, #16]
 8000ef4:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <Flash_Write+0x54>)
 8000ef6:	f023 0301 	bic.w	r3, r3, #1
 8000efa:	6113      	str	r3, [r2, #16]
}
 8000efc:	bf00      	nop
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bc80      	pop	{r7}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	40022000 	.word	0x40022000

08000f0c <Flash_Write_Char>:
	uint16_t value = (uint16_t) strtol((const char*) StrData, NULL, 10);
	Flash_Write(address, value);  // ??  ???  ???
	Flash_Lock();  // ??? ?? ???
}

uint32_t Flash_Write_Char(uint32_t address, uint8_t CharData) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	460b      	mov	r3, r1
 8000f16:	70fb      	strb	r3, [r7, #3]
	Flash_Unlock();
 8000f18:	f7ff ffac 	bl	8000e74 <Flash_Unlock>
	Flash_Write(address, CharData);
 8000f1c:	78fb      	ldrb	r3, [r7, #3]
 8000f1e:	4619      	mov	r1, r3
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff ffc7 	bl	8000eb4 <Flash_Write>
	Flash_Lock();
 8000f26:	f7ff ffb7 	bl	8000e98 <Flash_Lock>
	return address + 0x02;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3302      	adds	r3, #2
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <Flash_Write_Str>:

uint32_t Flash_Write_Str(uint32_t address, uint8_t *StrData) {
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b084      	sub	sp, #16
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < strlen((char*) StrData); i++) {
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	e00b      	b.n	8000f5e <Flash_Write_Str+0x28>
		address = Flash_Write_Char(address, StrData[i]);
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	683a      	ldr	r2, [r7, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4619      	mov	r1, r3
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f7ff ffdb 	bl	8000f0c <Flash_Write_Char>
 8000f56:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < strlen((char*) StrData); i++) {
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	6838      	ldr	r0, [r7, #0]
 8000f60:	f7ff f900 	bl	8000164 <strlen>
 8000f64:	4602      	mov	r2, r0
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d8ec      	bhi.n	8000f46 <Flash_Write_Str+0x10>
	}
	//printf("%x\r\n", address);
	return address;
 8000f6c:	687b      	ldr	r3, [r7, #4]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <Flash_Write_Data>:

uint32_t Flash_Write_Data(uint32_t address, uint8_t *StrData) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
	char *token;

	token = strtok(StrData, ",");
 8000f82:	498a      	ldr	r1, [pc, #552]	; (80011ac <Flash_Write_Data+0x234>)
 8000f84:	6838      	ldr	r0, [r7, #0]
 8000f86:	f006 f8bd 	bl	8007104 <strtok>
 8000f8a:	60f8      	str	r0, [r7, #12]
	if (token[0] == 'D') {
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	2b44      	cmp	r3, #68	; 0x44
 8000f92:	f040 8095 	bne.w	80010c0 <Flash_Write_Data+0x148>
		token = strtok(NULL, ",");
 8000f96:	4985      	ldr	r1, [pc, #532]	; (80011ac <Flash_Write_Data+0x234>)
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f006 f8b3 	bl	8007104 <strtok>
 8000f9e:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d026      	beq.n	8000ff4 <Flash_Write_Data+0x7c>
			strncpy(data[dataIdx].busNM, token,
 8000fa6:	4b82      	ldr	r3, [pc, #520]	; (80011b0 <Flash_Write_Data+0x238>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2232      	movs	r2, #50	; 0x32
 8000fac:	fb02 f303 	mul.w	r3, r2, r3
 8000fb0:	4a80      	ldr	r2, [pc, #512]	; (80011b4 <Flash_Write_Data+0x23c>)
 8000fb2:	4413      	add	r3, r2
 8000fb4:	2204      	movs	r2, #4
 8000fb6:	68f9      	ldr	r1, [r7, #12]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f006 f88f 	bl	80070dc <strncpy>
					sizeof(data[dataIdx].busNM) - 1);
			data[dataIdx].busNM[sizeof(data[dataIdx].busNM) - 1] = '\0';
 8000fbe:	4b7c      	ldr	r3, [pc, #496]	; (80011b0 <Flash_Write_Data+0x238>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a7c      	ldr	r2, [pc, #496]	; (80011b4 <Flash_Write_Data+0x23c>)
 8000fc4:	2132      	movs	r1, #50	; 0x32
 8000fc6:	fb01 f303 	mul.w	r3, r1, r3
 8000fca:	4413      	add	r3, r2
 8000fcc:	3304      	adds	r3, #4
 8000fce:	2200      	movs	r2, #0
 8000fd0:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].busNM);
 8000fd2:	4b77      	ldr	r3, [pc, #476]	; (80011b0 <Flash_Write_Data+0x238>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2232      	movs	r2, #50	; 0x32
 8000fd8:	fb02 f303 	mul.w	r3, r2, r3
 8000fdc:	4a75      	ldr	r2, [pc, #468]	; (80011b4 <Flash_Write_Data+0x23c>)
 8000fde:	4413      	add	r3, r2
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff ffa7 	bl	8000f36 <Flash_Write_Str>
 8000fe8:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, ',');
 8000fea:	212c      	movs	r1, #44	; 0x2c
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f7ff ff8d 	bl	8000f0c <Flash_Write_Char>
 8000ff2:	6078      	str	r0, [r7, #4]
		}

		token = strtok(NULL, ",");
 8000ff4:	496d      	ldr	r1, [pc, #436]	; (80011ac <Flash_Write_Data+0x234>)
 8000ff6:	2000      	movs	r0, #0
 8000ff8:	f006 f884 	bl	8007104 <strtok>
 8000ffc:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d028      	beq.n	8001056 <Flash_Write_Data+0xde>
			strncpy(data[dataIdx].busRouteno, token,
 8001004:	4b6a      	ldr	r3, [pc, #424]	; (80011b0 <Flash_Write_Data+0x238>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2232      	movs	r2, #50	; 0x32
 800100a:	fb02 f303 	mul.w	r3, r2, r3
 800100e:	4a69      	ldr	r2, [pc, #420]	; (80011b4 <Flash_Write_Data+0x23c>)
 8001010:	4413      	add	r3, r2
 8001012:	3305      	adds	r3, #5
 8001014:	2204      	movs	r2, #4
 8001016:	68f9      	ldr	r1, [r7, #12]
 8001018:	4618      	mov	r0, r3
 800101a:	f006 f85f 	bl	80070dc <strncpy>
					sizeof(data[dataIdx].busRouteno) - 1);
			data[dataIdx].busRouteno[sizeof(data[dataIdx].busRouteno) - 1] =
 800101e:	4b64      	ldr	r3, [pc, #400]	; (80011b0 <Flash_Write_Data+0x238>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a64      	ldr	r2, [pc, #400]	; (80011b4 <Flash_Write_Data+0x23c>)
 8001024:	2132      	movs	r1, #50	; 0x32
 8001026:	fb01 f303 	mul.w	r3, r1, r3
 800102a:	4413      	add	r3, r2
 800102c:	3309      	adds	r3, #9
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
					'\0';
			address = Flash_Write_Str(address, data[dataIdx].busRouteno);
 8001032:	4b5f      	ldr	r3, [pc, #380]	; (80011b0 <Flash_Write_Data+0x238>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2232      	movs	r2, #50	; 0x32
 8001038:	fb02 f303 	mul.w	r3, r2, r3
 800103c:	4a5d      	ldr	r2, [pc, #372]	; (80011b4 <Flash_Write_Data+0x23c>)
 800103e:	4413      	add	r3, r2
 8001040:	3305      	adds	r3, #5
 8001042:	4619      	mov	r1, r3
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff ff76 	bl	8000f36 <Flash_Write_Str>
 800104a:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, ',');
 800104c:	212c      	movs	r1, #44	; 0x2c
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff ff5c 	bl	8000f0c <Flash_Write_Char>
 8001054:	6078      	str	r0, [r7, #4]
		}

		token = strtok(NULL, ",");
 8001056:	4955      	ldr	r1, [pc, #340]	; (80011ac <Flash_Write_Data+0x234>)
 8001058:	2000      	movs	r0, #0
 800105a:	f006 f853 	bl	8007104 <strtok>
 800105e:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2b00      	cmp	r3, #0
 8001064:	f000 809d 	beq.w	80011a2 <Flash_Write_Data+0x22a>
			strncpy(data[dataIdx].busStopID, token,
 8001068:	4b51      	ldr	r3, [pc, #324]	; (80011b0 <Flash_Write_Data+0x238>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2232      	movs	r2, #50	; 0x32
 800106e:	fb02 f303 	mul.w	r3, r2, r3
 8001072:	3308      	adds	r3, #8
 8001074:	4a4f      	ldr	r2, [pc, #316]	; (80011b4 <Flash_Write_Data+0x23c>)
 8001076:	4413      	add	r3, r2
 8001078:	3302      	adds	r3, #2
 800107a:	2207      	movs	r2, #7
 800107c:	68f9      	ldr	r1, [r7, #12]
 800107e:	4618      	mov	r0, r3
 8001080:	f006 f82c 	bl	80070dc <strncpy>
					sizeof(data[dataIdx].busStopID) - 1);
			data[dataIdx].busStopID[sizeof(data[dataIdx].busStopID) - 1] = '\0';
 8001084:	4b4a      	ldr	r3, [pc, #296]	; (80011b0 <Flash_Write_Data+0x238>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a4a      	ldr	r2, [pc, #296]	; (80011b4 <Flash_Write_Data+0x23c>)
 800108a:	2132      	movs	r1, #50	; 0x32
 800108c:	fb01 f303 	mul.w	r3, r1, r3
 8001090:	4413      	add	r3, r2
 8001092:	3311      	adds	r3, #17
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].busStopID);
 8001098:	4b45      	ldr	r3, [pc, #276]	; (80011b0 <Flash_Write_Data+0x238>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2232      	movs	r2, #50	; 0x32
 800109e:	fb02 f303 	mul.w	r3, r2, r3
 80010a2:	3308      	adds	r3, #8
 80010a4:	4a43      	ldr	r2, [pc, #268]	; (80011b4 <Flash_Write_Data+0x23c>)
 80010a6:	4413      	add	r3, r2
 80010a8:	3302      	adds	r3, #2
 80010aa:	4619      	mov	r1, r3
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ff42 	bl	8000f36 <Flash_Write_Str>
 80010b2:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, ',');
 80010b4:	212c      	movs	r1, #44	; 0x2c
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ff28 	bl	8000f0c <Flash_Write_Char>
 80010bc:	6078      	str	r0, [r7, #4]
 80010be:	e070      	b.n	80011a2 <Flash_Write_Data+0x22a>
		}
	} else {
		token = strtok(NULL, ",");
 80010c0:	493a      	ldr	r1, [pc, #232]	; (80011ac <Flash_Write_Data+0x234>)
 80010c2:	2000      	movs	r0, #0
 80010c4:	f006 f81e 	bl	8007104 <strtok>
 80010c8:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d02a      	beq.n	8001126 <Flash_Write_Data+0x1ae>
			strncpy(data[dataIdx].lati, token, sizeof(data[dataIdx].lati) - 1);
 80010d0:	4b37      	ldr	r3, [pc, #220]	; (80011b0 <Flash_Write_Data+0x238>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2232      	movs	r2, #50	; 0x32
 80010d6:	fb02 f303 	mul.w	r3, r2, r3
 80010da:	3310      	adds	r3, #16
 80010dc:	4a35      	ldr	r2, [pc, #212]	; (80011b4 <Flash_Write_Data+0x23c>)
 80010de:	4413      	add	r3, r2
 80010e0:	3302      	adds	r3, #2
 80010e2:	220f      	movs	r2, #15
 80010e4:	68f9      	ldr	r1, [r7, #12]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f005 fff8 	bl	80070dc <strncpy>
			data[dataIdx].lati[sizeof(data[dataIdx].lati) - 1] = '\0';
 80010ec:	4b30      	ldr	r3, [pc, #192]	; (80011b0 <Flash_Write_Data+0x238>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a30      	ldr	r2, [pc, #192]	; (80011b4 <Flash_Write_Data+0x23c>)
 80010f2:	2132      	movs	r1, #50	; 0x32
 80010f4:	fb01 f303 	mul.w	r3, r1, r3
 80010f8:	4413      	add	r3, r2
 80010fa:	3321      	adds	r3, #33	; 0x21
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].lati);
 8001100:	4b2b      	ldr	r3, [pc, #172]	; (80011b0 <Flash_Write_Data+0x238>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2232      	movs	r2, #50	; 0x32
 8001106:	fb02 f303 	mul.w	r3, r2, r3
 800110a:	3310      	adds	r3, #16
 800110c:	4a29      	ldr	r2, [pc, #164]	; (80011b4 <Flash_Write_Data+0x23c>)
 800110e:	4413      	add	r3, r2
 8001110:	3302      	adds	r3, #2
 8001112:	4619      	mov	r1, r3
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ff0e 	bl	8000f36 <Flash_Write_Str>
 800111a:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, ',');
 800111c:	212c      	movs	r1, #44	; 0x2c
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff fef4 	bl	8000f0c <Flash_Write_Char>
 8001124:	6078      	str	r0, [r7, #4]
		}

		token = strtok(NULL, ",");
 8001126:	4921      	ldr	r1, [pc, #132]	; (80011ac <Flash_Write_Data+0x234>)
 8001128:	2000      	movs	r0, #0
 800112a:	f005 ffeb 	bl	8007104 <strtok>
 800112e:	60f8      	str	r0, [r7, #12]
		if (token != NULL) {
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d02a      	beq.n	800118c <Flash_Write_Data+0x214>
			strncpy(data[dataIdx].longi, token,
 8001136:	4b1e      	ldr	r3, [pc, #120]	; (80011b0 <Flash_Write_Data+0x238>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2232      	movs	r2, #50	; 0x32
 800113c:	fb02 f303 	mul.w	r3, r2, r3
 8001140:	3320      	adds	r3, #32
 8001142:	4a1c      	ldr	r2, [pc, #112]	; (80011b4 <Flash_Write_Data+0x23c>)
 8001144:	4413      	add	r3, r2
 8001146:	3302      	adds	r3, #2
 8001148:	220f      	movs	r2, #15
 800114a:	68f9      	ldr	r1, [r7, #12]
 800114c:	4618      	mov	r0, r3
 800114e:	f005 ffc5 	bl	80070dc <strncpy>
					sizeof(data[dataIdx].longi) - 1);
			data[dataIdx].longi[sizeof(data[dataIdx].longi) - 1] = '\0';
 8001152:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <Flash_Write_Data+0x238>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a17      	ldr	r2, [pc, #92]	; (80011b4 <Flash_Write_Data+0x23c>)
 8001158:	2132      	movs	r1, #50	; 0x32
 800115a:	fb01 f303 	mul.w	r3, r1, r3
 800115e:	4413      	add	r3, r2
 8001160:	3331      	adds	r3, #49	; 0x31
 8001162:	2200      	movs	r2, #0
 8001164:	701a      	strb	r2, [r3, #0]
			address = Flash_Write_Str(address, data[dataIdx].longi);
 8001166:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <Flash_Write_Data+0x238>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2232      	movs	r2, #50	; 0x32
 800116c:	fb02 f303 	mul.w	r3, r2, r3
 8001170:	3320      	adds	r3, #32
 8001172:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <Flash_Write_Data+0x23c>)
 8001174:	4413      	add	r3, r2
 8001176:	3302      	adds	r3, #2
 8001178:	4619      	mov	r1, r3
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff fedb 	bl	8000f36 <Flash_Write_Str>
 8001180:	6078      	str	r0, [r7, #4]
			address = Flash_Write_Char(address, '!');
 8001182:	2121      	movs	r1, #33	; 0x21
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff fec1 	bl	8000f0c <Flash_Write_Char>
 800118a:	6078      	str	r0, [r7, #4]
		}
		dataIdx += 1;
 800118c:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <Flash_Write_Data+0x238>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	3301      	adds	r3, #1
 8001192:	4a07      	ldr	r2, [pc, #28]	; (80011b0 <Flash_Write_Data+0x238>)
 8001194:	6013      	str	r3, [r2, #0]
		if (dataIdx == 2) {
 8001196:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <Flash_Write_Data+0x238>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2b02      	cmp	r3, #2
 800119c:	d101      	bne.n	80011a2 <Flash_Write_Data+0x22a>
			updateLCD();
 800119e:	f7ff fe17 	bl	8000dd0 <updateLCD>
		}
	}
//	printf("busNM:%s, busRouteNo:%s, BusStopID:%s, lati:%s, longi:%s\r\n",
//			data.busNM, data.busRouteno, data.busStopID, data.lati, data.longi);
	return address;
 80011a2:	687b      	ldr	r3, [r7, #4]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	08009858 	.word	0x08009858
 80011b0:	200020d8 	.word	0x200020d8
 80011b4:	20000388 	.word	0x20000388

080011b8 <Flash_Read>:

uint16_t Flash_Read(uint32_t address) {
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	return *(__IO uint16_t*) address; // ???? ??? ?? ?? ??? ???
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	b29b      	uxth	r3, r3
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <Flash_Erase_Page>:

void Flash_Erase_Page(uint32_t address) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b082      	sub	sp, #8
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	Flash_Unlock();  // ??? ?? ??
 80011d8:	f7ff fe4c 	bl	8000e74 <Flash_Unlock>

	FLASH->CR |= FLASH_CR_PER;   // Page Erase  ??
 80011dc:	4b10      	ldr	r3, [pc, #64]	; (8001220 <Flash_Erase_Page+0x50>)
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	4a0f      	ldr	r2, [pc, #60]	; (8001220 <Flash_Erase_Page+0x50>)
 80011e2:	f043 0302 	orr.w	r3, r3, #2
 80011e6:	6113      	str	r3, [r2, #16]
	FLASH->AR = address;         // ??? ?????  ??
 80011e8:	4a0d      	ldr	r2, [pc, #52]	; (8001220 <Flash_Erase_Page+0x50>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_STRT;  // Erase ??
 80011ee:	4b0c      	ldr	r3, [pc, #48]	; (8001220 <Flash_Erase_Page+0x50>)
 80011f0:	691b      	ldr	r3, [r3, #16]
 80011f2:	4a0b      	ldr	r2, [pc, #44]	; (8001220 <Flash_Erase_Page+0x50>)
 80011f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011f8:	6113      	str	r3, [r2, #16]

	while (FLASH->SR & FLASH_SR_BSY)
 80011fa:	bf00      	nop
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <Flash_Erase_Page+0x50>)
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1f9      	bne.n	80011fc <Flash_Erase_Page+0x2c>
		;  // ??? ? ?? ????

	FLASH->CR &= ~FLASH_CR_PER;  // Page Erase  ??
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <Flash_Erase_Page+0x50>)
 800120a:	691b      	ldr	r3, [r3, #16]
 800120c:	4a04      	ldr	r2, [pc, #16]	; (8001220 <Flash_Erase_Page+0x50>)
 800120e:	f023 0302 	bic.w	r3, r3, #2
 8001212:	6113      	str	r3, [r2, #16]

	Flash_Lock();  // ??? ?? ???
 8001214:	f7ff fe40 	bl	8000e98 <Flash_Lock>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40022000 	.word	0x40022000

08001224 <splitData>:

void splitData(char *strData) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	char *token;

	token = strtok(strData, ","); // CarNM
 800122c:	492f      	ldr	r1, [pc, #188]	; (80012ec <splitData+0xc8>)
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f005 ff68 	bl	8007104 <strtok>
 8001234:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].busNM, token, sizeof(data[dataIdx].busNM) - 1);
 8001236:	4b2e      	ldr	r3, [pc, #184]	; (80012f0 <splitData+0xcc>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2232      	movs	r2, #50	; 0x32
 800123c:	fb02 f303 	mul.w	r3, r2, r3
 8001240:	4a2c      	ldr	r2, [pc, #176]	; (80012f4 <splitData+0xd0>)
 8001242:	4413      	add	r3, r2
 8001244:	2204      	movs	r2, #4
 8001246:	68f9      	ldr	r1, [r7, #12]
 8001248:	4618      	mov	r0, r3
 800124a:	f005 ff47 	bl	80070dc <strncpy>

	token = strtok(NULL, ","); // RouteNo
 800124e:	4927      	ldr	r1, [pc, #156]	; (80012ec <splitData+0xc8>)
 8001250:	2000      	movs	r0, #0
 8001252:	f005 ff57 	bl	8007104 <strtok>
 8001256:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].busRouteno, token,
 8001258:	4b25      	ldr	r3, [pc, #148]	; (80012f0 <splitData+0xcc>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	2232      	movs	r2, #50	; 0x32
 800125e:	fb02 f303 	mul.w	r3, r2, r3
 8001262:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <splitData+0xd0>)
 8001264:	4413      	add	r3, r2
 8001266:	3305      	adds	r3, #5
 8001268:	2204      	movs	r2, #4
 800126a:	68f9      	ldr	r1, [r7, #12]
 800126c:	4618      	mov	r0, r3
 800126e:	f005 ff35 	bl	80070dc <strncpy>
			sizeof(data[dataIdx].busRouteno) - 1);

	token = strtok(NULL, ","); // StopID
 8001272:	491e      	ldr	r1, [pc, #120]	; (80012ec <splitData+0xc8>)
 8001274:	2000      	movs	r0, #0
 8001276:	f005 ff45 	bl	8007104 <strtok>
 800127a:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].busStopID, token,
 800127c:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <splitData+0xcc>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2232      	movs	r2, #50	; 0x32
 8001282:	fb02 f303 	mul.w	r3, r2, r3
 8001286:	3308      	adds	r3, #8
 8001288:	4a1a      	ldr	r2, [pc, #104]	; (80012f4 <splitData+0xd0>)
 800128a:	4413      	add	r3, r2
 800128c:	3302      	adds	r3, #2
 800128e:	2207      	movs	r2, #7
 8001290:	68f9      	ldr	r1, [r7, #12]
 8001292:	4618      	mov	r0, r3
 8001294:	f005 ff22 	bl	80070dc <strncpy>
			sizeof(data[dataIdx].busStopID) - 1);

	token = strtok(NULL, ","); // lati
 8001298:	4914      	ldr	r1, [pc, #80]	; (80012ec <splitData+0xc8>)
 800129a:	2000      	movs	r0, #0
 800129c:	f005 ff32 	bl	8007104 <strtok>
 80012a0:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].lati, token, sizeof(data[dataIdx].lati) - 1);
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <splitData+0xcc>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2232      	movs	r2, #50	; 0x32
 80012a8:	fb02 f303 	mul.w	r3, r2, r3
 80012ac:	3310      	adds	r3, #16
 80012ae:	4a11      	ldr	r2, [pc, #68]	; (80012f4 <splitData+0xd0>)
 80012b0:	4413      	add	r3, r2
 80012b2:	3302      	adds	r3, #2
 80012b4:	220f      	movs	r2, #15
 80012b6:	68f9      	ldr	r1, [r7, #12]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f005 ff0f 	bl	80070dc <strncpy>

	token = strtok(NULL, "!"); // longi
 80012be:	490e      	ldr	r1, [pc, #56]	; (80012f8 <splitData+0xd4>)
 80012c0:	2000      	movs	r0, #0
 80012c2:	f005 ff1f 	bl	8007104 <strtok>
 80012c6:	60f8      	str	r0, [r7, #12]
	strncpy(data[dataIdx].longi, token, sizeof(data[dataIdx].longi) - 1);
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <splitData+0xcc>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2232      	movs	r2, #50	; 0x32
 80012ce:	fb02 f303 	mul.w	r3, r2, r3
 80012d2:	3320      	adds	r3, #32
 80012d4:	4a07      	ldr	r2, [pc, #28]	; (80012f4 <splitData+0xd0>)
 80012d6:	4413      	add	r3, r2
 80012d8:	3302      	adds	r3, #2
 80012da:	220f      	movs	r2, #15
 80012dc:	68f9      	ldr	r1, [r7, #12]
 80012de:	4618      	mov	r0, r3
 80012e0:	f005 fefc 	bl	80070dc <strncpy>
}
 80012e4:	bf00      	nop
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	08009858 	.word	0x08009858
 80012f0:	200020d8 	.word	0x200020d8
 80012f4:	20000388 	.word	0x20000388
 80012f8:	0800985c 	.word	0x0800985c

080012fc <CallData>:

uint32_t CallData(uint32_t address) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b096      	sub	sp, #88	; 0x58
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	char a[70] = { 0, };
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	2242      	movs	r2, #66	; 0x42
 800130e:	2100      	movs	r1, #0
 8001310:	4618      	mov	r0, r3
 8001312:	f005 fec9 	bl	80070a8 <memset>
	int i = 0;
 8001316:	2300      	movs	r3, #0
 8001318:	657b      	str	r3, [r7, #84]	; 0x54
	while (1) {
		a[i] = (char) Flash_Read(address);
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff ff4c 	bl	80011b8 <Flash_Read>
 8001320:	4603      	mov	r3, r0
 8001322:	b2d9      	uxtb	r1, r3
 8001324:	f107 020c 	add.w	r2, r7, #12
 8001328:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800132a:	4413      	add	r3, r2
 800132c:	460a      	mov	r2, r1
 800132e:	701a      	strb	r2, [r3, #0]
		address += 0x02;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	3302      	adds	r3, #2
 8001334:	607b      	str	r3, [r7, #4]
		if (a[i] == 0xFF) {
 8001336:	f107 020c 	add.w	r2, r7, #12
 800133a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800133c:	4413      	add	r3, r2
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2bff      	cmp	r3, #255	; 0xff
 8001342:	d101      	bne.n	8001348 <CallData+0x4c>
			return address;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	e01e      	b.n	8001386 <CallData+0x8a>
		}
		if (a[i] == '!') {
 8001348:	f107 020c 	add.w	r2, r7, #12
 800134c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800134e:	4413      	add	r3, r2
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b21      	cmp	r3, #33	; 0x21
 8001354:	d113      	bne.n	800137e <CallData+0x82>
			splitData(a);
 8001356:	f107 030c 	add.w	r3, r7, #12
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff ff62 	bl	8001224 <splitData>
			dataIdx += 1;
 8001360:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <CallData+0x94>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3301      	adds	r3, #1
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <CallData+0x94>)
 8001368:	6013      	str	r3, [r2, #0]
			i = -1;
 800136a:	f04f 33ff 	mov.w	r3, #4294967295
 800136e:	657b      	str	r3, [r7, #84]	; 0x54
			memset(a, 0, 60);
 8001370:	f107 030c 	add.w	r3, r7, #12
 8001374:	223c      	movs	r2, #60	; 0x3c
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f005 fe95 	bl	80070a8 <memset>
		}
		i += 1;
 800137e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001380:	3301      	adds	r3, #1
 8001382:	657b      	str	r3, [r7, #84]	; 0x54
		a[i] = (char) Flash_Read(address);
 8001384:	e7c9      	b.n	800131a <CallData+0x1e>
	}
}
 8001386:	4618      	mov	r0, r3
 8001388:	3758      	adds	r7, #88	; 0x58
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200020d8 	.word	0x200020d8

08001394 <convertToDecimalDegrees>:

// GPS=======================================================
char latitude[16];
char longitude[16];

double convertToDecimalDegrees(const char *coordinate, char type) {
 8001394:	b5b0      	push	{r4, r5, r7, lr}
 8001396:	b088      	sub	sp, #32
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	70fb      	strb	r3, [r7, #3]
	int degrees;
	double minutes;
	double decimalDegrees;

	if (type == 'L') { // Latitude
 80013a0:	78fb      	ldrb	r3, [r7, #3]
 80013a2:	2b4c      	cmp	r3, #76	; 0x4c
 80013a4:	d116      	bne.n	80013d4 <convertToDecimalDegrees+0x40>
		//    ()
		degrees = (coordinate[0] - '0') * 10 + (coordinate[1] - '0'); // dd
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80013ae:	4613      	mov	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	461a      	mov	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3301      	adds	r3, #1
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	3b30      	subs	r3, #48	; 0x30
 80013c0:	4413      	add	r3, r2
 80013c2:	61fb      	str	r3, [r7, #28]
		//   ()
		minutes = atof(coordinate + 2); // mm.mmmm
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3302      	adds	r3, #2
 80013c8:	4618      	mov	r0, r3
 80013ca:	f004 f935 	bl	8005638 <atof>
 80013ce:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80013d2:	e025      	b.n	8001420 <convertToDecimalDegrees+0x8c>
	} else if (type == 'G') { // Longitude
 80013d4:	78fb      	ldrb	r3, [r7, #3]
 80013d6:	2b47      	cmp	r3, #71	; 0x47
 80013d8:	d11d      	bne.n	8001416 <convertToDecimalDegrees+0x82>
		//    ()
		degrees = (coordinate[0] - '0') * 100 + (coordinate[1] - '0') * 10
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	3b30      	subs	r3, #48	; 0x30
 80013e0:	2264      	movs	r2, #100	; 0x64
 80013e2:	fb02 f103 	mul.w	r1, r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	3301      	adds	r3, #1
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80013f0:	4613      	mov	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	18ca      	adds	r2, r1, r3
				+ (coordinate[2] - '0'); // ddd
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	3302      	adds	r3, #2
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	3b30      	subs	r3, #48	; 0x30
		degrees = (coordinate[0] - '0') * 100 + (coordinate[1] - '0') * 10
 8001402:	4413      	add	r3, r2
 8001404:	61fb      	str	r3, [r7, #28]
		//   ()
		minutes = atof(coordinate + 3); // mm.mmmm
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	3303      	adds	r3, #3
 800140a:	4618      	mov	r0, r3
 800140c:	f004 f914 	bl	8005638 <atof>
 8001410:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001414:	e004      	b.n	8001420 <convertToDecimalDegrees+0x8c>
	} else {
		printf("Invalid type\n");
 8001416:	4811      	ldr	r0, [pc, #68]	; (800145c <convertToDecimalDegrees+0xc8>)
 8001418:	f005 fcb8 	bl	8006d8c <puts>
		return;
 800141c:	bf00      	nop
 800141e:	e017      	b.n	8001450 <convertToDecimalDegrees+0xbc>
	}

	//   
	decimalDegrees = degrees + (minutes / 60.0);
 8001420:	69f8      	ldr	r0, [r7, #28]
 8001422:	f7fe fff9 	bl	8000418 <__aeabi_i2d>
 8001426:	4604      	mov	r4, r0
 8001428:	460d      	mov	r5, r1
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <convertToDecimalDegrees+0xcc>)
 8001430:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001434:	f7ff f984 	bl	8000740 <__aeabi_ddiv>
 8001438:	4602      	mov	r2, r0
 800143a:	460b      	mov	r3, r1
 800143c:	4620      	mov	r0, r4
 800143e:	4629      	mov	r1, r5
 8001440:	f7fe fe9e 	bl	8000180 <__adddf3>
 8001444:	4602      	mov	r2, r0
 8001446:	460b      	mov	r3, r1
 8001448:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return decimalDegrees;
 800144c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	3720      	adds	r7, #32
 8001456:	46bd      	mov	sp, r7
 8001458:	bdb0      	pop	{r4, r5, r7, pc}
 800145a:	bf00      	nop
 800145c:	08009860 	.word	0x08009860
 8001460:	404e0000 	.word	0x404e0000

08001464 <parseGPSData>:

void parseGPSData(uint8_t *buffer, uint16_t size) {
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	; 0x28
 8001468:	af02      	add	r7, sp, #8
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	460b      	mov	r3, r1
 800146e:	807b      	strh	r3, [r7, #2]
	char *nmeaGGA = NULL;
 8001470:	2300      	movs	r3, #0
 8001472:	60fb      	str	r3, [r7, #12]
	double la, lo;
	//printf("%s", (char*)buffer);
	// DMA ?? $GPGGA ?? ??
	nmeaGGA = strstr((char*) buffer, "GLL");
 8001474:	492a      	ldr	r1, [pc, #168]	; (8001520 <parseGPSData+0xbc>)
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f005 fea0 	bl	80071bc <strstr>
 800147c:	60f8      	str	r0, [r7, #12]
	if (nmeaGGA != NULL) {
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d049      	beq.n	8001518 <parseGPSData+0xb4>
		char *token;

		// NMEA ? ???
		token = strtok(nmeaGGA, ",");
 8001484:	4927      	ldr	r1, [pc, #156]	; (8001524 <parseGPSData+0xc0>)
 8001486:	68f8      	ldr	r0, [r7, #12]
 8001488:	f005 fe3c 	bl	8007104 <strtok>
 800148c:	60b8      	str	r0, [r7, #8]

//        // UTC ?? ()
//        token = strtok(NULL, ",");

		// ??
		token = strtok(NULL, ",");
 800148e:	4925      	ldr	r1, [pc, #148]	; (8001524 <parseGPSData+0xc0>)
 8001490:	2000      	movs	r0, #0
 8001492:	f005 fe37 	bl	8007104 <strtok>
 8001496:	60b8      	str	r0, [r7, #8]
		if (token != NULL) {
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00d      	beq.n	80014ba <parseGPSData+0x56>
			strncpy(latitude, token, sizeof(latitude) - 1);
 800149e:	220f      	movs	r2, #15
 80014a0:	68b9      	ldr	r1, [r7, #8]
 80014a2:	4821      	ldr	r0, [pc, #132]	; (8001528 <parseGPSData+0xc4>)
 80014a4:	f005 fe1a 	bl	80070dc <strncpy>
			latitude[sizeof(latitude) - 1] = '\0';
 80014a8:	4b1f      	ldr	r3, [pc, #124]	; (8001528 <parseGPSData+0xc4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	73da      	strb	r2, [r3, #15]
			la = convertToDecimalDegrees(latitude, 'L');
 80014ae:	214c      	movs	r1, #76	; 0x4c
 80014b0:	481d      	ldr	r0, [pc, #116]	; (8001528 <parseGPSData+0xc4>)
 80014b2:	f7ff ff6f 	bl	8001394 <convertToDecimalDegrees>
 80014b6:	e9c7 0106 	strd	r0, r1, [r7, #24]
		}

		// N/S ??
		token = strtok(NULL, ",");
 80014ba:	491a      	ldr	r1, [pc, #104]	; (8001524 <parseGPSData+0xc0>)
 80014bc:	2000      	movs	r0, #0
 80014be:	f005 fe21 	bl	8007104 <strtok>
 80014c2:	60b8      	str	r0, [r7, #8]

		// 
		token = strtok(NULL, ",");
 80014c4:	4917      	ldr	r1, [pc, #92]	; (8001524 <parseGPSData+0xc0>)
 80014c6:	2000      	movs	r0, #0
 80014c8:	f005 fe1c 	bl	8007104 <strtok>
 80014cc:	60b8      	str	r0, [r7, #8]
		if (token != NULL) {
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00d      	beq.n	80014f0 <parseGPSData+0x8c>
			strncpy(longitude, token, sizeof(longitude) - 1);
 80014d4:	220f      	movs	r2, #15
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	4814      	ldr	r0, [pc, #80]	; (800152c <parseGPSData+0xc8>)
 80014da:	f005 fdff 	bl	80070dc <strncpy>
			longitude[sizeof(longitude) - 1] = '\0';
 80014de:	4b13      	ldr	r3, [pc, #76]	; (800152c <parseGPSData+0xc8>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	73da      	strb	r2, [r3, #15]
			lo = convertToDecimalDegrees(longitude, 'G');
 80014e4:	2147      	movs	r1, #71	; 0x47
 80014e6:	4811      	ldr	r0, [pc, #68]	; (800152c <parseGPSData+0xc8>)
 80014e8:	f7ff ff54 	bl	8001394 <convertToDecimalDegrees>
 80014ec:	e9c7 0104 	strd	r0, r1, [r7, #16]
		}

		// E/W ??
		token = strtok(NULL, ",");
 80014f0:	490c      	ldr	r1, [pc, #48]	; (8001524 <parseGPSData+0xc0>)
 80014f2:	2000      	movs	r0, #0
 80014f4:	f005 fe06 	bl	8007104 <strtok>
 80014f8:	60b8      	str	r0, [r7, #8]

		// ??? ? ? 
		printf("\r\nLatitude: %.6f, Longitude: %.6f\r\n", la, lo);
 80014fa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80014fe:	e9cd 2300 	strd	r2, r3, [sp]
 8001502:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001506:	480a      	ldr	r0, [pc, #40]	; (8001530 <parseGPSData+0xcc>)
 8001508:	f005 fbda 	bl	8006cc0 <iprintf>
		CheckGPS(la, lo);
 800150c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001510:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001514:	f000 f810 	bl	8001538 <CheckGPS>
	}
}
 8001518:	bf00      	nop
 800151a:	3720      	adds	r7, #32
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	08009870 	.word	0x08009870
 8001524:	08009858 	.word	0x08009858
 8001528:	200020dc 	.word	0x200020dc
 800152c:	200020ec 	.word	0x200020ec
 8001530:	08009874 	.word	0x08009874
 8001534:	00000000 	.word	0x00000000

08001538 <CheckGPS>:

int checkGPSCnt = 0;

void CheckGPS(double nowLati, double nowLongi) {
 8001538:	b580      	push	{r7, lr}
 800153a:	b088      	sub	sp, #32
 800153c:	af00      	add	r7, sp, #0
 800153e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001542:	e9c7 2300 	strd	r2, r3, [r7]
	double busStopLati = atof(data[nowIdx].lati);
 8001546:	4b3a      	ldr	r3, [pc, #232]	; (8001630 <CheckGPS+0xf8>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2232      	movs	r2, #50	; 0x32
 800154c:	fb02 f303 	mul.w	r3, r2, r3
 8001550:	3310      	adds	r3, #16
 8001552:	4a38      	ldr	r2, [pc, #224]	; (8001634 <CheckGPS+0xfc>)
 8001554:	4413      	add	r3, r2
 8001556:	3302      	adds	r3, #2
 8001558:	4618      	mov	r0, r3
 800155a:	f004 f86d 	bl	8005638 <atof>
 800155e:	e9c7 0106 	strd	r0, r1, [r7, #24]
	double busStopLongi = atof(data[nowIdx].longi);
 8001562:	4b33      	ldr	r3, [pc, #204]	; (8001630 <CheckGPS+0xf8>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2232      	movs	r2, #50	; 0x32
 8001568:	fb02 f303 	mul.w	r3, r2, r3
 800156c:	3320      	adds	r3, #32
 800156e:	4a31      	ldr	r2, [pc, #196]	; (8001634 <CheckGPS+0xfc>)
 8001570:	4413      	add	r3, r2
 8001572:	3302      	adds	r3, #2
 8001574:	4618      	mov	r0, r3
 8001576:	f004 f85f 	bl	8005638 <atof>
 800157a:	e9c7 0104 	strd	r0, r1, [r7, #16]

	if (nowLati >= (busStopLati - 0.00009)
 800157e:	a326      	add	r3, pc, #152	; (adr r3, 8001618 <CheckGPS+0xe0>)
 8001580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001584:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001588:	f7fe fdf8 	bl	800017c <__aeabi_dsub>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001594:	f7ff fa30 	bl	80009f8 <__aeabi_dcmpge>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d100      	bne.n	80015a0 <CheckGPS+0x68>
		if (nowLongi >= (busStopLongi - 0.00011)
				&& nowLongi <= (busStopLongi + 0.00012)) {
			checkGPSCnt++;
		}
	}
}
 800159e:	e037      	b.n	8001610 <CheckGPS+0xd8>
			&& nowLati <= (busStopLati + 0.00009)) {
 80015a0:	a31d      	add	r3, pc, #116	; (adr r3, 8001618 <CheckGPS+0xe0>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015aa:	f7fe fde9 	bl	8000180 <__adddf3>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015b6:	f7ff fa15 	bl	80009e4 <__aeabi_dcmple>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d100      	bne.n	80015c2 <CheckGPS+0x8a>
}
 80015c0:	e026      	b.n	8001610 <CheckGPS+0xd8>
		if (nowLongi >= (busStopLongi - 0.00011)
 80015c2:	a317      	add	r3, pc, #92	; (adr r3, 8001620 <CheckGPS+0xe8>)
 80015c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015cc:	f7fe fdd6 	bl	800017c <__aeabi_dsub>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015d8:	f7ff fa0e 	bl	80009f8 <__aeabi_dcmpge>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d100      	bne.n	80015e4 <CheckGPS+0xac>
}
 80015e2:	e015      	b.n	8001610 <CheckGPS+0xd8>
				&& nowLongi <= (busStopLongi + 0.00012)) {
 80015e4:	a310      	add	r3, pc, #64	; (adr r3, 8001628 <CheckGPS+0xf0>)
 80015e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015ee:	f7fe fdc7 	bl	8000180 <__adddf3>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015fa:	f7ff f9f3 	bl	80009e4 <__aeabi_dcmple>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d100      	bne.n	8001606 <CheckGPS+0xce>
}
 8001604:	e004      	b.n	8001610 <CheckGPS+0xd8>
			checkGPSCnt++;
 8001606:	4b0c      	ldr	r3, [pc, #48]	; (8001638 <CheckGPS+0x100>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	3301      	adds	r3, #1
 800160c:	4a0a      	ldr	r2, [pc, #40]	; (8001638 <CheckGPS+0x100>)
 800160e:	6013      	str	r3, [r2, #0]
}
 8001610:	bf00      	nop
 8001612:	3720      	adds	r7, #32
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	39ffd60f 	.word	0x39ffd60f
 800161c:	3f1797cc 	.word	0x3f1797cc
 8001620:	9c38b04b 	.word	0x9c38b04b
 8001624:	3f1cd5f9 	.word	0x3f1cd5f9
 8001628:	4d551d69 	.word	0x4d551d69
 800162c:	3f1f7510 	.word	0x3f1f7510
 8001630:	200020d4 	.word	0x200020d4
 8001634:	20000388 	.word	0x20000388
 8001638:	200020fc 	.word	0x200020fc

0800163c <SetMode>:
uint8_t LoRaRxBuffer[LoRa_RX_BUFFER_SIZE]; //    
volatile uint8_t LoRaRxEnd = 0; //    
uint8_t LoRaRxData[2]; //    
uint8_t LoRaLen = 0;

void SetMode(uint8_t mode) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	2b03      	cmp	r3, #3
 800164a:	d837      	bhi.n	80016bc <SetMode+0x80>
 800164c:	a201      	add	r2, pc, #4	; (adr r2, 8001654 <SetMode+0x18>)
 800164e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001652:	bf00      	nop
 8001654:	08001665 	.word	0x08001665
 8001658:	0800167b 	.word	0x0800167b
 800165c:	08001691 	.word	0x08001691
 8001660:	080016a7 	.word	0x080016a7
	case 0:
		HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	2101      	movs	r1, #1
 8001668:	4816      	ldr	r0, [pc, #88]	; (80016c4 <SetMode+0x88>)
 800166a:	f001 fd74 	bl	8003156 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_RESET);
 800166e:	2200      	movs	r2, #0
 8001670:	2102      	movs	r1, #2
 8001672:	4814      	ldr	r0, [pc, #80]	; (80016c4 <SetMode+0x88>)
 8001674:	f001 fd6f 	bl	8003156 <HAL_GPIO_WritePin>
		break;
 8001678:	e020      	b.n	80016bc <SetMode+0x80>
	case 1:
		HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_SET);
 800167a:	2201      	movs	r2, #1
 800167c:	2101      	movs	r1, #1
 800167e:	4811      	ldr	r0, [pc, #68]	; (80016c4 <SetMode+0x88>)
 8001680:	f001 fd69 	bl	8003156 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_RESET);
 8001684:	2200      	movs	r2, #0
 8001686:	2102      	movs	r1, #2
 8001688:	480e      	ldr	r0, [pc, #56]	; (80016c4 <SetMode+0x88>)
 800168a:	f001 fd64 	bl	8003156 <HAL_GPIO_WritePin>
		break;
 800168e:	e015      	b.n	80016bc <SetMode+0x80>
	case 2:
		HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_RESET);
 8001690:	2200      	movs	r2, #0
 8001692:	2101      	movs	r1, #1
 8001694:	480b      	ldr	r0, [pc, #44]	; (80016c4 <SetMode+0x88>)
 8001696:	f001 fd5e 	bl	8003156 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_SET);
 800169a:	2201      	movs	r2, #1
 800169c:	2102      	movs	r1, #2
 800169e:	4809      	ldr	r0, [pc, #36]	; (80016c4 <SetMode+0x88>)
 80016a0:	f001 fd59 	bl	8003156 <HAL_GPIO_WritePin>
		break;
 80016a4:	e00a      	b.n	80016bc <SetMode+0x80>
	case 3:
		HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin, GPIO_PIN_SET);
 80016a6:	2201      	movs	r2, #1
 80016a8:	2101      	movs	r1, #1
 80016aa:	4806      	ldr	r0, [pc, #24]	; (80016c4 <SetMode+0x88>)
 80016ac:	f001 fd53 	bl	8003156 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, LORA_M1_Pin, GPIO_PIN_SET);
 80016b0:	2201      	movs	r2, #1
 80016b2:	2102      	movs	r1, #2
 80016b4:	4803      	ldr	r0, [pc, #12]	; (80016c4 <SetMode+0x88>)
 80016b6:	f001 fd4e 	bl	8003156 <HAL_GPIO_WritePin>
		break;
 80016ba:	bf00      	nop
	}
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40010800 	.word	0x40010800

080016c8 <LoRa_SendData>:

void LoRa_SendData(uint8_t *data, uint16_t length) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	460b      	mov	r3, r1
 80016d2:	807b      	strh	r3, [r7, #2]
	// AUX  HIGH     
	while (HAL_GPIO_ReadPin(LORA_AUX_GPIO_Port, LORA_AUX_Pin) == GPIO_PIN_RESET)
 80016d4:	bf00      	nop
 80016d6:	2110      	movs	r1, #16
 80016d8:	4808      	ldr	r0, [pc, #32]	; (80016fc <LoRa_SendData+0x34>)
 80016da:	f001 fd25 	bl	8003128 <HAL_GPIO_ReadPin>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d0f8      	beq.n	80016d6 <LoRa_SendData+0xe>
		;

	//  
	HAL_UART_Transmit(&huart2, data, length, HAL_MAX_DELAY);
 80016e4:	887a      	ldrh	r2, [r7, #2]
 80016e6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ea:	6879      	ldr	r1, [r7, #4]
 80016ec:	4804      	ldr	r0, [pc, #16]	; (8001700 <LoRa_SendData+0x38>)
 80016ee:	f002 ff8d 	bl	800460c <HAL_UART_Transmit>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40010800 	.word	0x40010800
 8001700:	200002b4 	.word	0x200002b4

08001704 <_write>:
uint8_t nmeaBuffer[RX3_BUFFER_SIZE];
uint8_t dataReceived = 0;

uint8_t modeFlag = 0;

int _write(int file, unsigned char *p, int len) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
	if (UART_Print_Port == 0) {
 8001710:	4b13      	ldr	r3, [pc, #76]	; (8001760 <_write+0x5c>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d107      	bne.n	8001728 <_write+0x24>
		HAL_UART_Transmit(&huart1, p, len, 10);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	b29a      	uxth	r2, r3
 800171c:	230a      	movs	r3, #10
 800171e:	68b9      	ldr	r1, [r7, #8]
 8001720:	4810      	ldr	r0, [pc, #64]	; (8001764 <_write+0x60>)
 8001722:	f002 ff73 	bl	800460c <HAL_UART_Transmit>
 8001726:	e016      	b.n	8001756 <_write+0x52>
	} else if (UART_Print_Port == 1) {
 8001728:	4b0d      	ldr	r3, [pc, #52]	; (8001760 <_write+0x5c>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d107      	bne.n	8001740 <_write+0x3c>
		HAL_UART_Transmit(&huart2, p, len, 10);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	b29a      	uxth	r2, r3
 8001734:	230a      	movs	r3, #10
 8001736:	68b9      	ldr	r1, [r7, #8]
 8001738:	480b      	ldr	r0, [pc, #44]	; (8001768 <_write+0x64>)
 800173a:	f002 ff67 	bl	800460c <HAL_UART_Transmit>
 800173e:	e00a      	b.n	8001756 <_write+0x52>
	} else if (UART_Print_Port == 2) {
 8001740:	4b07      	ldr	r3, [pc, #28]	; (8001760 <_write+0x5c>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b02      	cmp	r3, #2
 8001746:	d106      	bne.n	8001756 <_write+0x52>
		HAL_UART_Transmit(&huart3, p, len, 10);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	b29a      	uxth	r2, r3
 800174c:	230a      	movs	r3, #10
 800174e:	68b9      	ldr	r1, [r7, #8]
 8001750:	4806      	ldr	r0, [pc, #24]	; (800176c <_write+0x68>)
 8001752:	f002 ff5b 	bl	800460c <HAL_UART_Transmit>
	}
	return len;
 8001756:	687b      	ldr	r3, [r7, #4]
}
 8001758:	4618      	mov	r0, r3
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20002147 	.word	0x20002147
 8001764:	2000026c 	.word	0x2000026c
 8001768:	200002b4 	.word	0x200002b4
 800176c:	200002fc 	.word	0x200002fc

08001770 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001776:	f000 ff1d 	bl	80025b4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800177a:	f000 f9d9 	bl	8001b30 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800177e:	f000 fae1 	bl	8001d44 <MX_GPIO_Init>
	MX_DMA_Init();
 8001782:	f000 fac1 	bl	8001d08 <MX_DMA_Init>
	MX_I2C1_Init();
 8001786:	f000 fa13 	bl	8001bb0 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 800178a:	f000 fa3f 	bl	8001c0c <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800178e:	f000 fa67 	bl	8001c60 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8001792:	f000 fa8f 	bl	8001cb4 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart1, UART1_Rx_Data, 1);
 8001796:	2201      	movs	r2, #1
 8001798:	49a4      	ldr	r1, [pc, #656]	; (8001a2c <main+0x2bc>)
 800179a:	48a5      	ldr	r0, [pc, #660]	; (8001a30 <main+0x2c0>)
 800179c:	f002 ffb9 	bl	8004712 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart2, LoRaRxData, 1);
 80017a0:	2201      	movs	r2, #1
 80017a2:	49a4      	ldr	r1, [pc, #656]	; (8001a34 <main+0x2c4>)
 80017a4:	48a4      	ldr	r0, [pc, #656]	; (8001a38 <main+0x2c8>)
 80017a6:	f002 ffb4 	bl	8004712 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3, rxBuffer, 1);
 80017aa:	2201      	movs	r2, #1
 80017ac:	49a3      	ldr	r1, [pc, #652]	; (8001a3c <main+0x2cc>)
 80017ae:	48a4      	ldr	r0, [pc, #656]	; (8001a40 <main+0x2d0>)
 80017b0:	f002 ffaf 	bl	8004712 <HAL_UART_Receive_IT>
	setvbuf(stdout, NULL, _IONBF, 0);
 80017b4:	4ba3      	ldr	r3, [pc, #652]	; (8001a44 <main+0x2d4>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6898      	ldr	r0, [r3, #8]
 80017ba:	2300      	movs	r3, #0
 80017bc:	2202      	movs	r2, #2
 80017be:	2100      	movs	r1, #0
 80017c0:	f005 faec 	bl	8006d9c <setvbuf>
	//	printf("HELL WORLD\r\n");
	LCD_Init(LCD_ADDR);
 80017c4:	204e      	movs	r0, #78	; 0x4e
 80017c6:	f7ff fa3b 	bl	8000c40 <LCD_Init>
	LCD_SET_CGRAM(LCD_ADDR, 0x00, BNumber);
 80017ca:	4a9f      	ldr	r2, [pc, #636]	; (8001a48 <main+0x2d8>)
 80017cc:	2100      	movs	r1, #0
 80017ce:	204e      	movs	r0, #78	; 0x4e
 80017d0:	f7ff fa6d 	bl	8000cae <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x01, BUp);
 80017d4:	4a9d      	ldr	r2, [pc, #628]	; (8001a4c <main+0x2dc>)
 80017d6:	2101      	movs	r1, #1
 80017d8:	204e      	movs	r0, #78	; 0x4e
 80017da:	f7ff fa68 	bl	8000cae <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x02, BDown);
 80017de:	4a9c      	ldr	r2, [pc, #624]	; (8001a50 <main+0x2e0>)
 80017e0:	2102      	movs	r1, #2
 80017e2:	204e      	movs	r0, #78	; 0x4e
 80017e4:	f7ff fa63 	bl	8000cae <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x03, BRight);
 80017e8:	4a9a      	ldr	r2, [pc, #616]	; (8001a54 <main+0x2e4>)
 80017ea:	2103      	movs	r1, #3
 80017ec:	204e      	movs	r0, #78	; 0x4e
 80017ee:	f7ff fa5e 	bl	8000cae <LCD_SET_CGRAM>
	LCD_SET_CGRAM(LCD_ADDR, 0x04, BLeft);
 80017f2:	4a99      	ldr	r2, [pc, #612]	; (8001a58 <main+0x2e8>)
 80017f4:	2104      	movs	r1, #4
 80017f6:	204e      	movs	r0, #78	; 0x4e
 80017f8:	f7ff fa59 	bl	8000cae <LCD_SET_CGRAM>
//		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_RIGHT);
//	}
//	LCD_SendData(LCD_ADDR, 1);

	//flash
	uint32_t ModeFlashAddress = 0x0800CB00;  // ???? ??? ?? 
 80017fc:	4b97      	ldr	r3, [pc, #604]	; (8001a5c <main+0x2ec>)
 80017fe:	60bb      	str	r3, [r7, #8]
	uint32_t DataFlashAddress = 0x0800CC00; // ???? ??? ?? 
 8001800:	4b97      	ldr	r3, [pc, #604]	; (8001a60 <main+0x2f0>)
 8001802:	61fb      	str	r3, [r7, #28]
	uint16_t InfoModeFlag = Flash_Read(ModeFlashAddress);
 8001804:	68b8      	ldr	r0, [r7, #8]
 8001806:	f7ff fcd7 	bl	80011b8 <Flash_Read>
 800180a:	4603      	mov	r3, r0
 800180c:	837b      	strh	r3, [r7, #26]
//	Flash_Erase_Page(0x0800DC00);
//	Flash_Erase_Page(0x0800E000);
//	Flash_Erase_Page(0x0800E400);

	//printf("ModeFlag:%d", InfoModeFlag);
	if (InfoModeFlag == 1) {
 800180e:	8b7b      	ldrh	r3, [r7, #26]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d10f      	bne.n	8001834 <main+0xc4>
		strncpy(data[0].busStopID, "44444", sizeof(data[0].busStopID) - 1);
 8001814:	2207      	movs	r2, #7
 8001816:	4993      	ldr	r1, [pc, #588]	; (8001a64 <main+0x2f4>)
 8001818:	4893      	ldr	r0, [pc, #588]	; (8001a68 <main+0x2f8>)
 800181a:	f005 fc5f 	bl	80070dc <strncpy>
		strncpy(data[0].lati, "127.362724", sizeof(data[0].lati) - 1);
 800181e:	220f      	movs	r2, #15
 8001820:	4992      	ldr	r1, [pc, #584]	; (8001a6c <main+0x2fc>)
 8001822:	4893      	ldr	r0, [pc, #588]	; (8001a70 <main+0x300>)
 8001824:	f005 fc5a 	bl	80070dc <strncpy>
		strncpy(data[0].longi, "36.391382", sizeof(data[0].longi) - 1);
 8001828:	220f      	movs	r2, #15
 800182a:	4992      	ldr	r1, [pc, #584]	; (8001a74 <main+0x304>)
 800182c:	4892      	ldr	r0, [pc, #584]	; (8001a78 <main+0x308>)
 800182e:	f005 fc55 	bl	80070dc <strncpy>
 8001832:	e019      	b.n	8001868 <main+0xf8>

		//LCD_Write_Info(data[nowIdx], data[nowIdx + 1]);
	} else if (InfoModeFlag == 0) {
 8001834:	8b7b      	ldrh	r3, [r7, #26]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d10c      	bne.n	8001854 <main+0xe4>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CLEAR); //Clear
 800183a:	2101      	movs	r1, #1
 800183c:	204e      	movs	r0, #78	; 0x4e
 800183e:	f7ff f9db 	bl	8000bf8 <LCD_SendCommand>
		LCD_SendCommand(LCD_ADDR, CMD_LCD_CURSOR_LINE_1);
 8001842:	2180      	movs	r1, #128	; 0x80
 8001844:	204e      	movs	r0, #78	; 0x4e
 8001846:	f7ff f9d7 	bl	8000bf8 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "InputMode");
 800184a:	498c      	ldr	r1, [pc, #560]	; (8001a7c <main+0x30c>)
 800184c:	204e      	movs	r0, #78	; 0x4e
 800184e:	f7ff fa14 	bl	8000c7a <LCD_SendString>
 8001852:	e009      	b.n	8001868 <main+0xf8>
	} else {
		InfoModeFlag = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	837b      	strh	r3, [r7, #26]
		Flash_Unlock();
 8001858:	f7ff fb0c 	bl	8000e74 <Flash_Unlock>
		Flash_Write(ModeFlashAddress, 0);
 800185c:	2100      	movs	r1, #0
 800185e:	68b8      	ldr	r0, [r7, #8]
 8001860:	f7ff fb28 	bl	8000eb4 <Flash_Write>
		Flash_Lock();
 8001864:	f7ff fb18 	bl	8000e98 <Flash_Lock>
	}

	HAL_UART_Receive_DMA(&huart3, rxBuffer, RX3_BUFFER_SIZE);
 8001868:	f44f 7280 	mov.w	r2, #256	; 0x100
 800186c:	4973      	ldr	r1, [pc, #460]	; (8001a3c <main+0x2cc>)
 800186e:	4874      	ldr	r0, [pc, #464]	; (8001a40 <main+0x2d0>)
 8001870:	f002 ff74 	bl	800475c <HAL_UART_Receive_DMA>

	//LoRa ================================================================
	SetMode(0);
 8001874:	2000      	movs	r0, #0
 8001876:	f7ff fee1 	bl	800163c <SetMode>



	//FW===================================================================
	modeFlag = !HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15);
 800187a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800187e:	4880      	ldr	r0, [pc, #512]	; (8001a80 <main+0x310>)
 8001880:	f001 fc52 	bl	8003128 <HAL_GPIO_ReadPin>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	bf0c      	ite	eq
 800188a:	2301      	moveq	r3, #1
 800188c:	2300      	movne	r3, #0
 800188e:	b2db      	uxtb	r3, r3
 8001890:	461a      	mov	r2, r3
 8001892:	4b7c      	ldr	r3, [pc, #496]	; (8001a84 <main+0x314>)
 8001894:	701a      	strb	r2, [r3, #0]

	GPSTick = HAL_GetTick();
 8001896:	f000 fee5 	bl	8002664 <HAL_GetTick>
 800189a:	4603      	mov	r3, r0
 800189c:	4a7a      	ldr	r2, [pc, #488]	; (8001a88 <main+0x318>)
 800189e:	6013      	str	r3, [r2, #0]
	LoRaTick = HAL_GetTick();
 80018a0:	f000 fee0 	bl	8002664 <HAL_GetTick>
 80018a4:	4603      	mov	r3, r0
 80018a6:	4a79      	ldr	r2, [pc, #484]	; (8001a8c <main+0x31c>)
 80018a8:	6013      	str	r3, [r2, #0]
//		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8); //BUZZER
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9); //Debug LED
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13); //Stop LED
//		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14); //GPS LED

		if (!modeFlag) { //Local Mode
 80018aa:	4b76      	ldr	r3, [pc, #472]	; (8001a84 <main+0x314>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	f040 80aa 	bne.w	8001a08 <main+0x298>
			if (InfoModeFlag == 1){
 80018b4:	8b7b      	ldrh	r3, [r7, #26]
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d103      	bne.n	80018c2 <main+0x152>
				DataFlashAddress = CallData(DataFlashAddress);
 80018ba:	69f8      	ldr	r0, [r7, #28]
 80018bc:	f7ff fd1e 	bl	80012fc <CallData>
 80018c0:	61f8      	str	r0, [r7, #28]
			}
			while (1) {
				if (UART1_Rx_End) {
 80018c2:	4b73      	ldr	r3, [pc, #460]	; (8001a90 <main+0x320>)
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d054      	beq.n	8001974 <main+0x204>
					//printf("Echo\r\n");
					if (!strcmp(UART1_Rx_Buffer, "Input")) {
 80018ca:	4972      	ldr	r1, [pc, #456]	; (8001a94 <main+0x324>)
 80018cc:	4872      	ldr	r0, [pc, #456]	; (8001a98 <main+0x328>)
 80018ce:	f7fe fc3f 	bl	8000150 <strcmp>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10b      	bne.n	80018f0 <main+0x180>
						Flash_Erase_Page(ModeFlashAddress);
 80018d8:	68b8      	ldr	r0, [r7, #8]
 80018da:	f7ff fc79 	bl	80011d0 <Flash_Erase_Page>
						Flash_Unlock();
 80018de:	f7ff fac9 	bl	8000e74 <Flash_Unlock>
						Flash_Write(ModeFlashAddress, (uint8_t) 0);
 80018e2:	2100      	movs	r1, #0
 80018e4:	68b8      	ldr	r0, [r7, #8]
 80018e6:	f7ff fae5 	bl	8000eb4 <Flash_Write>
						Flash_Lock();
 80018ea:	f7ff fad5 	bl	8000e98 <Flash_Lock>
 80018ee:	e02d      	b.n	800194c <main+0x1dc>
					} else if (!strcmp(UART1_Rx_Buffer, "OutPut")) {
 80018f0:	496a      	ldr	r1, [pc, #424]	; (8001a9c <main+0x32c>)
 80018f2:	4869      	ldr	r0, [pc, #420]	; (8001a98 <main+0x328>)
 80018f4:	f7fe fc2c 	bl	8000150 <strcmp>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d10b      	bne.n	8001916 <main+0x1a6>
						Flash_Erase_Page(ModeFlashAddress);
 80018fe:	68b8      	ldr	r0, [r7, #8]
 8001900:	f7ff fc66 	bl	80011d0 <Flash_Erase_Page>
						Flash_Unlock();
 8001904:	f7ff fab6 	bl	8000e74 <Flash_Unlock>
						Flash_Write(ModeFlashAddress, 1);
 8001908:	2101      	movs	r1, #1
 800190a:	68b8      	ldr	r0, [r7, #8]
 800190c:	f7ff fad2 	bl	8000eb4 <Flash_Write>
						Flash_Lock();
 8001910:	f7ff fac2 	bl	8000e98 <Flash_Lock>
 8001914:	e01a      	b.n	800194c <main+0x1dc>
					} else if ((!strncmp(UART1_Rx_Buffer, "Data", 4)
 8001916:	2204      	movs	r2, #4
 8001918:	4961      	ldr	r1, [pc, #388]	; (8001aa0 <main+0x330>)
 800191a:	485f      	ldr	r0, [pc, #380]	; (8001a98 <main+0x328>)
 800191c:	f005 fbcc 	bl	80070b8 <strncmp>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d007      	beq.n	8001936 <main+0x1c6>
							|| !strncmp(UART1_Rx_Buffer, "data", 4))
 8001926:	2204      	movs	r2, #4
 8001928:	495e      	ldr	r1, [pc, #376]	; (8001aa4 <main+0x334>)
 800192a:	485b      	ldr	r0, [pc, #364]	; (8001a98 <main+0x328>)
 800192c:	f005 fbc4 	bl	80070b8 <strncmp>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10a      	bne.n	800194c <main+0x1dc>
							&& InfoModeFlag == 0) {
 8001936:	8b7b      	ldrh	r3, [r7, #26]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d107      	bne.n	800194c <main+0x1dc>
						DataFlashAddress = Flash_Write_Data(DataFlashAddress,
 800193c:	4956      	ldr	r1, [pc, #344]	; (8001a98 <main+0x328>)
 800193e:	69f8      	ldr	r0, [r7, #28]
 8001940:	f7ff fb1a 	bl	8000f78 <Flash_Write_Data>
 8001944:	61f8      	str	r0, [r7, #28]
								UART1_Rx_Buffer);
						//printf("Data\r\n");
						printf("N\r\n");
 8001946:	4858      	ldr	r0, [pc, #352]	; (8001aa8 <main+0x338>)
 8001948:	f005 fa20 	bl	8006d8c <puts>
					}
					//HAL_UART_Transmit(&huart1, UART1_Rx_Buffer, UART1_Len, 2);
					for (int i = 0; i < 50; i++) {
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	e007      	b.n	8001962 <main+0x1f2>
						UART1_Rx_Buffer[i] = '\0';
 8001952:	4a51      	ldr	r2, [pc, #324]	; (8001a98 <main+0x328>)
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	4413      	add	r3, r2
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 50; i++) {
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	3301      	adds	r3, #1
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2b31      	cmp	r3, #49	; 0x31
 8001966:	ddf4      	ble.n	8001952 <main+0x1e2>
					}
					UART1_Len = 0;
 8001968:	4b50      	ldr	r3, [pc, #320]	; (8001aac <main+0x33c>)
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
					UART1_Rx_End = 0;
 800196e:	4b48      	ldr	r3, [pc, #288]	; (8001a90 <main+0x320>)
 8001970:	2200      	movs	r2, #0
 8001972:	701a      	strb	r2, [r3, #0]
				}

				if (InfoModeFlag) {
 8001974:	8b7b      	ldrh	r3, [r7, #26]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d0a3      	beq.n	80018c2 <main+0x152>
					if (dataReceived) {
 800197a:	4b4d      	ldr	r3, [pc, #308]	; (8001ab0 <main+0x340>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d007      	beq.n	8001992 <main+0x222>
						parseGPSData(rxBuffer, RX3_BUFFER_SIZE);
 8001982:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001986:	482d      	ldr	r0, [pc, #180]	; (8001a3c <main+0x2cc>)
 8001988:	f7ff fd6c 	bl	8001464 <parseGPSData>
						dataReceived = 0;
 800198c:	4b48      	ldr	r3, [pc, #288]	; (8001ab0 <main+0x340>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
					}
					if (LoRaRxEnd) {
 8001992:	4b48      	ldr	r3, [pc, #288]	; (8001ab4 <main+0x344>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	b2db      	uxtb	r3, r3
 8001998:	2b00      	cmp	r3, #0
 800199a:	d017      	beq.n	80019cc <main+0x25c>
						printf("LoRa : %s\r\n", LoRaRxBuffer);
 800199c:	4946      	ldr	r1, [pc, #280]	; (8001ab8 <main+0x348>)
 800199e:	4847      	ldr	r0, [pc, #284]	; (8001abc <main+0x34c>)
 80019a0:	f005 f98e 	bl	8006cc0 <iprintf>
						for (int i = 0; i < LoRa_RX_BUFFER_SIZE; i++) {
 80019a4:	2300      	movs	r3, #0
 80019a6:	613b      	str	r3, [r7, #16]
 80019a8:	e007      	b.n	80019ba <main+0x24a>
							LoRaRxBuffer[i] = '\0';
 80019aa:	4a43      	ldr	r2, [pc, #268]	; (8001ab8 <main+0x348>)
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	4413      	add	r3, r2
 80019b0:	2200      	movs	r2, #0
 80019b2:	701a      	strb	r2, [r3, #0]
						for (int i = 0; i < LoRa_RX_BUFFER_SIZE; i++) {
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	3301      	adds	r3, #1
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	2b3f      	cmp	r3, #63	; 0x3f
 80019be:	ddf4      	ble.n	80019aa <main+0x23a>
						}
						LoRaLen = 0;
 80019c0:	4b3f      	ldr	r3, [pc, #252]	; (8001ac0 <main+0x350>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	701a      	strb	r2, [r3, #0]
						LoRaRxEnd = 0; //    
 80019c6:	4b3b      	ldr	r3, [pc, #236]	; (8001ab4 <main+0x344>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	701a      	strb	r2, [r3, #0]

					}
					if (HAL_GetTick() - GPSTick >= 2000) {
 80019cc:	f000 fe4a 	bl	8002664 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	4b2d      	ldr	r3, [pc, #180]	; (8001a88 <main+0x318>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80019dc:	f4ff af71 	bcc.w	80018c2 <main+0x152>
						GPSTick = HAL_GetTick();
 80019e0:	f000 fe40 	bl	8002664 <HAL_GetTick>
 80019e4:	4603      	mov	r3, r0
 80019e6:	4a28      	ldr	r2, [pc, #160]	; (8001a88 <main+0x318>)
 80019e8:	6013      	str	r3, [r2, #0]
						if (checkGPSCnt >= 4) {
 80019ea:	4b36      	ldr	r3, [pc, #216]	; (8001ac4 <main+0x354>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2b03      	cmp	r3, #3
 80019f0:	dd06      	ble.n	8001a00 <main+0x290>
							nowIdx++;
 80019f2:	4b35      	ldr	r3, [pc, #212]	; (8001ac8 <main+0x358>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	3301      	adds	r3, #1
 80019f8:	4a33      	ldr	r2, [pc, #204]	; (8001ac8 <main+0x358>)
 80019fa:	6013      	str	r3, [r2, #0]
							updateLCD();
 80019fc:	f7ff f9e8 	bl	8000dd0 <updateLCD>
						}
						checkGPSCnt = 0;
 8001a00:	4b30      	ldr	r3, [pc, #192]	; (8001ac4 <main+0x354>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
				if (UART1_Rx_End) {
 8001a06:	e75c      	b.n	80018c2 <main+0x152>
				}
			}
		}

		else{ //Remote Mode
			uint8_t data[] = {0x02, 'h', 'a', 'h', 'a', 0x03};
 8001a08:	4a30      	ldr	r2, [pc, #192]	; (8001acc <main+0x35c>)
 8001a0a:	463b      	mov	r3, r7
 8001a0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a10:	6018      	str	r0, [r3, #0]
 8001a12:	3304      	adds	r3, #4
 8001a14:	8019      	strh	r1, [r3, #0]
			while(1){
				if (UART1_Rx_End) {
 8001a16:	4b1e      	ldr	r3, [pc, #120]	; (8001a90 <main+0x320>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d06b      	beq.n	8001af6 <main+0x386>
					printf("Re:%s!!!!\r\n", UART1_Rx_Buffer);
 8001a1e:	491e      	ldr	r1, [pc, #120]	; (8001a98 <main+0x328>)
 8001a20:	482b      	ldr	r0, [pc, #172]	; (8001ad0 <main+0x360>)
 8001a22:	f005 f94d 	bl	8006cc0 <iprintf>
					for (int i = 0; i < 50; i++) {
 8001a26:	2300      	movs	r3, #0
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	e05b      	b.n	8001ae4 <main+0x374>
 8001a2c:	20002148 	.word	0x20002148
 8001a30:	2000026c 	.word	0x2000026c
 8001a34:	20002144 	.word	0x20002144
 8001a38:	200002b4 	.word	0x200002b4
 8001a3c:	20002180 	.word	0x20002180
 8001a40:	200002fc 	.word	0x200002fc
 8001a44:	200001f8 	.word	0x200001f8
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	20000008 	.word	0x20000008
 8001a50:	20000010 	.word	0x20000010
 8001a54:	20000018 	.word	0x20000018
 8001a58:	20000020 	.word	0x20000020
 8001a5c:	0800cb00 	.word	0x0800cb00
 8001a60:	0800cc00 	.word	0x0800cc00
 8001a64:	08009898 	.word	0x08009898
 8001a68:	20000392 	.word	0x20000392
 8001a6c:	080098a0 	.word	0x080098a0
 8001a70:	2000039a 	.word	0x2000039a
 8001a74:	080098ac 	.word	0x080098ac
 8001a78:	200003aa 	.word	0x200003aa
 8001a7c:	080098b8 	.word	0x080098b8
 8001a80:	40010800 	.word	0x40010800
 8001a84:	20002281 	.word	0x20002281
 8001a88:	20002284 	.word	0x20002284
 8001a8c:	20002288 	.word	0x20002288
 8001a90:	2000217f 	.word	0x2000217f
 8001a94:	080098c4 	.word	0x080098c4
 8001a98:	2000214c 	.word	0x2000214c
 8001a9c:	080098cc 	.word	0x080098cc
 8001aa0:	080098d4 	.word	0x080098d4
 8001aa4:	080098dc 	.word	0x080098dc
 8001aa8:	080098e4 	.word	0x080098e4
 8001aac:	2000217e 	.word	0x2000217e
 8001ab0:	20002280 	.word	0x20002280
 8001ab4:	20002140 	.word	0x20002140
 8001ab8:	20002100 	.word	0x20002100
 8001abc:	080098e8 	.word	0x080098e8
 8001ac0:	20002146 	.word	0x20002146
 8001ac4:	200020fc 	.word	0x200020fc
 8001ac8:	200020d4 	.word	0x200020d4
 8001acc:	08009900 	.word	0x08009900
 8001ad0:	080098f4 	.word	0x080098f4
						UART1_Rx_Buffer[i] = '\0';
 8001ad4:	4a12      	ldr	r2, [pc, #72]	; (8001b20 <main+0x3b0>)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	4413      	add	r3, r2
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 50; i++) {
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2b31      	cmp	r3, #49	; 0x31
 8001ae8:	ddf4      	ble.n	8001ad4 <main+0x364>
					}
					UART1_Len = 0;
 8001aea:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <main+0x3b4>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]
					UART1_Rx_End = 0;
 8001af0:	4b0d      	ldr	r3, [pc, #52]	; (8001b28 <main+0x3b8>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	701a      	strb	r2, [r3, #0]
				}
				if (HAL_GetTick() - LoRaTick >= 3000) {
 8001af6:	f000 fdb5 	bl	8002664 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	4b0b      	ldr	r3, [pc, #44]	; (8001b2c <main+0x3bc>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d985      	bls.n	8001a16 <main+0x2a6>
					LoRaTick = HAL_GetTick();
 8001b0a:	f000 fdab 	bl	8002664 <HAL_GetTick>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4a06      	ldr	r2, [pc, #24]	; (8001b2c <main+0x3bc>)
 8001b12:	6013      	str	r3, [r2, #0]
					LoRa_SendData(data, sizeof(data) - 1);
 8001b14:	463b      	mov	r3, r7
 8001b16:	2105      	movs	r1, #5
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fdd5 	bl	80016c8 <LoRa_SendData>
				if (UART1_Rx_End) {
 8001b1e:	e77a      	b.n	8001a16 <main+0x2a6>
 8001b20:	2000214c 	.word	0x2000214c
 8001b24:	2000217e 	.word	0x2000217e
 8001b28:	2000217f 	.word	0x2000217f
 8001b2c:	20002288 	.word	0x20002288

08001b30 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b090      	sub	sp, #64	; 0x40
 8001b34:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b36:	f107 0318 	add.w	r3, r7, #24
 8001b3a:	2228      	movs	r2, #40	; 0x28
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f005 fab2 	bl	80070a8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b44:	1d3b      	adds	r3, r7, #4
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
 8001b50:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b52:	2302      	movs	r3, #2
 8001b54:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b56:	2301      	movs	r3, #1
 8001b58:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b5a:	2310      	movs	r3, #16
 8001b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b62:	2300      	movs	r3, #0
 8001b64:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001b66:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001b6c:	f107 0318 	add.w	r3, r7, #24
 8001b70:	4618      	mov	r0, r3
 8001b72:	f002 f8eb 	bl	8003d4c <HAL_RCC_OscConfig>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <SystemClock_Config+0x50>
		Error_Handler();
 8001b7c:	f000 fa66 	bl	800204c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001b80:	230f      	movs	r3, #15
 8001b82:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b84:	2302      	movs	r3, #2
 8001b86:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001b94:	1d3b      	adds	r3, r7, #4
 8001b96:	2100      	movs	r1, #0
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f002 fb59 	bl	8004250 <HAL_RCC_ClockConfig>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <SystemClock_Config+0x78>
		Error_Handler();
 8001ba4:	f000 fa52 	bl	800204c <Error_Handler>
	}
}
 8001ba8:	bf00      	nop
 8001baa:	3740      	adds	r7, #64	; 0x40
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001bb4:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001bb6:	4a13      	ldr	r2, [pc, #76]	; (8001c04 <MX_I2C1_Init+0x54>)
 8001bb8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001bba:	4b11      	ldr	r3, [pc, #68]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001bbc:	4a12      	ldr	r2, [pc, #72]	; (8001c08 <MX_I2C1_Init+0x58>)
 8001bbe:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bcc:	4b0c      	ldr	r3, [pc, #48]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001bce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bd2:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001bda:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001be0:	4b07      	ldr	r3, [pc, #28]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001bec:	4804      	ldr	r0, [pc, #16]	; (8001c00 <MX_I2C1_Init+0x50>)
 8001bee:	f001 fae3 	bl	80031b8 <HAL_I2C_Init>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001bf8:	f000 fa28 	bl	800204c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000218 	.word	0x20000218
 8001c04:	40005400 	.word	0x40005400
 8001c08:	000186a0 	.word	0x000186a0

08001c0c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001c10:	4b11      	ldr	r3, [pc, #68]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c12:	4a12      	ldr	r2, [pc, #72]	; (8001c5c <MX_USART1_UART_Init+0x50>)
 8001c14:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001c16:	4b10      	ldr	r3, [pc, #64]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c1c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001c2a:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c32:	220c      	movs	r2, #12
 8001c34:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c36:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001c42:	4805      	ldr	r0, [pc, #20]	; (8001c58 <MX_USART1_UART_Init+0x4c>)
 8001c44:	f002 fc92 	bl	800456c <HAL_UART_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001c4e:	f000 f9fd 	bl	800204c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001c52:	bf00      	nop
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	2000026c 	.word	0x2000026c
 8001c5c:	40013800 	.word	0x40013800

08001c60 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001c64:	4b11      	ldr	r3, [pc, #68]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c66:	4a12      	ldr	r2, [pc, #72]	; (8001cb0 <MX_USART2_UART_Init+0x50>)
 8001c68:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8001c6a:	4b10      	ldr	r3, [pc, #64]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c6c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c70:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c72:	4b0e      	ldr	r3, [pc, #56]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001c84:	4b09      	ldr	r3, [pc, #36]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c86:	220c      	movs	r2, #12
 8001c88:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c8a:	4b08      	ldr	r3, [pc, #32]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001c96:	4805      	ldr	r0, [pc, #20]	; (8001cac <MX_USART2_UART_Init+0x4c>)
 8001c98:	f002 fc68 	bl	800456c <HAL_UART_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8001ca2:	f000 f9d3 	bl	800204c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	200002b4 	.word	0x200002b4
 8001cb0:	40004400 	.word	0x40004400

08001cb4 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001cb8:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001cba:	4a12      	ldr	r2, [pc, #72]	; (8001d04 <MX_USART3_UART_Init+0x50>)
 8001cbc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001cc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cc4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001cd8:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001cda:	220c      	movs	r2, #12
 8001cdc:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cde:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce4:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001cea:	4805      	ldr	r0, [pc, #20]	; (8001d00 <MX_USART3_UART_Init+0x4c>)
 8001cec:	f002 fc3e 	bl	800456c <HAL_UART_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_USART3_UART_Init+0x46>
		Error_Handler();
 8001cf6:	f000 f9a9 	bl	800204c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200002fc 	.word	0x200002fc
 8001d04:	40004800 	.word	0x40004800

08001d08 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001d0e:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <MX_DMA_Init+0x38>)
 8001d10:	695b      	ldr	r3, [r3, #20]
 8001d12:	4a0b      	ldr	r2, [pc, #44]	; (8001d40 <MX_DMA_Init+0x38>)
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	6153      	str	r3, [r2, #20]
 8001d1a:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <MX_DMA_Init+0x38>)
 8001d1c:	695b      	ldr	r3, [r3, #20]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	607b      	str	r3, [r7, #4]
 8001d24:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001d26:	2200      	movs	r2, #0
 8001d28:	2100      	movs	r1, #0
 8001d2a:	200d      	movs	r0, #13
 8001d2c:	f000 fd9f 	bl	800286e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001d30:	200d      	movs	r0, #13
 8001d32:	f000 fdb8 	bl	80028a6 <HAL_NVIC_EnableIRQ>

}
 8001d36:	bf00      	nop
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40021000 	.word	0x40021000

08001d44 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001d4a:	f107 0308 	add.w	r3, r7, #8
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001d58:	4b47      	ldr	r3, [pc, #284]	; (8001e78 <MX_GPIO_Init+0x134>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	4a46      	ldr	r2, [pc, #280]	; (8001e78 <MX_GPIO_Init+0x134>)
 8001d5e:	f043 0304 	orr.w	r3, r3, #4
 8001d62:	6193      	str	r3, [r2, #24]
 8001d64:	4b44      	ldr	r3, [pc, #272]	; (8001e78 <MX_GPIO_Init+0x134>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	607b      	str	r3, [r7, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001d70:	4b41      	ldr	r3, [pc, #260]	; (8001e78 <MX_GPIO_Init+0x134>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	4a40      	ldr	r2, [pc, #256]	; (8001e78 <MX_GPIO_Init+0x134>)
 8001d76:	f043 0308 	orr.w	r3, r3, #8
 8001d7a:	6193      	str	r3, [r2, #24]
 8001d7c:	4b3e      	ldr	r3, [pc, #248]	; (8001e78 <MX_GPIO_Init+0x134>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	603b      	str	r3, [r7, #0]
 8001d86:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LORA_M0_Pin | LORA_M1_Pin | LAMP2_Pin | LAMP1_Pin,
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f641 0103 	movw	r1, #6147	; 0x1803
 8001d8e:	483b      	ldr	r0, [pc, #236]	; (8001e7c <MX_GPIO_Init+0x138>)
 8001d90:	f001 f9e1 	bl	8003156 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001d94:	2200      	movs	r2, #0
 8001d96:	f44f 41c6 	mov.w	r1, #25344	; 0x6300
 8001d9a:	4839      	ldr	r0, [pc, #228]	; (8001e80 <MX_GPIO_Init+0x13c>)
 8001d9c:	f001 f9db 	bl	8003156 <HAL_GPIO_WritePin>
	STOP_LED_Pin | GPS_LED_Pin | BUZZER_Pin | DBG_LED_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pins : LORA_M0_Pin LORA_M1_Pin LAMP2_Pin LAMP1_Pin */
	GPIO_InitStruct.Pin = LORA_M0_Pin | LORA_M1_Pin | LAMP2_Pin | LAMP1_Pin;
 8001da0:	f641 0303 	movw	r3, #6147	; 0x1803
 8001da4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da6:	2301      	movs	r3, #1
 8001da8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dae:	2302      	movs	r3, #2
 8001db0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db2:	f107 0308 	add.w	r3, r7, #8
 8001db6:	4619      	mov	r1, r3
 8001db8:	4830      	ldr	r0, [pc, #192]	; (8001e7c <MX_GPIO_Init+0x138>)
 8001dba:	f001 f831 	bl	8002e20 <HAL_GPIO_Init>

	/*Configure GPIO pin : LORA_AUX_Pin */
	GPIO_InitStruct.Pin = LORA_AUX_Pin;
 8001dbe:	2310      	movs	r3, #16
 8001dc0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LORA_AUX_GPIO_Port, &GPIO_InitStruct);
 8001dca:	f107 0308 	add.w	r3, r7, #8
 8001dce:	4619      	mov	r1, r3
 8001dd0:	482a      	ldr	r0, [pc, #168]	; (8001e7c <MX_GPIO_Init+0x138>)
 8001dd2:	f001 f825 	bl	8002e20 <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN1_Pin BTN2_Pin BTN3_Pin */
	GPIO_InitStruct.Pin = BTN1_Pin | BTN2_Pin | BTN3_Pin;
 8001dd6:	23e0      	movs	r3, #224	; 0xe0
 8001dd8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dda:	4b2a      	ldr	r3, [pc, #168]	; (8001e84 <MX_GPIO_Init+0x140>)
 8001ddc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de2:	f107 0308 	add.w	r3, r7, #8
 8001de6:	4619      	mov	r1, r3
 8001de8:	4824      	ldr	r0, [pc, #144]	; (8001e7c <MX_GPIO_Init+0x138>)
 8001dea:	f001 f819 	bl	8002e20 <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN4_Pin BTN5_Pin */
	GPIO_InitStruct.Pin = BTN4_Pin | BTN5_Pin;
 8001dee:	2303      	movs	r3, #3
 8001df0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001df2:	4b24      	ldr	r3, [pc, #144]	; (8001e84 <MX_GPIO_Init+0x140>)
 8001df4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfa:	f107 0308 	add.w	r3, r7, #8
 8001dfe:	4619      	mov	r1, r3
 8001e00:	481f      	ldr	r0, [pc, #124]	; (8001e80 <MX_GPIO_Init+0x13c>)
 8001e02:	f001 f80d 	bl	8002e20 <HAL_GPIO_Init>

	/*Configure GPIO pins : STOP_LED_Pin GPS_LED_Pin BUZZER_Pin DBG_LED_Pin */
	GPIO_InitStruct.Pin = STOP_LED_Pin | GPS_LED_Pin | BUZZER_Pin | DBG_LED_Pin;
 8001e06:	f44f 43c6 	mov.w	r3, #25344	; 0x6300
 8001e0a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e14:	2302      	movs	r3, #2
 8001e16:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e18:	f107 0308 	add.w	r3, r7, #8
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4818      	ldr	r0, [pc, #96]	; (8001e80 <MX_GPIO_Init+0x13c>)
 8001e20:	f000 fffe 	bl	8002e20 <HAL_GPIO_Init>

	/*Configure GPIO pin : MODE_SLCT_Pin */
	GPIO_InitStruct.Pin = MODE_SLCT_Pin;
 8001e24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e28:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(MODE_SLCT_GPIO_Port, &GPIO_InitStruct);
 8001e32:	f107 0308 	add.w	r3, r7, #8
 8001e36:	4619      	mov	r1, r3
 8001e38:	4810      	ldr	r0, [pc, #64]	; (8001e7c <MX_GPIO_Init+0x138>)
 8001e3a:	f000 fff1 	bl	8002e20 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2100      	movs	r1, #0
 8001e42:	2006      	movs	r0, #6
 8001e44:	f000 fd13 	bl	800286e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001e48:	2006      	movs	r0, #6
 8001e4a:	f000 fd2c 	bl	80028a6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2100      	movs	r1, #0
 8001e52:	2007      	movs	r0, #7
 8001e54:	f000 fd0b 	bl	800286e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001e58:	2007      	movs	r0, #7
 8001e5a:	f000 fd24 	bl	80028a6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	2017      	movs	r0, #23
 8001e64:	f000 fd03 	bl	800286e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001e68:	2017      	movs	r0, #23
 8001e6a:	f000 fd1c 	bl	80028a6 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001e6e:	bf00      	nop
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	40010800 	.word	0x40010800
 8001e80:	40010c00 	.word	0x40010c00
 8001e84:	10110000 	.word	0x10110000

08001e88 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_5) {
 8001e92:	88fb      	ldrh	r3, [r7, #6]
 8001e94:	2b20      	cmp	r3, #32
 8001e96:	d103      	bne.n	8001ea0 <HAL_GPIO_EXTI_Callback+0x18>
		printf("0x020,10x03\r\n");
 8001e98:	4811      	ldr	r0, [pc, #68]	; (8001ee0 <HAL_GPIO_EXTI_Callback+0x58>)
 8001e9a:	f004 ff77 	bl	8006d8c <puts>
	} else if (GPIO_Pin == GPIO_PIN_0) {
		printf("0x023,10x03\r\n");
	} else if (GPIO_Pin == GPIO_PIN_1) {
		printf("0x024,10x03\r\n ");
	}
}
 8001e9e:	e01a      	b.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_6) {
 8001ea0:	88fb      	ldrh	r3, [r7, #6]
 8001ea2:	2b40      	cmp	r3, #64	; 0x40
 8001ea4:	d103      	bne.n	8001eae <HAL_GPIO_EXTI_Callback+0x26>
		printf("0x021,10x03\r\n");
 8001ea6:	480f      	ldr	r0, [pc, #60]	; (8001ee4 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001ea8:	f004 ff70 	bl	8006d8c <puts>
}
 8001eac:	e013      	b.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_7) {
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	2b80      	cmp	r3, #128	; 0x80
 8001eb2:	d103      	bne.n	8001ebc <HAL_GPIO_EXTI_Callback+0x34>
		printf("0x022,10x03\r\n");
 8001eb4:	480c      	ldr	r0, [pc, #48]	; (8001ee8 <HAL_GPIO_EXTI_Callback+0x60>)
 8001eb6:	f004 ff69 	bl	8006d8c <puts>
}
 8001eba:	e00c      	b.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_0) {
 8001ebc:	88fb      	ldrh	r3, [r7, #6]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d103      	bne.n	8001eca <HAL_GPIO_EXTI_Callback+0x42>
		printf("0x023,10x03\r\n");
 8001ec2:	480a      	ldr	r0, [pc, #40]	; (8001eec <HAL_GPIO_EXTI_Callback+0x64>)
 8001ec4:	f004 ff62 	bl	8006d8c <puts>
}
 8001ec8:	e005      	b.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x4e>
	} else if (GPIO_Pin == GPIO_PIN_1) {
 8001eca:	88fb      	ldrh	r3, [r7, #6]
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d102      	bne.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x4e>
		printf("0x024,10x03\r\n ");
 8001ed0:	4807      	ldr	r0, [pc, #28]	; (8001ef0 <HAL_GPIO_EXTI_Callback+0x68>)
 8001ed2:	f004 fef5 	bl	8006cc0 <iprintf>
}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	08009908 	.word	0x08009908
 8001ee4:	08009918 	.word	0x08009918
 8001ee8:	08009928 	.word	0x08009928
 8001eec:	08009938 	.word	0x08009938
 8001ef0:	08009948 	.word	0x08009948

08001ef4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
	static uint8_t UART1_Chk = 0;
	static uint16_t index = 0;
	static uint8_t LoRaChk = 0;
	static uint16_t LoRaIdx = 0;
	if (huart->Instance == USART1) {
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a42      	ldr	r2, [pc, #264]	; (800200c <HAL_UART_RxCpltCallback+0x118>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d138      	bne.n	8001f78 <HAL_UART_RxCpltCallback+0x84>
		UART1_Rx_End = 0;
 8001f06:	4b42      	ldr	r3, [pc, #264]	; (8002010 <HAL_UART_RxCpltCallback+0x11c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
		switch (UART1_Chk) {
 8001f0c:	4b41      	ldr	r3, [pc, #260]	; (8002014 <HAL_UART_RxCpltCallback+0x120>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d002      	beq.n	8001f1a <HAL_UART_RxCpltCallback+0x26>
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d00c      	beq.n	8001f32 <HAL_UART_RxCpltCallback+0x3e>
 8001f18:	e024      	b.n	8001f64 <HAL_UART_RxCpltCallback+0x70>
		case 0:
			if (UART1_Rx_Data[0] == 0x02) {
 8001f1a:	4b3f      	ldr	r3, [pc, #252]	; (8002018 <HAL_UART_RxCpltCallback+0x124>)
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d103      	bne.n	8001f2a <HAL_UART_RxCpltCallback+0x36>
				// Rx_Buffer[USART1_len]=UART1_Rx_Data[0];
				// USART1_len++;
				UART1_Chk = 1;
 8001f22:	4b3c      	ldr	r3, [pc, #240]	; (8002014 <HAL_UART_RxCpltCallback+0x120>)
 8001f24:	2201      	movs	r2, #1
 8001f26:	701a      	strb	r2, [r3, #0]
			} else
				UART1_Chk = 0;
			break;
 8001f28:	e020      	b.n	8001f6c <HAL_UART_RxCpltCallback+0x78>
				UART1_Chk = 0;
 8001f2a:	4b3a      	ldr	r3, [pc, #232]	; (8002014 <HAL_UART_RxCpltCallback+0x120>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	701a      	strb	r2, [r3, #0]
			break;
 8001f30:	e01c      	b.n	8001f6c <HAL_UART_RxCpltCallback+0x78>
		case 1:
			if (UART1_Rx_Data[0] == 0x03) {
 8001f32:	4b39      	ldr	r3, [pc, #228]	; (8002018 <HAL_UART_RxCpltCallback+0x124>)
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	2b03      	cmp	r3, #3
 8001f38:	d106      	bne.n	8001f48 <HAL_UART_RxCpltCallback+0x54>
				UART1_Rx_End = 1;
 8001f3a:	4b35      	ldr	r3, [pc, #212]	; (8002010 <HAL_UART_RxCpltCallback+0x11c>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
				UART1_Chk = 0;
 8001f40:	4b34      	ldr	r3, [pc, #208]	; (8002014 <HAL_UART_RxCpltCallback+0x120>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
			} else {
				UART1_Rx_Buffer[UART1_Len] = UART1_Rx_Data[0];
				UART1_Len++;
			}
			break;
 8001f46:	e011      	b.n	8001f6c <HAL_UART_RxCpltCallback+0x78>
				UART1_Rx_Buffer[UART1_Len] = UART1_Rx_Data[0];
 8001f48:	4b34      	ldr	r3, [pc, #208]	; (800201c <HAL_UART_RxCpltCallback+0x128>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	4b32      	ldr	r3, [pc, #200]	; (8002018 <HAL_UART_RxCpltCallback+0x124>)
 8001f50:	7819      	ldrb	r1, [r3, #0]
 8001f52:	4b33      	ldr	r3, [pc, #204]	; (8002020 <HAL_UART_RxCpltCallback+0x12c>)
 8001f54:	5499      	strb	r1, [r3, r2]
				UART1_Len++;
 8001f56:	4b31      	ldr	r3, [pc, #196]	; (800201c <HAL_UART_RxCpltCallback+0x128>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	b2da      	uxtb	r2, r3
 8001f5e:	4b2f      	ldr	r3, [pc, #188]	; (800201c <HAL_UART_RxCpltCallback+0x128>)
 8001f60:	701a      	strb	r2, [r3, #0]
			break;
 8001f62:	e003      	b.n	8001f6c <HAL_UART_RxCpltCallback+0x78>
		default:
			UART1_Chk = 0;
 8001f64:	4b2b      	ldr	r3, [pc, #172]	; (8002014 <HAL_UART_RxCpltCallback+0x120>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	701a      	strb	r2, [r3, #0]
			break;
 8001f6a:	bf00      	nop
		}
		//HAL_UART_Transmit(&huart1, UART1_Rx_Data, 1, 10);
		HAL_UART_Receive_IT(&huart1, UART1_Rx_Data, 1);
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	492a      	ldr	r1, [pc, #168]	; (8002018 <HAL_UART_RxCpltCallback+0x124>)
 8001f70:	482c      	ldr	r0, [pc, #176]	; (8002024 <HAL_UART_RxCpltCallback+0x130>)
 8001f72:	f002 fbce 	bl	8004712 <HAL_UART_Receive_IT>
		}
		HAL_UART_Receive_IT(&huart2, LoRaRxData, 1);
	} else if (huart->Instance == USART3) {
		dataReceived = 1;
	}
}
 8001f76:	e045      	b.n	8002004 <HAL_UART_RxCpltCallback+0x110>
	} else if (huart->Instance == USART2) {
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a2a      	ldr	r2, [pc, #168]	; (8002028 <HAL_UART_RxCpltCallback+0x134>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d138      	bne.n	8001ff4 <HAL_UART_RxCpltCallback+0x100>
		LoRaRxEnd = 0;
 8001f82:	4b2a      	ldr	r3, [pc, #168]	; (800202c <HAL_UART_RxCpltCallback+0x138>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	701a      	strb	r2, [r3, #0]
		switch (LoRaChk) {
 8001f88:	4b29      	ldr	r3, [pc, #164]	; (8002030 <HAL_UART_RxCpltCallback+0x13c>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d002      	beq.n	8001f96 <HAL_UART_RxCpltCallback+0xa2>
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d00c      	beq.n	8001fae <HAL_UART_RxCpltCallback+0xba>
 8001f94:	e024      	b.n	8001fe0 <HAL_UART_RxCpltCallback+0xec>
			if (LoRaRxData[0] == 0x02) {
 8001f96:	4b27      	ldr	r3, [pc, #156]	; (8002034 <HAL_UART_RxCpltCallback+0x140>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d103      	bne.n	8001fa6 <HAL_UART_RxCpltCallback+0xb2>
				LoRaChk = 1;
 8001f9e:	4b24      	ldr	r3, [pc, #144]	; (8002030 <HAL_UART_RxCpltCallback+0x13c>)
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
			break;
 8001fa4:	e020      	b.n	8001fe8 <HAL_UART_RxCpltCallback+0xf4>
				LoRaChk = 0;
 8001fa6:	4b22      	ldr	r3, [pc, #136]	; (8002030 <HAL_UART_RxCpltCallback+0x13c>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
			break;
 8001fac:	e01c      	b.n	8001fe8 <HAL_UART_RxCpltCallback+0xf4>
			if (LoRaRxData[0] == 0x03) {
 8001fae:	4b21      	ldr	r3, [pc, #132]	; (8002034 <HAL_UART_RxCpltCallback+0x140>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	2b03      	cmp	r3, #3
 8001fb4:	d106      	bne.n	8001fc4 <HAL_UART_RxCpltCallback+0xd0>
				LoRaRxEnd = 1;
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_UART_RxCpltCallback+0x138>)
 8001fb8:	2201      	movs	r2, #1
 8001fba:	701a      	strb	r2, [r3, #0]
				LoRaChk = 0;
 8001fbc:	4b1c      	ldr	r3, [pc, #112]	; (8002030 <HAL_UART_RxCpltCallback+0x13c>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	701a      	strb	r2, [r3, #0]
			break;
 8001fc2:	e011      	b.n	8001fe8 <HAL_UART_RxCpltCallback+0xf4>
				LoRaRxBuffer[UART1_Len] = LoRaRxData[0];
 8001fc4:	4b15      	ldr	r3, [pc, #84]	; (800201c <HAL_UART_RxCpltCallback+0x128>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4b1a      	ldr	r3, [pc, #104]	; (8002034 <HAL_UART_RxCpltCallback+0x140>)
 8001fcc:	7819      	ldrb	r1, [r3, #0]
 8001fce:	4b1a      	ldr	r3, [pc, #104]	; (8002038 <HAL_UART_RxCpltCallback+0x144>)
 8001fd0:	5499      	strb	r1, [r3, r2]
				LoRaLen++;
 8001fd2:	4b1a      	ldr	r3, [pc, #104]	; (800203c <HAL_UART_RxCpltCallback+0x148>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	4b18      	ldr	r3, [pc, #96]	; (800203c <HAL_UART_RxCpltCallback+0x148>)
 8001fdc:	701a      	strb	r2, [r3, #0]
			break;
 8001fde:	e003      	b.n	8001fe8 <HAL_UART_RxCpltCallback+0xf4>
			LoRaChk = 0;
 8001fe0:	4b13      	ldr	r3, [pc, #76]	; (8002030 <HAL_UART_RxCpltCallback+0x13c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	701a      	strb	r2, [r3, #0]
			break;
 8001fe6:	bf00      	nop
		HAL_UART_Receive_IT(&huart2, LoRaRxData, 1);
 8001fe8:	2201      	movs	r2, #1
 8001fea:	4912      	ldr	r1, [pc, #72]	; (8002034 <HAL_UART_RxCpltCallback+0x140>)
 8001fec:	4814      	ldr	r0, [pc, #80]	; (8002040 <HAL_UART_RxCpltCallback+0x14c>)
 8001fee:	f002 fb90 	bl	8004712 <HAL_UART_Receive_IT>
}
 8001ff2:	e007      	b.n	8002004 <HAL_UART_RxCpltCallback+0x110>
	} else if (huart->Instance == USART3) {
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a12      	ldr	r2, [pc, #72]	; (8002044 <HAL_UART_RxCpltCallback+0x150>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d102      	bne.n	8002004 <HAL_UART_RxCpltCallback+0x110>
		dataReceived = 1;
 8001ffe:	4b12      	ldr	r3, [pc, #72]	; (8002048 <HAL_UART_RxCpltCallback+0x154>)
 8002000:	2201      	movs	r2, #1
 8002002:	701a      	strb	r2, [r3, #0]
}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40013800 	.word	0x40013800
 8002010:	2000217f 	.word	0x2000217f
 8002014:	2000228c 	.word	0x2000228c
 8002018:	20002148 	.word	0x20002148
 800201c:	2000217e 	.word	0x2000217e
 8002020:	2000214c 	.word	0x2000214c
 8002024:	2000026c 	.word	0x2000026c
 8002028:	40004400 	.word	0x40004400
 800202c:	20002140 	.word	0x20002140
 8002030:	2000228d 	.word	0x2000228d
 8002034:	20002144 	.word	0x20002144
 8002038:	20002100 	.word	0x20002100
 800203c:	20002146 	.word	0x20002146
 8002040:	200002b4 	.word	0x200002b4
 8002044:	40004800 	.word	0x40004800
 8002048:	20002280 	.word	0x20002280

0800204c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002050:	b672      	cpsid	i
}
 8002052:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002054:	e7fe      	b.n	8002054 <Error_Handler+0x8>
	...

08002058 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800205e:	4b15      	ldr	r3, [pc, #84]	; (80020b4 <HAL_MspInit+0x5c>)
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	4a14      	ldr	r2, [pc, #80]	; (80020b4 <HAL_MspInit+0x5c>)
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6193      	str	r3, [r2, #24]
 800206a:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <HAL_MspInit+0x5c>)
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002076:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <HAL_MspInit+0x5c>)
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	4a0e      	ldr	r2, [pc, #56]	; (80020b4 <HAL_MspInit+0x5c>)
 800207c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002080:	61d3      	str	r3, [r2, #28]
 8002082:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <HAL_MspInit+0x5c>)
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800208a:	607b      	str	r3, [r7, #4]
 800208c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800208e:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <HAL_MspInit+0x60>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	4a04      	ldr	r2, [pc, #16]	; (80020b8 <HAL_MspInit+0x60>)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020aa:	bf00      	nop
 80020ac:	3714      	adds	r7, #20
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40010000 	.word	0x40010000

080020bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b088      	sub	sp, #32
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c4:	f107 0310 	add.w	r3, r7, #16
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
 80020cc:	605a      	str	r2, [r3, #4]
 80020ce:	609a      	str	r2, [r3, #8]
 80020d0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a15      	ldr	r2, [pc, #84]	; (800212c <HAL_I2C_MspInit+0x70>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d123      	bne.n	8002124 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020dc:	4b14      	ldr	r3, [pc, #80]	; (8002130 <HAL_I2C_MspInit+0x74>)
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	4a13      	ldr	r2, [pc, #76]	; (8002130 <HAL_I2C_MspInit+0x74>)
 80020e2:	f043 0308 	orr.w	r3, r3, #8
 80020e6:	6193      	str	r3, [r2, #24]
 80020e8:	4b11      	ldr	r3, [pc, #68]	; (8002130 <HAL_I2C_MspInit+0x74>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020f4:	23c0      	movs	r3, #192	; 0xc0
 80020f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f8:	2312      	movs	r3, #18
 80020fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020fc:	2303      	movs	r3, #3
 80020fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002100:	f107 0310 	add.w	r3, r7, #16
 8002104:	4619      	mov	r1, r3
 8002106:	480b      	ldr	r0, [pc, #44]	; (8002134 <HAL_I2C_MspInit+0x78>)
 8002108:	f000 fe8a 	bl	8002e20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800210c:	4b08      	ldr	r3, [pc, #32]	; (8002130 <HAL_I2C_MspInit+0x74>)
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	4a07      	ldr	r2, [pc, #28]	; (8002130 <HAL_I2C_MspInit+0x74>)
 8002112:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002116:	61d3      	str	r3, [r2, #28]
 8002118:	4b05      	ldr	r3, [pc, #20]	; (8002130 <HAL_I2C_MspInit+0x74>)
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002124:	bf00      	nop
 8002126:	3720      	adds	r7, #32
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40005400 	.word	0x40005400
 8002130:	40021000 	.word	0x40021000
 8002134:	40010c00 	.word	0x40010c00

08002138 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08c      	sub	sp, #48	; 0x30
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002140:	f107 0320 	add.w	r3, r7, #32
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a72      	ldr	r2, [pc, #456]	; (800231c <HAL_UART_MspInit+0x1e4>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d13a      	bne.n	80021ce <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002158:	4b71      	ldr	r3, [pc, #452]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	4a70      	ldr	r2, [pc, #448]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 800215e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002162:	6193      	str	r3, [r2, #24]
 8002164:	4b6e      	ldr	r3, [pc, #440]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800216c:	61fb      	str	r3, [r7, #28]
 800216e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002170:	4b6b      	ldr	r3, [pc, #428]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	4a6a      	ldr	r2, [pc, #424]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 8002176:	f043 0304 	orr.w	r3, r3, #4
 800217a:	6193      	str	r3, [r2, #24]
 800217c:	4b68      	ldr	r3, [pc, #416]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	61bb      	str	r3, [r7, #24]
 8002186:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002188:	f44f 7300 	mov.w	r3, #512	; 0x200
 800218c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002192:	2303      	movs	r3, #3
 8002194:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002196:	f107 0320 	add.w	r3, r7, #32
 800219a:	4619      	mov	r1, r3
 800219c:	4861      	ldr	r0, [pc, #388]	; (8002324 <HAL_UART_MspInit+0x1ec>)
 800219e:	f000 fe3f 	bl	8002e20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021a8:	2300      	movs	r3, #0
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b0:	f107 0320 	add.w	r3, r7, #32
 80021b4:	4619      	mov	r1, r3
 80021b6:	485b      	ldr	r0, [pc, #364]	; (8002324 <HAL_UART_MspInit+0x1ec>)
 80021b8:	f000 fe32 	bl	8002e20 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80021bc:	2200      	movs	r2, #0
 80021be:	2100      	movs	r1, #0
 80021c0:	2025      	movs	r0, #37	; 0x25
 80021c2:	f000 fb54 	bl	800286e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021c6:	2025      	movs	r0, #37	; 0x25
 80021c8:	f000 fb6d 	bl	80028a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021cc:	e0a2      	b.n	8002314 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART2)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a55      	ldr	r2, [pc, #340]	; (8002328 <HAL_UART_MspInit+0x1f0>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d138      	bne.n	800224a <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 80021d8:	4b51      	ldr	r3, [pc, #324]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	4a50      	ldr	r2, [pc, #320]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 80021de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021e2:	61d3      	str	r3, [r2, #28]
 80021e4:	4b4e      	ldr	r3, [pc, #312]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ec:	617b      	str	r3, [r7, #20]
 80021ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f0:	4b4b      	ldr	r3, [pc, #300]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	4a4a      	ldr	r2, [pc, #296]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 80021f6:	f043 0304 	orr.w	r3, r3, #4
 80021fa:	6193      	str	r3, [r2, #24]
 80021fc:	4b48      	ldr	r3, [pc, #288]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f003 0304 	and.w	r3, r3, #4
 8002204:	613b      	str	r3, [r7, #16]
 8002206:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002208:	2304      	movs	r3, #4
 800220a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	2302      	movs	r3, #2
 800220e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002210:	2303      	movs	r3, #3
 8002212:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002214:	f107 0320 	add.w	r3, r7, #32
 8002218:	4619      	mov	r1, r3
 800221a:	4842      	ldr	r0, [pc, #264]	; (8002324 <HAL_UART_MspInit+0x1ec>)
 800221c:	f000 fe00 	bl	8002e20 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002220:	2308      	movs	r3, #8
 8002222:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002224:	2300      	movs	r3, #0
 8002226:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222c:	f107 0320 	add.w	r3, r7, #32
 8002230:	4619      	mov	r1, r3
 8002232:	483c      	ldr	r0, [pc, #240]	; (8002324 <HAL_UART_MspInit+0x1ec>)
 8002234:	f000 fdf4 	bl	8002e20 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002238:	2200      	movs	r2, #0
 800223a:	2100      	movs	r1, #0
 800223c:	2026      	movs	r0, #38	; 0x26
 800223e:	f000 fb16 	bl	800286e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002242:	2026      	movs	r0, #38	; 0x26
 8002244:	f000 fb2f 	bl	80028a6 <HAL_NVIC_EnableIRQ>
}
 8002248:	e064      	b.n	8002314 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART3)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a37      	ldr	r2, [pc, #220]	; (800232c <HAL_UART_MspInit+0x1f4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d15f      	bne.n	8002314 <HAL_UART_MspInit+0x1dc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002254:	4b32      	ldr	r3, [pc, #200]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 8002256:	69db      	ldr	r3, [r3, #28]
 8002258:	4a31      	ldr	r2, [pc, #196]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 800225a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800225e:	61d3      	str	r3, [r2, #28]
 8002260:	4b2f      	ldr	r3, [pc, #188]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 8002262:	69db      	ldr	r3, [r3, #28]
 8002264:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800226c:	4b2c      	ldr	r3, [pc, #176]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	4a2b      	ldr	r2, [pc, #172]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 8002272:	f043 0308 	orr.w	r3, r3, #8
 8002276:	6193      	str	r3, [r2, #24]
 8002278:	4b29      	ldr	r3, [pc, #164]	; (8002320 <HAL_UART_MspInit+0x1e8>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	f003 0308 	and.w	r3, r3, #8
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002284:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228a:	2302      	movs	r3, #2
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800228e:	2303      	movs	r3, #3
 8002290:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002292:	f107 0320 	add.w	r3, r7, #32
 8002296:	4619      	mov	r1, r3
 8002298:	4825      	ldr	r0, [pc, #148]	; (8002330 <HAL_UART_MspInit+0x1f8>)
 800229a:	f000 fdc1 	bl	8002e20 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800229e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a4:	2300      	movs	r3, #0
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ac:	f107 0320 	add.w	r3, r7, #32
 80022b0:	4619      	mov	r1, r3
 80022b2:	481f      	ldr	r0, [pc, #124]	; (8002330 <HAL_UART_MspInit+0x1f8>)
 80022b4:	f000 fdb4 	bl	8002e20 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80022b8:	4b1e      	ldr	r3, [pc, #120]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022ba:	4a1f      	ldr	r2, [pc, #124]	; (8002338 <HAL_UART_MspInit+0x200>)
 80022bc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022be:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c4:	4b1b      	ldr	r3, [pc, #108]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022ca:	4b1a      	ldr	r3, [pc, #104]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022cc:	2280      	movs	r2, #128	; 0x80
 80022ce:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022d0:	4b18      	ldr	r3, [pc, #96]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022d6:	4b17      	ldr	r3, [pc, #92]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022d8:	2200      	movs	r2, #0
 80022da:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80022dc:	4b15      	ldr	r3, [pc, #84]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022de:	2220      	movs	r2, #32
 80022e0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022e2:	4b14      	ldr	r3, [pc, #80]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80022e8:	4812      	ldr	r0, [pc, #72]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022ea:	f000 faf7 	bl	80028dc <HAL_DMA_Init>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <HAL_UART_MspInit+0x1c0>
      Error_Handler();
 80022f4:	f7ff feaa 	bl	800204c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	4a0e      	ldr	r2, [pc, #56]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 80022fc:	63da      	str	r2, [r3, #60]	; 0x3c
 80022fe:	4a0d      	ldr	r2, [pc, #52]	; (8002334 <HAL_UART_MspInit+0x1fc>)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002304:	2200      	movs	r2, #0
 8002306:	2100      	movs	r1, #0
 8002308:	2027      	movs	r0, #39	; 0x27
 800230a:	f000 fab0 	bl	800286e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800230e:	2027      	movs	r0, #39	; 0x27
 8002310:	f000 fac9 	bl	80028a6 <HAL_NVIC_EnableIRQ>
}
 8002314:	bf00      	nop
 8002316:	3730      	adds	r7, #48	; 0x30
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40013800 	.word	0x40013800
 8002320:	40021000 	.word	0x40021000
 8002324:	40010800 	.word	0x40010800
 8002328:	40004400 	.word	0x40004400
 800232c:	40004800 	.word	0x40004800
 8002330:	40010c00 	.word	0x40010c00
 8002334:	20000344 	.word	0x20000344
 8002338:	40020030 	.word	0x40020030

0800233c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002340:	e7fe      	b.n	8002340 <NMI_Handler+0x4>

08002342 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002342:	b480      	push	{r7}
 8002344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002346:	e7fe      	b.n	8002346 <HardFault_Handler+0x4>

08002348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800234c:	e7fe      	b.n	800234c <MemManage_Handler+0x4>

0800234e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002352:	e7fe      	b.n	8002352 <BusFault_Handler+0x4>

08002354 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002358:	e7fe      	b.n	8002358 <UsageFault_Handler+0x4>

0800235a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800235a:	b480      	push	{r7}
 800235c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr

08002366 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002366:	b480      	push	{r7}
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800236a:	bf00      	nop
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr

08002372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002376:	bf00      	nop
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr

0800237e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002382:	f000 f95d 	bl	8002640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}

0800238a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN4_Pin);
 800238e:	2001      	movs	r0, #1
 8002390:	f000 fefa 	bl	8003188 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002394:	bf00      	nop
 8002396:	bd80      	pop	{r7, pc}

08002398 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN5_Pin);
 800239c:	2002      	movs	r0, #2
 800239e:	f000 fef3 	bl	8003188 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}
	...

080023a8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80023ac:	4802      	ldr	r0, [pc, #8]	; (80023b8 <DMA1_Channel3_IRQHandler+0x10>)
 80023ae:	f000 fc03 	bl	8002bb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000344 	.word	0x20000344

080023bc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN1_Pin);
 80023c0:	2020      	movs	r0, #32
 80023c2:	f000 fee1 	bl	8003188 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN2_Pin);
 80023c6:	2040      	movs	r0, #64	; 0x40
 80023c8:	f000 fede 	bl	8003188 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN3_Pin);
 80023cc:	2080      	movs	r0, #128	; 0x80
 80023ce:	f000 fedb 	bl	8003188 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80023dc:	4802      	ldr	r0, [pc, #8]	; (80023e8 <USART1_IRQHandler+0x10>)
 80023de:	f002 f9e3 	bl	80047a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	2000026c 	.word	0x2000026c

080023ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80023f0:	4802      	ldr	r0, [pc, #8]	; (80023fc <USART2_IRQHandler+0x10>)
 80023f2:	f002 f9d9 	bl	80047a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200002b4 	.word	0x200002b4

08002400 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002404:	4802      	ldr	r0, [pc, #8]	; (8002410 <USART3_IRQHandler+0x10>)
 8002406:	f002 f9cf 	bl	80047a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	200002fc 	.word	0x200002fc

08002414 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return 1;
 8002418:	2301      	movs	r3, #1
}
 800241a:	4618      	mov	r0, r3
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr

08002422 <_kill>:

int _kill(int pid, int sig)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b082      	sub	sp, #8
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
 800242a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800242c:	f004 ff26 	bl	800727c <__errno>
 8002430:	4603      	mov	r3, r0
 8002432:	2216      	movs	r2, #22
 8002434:	601a      	str	r2, [r3, #0]
  return -1;
 8002436:	f04f 33ff 	mov.w	r3, #4294967295
}
 800243a:	4618      	mov	r0, r3
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <_exit>:

void _exit (int status)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800244a:	f04f 31ff 	mov.w	r1, #4294967295
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ffe7 	bl	8002422 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002454:	e7fe      	b.n	8002454 <_exit+0x12>

08002456 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b086      	sub	sp, #24
 800245a:	af00      	add	r7, sp, #0
 800245c:	60f8      	str	r0, [r7, #12]
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002462:	2300      	movs	r3, #0
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	e00a      	b.n	800247e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002468:	f3af 8000 	nop.w
 800246c:	4601      	mov	r1, r0
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	1c5a      	adds	r2, r3, #1
 8002472:	60ba      	str	r2, [r7, #8]
 8002474:	b2ca      	uxtb	r2, r1
 8002476:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	3301      	adds	r3, #1
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	697a      	ldr	r2, [r7, #20]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	429a      	cmp	r2, r3
 8002484:	dbf0      	blt.n	8002468 <_read+0x12>
  }

  return len;
 8002486:	687b      	ldr	r3, [r7, #4]
}
 8002488:	4618      	mov	r0, r3
 800248a:	3718      	adds	r7, #24
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002498:	f04f 33ff 	mov.w	r3, #4294967295
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr

080024a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
 80024ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024b6:	605a      	str	r2, [r3, #4]
  return 0;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <_isatty>:

int _isatty(int file)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024cc:	2301      	movs	r3, #1
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr

080024d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3714      	adds	r7, #20
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr

080024f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <_sbrk+0x5c>)
 80024fa:	4b15      	ldr	r3, [pc, #84]	; (8002550 <_sbrk+0x60>)
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002504:	4b13      	ldr	r3, [pc, #76]	; (8002554 <_sbrk+0x64>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d102      	bne.n	8002512 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800250c:	4b11      	ldr	r3, [pc, #68]	; (8002554 <_sbrk+0x64>)
 800250e:	4a12      	ldr	r2, [pc, #72]	; (8002558 <_sbrk+0x68>)
 8002510:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002512:	4b10      	ldr	r3, [pc, #64]	; (8002554 <_sbrk+0x64>)
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4413      	add	r3, r2
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	429a      	cmp	r2, r3
 800251e:	d207      	bcs.n	8002530 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002520:	f004 feac 	bl	800727c <__errno>
 8002524:	4603      	mov	r3, r0
 8002526:	220c      	movs	r2, #12
 8002528:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800252a:	f04f 33ff 	mov.w	r3, #4294967295
 800252e:	e009      	b.n	8002544 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002530:	4b08      	ldr	r3, [pc, #32]	; (8002554 <_sbrk+0x64>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002536:	4b07      	ldr	r3, [pc, #28]	; (8002554 <_sbrk+0x64>)
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4413      	add	r3, r2
 800253e:	4a05      	ldr	r2, [pc, #20]	; (8002554 <_sbrk+0x64>)
 8002540:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002542:	68fb      	ldr	r3, [r7, #12]
}
 8002544:	4618      	mov	r0, r3
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20005000 	.word	0x20005000
 8002550:	00000400 	.word	0x00000400
 8002554:	20002290 	.word	0x20002290
 8002558:	200023e8 	.word	0x200023e8

0800255c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002560:	bf00      	nop
 8002562:	46bd      	mov	sp, r7
 8002564:	bc80      	pop	{r7}
 8002566:	4770      	bx	lr

08002568 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002568:	f7ff fff8 	bl	800255c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800256c:	480b      	ldr	r0, [pc, #44]	; (800259c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800256e:	490c      	ldr	r1, [pc, #48]	; (80025a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002570:	4a0c      	ldr	r2, [pc, #48]	; (80025a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002572:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002574:	e002      	b.n	800257c <LoopCopyDataInit>

08002576 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002576:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002578:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800257a:	3304      	adds	r3, #4

0800257c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800257c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800257e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002580:	d3f9      	bcc.n	8002576 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002582:	4a09      	ldr	r2, [pc, #36]	; (80025a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002584:	4c09      	ldr	r4, [pc, #36]	; (80025ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002586:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002588:	e001      	b.n	800258e <LoopFillZerobss>

0800258a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800258a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800258c:	3204      	adds	r2, #4

0800258e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800258e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002590:	d3fb      	bcc.n	800258a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002592:	f004 fe79 	bl	8007288 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002596:	f7ff f8eb 	bl	8001770 <main>
  bx lr
 800259a:	4770      	bx	lr
  ldr r0, =_sdata
 800259c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025a0:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80025a4:	08009e10 	.word	0x08009e10
  ldr r2, =_sbss
 80025a8:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80025ac:	200023e4 	.word	0x200023e4

080025b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80025b0:	e7fe      	b.n	80025b0 <ADC1_2_IRQHandler>
	...

080025b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025b8:	4b08      	ldr	r3, [pc, #32]	; (80025dc <HAL_Init+0x28>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a07      	ldr	r2, [pc, #28]	; (80025dc <HAL_Init+0x28>)
 80025be:	f043 0310 	orr.w	r3, r3, #16
 80025c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025c4:	2003      	movs	r0, #3
 80025c6:	f000 f947 	bl	8002858 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ca:	200f      	movs	r0, #15
 80025cc:	f000 f808 	bl	80025e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025d0:	f7ff fd42 	bl	8002058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	40022000 	.word	0x40022000

080025e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025e8:	4b12      	ldr	r3, [pc, #72]	; (8002634 <HAL_InitTick+0x54>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4b12      	ldr	r3, [pc, #72]	; (8002638 <HAL_InitTick+0x58>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	4619      	mov	r1, r3
 80025f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 f95f 	bl	80028c2 <HAL_SYSTICK_Config>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e00e      	b.n	800262c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b0f      	cmp	r3, #15
 8002612:	d80a      	bhi.n	800262a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002614:	2200      	movs	r2, #0
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	f04f 30ff 	mov.w	r0, #4294967295
 800261c:	f000 f927 	bl	800286e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002620:	4a06      	ldr	r2, [pc, #24]	; (800263c <HAL_InitTick+0x5c>)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
 8002628:	e000      	b.n	800262c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
}
 800262c:	4618      	mov	r0, r3
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	20000028 	.word	0x20000028
 8002638:	20000030 	.word	0x20000030
 800263c:	2000002c 	.word	0x2000002c

08002640 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002644:	4b05      	ldr	r3, [pc, #20]	; (800265c <HAL_IncTick+0x1c>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	461a      	mov	r2, r3
 800264a:	4b05      	ldr	r3, [pc, #20]	; (8002660 <HAL_IncTick+0x20>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4413      	add	r3, r2
 8002650:	4a03      	ldr	r2, [pc, #12]	; (8002660 <HAL_IncTick+0x20>)
 8002652:	6013      	str	r3, [r2, #0]
}
 8002654:	bf00      	nop
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr
 800265c:	20000030 	.word	0x20000030
 8002660:	20002294 	.word	0x20002294

08002664 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002664:	b480      	push	{r7}
 8002666:	af00      	add	r7, sp, #0
  return uwTick;
 8002668:	4b02      	ldr	r3, [pc, #8]	; (8002674 <HAL_GetTick+0x10>)
 800266a:	681b      	ldr	r3, [r3, #0]
}
 800266c:	4618      	mov	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	20002294 	.word	0x20002294

08002678 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002680:	f7ff fff0 	bl	8002664 <HAL_GetTick>
 8002684:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002690:	d005      	beq.n	800269e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002692:	4b0a      	ldr	r3, [pc, #40]	; (80026bc <HAL_Delay+0x44>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4413      	add	r3, r2
 800269c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800269e:	bf00      	nop
 80026a0:	f7ff ffe0 	bl	8002664 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d8f7      	bhi.n	80026a0 <HAL_Delay+0x28>
  {
  }
}
 80026b0:	bf00      	nop
 80026b2:	bf00      	nop
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20000030 	.word	0x20000030

080026c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026d0:	4b0c      	ldr	r3, [pc, #48]	; (8002704 <__NVIC_SetPriorityGrouping+0x44>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026dc:	4013      	ands	r3, r2
 80026de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026f2:	4a04      	ldr	r2, [pc, #16]	; (8002704 <__NVIC_SetPriorityGrouping+0x44>)
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	60d3      	str	r3, [r2, #12]
}
 80026f8:	bf00      	nop
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800270c:	4b04      	ldr	r3, [pc, #16]	; (8002720 <__NVIC_GetPriorityGrouping+0x18>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	0a1b      	lsrs	r3, r3, #8
 8002712:	f003 0307 	and.w	r3, r3, #7
}
 8002716:	4618      	mov	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002732:	2b00      	cmp	r3, #0
 8002734:	db0b      	blt.n	800274e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002736:	79fb      	ldrb	r3, [r7, #7]
 8002738:	f003 021f 	and.w	r2, r3, #31
 800273c:	4906      	ldr	r1, [pc, #24]	; (8002758 <__NVIC_EnableIRQ+0x34>)
 800273e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002742:	095b      	lsrs	r3, r3, #5
 8002744:	2001      	movs	r0, #1
 8002746:	fa00 f202 	lsl.w	r2, r0, r2
 800274a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	bc80      	pop	{r7}
 8002756:	4770      	bx	lr
 8002758:	e000e100 	.word	0xe000e100

0800275c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	6039      	str	r1, [r7, #0]
 8002766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276c:	2b00      	cmp	r3, #0
 800276e:	db0a      	blt.n	8002786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	b2da      	uxtb	r2, r3
 8002774:	490c      	ldr	r1, [pc, #48]	; (80027a8 <__NVIC_SetPriority+0x4c>)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	0112      	lsls	r2, r2, #4
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	440b      	add	r3, r1
 8002780:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002784:	e00a      	b.n	800279c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	b2da      	uxtb	r2, r3
 800278a:	4908      	ldr	r1, [pc, #32]	; (80027ac <__NVIC_SetPriority+0x50>)
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	3b04      	subs	r3, #4
 8002794:	0112      	lsls	r2, r2, #4
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	440b      	add	r3, r1
 800279a:	761a      	strb	r2, [r3, #24]
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	e000e100 	.word	0xe000e100
 80027ac:	e000ed00 	.word	0xe000ed00

080027b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b089      	sub	sp, #36	; 0x24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f1c3 0307 	rsb	r3, r3, #7
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	bf28      	it	cs
 80027ce:	2304      	movcs	r3, #4
 80027d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	3304      	adds	r3, #4
 80027d6:	2b06      	cmp	r3, #6
 80027d8:	d902      	bls.n	80027e0 <NVIC_EncodePriority+0x30>
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3b03      	subs	r3, #3
 80027de:	e000      	b.n	80027e2 <NVIC_EncodePriority+0x32>
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	f04f 32ff 	mov.w	r2, #4294967295
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43da      	mvns	r2, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	401a      	ands	r2, r3
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f8:	f04f 31ff 	mov.w	r1, #4294967295
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	43d9      	mvns	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002808:	4313      	orrs	r3, r2
         );
}
 800280a:	4618      	mov	r0, r3
 800280c:	3724      	adds	r7, #36	; 0x24
 800280e:	46bd      	mov	sp, r7
 8002810:	bc80      	pop	{r7}
 8002812:	4770      	bx	lr

08002814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	3b01      	subs	r3, #1
 8002820:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002824:	d301      	bcc.n	800282a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002826:	2301      	movs	r3, #1
 8002828:	e00f      	b.n	800284a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800282a:	4a0a      	ldr	r2, [pc, #40]	; (8002854 <SysTick_Config+0x40>)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	3b01      	subs	r3, #1
 8002830:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002832:	210f      	movs	r1, #15
 8002834:	f04f 30ff 	mov.w	r0, #4294967295
 8002838:	f7ff ff90 	bl	800275c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800283c:	4b05      	ldr	r3, [pc, #20]	; (8002854 <SysTick_Config+0x40>)
 800283e:	2200      	movs	r2, #0
 8002840:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002842:	4b04      	ldr	r3, [pc, #16]	; (8002854 <SysTick_Config+0x40>)
 8002844:	2207      	movs	r2, #7
 8002846:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	e000e010 	.word	0xe000e010

08002858 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f7ff ff2d 	bl	80026c0 <__NVIC_SetPriorityGrouping>
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800286e:	b580      	push	{r7, lr}
 8002870:	b086      	sub	sp, #24
 8002872:	af00      	add	r7, sp, #0
 8002874:	4603      	mov	r3, r0
 8002876:	60b9      	str	r1, [r7, #8]
 8002878:	607a      	str	r2, [r7, #4]
 800287a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800287c:	2300      	movs	r3, #0
 800287e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002880:	f7ff ff42 	bl	8002708 <__NVIC_GetPriorityGrouping>
 8002884:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	68b9      	ldr	r1, [r7, #8]
 800288a:	6978      	ldr	r0, [r7, #20]
 800288c:	f7ff ff90 	bl	80027b0 <NVIC_EncodePriority>
 8002890:	4602      	mov	r2, r0
 8002892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002896:	4611      	mov	r1, r2
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff ff5f 	bl	800275c <__NVIC_SetPriority>
}
 800289e:	bf00      	nop
 80028a0:	3718      	adds	r7, #24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b082      	sub	sp, #8
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	4603      	mov	r3, r0
 80028ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff ff35 	bl	8002724 <__NVIC_EnableIRQ>
}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b082      	sub	sp, #8
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7ff ffa2 	bl	8002814 <SysTick_Config>
 80028d0:	4603      	mov	r3, r0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
	...

080028dc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e043      	b.n	800297a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	461a      	mov	r2, r3
 80028f8:	4b22      	ldr	r3, [pc, #136]	; (8002984 <HAL_DMA_Init+0xa8>)
 80028fa:	4413      	add	r3, r2
 80028fc:	4a22      	ldr	r2, [pc, #136]	; (8002988 <HAL_DMA_Init+0xac>)
 80028fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002902:	091b      	lsrs	r3, r3, #4
 8002904:	009a      	lsls	r2, r3, #2
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a1f      	ldr	r2, [pc, #124]	; (800298c <HAL_DMA_Init+0xb0>)
 800290e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2202      	movs	r2, #2
 8002914:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002926:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800292a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002934:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002940:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800294c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	69db      	ldr	r3, [r3, #28]
 8002952:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	4313      	orrs	r3, r2
 8002958:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3714      	adds	r7, #20
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr
 8002984:	bffdfff8 	.word	0xbffdfff8
 8002988:	cccccccd 	.word	0xcccccccd
 800298c:	40020000 	.word	0x40020000

08002990 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800299e:	2300      	movs	r3, #0
 80029a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_DMA_Start_IT+0x20>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e04b      	b.n	8002a48 <HAL_DMA_Start_IT+0xb8>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d13a      	bne.n	8002a3a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 0201 	bic.w	r2, r2, #1
 80029e0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	68b9      	ldr	r1, [r7, #8]
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 f9eb 	bl	8002dc4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d008      	beq.n	8002a08 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f042 020e 	orr.w	r2, r2, #14
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	e00f      	b.n	8002a28 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f022 0204 	bic.w	r2, r2, #4
 8002a16:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 020a 	orr.w	r2, r2, #10
 8002a26:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f042 0201 	orr.w	r2, r2, #1
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	e005      	b.n	8002a46 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a42:	2302      	movs	r3, #2
 8002a44:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3718      	adds	r7, #24
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d008      	beq.n	8002a7a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e020      	b.n	8002abc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 020e 	bic.w	r2, r2, #14
 8002a88:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0201 	bic.w	r2, r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aa2:	2101      	movs	r1, #1
 8002aa4:	fa01 f202 	lsl.w	r2, r1, r2
 8002aa8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3714      	adds	r7, #20
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bc80      	pop	{r7}
 8002ac4:	4770      	bx	lr
	...

08002ac8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d005      	beq.n	8002aec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2204      	movs	r2, #4
 8002ae4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	73fb      	strb	r3, [r7, #15]
 8002aea:	e051      	b.n	8002b90 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 020e 	bic.w	r2, r2, #14
 8002afa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f022 0201 	bic.w	r2, r2, #1
 8002b0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a22      	ldr	r2, [pc, #136]	; (8002b9c <HAL_DMA_Abort_IT+0xd4>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d029      	beq.n	8002b6a <HAL_DMA_Abort_IT+0xa2>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a21      	ldr	r2, [pc, #132]	; (8002ba0 <HAL_DMA_Abort_IT+0xd8>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d022      	beq.n	8002b66 <HAL_DMA_Abort_IT+0x9e>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a1f      	ldr	r2, [pc, #124]	; (8002ba4 <HAL_DMA_Abort_IT+0xdc>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d01a      	beq.n	8002b60 <HAL_DMA_Abort_IT+0x98>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a1e      	ldr	r2, [pc, #120]	; (8002ba8 <HAL_DMA_Abort_IT+0xe0>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d012      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x92>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a1c      	ldr	r2, [pc, #112]	; (8002bac <HAL_DMA_Abort_IT+0xe4>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d00a      	beq.n	8002b54 <HAL_DMA_Abort_IT+0x8c>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a1b      	ldr	r2, [pc, #108]	; (8002bb0 <HAL_DMA_Abort_IT+0xe8>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d102      	bne.n	8002b4e <HAL_DMA_Abort_IT+0x86>
 8002b48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b4c:	e00e      	b.n	8002b6c <HAL_DMA_Abort_IT+0xa4>
 8002b4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b52:	e00b      	b.n	8002b6c <HAL_DMA_Abort_IT+0xa4>
 8002b54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b58:	e008      	b.n	8002b6c <HAL_DMA_Abort_IT+0xa4>
 8002b5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b5e:	e005      	b.n	8002b6c <HAL_DMA_Abort_IT+0xa4>
 8002b60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b64:	e002      	b.n	8002b6c <HAL_DMA_Abort_IT+0xa4>
 8002b66:	2310      	movs	r3, #16
 8002b68:	e000      	b.n	8002b6c <HAL_DMA_Abort_IT+0xa4>
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	4a11      	ldr	r2, [pc, #68]	; (8002bb4 <HAL_DMA_Abort_IT+0xec>)
 8002b6e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d003      	beq.n	8002b90 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	4798      	blx	r3
    } 
  }
  return status;
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40020008 	.word	0x40020008
 8002ba0:	4002001c 	.word	0x4002001c
 8002ba4:	40020030 	.word	0x40020030
 8002ba8:	40020044 	.word	0x40020044
 8002bac:	40020058 	.word	0x40020058
 8002bb0:	4002006c 	.word	0x4002006c
 8002bb4:	40020000 	.word	0x40020000

08002bb8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd4:	2204      	movs	r2, #4
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d04f      	beq.n	8002c80 <HAL_DMA_IRQHandler+0xc8>
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	f003 0304 	and.w	r3, r3, #4
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d04a      	beq.n	8002c80 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0320 	and.w	r3, r3, #32
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d107      	bne.n	8002c08 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0204 	bic.w	r2, r2, #4
 8002c06:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a66      	ldr	r2, [pc, #408]	; (8002da8 <HAL_DMA_IRQHandler+0x1f0>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d029      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xae>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4a65      	ldr	r2, [pc, #404]	; (8002dac <HAL_DMA_IRQHandler+0x1f4>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d022      	beq.n	8002c62 <HAL_DMA_IRQHandler+0xaa>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a63      	ldr	r2, [pc, #396]	; (8002db0 <HAL_DMA_IRQHandler+0x1f8>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d01a      	beq.n	8002c5c <HAL_DMA_IRQHandler+0xa4>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a62      	ldr	r2, [pc, #392]	; (8002db4 <HAL_DMA_IRQHandler+0x1fc>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d012      	beq.n	8002c56 <HAL_DMA_IRQHandler+0x9e>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a60      	ldr	r2, [pc, #384]	; (8002db8 <HAL_DMA_IRQHandler+0x200>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d00a      	beq.n	8002c50 <HAL_DMA_IRQHandler+0x98>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a5f      	ldr	r2, [pc, #380]	; (8002dbc <HAL_DMA_IRQHandler+0x204>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d102      	bne.n	8002c4a <HAL_DMA_IRQHandler+0x92>
 8002c44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c48:	e00e      	b.n	8002c68 <HAL_DMA_IRQHandler+0xb0>
 8002c4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002c4e:	e00b      	b.n	8002c68 <HAL_DMA_IRQHandler+0xb0>
 8002c50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c54:	e008      	b.n	8002c68 <HAL_DMA_IRQHandler+0xb0>
 8002c56:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002c5a:	e005      	b.n	8002c68 <HAL_DMA_IRQHandler+0xb0>
 8002c5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c60:	e002      	b.n	8002c68 <HAL_DMA_IRQHandler+0xb0>
 8002c62:	2340      	movs	r3, #64	; 0x40
 8002c64:	e000      	b.n	8002c68 <HAL_DMA_IRQHandler+0xb0>
 8002c66:	2304      	movs	r3, #4
 8002c68:	4a55      	ldr	r2, [pc, #340]	; (8002dc0 <HAL_DMA_IRQHandler+0x208>)
 8002c6a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 8094 	beq.w	8002d9e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002c7e:	e08e      	b.n	8002d9e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c84:	2202      	movs	r2, #2
 8002c86:	409a      	lsls	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d056      	beq.n	8002d3e <HAL_DMA_IRQHandler+0x186>
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d051      	beq.n	8002d3e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10b      	bne.n	8002cc0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 020a 	bic.w	r2, r2, #10
 8002cb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a38      	ldr	r2, [pc, #224]	; (8002da8 <HAL_DMA_IRQHandler+0x1f0>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d029      	beq.n	8002d1e <HAL_DMA_IRQHandler+0x166>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a37      	ldr	r2, [pc, #220]	; (8002dac <HAL_DMA_IRQHandler+0x1f4>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d022      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x162>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a35      	ldr	r2, [pc, #212]	; (8002db0 <HAL_DMA_IRQHandler+0x1f8>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d01a      	beq.n	8002d14 <HAL_DMA_IRQHandler+0x15c>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a34      	ldr	r2, [pc, #208]	; (8002db4 <HAL_DMA_IRQHandler+0x1fc>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d012      	beq.n	8002d0e <HAL_DMA_IRQHandler+0x156>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a32      	ldr	r2, [pc, #200]	; (8002db8 <HAL_DMA_IRQHandler+0x200>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d00a      	beq.n	8002d08 <HAL_DMA_IRQHandler+0x150>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a31      	ldr	r2, [pc, #196]	; (8002dbc <HAL_DMA_IRQHandler+0x204>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d102      	bne.n	8002d02 <HAL_DMA_IRQHandler+0x14a>
 8002cfc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002d00:	e00e      	b.n	8002d20 <HAL_DMA_IRQHandler+0x168>
 8002d02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d06:	e00b      	b.n	8002d20 <HAL_DMA_IRQHandler+0x168>
 8002d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d0c:	e008      	b.n	8002d20 <HAL_DMA_IRQHandler+0x168>
 8002d0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d12:	e005      	b.n	8002d20 <HAL_DMA_IRQHandler+0x168>
 8002d14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d18:	e002      	b.n	8002d20 <HAL_DMA_IRQHandler+0x168>
 8002d1a:	2320      	movs	r3, #32
 8002d1c:	e000      	b.n	8002d20 <HAL_DMA_IRQHandler+0x168>
 8002d1e:	2302      	movs	r3, #2
 8002d20:	4a27      	ldr	r2, [pc, #156]	; (8002dc0 <HAL_DMA_IRQHandler+0x208>)
 8002d22:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d034      	beq.n	8002d9e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002d3c:	e02f      	b.n	8002d9e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d42:	2208      	movs	r2, #8
 8002d44:	409a      	lsls	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d028      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x1e8>
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d023      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 020e 	bic.w	r2, r2, #14
 8002d66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d70:	2101      	movs	r1, #1
 8002d72:	fa01 f202 	lsl.w	r2, r1, r2
 8002d76:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d004      	beq.n	8002da0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	4798      	blx	r3
    }
  }
  return;
 8002d9e:	bf00      	nop
 8002da0:	bf00      	nop
}
 8002da2:	3710      	adds	r7, #16
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40020008 	.word	0x40020008
 8002dac:	4002001c 	.word	0x4002001c
 8002db0:	40020030 	.word	0x40020030
 8002db4:	40020044 	.word	0x40020044
 8002db8:	40020058 	.word	0x40020058
 8002dbc:	4002006c 	.word	0x4002006c
 8002dc0:	40020000 	.word	0x40020000

08002dc4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
 8002dd0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dda:	2101      	movs	r1, #1
 8002ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8002de0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2b10      	cmp	r3, #16
 8002df0:	d108      	bne.n	8002e04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e02:	e007      	b.n	8002e14 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	687a      	ldr	r2, [r7, #4]
 8002e12:	60da      	str	r2, [r3, #12]
}
 8002e14:	bf00      	nop
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
	...

08002e20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b08b      	sub	sp, #44	; 0x2c
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e32:	e169      	b.n	8003108 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e34:	2201      	movs	r2, #1
 8002e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	69fa      	ldr	r2, [r7, #28]
 8002e44:	4013      	ands	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	f040 8158 	bne.w	8003102 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	4a9a      	ldr	r2, [pc, #616]	; (80030c0 <HAL_GPIO_Init+0x2a0>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d05e      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e5c:	4a98      	ldr	r2, [pc, #608]	; (80030c0 <HAL_GPIO_Init+0x2a0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d875      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e62:	4a98      	ldr	r2, [pc, #608]	; (80030c4 <HAL_GPIO_Init+0x2a4>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d058      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e68:	4a96      	ldr	r2, [pc, #600]	; (80030c4 <HAL_GPIO_Init+0x2a4>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d86f      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e6e:	4a96      	ldr	r2, [pc, #600]	; (80030c8 <HAL_GPIO_Init+0x2a8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d052      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e74:	4a94      	ldr	r2, [pc, #592]	; (80030c8 <HAL_GPIO_Init+0x2a8>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d869      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e7a:	4a94      	ldr	r2, [pc, #592]	; (80030cc <HAL_GPIO_Init+0x2ac>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d04c      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e80:	4a92      	ldr	r2, [pc, #584]	; (80030cc <HAL_GPIO_Init+0x2ac>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d863      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e86:	4a92      	ldr	r2, [pc, #584]	; (80030d0 <HAL_GPIO_Init+0x2b0>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d046      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
 8002e8c:	4a90      	ldr	r2, [pc, #576]	; (80030d0 <HAL_GPIO_Init+0x2b0>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d85d      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e92:	2b12      	cmp	r3, #18
 8002e94:	d82a      	bhi.n	8002eec <HAL_GPIO_Init+0xcc>
 8002e96:	2b12      	cmp	r3, #18
 8002e98:	d859      	bhi.n	8002f4e <HAL_GPIO_Init+0x12e>
 8002e9a:	a201      	add	r2, pc, #4	; (adr r2, 8002ea0 <HAL_GPIO_Init+0x80>)
 8002e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea0:	08002f1b 	.word	0x08002f1b
 8002ea4:	08002ef5 	.word	0x08002ef5
 8002ea8:	08002f07 	.word	0x08002f07
 8002eac:	08002f49 	.word	0x08002f49
 8002eb0:	08002f4f 	.word	0x08002f4f
 8002eb4:	08002f4f 	.word	0x08002f4f
 8002eb8:	08002f4f 	.word	0x08002f4f
 8002ebc:	08002f4f 	.word	0x08002f4f
 8002ec0:	08002f4f 	.word	0x08002f4f
 8002ec4:	08002f4f 	.word	0x08002f4f
 8002ec8:	08002f4f 	.word	0x08002f4f
 8002ecc:	08002f4f 	.word	0x08002f4f
 8002ed0:	08002f4f 	.word	0x08002f4f
 8002ed4:	08002f4f 	.word	0x08002f4f
 8002ed8:	08002f4f 	.word	0x08002f4f
 8002edc:	08002f4f 	.word	0x08002f4f
 8002ee0:	08002f4f 	.word	0x08002f4f
 8002ee4:	08002efd 	.word	0x08002efd
 8002ee8:	08002f11 	.word	0x08002f11
 8002eec:	4a79      	ldr	r2, [pc, #484]	; (80030d4 <HAL_GPIO_Init+0x2b4>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d013      	beq.n	8002f1a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ef2:	e02c      	b.n	8002f4e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	623b      	str	r3, [r7, #32]
          break;
 8002efa:	e029      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	3304      	adds	r3, #4
 8002f02:	623b      	str	r3, [r7, #32]
          break;
 8002f04:	e024      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	3308      	adds	r3, #8
 8002f0c:	623b      	str	r3, [r7, #32]
          break;
 8002f0e:	e01f      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	330c      	adds	r3, #12
 8002f16:	623b      	str	r3, [r7, #32]
          break;
 8002f18:	e01a      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d102      	bne.n	8002f28 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f22:	2304      	movs	r3, #4
 8002f24:	623b      	str	r3, [r7, #32]
          break;
 8002f26:	e013      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d105      	bne.n	8002f3c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f30:	2308      	movs	r3, #8
 8002f32:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	69fa      	ldr	r2, [r7, #28]
 8002f38:	611a      	str	r2, [r3, #16]
          break;
 8002f3a:	e009      	b.n	8002f50 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f3c:	2308      	movs	r3, #8
 8002f3e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69fa      	ldr	r2, [r7, #28]
 8002f44:	615a      	str	r2, [r3, #20]
          break;
 8002f46:	e003      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	623b      	str	r3, [r7, #32]
          break;
 8002f4c:	e000      	b.n	8002f50 <HAL_GPIO_Init+0x130>
          break;
 8002f4e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2bff      	cmp	r3, #255	; 0xff
 8002f54:	d801      	bhi.n	8002f5a <HAL_GPIO_Init+0x13a>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	e001      	b.n	8002f5e <HAL_GPIO_Init+0x13e>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	2bff      	cmp	r3, #255	; 0xff
 8002f64:	d802      	bhi.n	8002f6c <HAL_GPIO_Init+0x14c>
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	e002      	b.n	8002f72 <HAL_GPIO_Init+0x152>
 8002f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6e:	3b08      	subs	r3, #8
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	210f      	movs	r1, #15
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	401a      	ands	r2, r3
 8002f84:	6a39      	ldr	r1, [r7, #32]
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	fa01 f303 	lsl.w	r3, r1, r3
 8002f8c:	431a      	orrs	r2, r3
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 80b1 	beq.w	8003102 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fa0:	4b4d      	ldr	r3, [pc, #308]	; (80030d8 <HAL_GPIO_Init+0x2b8>)
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	4a4c      	ldr	r2, [pc, #304]	; (80030d8 <HAL_GPIO_Init+0x2b8>)
 8002fa6:	f043 0301 	orr.w	r3, r3, #1
 8002faa:	6193      	str	r3, [r2, #24]
 8002fac:	4b4a      	ldr	r3, [pc, #296]	; (80030d8 <HAL_GPIO_Init+0x2b8>)
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fb8:	4a48      	ldr	r2, [pc, #288]	; (80030dc <HAL_GPIO_Init+0x2bc>)
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	089b      	lsrs	r3, r3, #2
 8002fbe:	3302      	adds	r3, #2
 8002fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc8:	f003 0303 	and.w	r3, r3, #3
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	220f      	movs	r2, #15
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a40      	ldr	r2, [pc, #256]	; (80030e0 <HAL_GPIO_Init+0x2c0>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d013      	beq.n	800300c <HAL_GPIO_Init+0x1ec>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a3f      	ldr	r2, [pc, #252]	; (80030e4 <HAL_GPIO_Init+0x2c4>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d00d      	beq.n	8003008 <HAL_GPIO_Init+0x1e8>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a3e      	ldr	r2, [pc, #248]	; (80030e8 <HAL_GPIO_Init+0x2c8>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d007      	beq.n	8003004 <HAL_GPIO_Init+0x1e4>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a3d      	ldr	r2, [pc, #244]	; (80030ec <HAL_GPIO_Init+0x2cc>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d101      	bne.n	8003000 <HAL_GPIO_Init+0x1e0>
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e006      	b.n	800300e <HAL_GPIO_Init+0x1ee>
 8003000:	2304      	movs	r3, #4
 8003002:	e004      	b.n	800300e <HAL_GPIO_Init+0x1ee>
 8003004:	2302      	movs	r3, #2
 8003006:	e002      	b.n	800300e <HAL_GPIO_Init+0x1ee>
 8003008:	2301      	movs	r3, #1
 800300a:	e000      	b.n	800300e <HAL_GPIO_Init+0x1ee>
 800300c:	2300      	movs	r3, #0
 800300e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003010:	f002 0203 	and.w	r2, r2, #3
 8003014:	0092      	lsls	r2, r2, #2
 8003016:	4093      	lsls	r3, r2
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	4313      	orrs	r3, r2
 800301c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800301e:	492f      	ldr	r1, [pc, #188]	; (80030dc <HAL_GPIO_Init+0x2bc>)
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	089b      	lsrs	r3, r3, #2
 8003024:	3302      	adds	r3, #2
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d006      	beq.n	8003046 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003038:	4b2d      	ldr	r3, [pc, #180]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	492c      	ldr	r1, [pc, #176]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	4313      	orrs	r3, r2
 8003042:	608b      	str	r3, [r1, #8]
 8003044:	e006      	b.n	8003054 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003046:	4b2a      	ldr	r3, [pc, #168]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	43db      	mvns	r3, r3
 800304e:	4928      	ldr	r1, [pc, #160]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003050:	4013      	ands	r3, r2
 8003052:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d006      	beq.n	800306e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003060:	4b23      	ldr	r3, [pc, #140]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003062:	68da      	ldr	r2, [r3, #12]
 8003064:	4922      	ldr	r1, [pc, #136]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	4313      	orrs	r3, r2
 800306a:	60cb      	str	r3, [r1, #12]
 800306c:	e006      	b.n	800307c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800306e:	4b20      	ldr	r3, [pc, #128]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	43db      	mvns	r3, r3
 8003076:	491e      	ldr	r1, [pc, #120]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003078:	4013      	ands	r3, r2
 800307a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d006      	beq.n	8003096 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003088:	4b19      	ldr	r3, [pc, #100]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	4918      	ldr	r1, [pc, #96]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	4313      	orrs	r3, r2
 8003092:	604b      	str	r3, [r1, #4]
 8003094:	e006      	b.n	80030a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003096:	4b16      	ldr	r3, [pc, #88]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	43db      	mvns	r3, r3
 800309e:	4914      	ldr	r1, [pc, #80]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 80030a0:	4013      	ands	r3, r2
 80030a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d021      	beq.n	80030f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030b0:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	490e      	ldr	r1, [pc, #56]	; (80030f0 <HAL_GPIO_Init+0x2d0>)
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	600b      	str	r3, [r1, #0]
 80030bc:	e021      	b.n	8003102 <HAL_GPIO_Init+0x2e2>
 80030be:	bf00      	nop
 80030c0:	10320000 	.word	0x10320000
 80030c4:	10310000 	.word	0x10310000
 80030c8:	10220000 	.word	0x10220000
 80030cc:	10210000 	.word	0x10210000
 80030d0:	10120000 	.word	0x10120000
 80030d4:	10110000 	.word	0x10110000
 80030d8:	40021000 	.word	0x40021000
 80030dc:	40010000 	.word	0x40010000
 80030e0:	40010800 	.word	0x40010800
 80030e4:	40010c00 	.word	0x40010c00
 80030e8:	40011000 	.word	0x40011000
 80030ec:	40011400 	.word	0x40011400
 80030f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030f4:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <HAL_GPIO_Init+0x304>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	43db      	mvns	r3, r3
 80030fc:	4909      	ldr	r1, [pc, #36]	; (8003124 <HAL_GPIO_Init+0x304>)
 80030fe:	4013      	ands	r3, r2
 8003100:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	3301      	adds	r3, #1
 8003106:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310e:	fa22 f303 	lsr.w	r3, r2, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	f47f ae8e 	bne.w	8002e34 <HAL_GPIO_Init+0x14>
  }
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	372c      	adds	r7, #44	; 0x2c
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr
 8003124:	40010400 	.word	0x40010400

08003128 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	887b      	ldrh	r3, [r7, #2]
 800313a:	4013      	ands	r3, r2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d002      	beq.n	8003146 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
 8003144:	e001      	b.n	800314a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003146:	2300      	movs	r3, #0
 8003148:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800314a:	7bfb      	ldrb	r3, [r7, #15]
}
 800314c:	4618      	mov	r0, r3
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	bc80      	pop	{r7}
 8003154:	4770      	bx	lr

08003156 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
 800315e:	460b      	mov	r3, r1
 8003160:	807b      	strh	r3, [r7, #2]
 8003162:	4613      	mov	r3, r2
 8003164:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003166:	787b      	ldrb	r3, [r7, #1]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d003      	beq.n	8003174 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800316c:	887a      	ldrh	r2, [r7, #2]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003172:	e003      	b.n	800317c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003174:	887b      	ldrh	r3, [r7, #2]
 8003176:	041a      	lsls	r2, r3, #16
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	611a      	str	r2, [r3, #16]
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr
	...

08003188 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003192:	4b08      	ldr	r3, [pc, #32]	; (80031b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003194:	695a      	ldr	r2, [r3, #20]
 8003196:	88fb      	ldrh	r3, [r7, #6]
 8003198:	4013      	ands	r3, r2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d006      	beq.n	80031ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800319e:	4a05      	ldr	r2, [pc, #20]	; (80031b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031a0:	88fb      	ldrh	r3, [r7, #6]
 80031a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031a4:	88fb      	ldrh	r3, [r7, #6]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7fe fe6e 	bl	8001e88 <HAL_GPIO_EXTI_Callback>
  }
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40010400 	.word	0x40010400

080031b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e12b      	b.n	8003422 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d106      	bne.n	80031e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7fe ff6c 	bl	80020bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2224      	movs	r2, #36	; 0x24
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0201 	bic.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800320a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800321a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800321c:	f001 f960 	bl	80044e0 <HAL_RCC_GetPCLK1Freq>
 8003220:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4a81      	ldr	r2, [pc, #516]	; (800342c <HAL_I2C_Init+0x274>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d807      	bhi.n	800323c <HAL_I2C_Init+0x84>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4a80      	ldr	r2, [pc, #512]	; (8003430 <HAL_I2C_Init+0x278>)
 8003230:	4293      	cmp	r3, r2
 8003232:	bf94      	ite	ls
 8003234:	2301      	movls	r3, #1
 8003236:	2300      	movhi	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	e006      	b.n	800324a <HAL_I2C_Init+0x92>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a7d      	ldr	r2, [pc, #500]	; (8003434 <HAL_I2C_Init+0x27c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	bf94      	ite	ls
 8003244:	2301      	movls	r3, #1
 8003246:	2300      	movhi	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e0e7      	b.n	8003422 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	4a78      	ldr	r2, [pc, #480]	; (8003438 <HAL_I2C_Init+0x280>)
 8003256:	fba2 2303 	umull	r2, r3, r2, r3
 800325a:	0c9b      	lsrs	r3, r3, #18
 800325c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	430a      	orrs	r2, r1
 8003270:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	4a6a      	ldr	r2, [pc, #424]	; (800342c <HAL_I2C_Init+0x274>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d802      	bhi.n	800328c <HAL_I2C_Init+0xd4>
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	3301      	adds	r3, #1
 800328a:	e009      	b.n	80032a0 <HAL_I2C_Init+0xe8>
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003292:	fb02 f303 	mul.w	r3, r2, r3
 8003296:	4a69      	ldr	r2, [pc, #420]	; (800343c <HAL_I2C_Init+0x284>)
 8003298:	fba2 2303 	umull	r2, r3, r2, r3
 800329c:	099b      	lsrs	r3, r3, #6
 800329e:	3301      	adds	r3, #1
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	430b      	orrs	r3, r1
 80032a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80032b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	495c      	ldr	r1, [pc, #368]	; (800342c <HAL_I2C_Init+0x274>)
 80032bc:	428b      	cmp	r3, r1
 80032be:	d819      	bhi.n	80032f4 <HAL_I2C_Init+0x13c>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	1e59      	subs	r1, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80032ce:	1c59      	adds	r1, r3, #1
 80032d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80032d4:	400b      	ands	r3, r1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00a      	beq.n	80032f0 <HAL_I2C_Init+0x138>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1e59      	subs	r1, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032e8:	3301      	adds	r3, #1
 80032ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ee:	e051      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 80032f0:	2304      	movs	r3, #4
 80032f2:	e04f      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d111      	bne.n	8003320 <HAL_I2C_Init+0x168>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	1e58      	subs	r0, r3, #1
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6859      	ldr	r1, [r3, #4]
 8003304:	460b      	mov	r3, r1
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	440b      	add	r3, r1
 800330a:	fbb0 f3f3 	udiv	r3, r0, r3
 800330e:	3301      	adds	r3, #1
 8003310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003314:	2b00      	cmp	r3, #0
 8003316:	bf0c      	ite	eq
 8003318:	2301      	moveq	r3, #1
 800331a:	2300      	movne	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	e012      	b.n	8003346 <HAL_I2C_Init+0x18e>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	1e58      	subs	r0, r3, #1
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6859      	ldr	r1, [r3, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	440b      	add	r3, r1
 800332e:	0099      	lsls	r1, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	fbb0 f3f3 	udiv	r3, r0, r3
 8003336:	3301      	adds	r3, #1
 8003338:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800333c:	2b00      	cmp	r3, #0
 800333e:	bf0c      	ite	eq
 8003340:	2301      	moveq	r3, #1
 8003342:	2300      	movne	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_I2C_Init+0x196>
 800334a:	2301      	movs	r3, #1
 800334c:	e022      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10e      	bne.n	8003374 <HAL_I2C_Init+0x1bc>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	1e58      	subs	r0, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6859      	ldr	r1, [r3, #4]
 800335e:	460b      	mov	r3, r1
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	440b      	add	r3, r1
 8003364:	fbb0 f3f3 	udiv	r3, r0, r3
 8003368:	3301      	adds	r3, #1
 800336a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800336e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003372:	e00f      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	1e58      	subs	r0, r3, #1
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6859      	ldr	r1, [r3, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	0099      	lsls	r1, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	fbb0 f3f3 	udiv	r3, r0, r3
 800338a:	3301      	adds	r3, #1
 800338c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003390:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	6809      	ldr	r1, [r1, #0]
 8003398:	4313      	orrs	r3, r2
 800339a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	69da      	ldr	r2, [r3, #28]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6911      	ldr	r1, [r2, #16]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	68d2      	ldr	r2, [r2, #12]
 80033ce:	4311      	orrs	r1, r2
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	430b      	orrs	r3, r1
 80033d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	695a      	ldr	r2, [r3, #20]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	430a      	orrs	r2, r1
 80033f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 0201 	orr.w	r2, r2, #1
 8003402:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	000186a0 	.word	0x000186a0
 8003430:	001e847f 	.word	0x001e847f
 8003434:	003d08ff 	.word	0x003d08ff
 8003438:	431bde83 	.word	0x431bde83
 800343c:	10624dd3 	.word	0x10624dd3

08003440 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b088      	sub	sp, #32
 8003444:	af02      	add	r7, sp, #8
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	607a      	str	r2, [r7, #4]
 800344a:	461a      	mov	r2, r3
 800344c:	460b      	mov	r3, r1
 800344e:	817b      	strh	r3, [r7, #10]
 8003450:	4613      	mov	r3, r2
 8003452:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003454:	f7ff f906 	bl	8002664 <HAL_GetTick>
 8003458:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b20      	cmp	r3, #32
 8003464:	f040 80e0 	bne.w	8003628 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2319      	movs	r3, #25
 800346e:	2201      	movs	r2, #1
 8003470:	4970      	ldr	r1, [pc, #448]	; (8003634 <HAL_I2C_Master_Transmit+0x1f4>)
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f000 fa92 	bl	800399c <I2C_WaitOnFlagUntilTimeout>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800347e:	2302      	movs	r3, #2
 8003480:	e0d3      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003488:	2b01      	cmp	r3, #1
 800348a:	d101      	bne.n	8003490 <HAL_I2C_Master_Transmit+0x50>
 800348c:	2302      	movs	r3, #2
 800348e:	e0cc      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d007      	beq.n	80034b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f042 0201 	orr.w	r2, r2, #1
 80034b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2221      	movs	r2, #33	; 0x21
 80034ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2210      	movs	r2, #16
 80034d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	893a      	ldrh	r2, [r7, #8]
 80034e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	4a50      	ldr	r2, [pc, #320]	; (8003638 <HAL_I2C_Master_Transmit+0x1f8>)
 80034f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034f8:	8979      	ldrh	r1, [r7, #10]
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	6a3a      	ldr	r2, [r7, #32]
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 f9ca 	bl	8003898 <I2C_MasterRequestWrite>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e08d      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350e:	2300      	movs	r3, #0
 8003510:	613b      	str	r3, [r7, #16]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003524:	e066      	b.n	80035f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	6a39      	ldr	r1, [r7, #32]
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 fb50 	bl	8003bd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00d      	beq.n	8003552 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	2b04      	cmp	r3, #4
 800353c:	d107      	bne.n	800354e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e06b      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	781a      	ldrb	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356c:	b29b      	uxth	r3, r3
 800356e:	3b01      	subs	r3, #1
 8003570:	b29a      	uxth	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800357a:	3b01      	subs	r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b04      	cmp	r3, #4
 800358e:	d11b      	bne.n	80035c8 <HAL_I2C_Master_Transmit+0x188>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003594:	2b00      	cmp	r3, #0
 8003596:	d017      	beq.n	80035c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359c:	781a      	ldrb	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a8:	1c5a      	adds	r2, r3, #1
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	3b01      	subs	r3, #1
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	6a39      	ldr	r1, [r7, #32]
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fb47 	bl	8003c60 <I2C_WaitOnBTFFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00d      	beq.n	80035f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035dc:	2b04      	cmp	r3, #4
 80035de:	d107      	bne.n	80035f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e01a      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d194      	bne.n	8003526 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800360a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2220      	movs	r2, #32
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003624:	2300      	movs	r3, #0
 8003626:	e000      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003628:	2302      	movs	r3, #2
  }
}
 800362a:	4618      	mov	r0, r3
 800362c:	3718      	adds	r7, #24
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	00100002 	.word	0x00100002
 8003638:	ffff0000 	.word	0xffff0000

0800363c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b08a      	sub	sp, #40	; 0x28
 8003640:	af02      	add	r7, sp, #8
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	460b      	mov	r3, r1
 800364a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800364c:	f7ff f80a 	bl	8002664 <HAL_GetTick>
 8003650:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003652:	2300      	movs	r3, #0
 8003654:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b20      	cmp	r3, #32
 8003660:	f040 8111 	bne.w	8003886 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2319      	movs	r3, #25
 800366a:	2201      	movs	r2, #1
 800366c:	4988      	ldr	r1, [pc, #544]	; (8003890 <HAL_I2C_IsDeviceReady+0x254>)
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 f994 	bl	800399c <I2C_WaitOnFlagUntilTimeout>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800367a:	2302      	movs	r3, #2
 800367c:	e104      	b.n	8003888 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003684:	2b01      	cmp	r3, #1
 8003686:	d101      	bne.n	800368c <HAL_I2C_IsDeviceReady+0x50>
 8003688:	2302      	movs	r3, #2
 800368a:	e0fd      	b.n	8003888 <HAL_I2C_IsDeviceReady+0x24c>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d007      	beq.n	80036b2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f042 0201 	orr.w	r2, r2, #1
 80036b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2224      	movs	r2, #36	; 0x24
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4a70      	ldr	r2, [pc, #448]	; (8003894 <HAL_I2C_IsDeviceReady+0x258>)
 80036d4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036e4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	9300      	str	r3, [sp, #0]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 f952 	bl	800399c <I2C_WaitOnFlagUntilTimeout>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00d      	beq.n	800371a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003708:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800370c:	d103      	bne.n	8003716 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003714:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e0b6      	b.n	8003888 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800371a:	897b      	ldrh	r3, [r7, #10]
 800371c:	b2db      	uxtb	r3, r3
 800371e:	461a      	mov	r2, r3
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003728:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800372a:	f7fe ff9b 	bl	8002664 <HAL_GetTick>
 800372e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b02      	cmp	r3, #2
 800373c:	bf0c      	ite	eq
 800373e:	2301      	moveq	r3, #1
 8003740:	2300      	movne	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003750:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003754:	bf0c      	ite	eq
 8003756:	2301      	moveq	r3, #1
 8003758:	2300      	movne	r3, #0
 800375a:	b2db      	uxtb	r3, r3
 800375c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800375e:	e025      	b.n	80037ac <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003760:	f7fe ff80 	bl	8002664 <HAL_GetTick>
 8003764:	4602      	mov	r2, r0
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d302      	bcc.n	8003776 <HAL_I2C_IsDeviceReady+0x13a>
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d103      	bne.n	800377e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	22a0      	movs	r2, #160	; 0xa0
 800377a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	695b      	ldr	r3, [r3, #20]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b02      	cmp	r3, #2
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	695b      	ldr	r3, [r3, #20]
 800379a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800379e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a2:	bf0c      	ite	eq
 80037a4:	2301      	moveq	r3, #1
 80037a6:	2300      	movne	r3, #0
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	2ba0      	cmp	r3, #160	; 0xa0
 80037b6:	d005      	beq.n	80037c4 <HAL_I2C_IsDeviceReady+0x188>
 80037b8:	7dfb      	ldrb	r3, [r7, #23]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d102      	bne.n	80037c4 <HAL_I2C_IsDeviceReady+0x188>
 80037be:	7dbb      	ldrb	r3, [r7, #22]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0cd      	beq.n	8003760 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2220      	movs	r2, #32
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d129      	bne.n	800382e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037e8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ea:	2300      	movs	r3, #0
 80037ec:	613b      	str	r3, [r7, #16]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	695b      	ldr	r3, [r3, #20]
 80037f4:	613b      	str	r3, [r7, #16]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	613b      	str	r3, [r7, #16]
 80037fe:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	9300      	str	r3, [sp, #0]
 8003804:	2319      	movs	r3, #25
 8003806:	2201      	movs	r2, #1
 8003808:	4921      	ldr	r1, [pc, #132]	; (8003890 <HAL_I2C_IsDeviceReady+0x254>)
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 f8c6 	bl	800399c <I2C_WaitOnFlagUntilTimeout>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e036      	b.n	8003888 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2220      	movs	r2, #32
 800381e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800382a:	2300      	movs	r3, #0
 800382c:	e02c      	b.n	8003888 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800383c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003846:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	2319      	movs	r3, #25
 800384e:	2201      	movs	r2, #1
 8003850:	490f      	ldr	r1, [pc, #60]	; (8003890 <HAL_I2C_IsDeviceReady+0x254>)
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 f8a2 	bl	800399c <I2C_WaitOnFlagUntilTimeout>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e012      	b.n	8003888 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	3301      	adds	r3, #1
 8003866:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	429a      	cmp	r2, r3
 800386e:	f4ff af32 	bcc.w	80036d6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2220      	movs	r2, #32
 8003876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003886:	2302      	movs	r3, #2
  }
}
 8003888:	4618      	mov	r0, r3
 800388a:	3720      	adds	r7, #32
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	00100002 	.word	0x00100002
 8003894:	ffff0000 	.word	0xffff0000

08003898 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b088      	sub	sp, #32
 800389c:	af02      	add	r7, sp, #8
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	607a      	str	r2, [r7, #4]
 80038a2:	603b      	str	r3, [r7, #0]
 80038a4:	460b      	mov	r3, r1
 80038a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ac:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d006      	beq.n	80038c2 <I2C_MasterRequestWrite+0x2a>
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d003      	beq.n	80038c2 <I2C_MasterRequestWrite+0x2a>
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038c0:	d108      	bne.n	80038d4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	e00b      	b.n	80038ec <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d8:	2b12      	cmp	r3, #18
 80038da:	d107      	bne.n	80038ec <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 f84f 	bl	800399c <I2C_WaitOnFlagUntilTimeout>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00d      	beq.n	8003920 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800390e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003912:	d103      	bne.n	800391c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f44f 7200 	mov.w	r2, #512	; 0x200
 800391a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e035      	b.n	800398c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003928:	d108      	bne.n	800393c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800392a:	897b      	ldrh	r3, [r7, #10]
 800392c:	b2db      	uxtb	r3, r3
 800392e:	461a      	mov	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003938:	611a      	str	r2, [r3, #16]
 800393a:	e01b      	b.n	8003974 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800393c:	897b      	ldrh	r3, [r7, #10]
 800393e:	11db      	asrs	r3, r3, #7
 8003940:	b2db      	uxtb	r3, r3
 8003942:	f003 0306 	and.w	r3, r3, #6
 8003946:	b2db      	uxtb	r3, r3
 8003948:	f063 030f 	orn	r3, r3, #15
 800394c:	b2da      	uxtb	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	490e      	ldr	r1, [pc, #56]	; (8003994 <I2C_MasterRequestWrite+0xfc>)
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 f898 	bl	8003a90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e010      	b.n	800398c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800396a:	897b      	ldrh	r3, [r7, #10]
 800396c:	b2da      	uxtb	r2, r3
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	4907      	ldr	r1, [pc, #28]	; (8003998 <I2C_MasterRequestWrite+0x100>)
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 f888 	bl	8003a90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e000      	b.n	800398c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3718      	adds	r7, #24
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	00010008 	.word	0x00010008
 8003998:	00010002 	.word	0x00010002

0800399c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	603b      	str	r3, [r7, #0]
 80039a8:	4613      	mov	r3, r2
 80039aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039ac:	e048      	b.n	8003a40 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b4:	d044      	beq.n	8003a40 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039b6:	f7fe fe55 	bl	8002664 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d302      	bcc.n	80039cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d139      	bne.n	8003a40 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	0c1b      	lsrs	r3, r3, #16
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d10d      	bne.n	80039f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	43da      	mvns	r2, r3
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	4013      	ands	r3, r2
 80039e2:	b29b      	uxth	r3, r3
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	bf0c      	ite	eq
 80039e8:	2301      	moveq	r3, #1
 80039ea:	2300      	movne	r3, #0
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	461a      	mov	r2, r3
 80039f0:	e00c      	b.n	8003a0c <I2C_WaitOnFlagUntilTimeout+0x70>
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	43da      	mvns	r2, r3
 80039fa:	68bb      	ldr	r3, [r7, #8]
 80039fc:	4013      	ands	r3, r2
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	bf0c      	ite	eq
 8003a04:	2301      	moveq	r3, #1
 8003a06:	2300      	movne	r3, #0
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	79fb      	ldrb	r3, [r7, #7]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d116      	bne.n	8003a40 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2200      	movs	r2, #0
 8003a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2c:	f043 0220 	orr.w	r2, r3, #32
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e023      	b.n	8003a88 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	0c1b      	lsrs	r3, r3, #16
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d10d      	bne.n	8003a66 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	43da      	mvns	r2, r3
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	4013      	ands	r3, r2
 8003a56:	b29b      	uxth	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	bf0c      	ite	eq
 8003a5c:	2301      	moveq	r3, #1
 8003a5e:	2300      	movne	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	461a      	mov	r2, r3
 8003a64:	e00c      	b.n	8003a80 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	43da      	mvns	r2, r3
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	4013      	ands	r3, r2
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	bf0c      	ite	eq
 8003a78:	2301      	moveq	r3, #1
 8003a7a:	2300      	movne	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	461a      	mov	r2, r3
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d093      	beq.n	80039ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
 8003a9c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a9e:	e071      	b.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aae:	d123      	bne.n	8003af8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003abe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ac8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae4:	f043 0204 	orr.w	r2, r3, #4
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e067      	b.n	8003bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003afe:	d041      	beq.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b00:	f7fe fdb0 	bl	8002664 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d302      	bcc.n	8003b16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d136      	bne.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	0c1b      	lsrs	r3, r3, #16
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d10c      	bne.n	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	43da      	mvns	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	bf14      	ite	ne
 8003b32:	2301      	movne	r3, #1
 8003b34:	2300      	moveq	r3, #0
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	e00b      	b.n	8003b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	43da      	mvns	r2, r3
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	4013      	ands	r3, r2
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	bf14      	ite	ne
 8003b4c:	2301      	movne	r3, #1
 8003b4e:	2300      	moveq	r3, #0
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d016      	beq.n	8003b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2220      	movs	r2, #32
 8003b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b70:	f043 0220 	orr.w	r2, r3, #32
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e021      	b.n	8003bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	0c1b      	lsrs	r3, r3, #16
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d10c      	bne.n	8003ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	43da      	mvns	r2, r3
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	bf14      	ite	ne
 8003ba0:	2301      	movne	r3, #1
 8003ba2:	2300      	moveq	r3, #0
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	e00b      	b.n	8003bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	43da      	mvns	r2, r3
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	bf14      	ite	ne
 8003bba:	2301      	movne	r3, #1
 8003bbc:	2300      	moveq	r3, #0
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	f47f af6d 	bne.w	8003aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003bc6:	2300      	movs	r3, #0
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	60b9      	str	r1, [r7, #8]
 8003bda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bdc:	e034      	b.n	8003c48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f000 f886 	bl	8003cf0 <I2C_IsAcknowledgeFailed>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e034      	b.n	8003c58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf4:	d028      	beq.n	8003c48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf6:	f7fe fd35 	bl	8002664 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	68ba      	ldr	r2, [r7, #8]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d302      	bcc.n	8003c0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d11d      	bne.n	8003c48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c16:	2b80      	cmp	r3, #128	; 0x80
 8003c18:	d016      	beq.n	8003c48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2220      	movs	r2, #32
 8003c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c34:	f043 0220 	orr.w	r2, r3, #32
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e007      	b.n	8003c58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c52:	2b80      	cmp	r3, #128	; 0x80
 8003c54:	d1c3      	bne.n	8003bde <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c6c:	e034      	b.n	8003cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 f83e 	bl	8003cf0 <I2C_IsAcknowledgeFailed>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e034      	b.n	8003ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c84:	d028      	beq.n	8003cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c86:	f7fe fced 	bl	8002664 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d302      	bcc.n	8003c9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d11d      	bne.n	8003cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	f003 0304 	and.w	r3, r3, #4
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	d016      	beq.n	8003cd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc4:	f043 0220 	orr.w	r2, r3, #32
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e007      	b.n	8003ce8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	f003 0304 	and.w	r3, r3, #4
 8003ce2:	2b04      	cmp	r3, #4
 8003ce4:	d1c3      	bne.n	8003c6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}

08003cf0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d06:	d11b      	bne.n	8003d40 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d10:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2c:	f043 0204 	orr.w	r2, r3, #4
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e000      	b.n	8003d42 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	370c      	adds	r7, #12
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bc80      	pop	{r7}
 8003d4a:	4770      	bx	lr

08003d4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e272      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 8087 	beq.w	8003e7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d6c:	4b92      	ldr	r3, [pc, #584]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b04      	cmp	r3, #4
 8003d76:	d00c      	beq.n	8003d92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d78:	4b8f      	ldr	r3, [pc, #572]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f003 030c 	and.w	r3, r3, #12
 8003d80:	2b08      	cmp	r3, #8
 8003d82:	d112      	bne.n	8003daa <HAL_RCC_OscConfig+0x5e>
 8003d84:	4b8c      	ldr	r3, [pc, #560]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d90:	d10b      	bne.n	8003daa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d92:	4b89      	ldr	r3, [pc, #548]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d06c      	beq.n	8003e78 <HAL_RCC_OscConfig+0x12c>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d168      	bne.n	8003e78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e24c      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003db2:	d106      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x76>
 8003db4:	4b80      	ldr	r3, [pc, #512]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a7f      	ldr	r2, [pc, #508]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dbe:	6013      	str	r3, [r2, #0]
 8003dc0:	e02e      	b.n	8003e20 <HAL_RCC_OscConfig+0xd4>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10c      	bne.n	8003de4 <HAL_RCC_OscConfig+0x98>
 8003dca:	4b7b      	ldr	r3, [pc, #492]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a7a      	ldr	r2, [pc, #488]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003dd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dd4:	6013      	str	r3, [r2, #0]
 8003dd6:	4b78      	ldr	r3, [pc, #480]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a77      	ldr	r2, [pc, #476]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003ddc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003de0:	6013      	str	r3, [r2, #0]
 8003de2:	e01d      	b.n	8003e20 <HAL_RCC_OscConfig+0xd4>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dec:	d10c      	bne.n	8003e08 <HAL_RCC_OscConfig+0xbc>
 8003dee:	4b72      	ldr	r3, [pc, #456]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a71      	ldr	r2, [pc, #452]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003df8:	6013      	str	r3, [r2, #0]
 8003dfa:	4b6f      	ldr	r3, [pc, #444]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a6e      	ldr	r2, [pc, #440]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	e00b      	b.n	8003e20 <HAL_RCC_OscConfig+0xd4>
 8003e08:	4b6b      	ldr	r3, [pc, #428]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a6a      	ldr	r2, [pc, #424]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e12:	6013      	str	r3, [r2, #0]
 8003e14:	4b68      	ldr	r3, [pc, #416]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a67      	ldr	r2, [pc, #412]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d013      	beq.n	8003e50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e28:	f7fe fc1c 	bl	8002664 <HAL_GetTick>
 8003e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2e:	e008      	b.n	8003e42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e30:	f7fe fc18 	bl	8002664 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	2b64      	cmp	r3, #100	; 0x64
 8003e3c:	d901      	bls.n	8003e42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e3e:	2303      	movs	r3, #3
 8003e40:	e200      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e42:	4b5d      	ldr	r3, [pc, #372]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0f0      	beq.n	8003e30 <HAL_RCC_OscConfig+0xe4>
 8003e4e:	e014      	b.n	8003e7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e50:	f7fe fc08 	bl	8002664 <HAL_GetTick>
 8003e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e58:	f7fe fc04 	bl	8002664 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b64      	cmp	r3, #100	; 0x64
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e1ec      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e6a:	4b53      	ldr	r3, [pc, #332]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1f0      	bne.n	8003e58 <HAL_RCC_OscConfig+0x10c>
 8003e76:	e000      	b.n	8003e7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d063      	beq.n	8003f4e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e86:	4b4c      	ldr	r3, [pc, #304]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f003 030c 	and.w	r3, r3, #12
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00b      	beq.n	8003eaa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e92:	4b49      	ldr	r3, [pc, #292]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f003 030c 	and.w	r3, r3, #12
 8003e9a:	2b08      	cmp	r3, #8
 8003e9c:	d11c      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x18c>
 8003e9e:	4b46      	ldr	r3, [pc, #280]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d116      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eaa:	4b43      	ldr	r3, [pc, #268]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d005      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x176>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d001      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e1c0      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ec2:	4b3d      	ldr	r3, [pc, #244]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	00db      	lsls	r3, r3, #3
 8003ed0:	4939      	ldr	r1, [pc, #228]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ed6:	e03a      	b.n	8003f4e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d020      	beq.n	8003f22 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ee0:	4b36      	ldr	r3, [pc, #216]	; (8003fbc <HAL_RCC_OscConfig+0x270>)
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee6:	f7fe fbbd 	bl	8002664 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eee:	f7fe fbb9 	bl	8002664 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e1a1      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f00:	4b2d      	ldr	r3, [pc, #180]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0f0      	beq.n	8003eee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f0c:	4b2a      	ldr	r3, [pc, #168]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	695b      	ldr	r3, [r3, #20]
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	4927      	ldr	r1, [pc, #156]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	600b      	str	r3, [r1, #0]
 8003f20:	e015      	b.n	8003f4e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f22:	4b26      	ldr	r3, [pc, #152]	; (8003fbc <HAL_RCC_OscConfig+0x270>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f28:	f7fe fb9c 	bl	8002664 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f30:	f7fe fb98 	bl	8002664 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e180      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f42:	4b1d      	ldr	r3, [pc, #116]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1f0      	bne.n	8003f30 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d03a      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d019      	beq.n	8003f96 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f62:	4b17      	ldr	r3, [pc, #92]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003f64:	2201      	movs	r2, #1
 8003f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f68:	f7fe fb7c 	bl	8002664 <HAL_GetTick>
 8003f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f6e:	e008      	b.n	8003f82 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f70:	f7fe fb78 	bl	8002664 <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e160      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f82:	4b0d      	ldr	r3, [pc, #52]	; (8003fb8 <HAL_RCC_OscConfig+0x26c>)
 8003f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0f0      	beq.n	8003f70 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f8e:	2001      	movs	r0, #1
 8003f90:	f000 face 	bl	8004530 <RCC_Delay>
 8003f94:	e01c      	b.n	8003fd0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f96:	4b0a      	ldr	r3, [pc, #40]	; (8003fc0 <HAL_RCC_OscConfig+0x274>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f9c:	f7fe fb62 	bl	8002664 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa2:	e00f      	b.n	8003fc4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fa4:	f7fe fb5e 	bl	8002664 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d908      	bls.n	8003fc4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e146      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
 8003fb6:	bf00      	nop
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	42420000 	.word	0x42420000
 8003fc0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fc4:	4b92      	ldr	r3, [pc, #584]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8003fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d1e9      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 80a6 	beq.w	800412a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fe2:	4b8b      	ldr	r3, [pc, #556]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10d      	bne.n	800400a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fee:	4b88      	ldr	r3, [pc, #544]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8003ff0:	69db      	ldr	r3, [r3, #28]
 8003ff2:	4a87      	ldr	r2, [pc, #540]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8003ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ff8:	61d3      	str	r3, [r2, #28]
 8003ffa:	4b85      	ldr	r3, [pc, #532]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004002:	60bb      	str	r3, [r7, #8]
 8004004:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004006:	2301      	movs	r3, #1
 8004008:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800400a:	4b82      	ldr	r3, [pc, #520]	; (8004214 <HAL_RCC_OscConfig+0x4c8>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004012:	2b00      	cmp	r3, #0
 8004014:	d118      	bne.n	8004048 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004016:	4b7f      	ldr	r3, [pc, #508]	; (8004214 <HAL_RCC_OscConfig+0x4c8>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a7e      	ldr	r2, [pc, #504]	; (8004214 <HAL_RCC_OscConfig+0x4c8>)
 800401c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004020:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004022:	f7fe fb1f 	bl	8002664 <HAL_GetTick>
 8004026:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004028:	e008      	b.n	800403c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800402a:	f7fe fb1b 	bl	8002664 <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	2b64      	cmp	r3, #100	; 0x64
 8004036:	d901      	bls.n	800403c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	e103      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800403c:	4b75      	ldr	r3, [pc, #468]	; (8004214 <HAL_RCC_OscConfig+0x4c8>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004044:	2b00      	cmp	r3, #0
 8004046:	d0f0      	beq.n	800402a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d106      	bne.n	800405e <HAL_RCC_OscConfig+0x312>
 8004050:	4b6f      	ldr	r3, [pc, #444]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	4a6e      	ldr	r2, [pc, #440]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004056:	f043 0301 	orr.w	r3, r3, #1
 800405a:	6213      	str	r3, [r2, #32]
 800405c:	e02d      	b.n	80040ba <HAL_RCC_OscConfig+0x36e>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10c      	bne.n	8004080 <HAL_RCC_OscConfig+0x334>
 8004066:	4b6a      	ldr	r3, [pc, #424]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004068:	6a1b      	ldr	r3, [r3, #32]
 800406a:	4a69      	ldr	r2, [pc, #420]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 800406c:	f023 0301 	bic.w	r3, r3, #1
 8004070:	6213      	str	r3, [r2, #32]
 8004072:	4b67      	ldr	r3, [pc, #412]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	4a66      	ldr	r2, [pc, #408]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004078:	f023 0304 	bic.w	r3, r3, #4
 800407c:	6213      	str	r3, [r2, #32]
 800407e:	e01c      	b.n	80040ba <HAL_RCC_OscConfig+0x36e>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	2b05      	cmp	r3, #5
 8004086:	d10c      	bne.n	80040a2 <HAL_RCC_OscConfig+0x356>
 8004088:	4b61      	ldr	r3, [pc, #388]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 800408a:	6a1b      	ldr	r3, [r3, #32]
 800408c:	4a60      	ldr	r2, [pc, #384]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 800408e:	f043 0304 	orr.w	r3, r3, #4
 8004092:	6213      	str	r3, [r2, #32]
 8004094:	4b5e      	ldr	r3, [pc, #376]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	4a5d      	ldr	r2, [pc, #372]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 800409a:	f043 0301 	orr.w	r3, r3, #1
 800409e:	6213      	str	r3, [r2, #32]
 80040a0:	e00b      	b.n	80040ba <HAL_RCC_OscConfig+0x36e>
 80040a2:	4b5b      	ldr	r3, [pc, #364]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	4a5a      	ldr	r2, [pc, #360]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 80040a8:	f023 0301 	bic.w	r3, r3, #1
 80040ac:	6213      	str	r3, [r2, #32]
 80040ae:	4b58      	ldr	r3, [pc, #352]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	4a57      	ldr	r2, [pc, #348]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 80040b4:	f023 0304 	bic.w	r3, r3, #4
 80040b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d015      	beq.n	80040ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040c2:	f7fe facf 	bl	8002664 <HAL_GetTick>
 80040c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c8:	e00a      	b.n	80040e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ca:	f7fe facb 	bl	8002664 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d8:	4293      	cmp	r3, r2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e0b1      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e0:	4b4b      	ldr	r3, [pc, #300]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d0ee      	beq.n	80040ca <HAL_RCC_OscConfig+0x37e>
 80040ec:	e014      	b.n	8004118 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ee:	f7fe fab9 	bl	8002664 <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040f4:	e00a      	b.n	800410c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040f6:	f7fe fab5 	bl	8002664 <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	f241 3288 	movw	r2, #5000	; 0x1388
 8004104:	4293      	cmp	r3, r2
 8004106:	d901      	bls.n	800410c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e09b      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800410c:	4b40      	ldr	r3, [pc, #256]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 800410e:	6a1b      	ldr	r3, [r3, #32]
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1ee      	bne.n	80040f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004118:	7dfb      	ldrb	r3, [r7, #23]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d105      	bne.n	800412a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800411e:	4b3c      	ldr	r3, [pc, #240]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	4a3b      	ldr	r2, [pc, #236]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004124:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004128:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	69db      	ldr	r3, [r3, #28]
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 8087 	beq.w	8004242 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004134:	4b36      	ldr	r3, [pc, #216]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f003 030c 	and.w	r3, r3, #12
 800413c:	2b08      	cmp	r3, #8
 800413e:	d061      	beq.n	8004204 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	2b02      	cmp	r3, #2
 8004146:	d146      	bne.n	80041d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004148:	4b33      	ldr	r3, [pc, #204]	; (8004218 <HAL_RCC_OscConfig+0x4cc>)
 800414a:	2200      	movs	r2, #0
 800414c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414e:	f7fe fa89 	bl	8002664 <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004154:	e008      	b.n	8004168 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004156:	f7fe fa85 	bl	8002664 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d901      	bls.n	8004168 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e06d      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004168:	4b29      	ldr	r3, [pc, #164]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d1f0      	bne.n	8004156 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a1b      	ldr	r3, [r3, #32]
 8004178:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800417c:	d108      	bne.n	8004190 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800417e:	4b24      	ldr	r3, [pc, #144]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	4921      	ldr	r1, [pc, #132]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 800418c:	4313      	orrs	r3, r2
 800418e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004190:	4b1f      	ldr	r3, [pc, #124]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a19      	ldr	r1, [r3, #32]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a0:	430b      	orrs	r3, r1
 80041a2:	491b      	ldr	r1, [pc, #108]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041a8:	4b1b      	ldr	r3, [pc, #108]	; (8004218 <HAL_RCC_OscConfig+0x4cc>)
 80041aa:	2201      	movs	r2, #1
 80041ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ae:	f7fe fa59 	bl	8002664 <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b6:	f7fe fa55 	bl	8002664 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e03d      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041c8:	4b11      	ldr	r3, [pc, #68]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0f0      	beq.n	80041b6 <HAL_RCC_OscConfig+0x46a>
 80041d4:	e035      	b.n	8004242 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041d6:	4b10      	ldr	r3, [pc, #64]	; (8004218 <HAL_RCC_OscConfig+0x4cc>)
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041dc:	f7fe fa42 	bl	8002664 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e4:	f7fe fa3e 	bl	8002664 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e026      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f6:	4b06      	ldr	r3, [pc, #24]	; (8004210 <HAL_RCC_OscConfig+0x4c4>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1f0      	bne.n	80041e4 <HAL_RCC_OscConfig+0x498>
 8004202:	e01e      	b.n	8004242 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	69db      	ldr	r3, [r3, #28]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d107      	bne.n	800421c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e019      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
 8004210:	40021000 	.word	0x40021000
 8004214:	40007000 	.word	0x40007000
 8004218:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800421c:	4b0b      	ldr	r3, [pc, #44]	; (800424c <HAL_RCC_OscConfig+0x500>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	429a      	cmp	r2, r3
 800422e:	d106      	bne.n	800423e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800423a:	429a      	cmp	r2, r3
 800423c:	d001      	beq.n	8004242 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e000      	b.n	8004244 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40021000 	.word	0x40021000

08004250 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d101      	bne.n	8004264 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	e0d0      	b.n	8004406 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004264:	4b6a      	ldr	r3, [pc, #424]	; (8004410 <HAL_RCC_ClockConfig+0x1c0>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	429a      	cmp	r2, r3
 8004270:	d910      	bls.n	8004294 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004272:	4b67      	ldr	r3, [pc, #412]	; (8004410 <HAL_RCC_ClockConfig+0x1c0>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f023 0207 	bic.w	r2, r3, #7
 800427a:	4965      	ldr	r1, [pc, #404]	; (8004410 <HAL_RCC_ClockConfig+0x1c0>)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	4313      	orrs	r3, r2
 8004280:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004282:	4b63      	ldr	r3, [pc, #396]	; (8004410 <HAL_RCC_ClockConfig+0x1c0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0307 	and.w	r3, r3, #7
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	429a      	cmp	r2, r3
 800428e:	d001      	beq.n	8004294 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e0b8      	b.n	8004406 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d020      	beq.n	80042e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0304 	and.w	r3, r3, #4
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d005      	beq.n	80042b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042ac:	4b59      	ldr	r3, [pc, #356]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	4a58      	ldr	r2, [pc, #352]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80042b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80042b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0308 	and.w	r3, r3, #8
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d005      	beq.n	80042d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042c4:	4b53      	ldr	r3, [pc, #332]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	4a52      	ldr	r2, [pc, #328]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80042ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80042ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042d0:	4b50      	ldr	r3, [pc, #320]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	494d      	ldr	r1, [pc, #308]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d040      	beq.n	8004370 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d107      	bne.n	8004306 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042f6:	4b47      	ldr	r3, [pc, #284]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d115      	bne.n	800432e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e07f      	b.n	8004406 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b02      	cmp	r3, #2
 800430c:	d107      	bne.n	800431e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800430e:	4b41      	ldr	r3, [pc, #260]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d109      	bne.n	800432e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e073      	b.n	8004406 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800431e:	4b3d      	ldr	r3, [pc, #244]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e06b      	b.n	8004406 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800432e:	4b39      	ldr	r3, [pc, #228]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f023 0203 	bic.w	r2, r3, #3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	4936      	ldr	r1, [pc, #216]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 800433c:	4313      	orrs	r3, r2
 800433e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004340:	f7fe f990 	bl	8002664 <HAL_GetTick>
 8004344:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004346:	e00a      	b.n	800435e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004348:	f7fe f98c 	bl	8002664 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	f241 3288 	movw	r2, #5000	; 0x1388
 8004356:	4293      	cmp	r3, r2
 8004358:	d901      	bls.n	800435e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e053      	b.n	8004406 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435e:	4b2d      	ldr	r3, [pc, #180]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f003 020c 	and.w	r2, r3, #12
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	429a      	cmp	r2, r3
 800436e:	d1eb      	bne.n	8004348 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004370:	4b27      	ldr	r3, [pc, #156]	; (8004410 <HAL_RCC_ClockConfig+0x1c0>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0307 	and.w	r3, r3, #7
 8004378:	683a      	ldr	r2, [r7, #0]
 800437a:	429a      	cmp	r2, r3
 800437c:	d210      	bcs.n	80043a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800437e:	4b24      	ldr	r3, [pc, #144]	; (8004410 <HAL_RCC_ClockConfig+0x1c0>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f023 0207 	bic.w	r2, r3, #7
 8004386:	4922      	ldr	r1, [pc, #136]	; (8004410 <HAL_RCC_ClockConfig+0x1c0>)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	4313      	orrs	r3, r2
 800438c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800438e:	4b20      	ldr	r3, [pc, #128]	; (8004410 <HAL_RCC_ClockConfig+0x1c0>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0307 	and.w	r3, r3, #7
 8004396:	683a      	ldr	r2, [r7, #0]
 8004398:	429a      	cmp	r2, r3
 800439a:	d001      	beq.n	80043a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e032      	b.n	8004406 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d008      	beq.n	80043be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043ac:	4b19      	ldr	r3, [pc, #100]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	4916      	ldr	r1, [pc, #88]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0308 	and.w	r3, r3, #8
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d009      	beq.n	80043de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043ca:	4b12      	ldr	r3, [pc, #72]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	490e      	ldr	r1, [pc, #56]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043de:	f000 f821 	bl	8004424 <HAL_RCC_GetSysClockFreq>
 80043e2:	4602      	mov	r2, r0
 80043e4:	4b0b      	ldr	r3, [pc, #44]	; (8004414 <HAL_RCC_ClockConfig+0x1c4>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	091b      	lsrs	r3, r3, #4
 80043ea:	f003 030f 	and.w	r3, r3, #15
 80043ee:	490a      	ldr	r1, [pc, #40]	; (8004418 <HAL_RCC_ClockConfig+0x1c8>)
 80043f0:	5ccb      	ldrb	r3, [r1, r3]
 80043f2:	fa22 f303 	lsr.w	r3, r2, r3
 80043f6:	4a09      	ldr	r2, [pc, #36]	; (800441c <HAL_RCC_ClockConfig+0x1cc>)
 80043f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80043fa:	4b09      	ldr	r3, [pc, #36]	; (8004420 <HAL_RCC_ClockConfig+0x1d0>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4618      	mov	r0, r3
 8004400:	f7fe f8ee 	bl	80025e0 <HAL_InitTick>

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	40022000 	.word	0x40022000
 8004414:	40021000 	.word	0x40021000
 8004418:	08009958 	.word	0x08009958
 800441c:	20000028 	.word	0x20000028
 8004420:	2000002c 	.word	0x2000002c

08004424 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004424:	b480      	push	{r7}
 8004426:	b087      	sub	sp, #28
 8004428:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800442a:	2300      	movs	r3, #0
 800442c:	60fb      	str	r3, [r7, #12]
 800442e:	2300      	movs	r3, #0
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	2300      	movs	r3, #0
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	2300      	movs	r3, #0
 8004438:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800443e:	4b1e      	ldr	r3, [pc, #120]	; (80044b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f003 030c 	and.w	r3, r3, #12
 800444a:	2b04      	cmp	r3, #4
 800444c:	d002      	beq.n	8004454 <HAL_RCC_GetSysClockFreq+0x30>
 800444e:	2b08      	cmp	r3, #8
 8004450:	d003      	beq.n	800445a <HAL_RCC_GetSysClockFreq+0x36>
 8004452:	e027      	b.n	80044a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004454:	4b19      	ldr	r3, [pc, #100]	; (80044bc <HAL_RCC_GetSysClockFreq+0x98>)
 8004456:	613b      	str	r3, [r7, #16]
      break;
 8004458:	e027      	b.n	80044aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	0c9b      	lsrs	r3, r3, #18
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	4a17      	ldr	r2, [pc, #92]	; (80044c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004464:	5cd3      	ldrb	r3, [r2, r3]
 8004466:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d010      	beq.n	8004494 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004472:	4b11      	ldr	r3, [pc, #68]	; (80044b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	0c5b      	lsrs	r3, r3, #17
 8004478:	f003 0301 	and.w	r3, r3, #1
 800447c:	4a11      	ldr	r2, [pc, #68]	; (80044c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800447e:	5cd3      	ldrb	r3, [r2, r3]
 8004480:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a0d      	ldr	r2, [pc, #52]	; (80044bc <HAL_RCC_GetSysClockFreq+0x98>)
 8004486:	fb03 f202 	mul.w	r2, r3, r2
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004490:	617b      	str	r3, [r7, #20]
 8004492:	e004      	b.n	800449e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a0c      	ldr	r2, [pc, #48]	; (80044c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004498:	fb02 f303 	mul.w	r3, r2, r3
 800449c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	613b      	str	r3, [r7, #16]
      break;
 80044a2:	e002      	b.n	80044aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044a4:	4b05      	ldr	r3, [pc, #20]	; (80044bc <HAL_RCC_GetSysClockFreq+0x98>)
 80044a6:	613b      	str	r3, [r7, #16]
      break;
 80044a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044aa:	693b      	ldr	r3, [r7, #16]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	371c      	adds	r7, #28
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bc80      	pop	{r7}
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	40021000 	.word	0x40021000
 80044bc:	007a1200 	.word	0x007a1200
 80044c0:	08009970 	.word	0x08009970
 80044c4:	08009980 	.word	0x08009980
 80044c8:	003d0900 	.word	0x003d0900

080044cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044d0:	4b02      	ldr	r3, [pc, #8]	; (80044dc <HAL_RCC_GetHCLKFreq+0x10>)
 80044d2:	681b      	ldr	r3, [r3, #0]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bc80      	pop	{r7}
 80044da:	4770      	bx	lr
 80044dc:	20000028 	.word	0x20000028

080044e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044e4:	f7ff fff2 	bl	80044cc <HAL_RCC_GetHCLKFreq>
 80044e8:	4602      	mov	r2, r0
 80044ea:	4b05      	ldr	r3, [pc, #20]	; (8004500 <HAL_RCC_GetPCLK1Freq+0x20>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	0a1b      	lsrs	r3, r3, #8
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	4903      	ldr	r1, [pc, #12]	; (8004504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80044f6:	5ccb      	ldrb	r3, [r1, r3]
 80044f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40021000 	.word	0x40021000
 8004504:	08009968 	.word	0x08009968

08004508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800450c:	f7ff ffde 	bl	80044cc <HAL_RCC_GetHCLKFreq>
 8004510:	4602      	mov	r2, r0
 8004512:	4b05      	ldr	r3, [pc, #20]	; (8004528 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	0adb      	lsrs	r3, r3, #11
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	4903      	ldr	r1, [pc, #12]	; (800452c <HAL_RCC_GetPCLK2Freq+0x24>)
 800451e:	5ccb      	ldrb	r3, [r1, r3]
 8004520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004524:	4618      	mov	r0, r3
 8004526:	bd80      	pop	{r7, pc}
 8004528:	40021000 	.word	0x40021000
 800452c:	08009968 	.word	0x08009968

08004530 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004530:	b480      	push	{r7}
 8004532:	b085      	sub	sp, #20
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004538:	4b0a      	ldr	r3, [pc, #40]	; (8004564 <RCC_Delay+0x34>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a0a      	ldr	r2, [pc, #40]	; (8004568 <RCC_Delay+0x38>)
 800453e:	fba2 2303 	umull	r2, r3, r2, r3
 8004542:	0a5b      	lsrs	r3, r3, #9
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	fb02 f303 	mul.w	r3, r2, r3
 800454a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800454c:	bf00      	nop
  }
  while (Delay --);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	1e5a      	subs	r2, r3, #1
 8004552:	60fa      	str	r2, [r7, #12]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1f9      	bne.n	800454c <RCC_Delay+0x1c>
}
 8004558:	bf00      	nop
 800455a:	bf00      	nop
 800455c:	3714      	adds	r7, #20
 800455e:	46bd      	mov	sp, r7
 8004560:	bc80      	pop	{r7}
 8004562:	4770      	bx	lr
 8004564:	20000028 	.word	0x20000028
 8004568:	10624dd3 	.word	0x10624dd3

0800456c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b082      	sub	sp, #8
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d101      	bne.n	800457e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e042      	b.n	8004604 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d106      	bne.n	8004598 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7fd fdd0 	bl	8002138 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2224      	movs	r2, #36	; 0x24
 800459c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68da      	ldr	r2, [r3, #12]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 ffb3 	bl	800551c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	691a      	ldr	r2, [r3, #16]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695a      	ldr	r2, [r3, #20]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2220      	movs	r2, #32
 80045f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3708      	adds	r7, #8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b08a      	sub	sp, #40	; 0x28
 8004610:	af02      	add	r7, sp, #8
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	603b      	str	r3, [r7, #0]
 8004618:	4613      	mov	r3, r2
 800461a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b20      	cmp	r3, #32
 800462a:	d16d      	bne.n	8004708 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <HAL_UART_Transmit+0x2c>
 8004632:	88fb      	ldrh	r3, [r7, #6]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e066      	b.n	800470a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2221      	movs	r2, #33	; 0x21
 8004646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800464a:	f7fe f80b 	bl	8002664 <HAL_GetTick>
 800464e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	88fa      	ldrh	r2, [r7, #6]
 8004654:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	88fa      	ldrh	r2, [r7, #6]
 800465a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004664:	d108      	bne.n	8004678 <HAL_UART_Transmit+0x6c>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d104      	bne.n	8004678 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800466e:	2300      	movs	r3, #0
 8004670:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	61bb      	str	r3, [r7, #24]
 8004676:	e003      	b.n	8004680 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800467c:	2300      	movs	r3, #0
 800467e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004680:	e02a      	b.n	80046d8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	2200      	movs	r2, #0
 800468a:	2180      	movs	r1, #128	; 0x80
 800468c:	68f8      	ldr	r0, [r7, #12]
 800468e:	f000 fc41 	bl	8004f14 <UART_WaitOnFlagUntilTimeout>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d001      	beq.n	800469c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e036      	b.n	800470a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10b      	bne.n	80046ba <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	881b      	ldrh	r3, [r3, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	3302      	adds	r3, #2
 80046b6:	61bb      	str	r3, [r7, #24]
 80046b8:	e007      	b.n	80046ca <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	781a      	ldrb	r2, [r3, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	3301      	adds	r3, #1
 80046c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046dc:	b29b      	uxth	r3, r3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1cf      	bne.n	8004682 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2200      	movs	r2, #0
 80046ea:	2140      	movs	r1, #64	; 0x40
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 fc11 	bl	8004f14 <UART_WaitOnFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e006      	b.n	800470a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004704:	2300      	movs	r3, #0
 8004706:	e000      	b.n	800470a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004708:	2302      	movs	r3, #2
  }
}
 800470a:	4618      	mov	r0, r3
 800470c:	3720      	adds	r7, #32
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}

08004712 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004712:	b580      	push	{r7, lr}
 8004714:	b084      	sub	sp, #16
 8004716:	af00      	add	r7, sp, #0
 8004718:	60f8      	str	r0, [r7, #12]
 800471a:	60b9      	str	r1, [r7, #8]
 800471c:	4613      	mov	r3, r2
 800471e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b20      	cmp	r3, #32
 800472a:	d112      	bne.n	8004752 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d002      	beq.n	8004738 <HAL_UART_Receive_IT+0x26>
 8004732:	88fb      	ldrh	r3, [r7, #6]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d101      	bne.n	800473c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e00b      	b.n	8004754 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004742:	88fb      	ldrh	r3, [r7, #6]
 8004744:	461a      	mov	r2, r3
 8004746:	68b9      	ldr	r1, [r7, #8]
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	f000 fc51 	bl	8004ff0 <UART_Start_Receive_IT>
 800474e:	4603      	mov	r3, r0
 8004750:	e000      	b.n	8004754 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004752:	2302      	movs	r3, #2
  }
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	4613      	mov	r3, r2
 8004768:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b20      	cmp	r3, #32
 8004774:	d112      	bne.n	800479c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <HAL_UART_Receive_DMA+0x26>
 800477c:	88fb      	ldrh	r3, [r7, #6]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e00b      	b.n	800479e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2200      	movs	r2, #0
 800478a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800478c:	88fb      	ldrh	r3, [r7, #6]
 800478e:	461a      	mov	r2, r3
 8004790:	68b9      	ldr	r1, [r7, #8]
 8004792:	68f8      	ldr	r0, [r7, #12]
 8004794:	f000 fc66 	bl	8005064 <UART_Start_Receive_DMA>
 8004798:	4603      	mov	r3, r0
 800479a:	e000      	b.n	800479e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800479c:	2302      	movs	r3, #2
  }
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
	...

080047a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b0ba      	sub	sp, #232	; 0xe8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	695b      	ldr	r3, [r3, #20]
 80047ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80047ce:	2300      	movs	r3, #0
 80047d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80047da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80047e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10f      	bne.n	800480e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047f2:	f003 0320 	and.w	r3, r3, #32
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d009      	beq.n	800480e <HAL_UART_IRQHandler+0x66>
 80047fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047fe:	f003 0320 	and.w	r3, r3, #32
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 fdca 	bl	80053a0 <UART_Receive_IT>
      return;
 800480c:	e25b      	b.n	8004cc6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800480e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004812:	2b00      	cmp	r3, #0
 8004814:	f000 80de 	beq.w	80049d4 <HAL_UART_IRQHandler+0x22c>
 8004818:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800481c:	f003 0301 	and.w	r3, r3, #1
 8004820:	2b00      	cmp	r3, #0
 8004822:	d106      	bne.n	8004832 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004828:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 80d1 	beq.w	80049d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00b      	beq.n	8004856 <HAL_UART_IRQHandler+0xae>
 800483e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004846:	2b00      	cmp	r3, #0
 8004848:	d005      	beq.n	8004856 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800484e:	f043 0201 	orr.w	r2, r3, #1
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800485a:	f003 0304 	and.w	r3, r3, #4
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00b      	beq.n	800487a <HAL_UART_IRQHandler+0xd2>
 8004862:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d005      	beq.n	800487a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004872:	f043 0202 	orr.w	r2, r3, #2
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800487a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00b      	beq.n	800489e <HAL_UART_IRQHandler+0xf6>
 8004886:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	d005      	beq.n	800489e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004896:	f043 0204 	orr.w	r2, r3, #4
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800489e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d011      	beq.n	80048ce <HAL_UART_IRQHandler+0x126>
 80048aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048ae:	f003 0320 	and.w	r3, r3, #32
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d105      	bne.n	80048c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80048b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d005      	beq.n	80048ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c6:	f043 0208 	orr.w	r2, r3, #8
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 81f2 	beq.w	8004cbc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80048d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048dc:	f003 0320 	and.w	r3, r3, #32
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d008      	beq.n	80048f6 <HAL_UART_IRQHandler+0x14e>
 80048e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048e8:	f003 0320 	and.w	r3, r3, #32
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d002      	beq.n	80048f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 fd55 	bl	80053a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004900:	2b00      	cmp	r3, #0
 8004902:	bf14      	ite	ne
 8004904:	2301      	movne	r3, #1
 8004906:	2300      	moveq	r3, #0
 8004908:	b2db      	uxtb	r3, r3
 800490a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004912:	f003 0308 	and.w	r3, r3, #8
 8004916:	2b00      	cmp	r3, #0
 8004918:	d103      	bne.n	8004922 <HAL_UART_IRQHandler+0x17a>
 800491a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800491e:	2b00      	cmp	r3, #0
 8004920:	d04f      	beq.n	80049c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 fc5f 	bl	80051e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004932:	2b00      	cmp	r3, #0
 8004934:	d041      	beq.n	80049ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	3314      	adds	r3, #20
 800493c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004940:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004944:	e853 3f00 	ldrex	r3, [r3]
 8004948:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800494c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004950:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004954:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	3314      	adds	r3, #20
 800495e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004962:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004966:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800496e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004972:	e841 2300 	strex	r3, r2, [r1]
 8004976:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800497a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1d9      	bne.n	8004936 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004986:	2b00      	cmp	r3, #0
 8004988:	d013      	beq.n	80049b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800498e:	4a7e      	ldr	r2, [pc, #504]	; (8004b88 <HAL_UART_IRQHandler+0x3e0>)
 8004990:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004996:	4618      	mov	r0, r3
 8004998:	f7fe f896 	bl	8002ac8 <HAL_DMA_Abort_IT>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d016      	beq.n	80049d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80049ac:	4610      	mov	r0, r2
 80049ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049b0:	e00e      	b.n	80049d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f99c 	bl	8004cf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049b8:	e00a      	b.n	80049d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f998 	bl	8004cf0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049c0:	e006      	b.n	80049d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f994 	bl	8004cf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80049ce:	e175      	b.n	8004cbc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049d0:	bf00      	nop
    return;
 80049d2:	e173      	b.n	8004cbc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d8:	2b01      	cmp	r3, #1
 80049da:	f040 814f 	bne.w	8004c7c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80049de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049e2:	f003 0310 	and.w	r3, r3, #16
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 8148 	beq.w	8004c7c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80049ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049f0:	f003 0310 	and.w	r3, r3, #16
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	f000 8141 	beq.w	8004c7c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049fa:	2300      	movs	r3, #0
 80049fc:	60bb      	str	r3, [r7, #8]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	60bb      	str	r3, [r7, #8]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	60bb      	str	r3, [r7, #8]
 8004a0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 80b6 	beq.w	8004b8c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004a2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f000 8145 	beq.w	8004cc0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004a3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	f080 813e 	bcs.w	8004cc0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a4a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	2b20      	cmp	r3, #32
 8004a54:	f000 8088 	beq.w	8004b68 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	330c      	adds	r3, #12
 8004a5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a66:	e853 3f00 	ldrex	r3, [r3]
 8004a6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004a6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	330c      	adds	r3, #12
 8004a80:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004a84:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004a88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004a90:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a94:	e841 2300 	strex	r3, r2, [r1]
 8004a98:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d1d9      	bne.n	8004a58 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3314      	adds	r3, #20
 8004aaa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004aae:	e853 3f00 	ldrex	r3, [r3]
 8004ab2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004ab4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ab6:	f023 0301 	bic.w	r3, r3, #1
 8004aba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	3314      	adds	r3, #20
 8004ac4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004ac8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004acc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ace:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004ad0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004ad4:	e841 2300 	strex	r3, r2, [r1]
 8004ad8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004ada:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1e1      	bne.n	8004aa4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	3314      	adds	r3, #20
 8004ae6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004aea:	e853 3f00 	ldrex	r3, [r3]
 8004aee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004af0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004af2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004af6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	3314      	adds	r3, #20
 8004b00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004b04:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004b06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b08:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004b0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004b0c:	e841 2300 	strex	r3, r2, [r1]
 8004b10:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004b12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1e3      	bne.n	8004ae0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	330c      	adds	r3, #12
 8004b2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b30:	e853 3f00 	ldrex	r3, [r3]
 8004b34:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004b36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b38:	f023 0310 	bic.w	r3, r3, #16
 8004b3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	330c      	adds	r3, #12
 8004b46:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004b4a:	65ba      	str	r2, [r7, #88]	; 0x58
 8004b4c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b52:	e841 2300 	strex	r3, r2, [r1]
 8004b56:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1e3      	bne.n	8004b26 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fd ff74 	bl	8002a50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2202      	movs	r2, #2
 8004b6c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f8bf 	bl	8004d02 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b84:	e09c      	b.n	8004cc0 <HAL_UART_IRQHandler+0x518>
 8004b86:	bf00      	nop
 8004b88:	080052ab 	.word	0x080052ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	f000 808e 	beq.w	8004cc4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004ba8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 8089 	beq.w	8004cc4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	330c      	adds	r3, #12
 8004bb8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bbc:	e853 3f00 	ldrex	r3, [r3]
 8004bc0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bc4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004bc8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	330c      	adds	r3, #12
 8004bd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004bd6:	647a      	str	r2, [r7, #68]	; 0x44
 8004bd8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bda:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004bdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004be4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1e3      	bne.n	8004bb2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3314      	adds	r3, #20
 8004bf0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	623b      	str	r3, [r7, #32]
   return(result);
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	f023 0301 	bic.w	r3, r3, #1
 8004c00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	3314      	adds	r3, #20
 8004c0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004c0e:	633a      	str	r2, [r7, #48]	; 0x30
 8004c10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c16:	e841 2300 	strex	r3, r2, [r1]
 8004c1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1e3      	bne.n	8004bea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2220      	movs	r2, #32
 8004c26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	330c      	adds	r3, #12
 8004c36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	e853 3f00 	ldrex	r3, [r3]
 8004c3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0310 	bic.w	r3, r3, #16
 8004c46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	330c      	adds	r3, #12
 8004c50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004c54:	61fa      	str	r2, [r7, #28]
 8004c56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c58:	69b9      	ldr	r1, [r7, #24]
 8004c5a:	69fa      	ldr	r2, [r7, #28]
 8004c5c:	e841 2300 	strex	r3, r2, [r1]
 8004c60:	617b      	str	r3, [r7, #20]
   return(result);
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1e3      	bne.n	8004c30 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c72:	4619      	mov	r1, r3
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 f844 	bl	8004d02 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c7a:	e023      	b.n	8004cc4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d009      	beq.n	8004c9c <HAL_UART_IRQHandler+0x4f4>
 8004c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d003      	beq.n	8004c9c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 fb1c 	bl	80052d2 <UART_Transmit_IT>
    return;
 8004c9a:	e014      	b.n	8004cc6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00e      	beq.n	8004cc6 <HAL_UART_IRQHandler+0x51e>
 8004ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d008      	beq.n	8004cc6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f000 fb5b 	bl	8005370 <UART_EndTransmit_IT>
    return;
 8004cba:	e004      	b.n	8004cc6 <HAL_UART_IRQHandler+0x51e>
    return;
 8004cbc:	bf00      	nop
 8004cbe:	e002      	b.n	8004cc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8004cc0:	bf00      	nop
 8004cc2:	e000      	b.n	8004cc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8004cc4:	bf00      	nop
  }
}
 8004cc6:	37e8      	adds	r7, #232	; 0xe8
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr

08004cde <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004cde:	b480      	push	{r7}
 8004ce0:	b083      	sub	sp, #12
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004ce6:	bf00      	nop
 8004ce8:	370c      	adds	r7, #12
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bc80      	pop	{r7}
 8004cee:	4770      	bx	lr

08004cf0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bc80      	pop	{r7}
 8004d00:	4770      	bx	lr

08004d02 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d02:	b480      	push	{r7}
 8004d04:	b083      	sub	sp, #12
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d0e:	bf00      	nop
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bc80      	pop	{r7}
 8004d16:	4770      	bx	lr

08004d18 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b09c      	sub	sp, #112	; 0x70
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d24:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0320 	and.w	r3, r3, #32
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d172      	bne.n	8004e1a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004d34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d36:	2200      	movs	r2, #0
 8004d38:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	330c      	adds	r3, #12
 8004d40:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d44:	e853 3f00 	ldrex	r3, [r3]
 8004d48:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d50:	66bb      	str	r3, [r7, #104]	; 0x68
 8004d52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	330c      	adds	r3, #12
 8004d58:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004d5a:	65ba      	str	r2, [r7, #88]	; 0x58
 8004d5c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d5e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004d60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004d62:	e841 2300 	strex	r3, r2, [r1]
 8004d66:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1e5      	bne.n	8004d3a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	3314      	adds	r3, #20
 8004d74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d78:	e853 3f00 	ldrex	r3, [r3]
 8004d7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d80:	f023 0301 	bic.w	r3, r3, #1
 8004d84:	667b      	str	r3, [r7, #100]	; 0x64
 8004d86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3314      	adds	r3, #20
 8004d8c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004d8e:	647a      	str	r2, [r7, #68]	; 0x44
 8004d90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d92:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004d94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d96:	e841 2300 	strex	r3, r2, [r1]
 8004d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1e5      	bne.n	8004d6e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004da2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	3314      	adds	r3, #20
 8004da8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dac:	e853 3f00 	ldrex	r3, [r3]
 8004db0:	623b      	str	r3, [r7, #32]
   return(result);
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004db8:	663b      	str	r3, [r7, #96]	; 0x60
 8004dba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	3314      	adds	r3, #20
 8004dc0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004dc2:	633a      	str	r2, [r7, #48]	; 0x30
 8004dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dca:	e841 2300 	strex	r3, r2, [r1]
 8004dce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e5      	bne.n	8004da2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d119      	bne.n	8004e1a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004de6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	330c      	adds	r3, #12
 8004dec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	e853 3f00 	ldrex	r3, [r3]
 8004df4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f023 0310 	bic.w	r3, r3, #16
 8004dfc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004dfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	330c      	adds	r3, #12
 8004e04:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004e06:	61fa      	str	r2, [r7, #28]
 8004e08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e0a:	69b9      	ldr	r1, [r7, #24]
 8004e0c:	69fa      	ldr	r2, [r7, #28]
 8004e0e:	e841 2300 	strex	r3, r2, [r1]
 8004e12:	617b      	str	r3, [r7, #20]
   return(result);
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1e5      	bne.n	8004de6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d106      	bne.n	8004e36 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e2a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004e30:	f7ff ff67 	bl	8004d02 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e34:	e002      	b.n	8004e3c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004e36:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004e38:	f7fd f85c 	bl	8001ef4 <HAL_UART_RxCpltCallback>
}
 8004e3c:	bf00      	nop
 8004e3e:	3770      	adds	r7, #112	; 0x70
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e50:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2201      	movs	r2, #1
 8004e56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d108      	bne.n	8004e72 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e64:	085b      	lsrs	r3, r3, #1
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	4619      	mov	r1, r3
 8004e6a:	68f8      	ldr	r0, [r7, #12]
 8004e6c:	f7ff ff49 	bl	8004d02 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e70:	e002      	b.n	8004e78 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f7ff ff33 	bl	8004cde <HAL_UART_RxHalfCpltCallback>
}
 8004e78:	bf00      	nop
 8004e7a:	3710      	adds	r7, #16
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b084      	sub	sp, #16
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e90:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695b      	ldr	r3, [r3, #20]
 8004e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	bf14      	ite	ne
 8004ea0:	2301      	movne	r3, #1
 8004ea2:	2300      	moveq	r3, #0
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	2b21      	cmp	r3, #33	; 0x21
 8004eb2:	d108      	bne.n	8004ec6 <UART_DMAError+0x46>
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d005      	beq.n	8004ec6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004ec0:	68b8      	ldr	r0, [r7, #8]
 8004ec2:	f000 f969 	bl	8005198 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	bf14      	ite	ne
 8004ed4:	2301      	movne	r3, #1
 8004ed6:	2300      	moveq	r3, #0
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b22      	cmp	r3, #34	; 0x22
 8004ee6:	d108      	bne.n	8004efa <UART_DMAError+0x7a>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d005      	beq.n	8004efa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004ef4:	68b8      	ldr	r0, [r7, #8]
 8004ef6:	f000 f976 	bl	80051e6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004efe:	f043 0210 	orr.w	r2, r3, #16
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f06:	68b8      	ldr	r0, [r7, #8]
 8004f08:	f7ff fef2 	bl	8004cf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f0c:	bf00      	nop
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b090      	sub	sp, #64	; 0x40
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	4613      	mov	r3, r2
 8004f22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f24:	e050      	b.n	8004fc8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f2c:	d04c      	beq.n	8004fc8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004f2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d007      	beq.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f34:	f7fd fb96 	bl	8002664 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d241      	bcs.n	8004fc8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	330c      	adds	r3, #12
 8004f4a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f4e:	e853 3f00 	ldrex	r3, [r3]
 8004f52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f56:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	330c      	adds	r3, #12
 8004f62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f64:	637a      	str	r2, [r7, #52]	; 0x34
 8004f66:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f68:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f6c:	e841 2300 	strex	r3, r2, [r1]
 8004f70:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e5      	bne.n	8004f44 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3314      	adds	r3, #20
 8004f7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	e853 3f00 	ldrex	r3, [r3]
 8004f86:	613b      	str	r3, [r7, #16]
   return(result);
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	f023 0301 	bic.w	r3, r3, #1
 8004f8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	3314      	adds	r3, #20
 8004f96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f98:	623a      	str	r2, [r7, #32]
 8004f9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f9c:	69f9      	ldr	r1, [r7, #28]
 8004f9e:	6a3a      	ldr	r2, [r7, #32]
 8004fa0:	e841 2300 	strex	r3, r2, [r1]
 8004fa4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1e5      	bne.n	8004f78 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2220      	movs	r2, #32
 8004fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e00f      	b.n	8004fe8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	bf0c      	ite	eq
 8004fd8:	2301      	moveq	r3, #1
 8004fda:	2300      	movne	r3, #0
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	461a      	mov	r2, r3
 8004fe0:	79fb      	ldrb	r3, [r7, #7]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d09f      	beq.n	8004f26 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3740      	adds	r7, #64	; 0x40
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	88fa      	ldrh	r2, [r7, #6]
 8005008:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	88fa      	ldrh	r2, [r7, #6]
 800500e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	2200      	movs	r2, #0
 8005014:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2222      	movs	r2, #34	; 0x22
 800501a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d007      	beq.n	8005036 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68da      	ldr	r2, [r3, #12]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005034:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	695a      	ldr	r2, [r3, #20]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f042 0201 	orr.w	r2, r2, #1
 8005044:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68da      	ldr	r2, [r3, #12]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f042 0220 	orr.w	r2, r2, #32
 8005054:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	3714      	adds	r7, #20
 800505c:	46bd      	mov	sp, r7
 800505e:	bc80      	pop	{r7}
 8005060:	4770      	bx	lr
	...

08005064 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b098      	sub	sp, #96	; 0x60
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	4613      	mov	r3, r2
 8005070:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005072:	68ba      	ldr	r2, [r7, #8]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	88fa      	ldrh	r2, [r7, #6]
 800507c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2222      	movs	r2, #34	; 0x22
 8005088:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005090:	4a3e      	ldr	r2, [pc, #248]	; (800518c <UART_Start_Receive_DMA+0x128>)
 8005092:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005098:	4a3d      	ldr	r2, [pc, #244]	; (8005190 <UART_Start_Receive_DMA+0x12c>)
 800509a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a0:	4a3c      	ldr	r2, [pc, #240]	; (8005194 <UART_Start_Receive_DMA+0x130>)
 80050a2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a8:	2200      	movs	r2, #0
 80050aa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80050ac:	f107 0308 	add.w	r3, r7, #8
 80050b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	3304      	adds	r3, #4
 80050bc:	4619      	mov	r1, r3
 80050be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	88fb      	ldrh	r3, [r7, #6]
 80050c4:	f7fd fc64 	bl	8002990 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80050c8:	2300      	movs	r3, #0
 80050ca:	613b      	str	r3, [r7, #16]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	613b      	str	r3, [r7, #16]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	613b      	str	r3, [r7, #16]
 80050dc:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d019      	beq.n	800511a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	330c      	adds	r3, #12
 80050ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80050f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	330c      	adds	r3, #12
 8005104:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005106:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005108:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800510c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800510e:	e841 2300 	strex	r3, r2, [r1]
 8005112:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005114:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1e5      	bne.n	80050e6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	3314      	adds	r3, #20
 8005120:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005124:	e853 3f00 	ldrex	r3, [r3]
 8005128:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800512a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800512c:	f043 0301 	orr.w	r3, r3, #1
 8005130:	657b      	str	r3, [r7, #84]	; 0x54
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3314      	adds	r3, #20
 8005138:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800513a:	63ba      	str	r2, [r7, #56]	; 0x38
 800513c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005140:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005142:	e841 2300 	strex	r3, r2, [r1]
 8005146:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1e5      	bne.n	800511a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	3314      	adds	r3, #20
 8005154:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	e853 3f00 	ldrex	r3, [r3]
 800515c:	617b      	str	r3, [r7, #20]
   return(result);
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005164:	653b      	str	r3, [r7, #80]	; 0x50
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	3314      	adds	r3, #20
 800516c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800516e:	627a      	str	r2, [r7, #36]	; 0x24
 8005170:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005172:	6a39      	ldr	r1, [r7, #32]
 8005174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005176:	e841 2300 	strex	r3, r2, [r1]
 800517a:	61fb      	str	r3, [r7, #28]
   return(result);
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1e5      	bne.n	800514e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3760      	adds	r7, #96	; 0x60
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	08004d19 	.word	0x08004d19
 8005190:	08004e45 	.word	0x08004e45
 8005194:	08004e81 	.word	0x08004e81

08005198 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005198:	b480      	push	{r7}
 800519a:	b089      	sub	sp, #36	; 0x24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	330c      	adds	r3, #12
 80051a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	e853 3f00 	ldrex	r3, [r3]
 80051ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80051b6:	61fb      	str	r3, [r7, #28]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	330c      	adds	r3, #12
 80051be:	69fa      	ldr	r2, [r7, #28]
 80051c0:	61ba      	str	r2, [r7, #24]
 80051c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c4:	6979      	ldr	r1, [r7, #20]
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	e841 2300 	strex	r3, r2, [r1]
 80051cc:	613b      	str	r3, [r7, #16]
   return(result);
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1e5      	bne.n	80051a0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2220      	movs	r2, #32
 80051d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80051dc:	bf00      	nop
 80051de:	3724      	adds	r7, #36	; 0x24
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bc80      	pop	{r7}
 80051e4:	4770      	bx	lr

080051e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b095      	sub	sp, #84	; 0x54
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	330c      	adds	r3, #12
 80051f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051f8:	e853 3f00 	ldrex	r3, [r3]
 80051fc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005200:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005204:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	330c      	adds	r3, #12
 800520c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800520e:	643a      	str	r2, [r7, #64]	; 0x40
 8005210:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005212:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005214:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005216:	e841 2300 	strex	r3, r2, [r1]
 800521a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800521c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1e5      	bne.n	80051ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	3314      	adds	r3, #20
 8005228:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	e853 3f00 	ldrex	r3, [r3]
 8005230:	61fb      	str	r3, [r7, #28]
   return(result);
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	f023 0301 	bic.w	r3, r3, #1
 8005238:	64bb      	str	r3, [r7, #72]	; 0x48
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3314      	adds	r3, #20
 8005240:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005242:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005244:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005246:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005248:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800524a:	e841 2300 	strex	r3, r2, [r1]
 800524e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005252:	2b00      	cmp	r3, #0
 8005254:	d1e5      	bne.n	8005222 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525a:	2b01      	cmp	r3, #1
 800525c:	d119      	bne.n	8005292 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	330c      	adds	r3, #12
 8005264:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	e853 3f00 	ldrex	r3, [r3]
 800526c:	60bb      	str	r3, [r7, #8]
   return(result);
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	f023 0310 	bic.w	r3, r3, #16
 8005274:	647b      	str	r3, [r7, #68]	; 0x44
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	330c      	adds	r3, #12
 800527c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800527e:	61ba      	str	r2, [r7, #24]
 8005280:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005282:	6979      	ldr	r1, [r7, #20]
 8005284:	69ba      	ldr	r2, [r7, #24]
 8005286:	e841 2300 	strex	r3, r2, [r1]
 800528a:	613b      	str	r3, [r7, #16]
   return(result);
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1e5      	bne.n	800525e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2220      	movs	r2, #32
 8005296:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	631a      	str	r2, [r3, #48]	; 0x30
}
 80052a0:	bf00      	nop
 80052a2:	3754      	adds	r7, #84	; 0x54
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bc80      	pop	{r7}
 80052a8:	4770      	bx	lr

080052aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b084      	sub	sp, #16
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f7ff fd13 	bl	8004cf0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052ca:	bf00      	nop
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052d2:	b480      	push	{r7}
 80052d4:	b085      	sub	sp, #20
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b21      	cmp	r3, #33	; 0x21
 80052e4:	d13e      	bne.n	8005364 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052ee:	d114      	bne.n	800531a <UART_Transmit_IT+0x48>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d110      	bne.n	800531a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a1b      	ldr	r3, [r3, #32]
 80052fc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	881b      	ldrh	r3, [r3, #0]
 8005302:	461a      	mov	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800530c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	1c9a      	adds	r2, r3, #2
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	621a      	str	r2, [r3, #32]
 8005318:	e008      	b.n	800532c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	1c59      	adds	r1, r3, #1
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	6211      	str	r1, [r2, #32]
 8005324:	781a      	ldrb	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005330:	b29b      	uxth	r3, r3
 8005332:	3b01      	subs	r3, #1
 8005334:	b29b      	uxth	r3, r3
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	4619      	mov	r1, r3
 800533a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10f      	bne.n	8005360 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	68da      	ldr	r2, [r3, #12]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800534e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68da      	ldr	r2, [r3, #12]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800535e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005360:	2300      	movs	r3, #0
 8005362:	e000      	b.n	8005366 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005364:	2302      	movs	r3, #2
  }
}
 8005366:	4618      	mov	r0, r3
 8005368:	3714      	adds	r7, #20
 800536a:	46bd      	mov	sp, r7
 800536c:	bc80      	pop	{r7}
 800536e:	4770      	bx	lr

08005370 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68da      	ldr	r2, [r3, #12]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005386:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f7ff fc9b 	bl	8004ccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3708      	adds	r7, #8
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08c      	sub	sp, #48	; 0x30
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b22      	cmp	r3, #34	; 0x22
 80053b2:	f040 80ae 	bne.w	8005512 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053be:	d117      	bne.n	80053f0 <UART_Receive_IT+0x50>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d113      	bne.n	80053f0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	b29b      	uxth	r3, r3
 80053da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053de:	b29a      	uxth	r2, r3
 80053e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e8:	1c9a      	adds	r2, r3, #2
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	629a      	str	r2, [r3, #40]	; 0x28
 80053ee:	e026      	b.n	800543e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80053f6:	2300      	movs	r3, #0
 80053f8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005402:	d007      	beq.n	8005414 <UART_Receive_IT+0x74>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d10a      	bne.n	8005422 <UART_Receive_IT+0x82>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d106      	bne.n	8005422 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	b2da      	uxtb	r2, r3
 800541c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800541e:	701a      	strb	r2, [r3, #0]
 8005420:	e008      	b.n	8005434 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	b2db      	uxtb	r3, r3
 800542a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800542e:	b2da      	uxtb	r2, r3
 8005430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005432:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005442:	b29b      	uxth	r3, r3
 8005444:	3b01      	subs	r3, #1
 8005446:	b29b      	uxth	r3, r3
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	4619      	mov	r1, r3
 800544c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800544e:	2b00      	cmp	r3, #0
 8005450:	d15d      	bne.n	800550e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f022 0220 	bic.w	r2, r2, #32
 8005460:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	68da      	ldr	r2, [r3, #12]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005470:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	695a      	ldr	r2, [r3, #20]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 0201 	bic.w	r2, r2, #1
 8005480:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2220      	movs	r2, #32
 8005486:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005494:	2b01      	cmp	r3, #1
 8005496:	d135      	bne.n	8005504 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	330c      	adds	r3, #12
 80054a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	e853 3f00 	ldrex	r3, [r3]
 80054ac:	613b      	str	r3, [r7, #16]
   return(result);
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	f023 0310 	bic.w	r3, r3, #16
 80054b4:	627b      	str	r3, [r7, #36]	; 0x24
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	330c      	adds	r3, #12
 80054bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054be:	623a      	str	r2, [r7, #32]
 80054c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c2:	69f9      	ldr	r1, [r7, #28]
 80054c4:	6a3a      	ldr	r2, [r7, #32]
 80054c6:	e841 2300 	strex	r3, r2, [r1]
 80054ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1e5      	bne.n	800549e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f003 0310 	and.w	r3, r3, #16
 80054dc:	2b10      	cmp	r3, #16
 80054de:	d10a      	bne.n	80054f6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054e0:	2300      	movs	r3, #0
 80054e2:	60fb      	str	r3, [r7, #12]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	60fb      	str	r3, [r7, #12]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054fa:	4619      	mov	r1, r3
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f7ff fc00 	bl	8004d02 <HAL_UARTEx_RxEventCallback>
 8005502:	e002      	b.n	800550a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f7fc fcf5 	bl	8001ef4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800550a:	2300      	movs	r3, #0
 800550c:	e002      	b.n	8005514 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800550e:	2300      	movs	r3, #0
 8005510:	e000      	b.n	8005514 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005512:	2302      	movs	r3, #2
  }
}
 8005514:	4618      	mov	r0, r3
 8005516:	3730      	adds	r7, #48	; 0x30
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}

0800551c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68da      	ldr	r2, [r3, #12]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	430a      	orrs	r2, r1
 8005538:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689a      	ldr	r2, [r3, #8]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	431a      	orrs	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	695b      	ldr	r3, [r3, #20]
 8005548:	4313      	orrs	r3, r2
 800554a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005556:	f023 030c 	bic.w	r3, r3, #12
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	6812      	ldr	r2, [r2, #0]
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	430b      	orrs	r3, r1
 8005562:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	699a      	ldr	r2, [r3, #24]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	430a      	orrs	r2, r1
 8005578:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a2c      	ldr	r2, [pc, #176]	; (8005630 <UART_SetConfig+0x114>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d103      	bne.n	800558c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005584:	f7fe ffc0 	bl	8004508 <HAL_RCC_GetPCLK2Freq>
 8005588:	60f8      	str	r0, [r7, #12]
 800558a:	e002      	b.n	8005592 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800558c:	f7fe ffa8 	bl	80044e0 <HAL_RCC_GetPCLK1Freq>
 8005590:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	4613      	mov	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	009a      	lsls	r2, r3, #2
 800559c:	441a      	add	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a8:	4a22      	ldr	r2, [pc, #136]	; (8005634 <UART_SetConfig+0x118>)
 80055aa:	fba2 2303 	umull	r2, r3, r2, r3
 80055ae:	095b      	lsrs	r3, r3, #5
 80055b0:	0119      	lsls	r1, r3, #4
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4613      	mov	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4413      	add	r3, r2
 80055ba:	009a      	lsls	r2, r3, #2
 80055bc:	441a      	add	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80055c8:	4b1a      	ldr	r3, [pc, #104]	; (8005634 <UART_SetConfig+0x118>)
 80055ca:	fba3 0302 	umull	r0, r3, r3, r2
 80055ce:	095b      	lsrs	r3, r3, #5
 80055d0:	2064      	movs	r0, #100	; 0x64
 80055d2:	fb00 f303 	mul.w	r3, r0, r3
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	011b      	lsls	r3, r3, #4
 80055da:	3332      	adds	r3, #50	; 0x32
 80055dc:	4a15      	ldr	r2, [pc, #84]	; (8005634 <UART_SetConfig+0x118>)
 80055de:	fba2 2303 	umull	r2, r3, r2, r3
 80055e2:	095b      	lsrs	r3, r3, #5
 80055e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80055e8:	4419      	add	r1, r3
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	4613      	mov	r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4413      	add	r3, r2
 80055f2:	009a      	lsls	r2, r3, #2
 80055f4:	441a      	add	r2, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005600:	4b0c      	ldr	r3, [pc, #48]	; (8005634 <UART_SetConfig+0x118>)
 8005602:	fba3 0302 	umull	r0, r3, r3, r2
 8005606:	095b      	lsrs	r3, r3, #5
 8005608:	2064      	movs	r0, #100	; 0x64
 800560a:	fb00 f303 	mul.w	r3, r0, r3
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	011b      	lsls	r3, r3, #4
 8005612:	3332      	adds	r3, #50	; 0x32
 8005614:	4a07      	ldr	r2, [pc, #28]	; (8005634 <UART_SetConfig+0x118>)
 8005616:	fba2 2303 	umull	r2, r3, r2, r3
 800561a:	095b      	lsrs	r3, r3, #5
 800561c:	f003 020f 	and.w	r2, r3, #15
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	440a      	add	r2, r1
 8005626:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005628:	bf00      	nop
 800562a:	3710      	adds	r7, #16
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	40013800 	.word	0x40013800
 8005634:	51eb851f 	.word	0x51eb851f

08005638 <atof>:
 8005638:	2100      	movs	r1, #0
 800563a:	f000 be15 	b.w	8006268 <strtod>

0800563e <sulp>:
 800563e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005642:	460f      	mov	r7, r1
 8005644:	4690      	mov	r8, r2
 8005646:	f003 fccb 	bl	8008fe0 <__ulp>
 800564a:	4604      	mov	r4, r0
 800564c:	460d      	mov	r5, r1
 800564e:	f1b8 0f00 	cmp.w	r8, #0
 8005652:	d011      	beq.n	8005678 <sulp+0x3a>
 8005654:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005658:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800565c:	2b00      	cmp	r3, #0
 800565e:	dd0b      	ble.n	8005678 <sulp+0x3a>
 8005660:	2400      	movs	r4, #0
 8005662:	051b      	lsls	r3, r3, #20
 8005664:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005668:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800566c:	4622      	mov	r2, r4
 800566e:	462b      	mov	r3, r5
 8005670:	f7fa ff3c 	bl	80004ec <__aeabi_dmul>
 8005674:	4604      	mov	r4, r0
 8005676:	460d      	mov	r5, r1
 8005678:	4620      	mov	r0, r4
 800567a:	4629      	mov	r1, r5
 800567c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005680 <_strtod_l>:
 8005680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	b09f      	sub	sp, #124	; 0x7c
 8005686:	9217      	str	r2, [sp, #92]	; 0x5c
 8005688:	2200      	movs	r2, #0
 800568a:	4604      	mov	r4, r0
 800568c:	921a      	str	r2, [sp, #104]	; 0x68
 800568e:	460d      	mov	r5, r1
 8005690:	f04f 0800 	mov.w	r8, #0
 8005694:	f04f 0900 	mov.w	r9, #0
 8005698:	460a      	mov	r2, r1
 800569a:	9219      	str	r2, [sp, #100]	; 0x64
 800569c:	7811      	ldrb	r1, [r2, #0]
 800569e:	292b      	cmp	r1, #43	; 0x2b
 80056a0:	d04a      	beq.n	8005738 <_strtod_l+0xb8>
 80056a2:	d838      	bhi.n	8005716 <_strtod_l+0x96>
 80056a4:	290d      	cmp	r1, #13
 80056a6:	d832      	bhi.n	800570e <_strtod_l+0x8e>
 80056a8:	2908      	cmp	r1, #8
 80056aa:	d832      	bhi.n	8005712 <_strtod_l+0x92>
 80056ac:	2900      	cmp	r1, #0
 80056ae:	d03b      	beq.n	8005728 <_strtod_l+0xa8>
 80056b0:	2200      	movs	r2, #0
 80056b2:	920e      	str	r2, [sp, #56]	; 0x38
 80056b4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80056b6:	7832      	ldrb	r2, [r6, #0]
 80056b8:	2a30      	cmp	r2, #48	; 0x30
 80056ba:	f040 80b2 	bne.w	8005822 <_strtod_l+0x1a2>
 80056be:	7872      	ldrb	r2, [r6, #1]
 80056c0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80056c4:	2a58      	cmp	r2, #88	; 0x58
 80056c6:	d16e      	bne.n	80057a6 <_strtod_l+0x126>
 80056c8:	9302      	str	r3, [sp, #8]
 80056ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056cc:	4620      	mov	r0, r4
 80056ce:	9301      	str	r3, [sp, #4]
 80056d0:	ab1a      	add	r3, sp, #104	; 0x68
 80056d2:	9300      	str	r3, [sp, #0]
 80056d4:	4a8c      	ldr	r2, [pc, #560]	; (8005908 <_strtod_l+0x288>)
 80056d6:	ab1b      	add	r3, sp, #108	; 0x6c
 80056d8:	a919      	add	r1, sp, #100	; 0x64
 80056da:	f002 fd5d 	bl	8008198 <__gethex>
 80056de:	f010 070f 	ands.w	r7, r0, #15
 80056e2:	4605      	mov	r5, r0
 80056e4:	d005      	beq.n	80056f2 <_strtod_l+0x72>
 80056e6:	2f06      	cmp	r7, #6
 80056e8:	d128      	bne.n	800573c <_strtod_l+0xbc>
 80056ea:	2300      	movs	r3, #0
 80056ec:	3601      	adds	r6, #1
 80056ee:	9619      	str	r6, [sp, #100]	; 0x64
 80056f0:	930e      	str	r3, [sp, #56]	; 0x38
 80056f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f040 85a0 	bne.w	800623a <_strtod_l+0xbba>
 80056fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056fc:	b1cb      	cbz	r3, 8005732 <_strtod_l+0xb2>
 80056fe:	4642      	mov	r2, r8
 8005700:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005704:	4610      	mov	r0, r2
 8005706:	4619      	mov	r1, r3
 8005708:	b01f      	add	sp, #124	; 0x7c
 800570a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800570e:	2920      	cmp	r1, #32
 8005710:	d1ce      	bne.n	80056b0 <_strtod_l+0x30>
 8005712:	3201      	adds	r2, #1
 8005714:	e7c1      	b.n	800569a <_strtod_l+0x1a>
 8005716:	292d      	cmp	r1, #45	; 0x2d
 8005718:	d1ca      	bne.n	80056b0 <_strtod_l+0x30>
 800571a:	2101      	movs	r1, #1
 800571c:	910e      	str	r1, [sp, #56]	; 0x38
 800571e:	1c51      	adds	r1, r2, #1
 8005720:	9119      	str	r1, [sp, #100]	; 0x64
 8005722:	7852      	ldrb	r2, [r2, #1]
 8005724:	2a00      	cmp	r2, #0
 8005726:	d1c5      	bne.n	80056b4 <_strtod_l+0x34>
 8005728:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800572a:	9519      	str	r5, [sp, #100]	; 0x64
 800572c:	2b00      	cmp	r3, #0
 800572e:	f040 8582 	bne.w	8006236 <_strtod_l+0xbb6>
 8005732:	4642      	mov	r2, r8
 8005734:	464b      	mov	r3, r9
 8005736:	e7e5      	b.n	8005704 <_strtod_l+0x84>
 8005738:	2100      	movs	r1, #0
 800573a:	e7ef      	b.n	800571c <_strtod_l+0x9c>
 800573c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800573e:	b13a      	cbz	r2, 8005750 <_strtod_l+0xd0>
 8005740:	2135      	movs	r1, #53	; 0x35
 8005742:	a81c      	add	r0, sp, #112	; 0x70
 8005744:	f003 fd38 	bl	80091b8 <__copybits>
 8005748:	4620      	mov	r0, r4
 800574a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800574c:	f003 f91c 	bl	8008988 <_Bfree>
 8005750:	3f01      	subs	r7, #1
 8005752:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005754:	2f04      	cmp	r7, #4
 8005756:	d806      	bhi.n	8005766 <_strtod_l+0xe6>
 8005758:	e8df f007 	tbb	[pc, r7]
 800575c:	201d0314 	.word	0x201d0314
 8005760:	14          	.byte	0x14
 8005761:	00          	.byte	0x00
 8005762:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8005766:	05e9      	lsls	r1, r5, #23
 8005768:	bf48      	it	mi
 800576a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800576e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005772:	0d1b      	lsrs	r3, r3, #20
 8005774:	051b      	lsls	r3, r3, #20
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1bb      	bne.n	80056f2 <_strtod_l+0x72>
 800577a:	f001 fd7f 	bl	800727c <__errno>
 800577e:	2322      	movs	r3, #34	; 0x22
 8005780:	6003      	str	r3, [r0, #0]
 8005782:	e7b6      	b.n	80056f2 <_strtod_l+0x72>
 8005784:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005788:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800578c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005790:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8005794:	e7e7      	b.n	8005766 <_strtod_l+0xe6>
 8005796:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800590c <_strtod_l+0x28c>
 800579a:	e7e4      	b.n	8005766 <_strtod_l+0xe6>
 800579c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80057a0:	f04f 38ff 	mov.w	r8, #4294967295
 80057a4:	e7df      	b.n	8005766 <_strtod_l+0xe6>
 80057a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80057a8:	1c5a      	adds	r2, r3, #1
 80057aa:	9219      	str	r2, [sp, #100]	; 0x64
 80057ac:	785b      	ldrb	r3, [r3, #1]
 80057ae:	2b30      	cmp	r3, #48	; 0x30
 80057b0:	d0f9      	beq.n	80057a6 <_strtod_l+0x126>
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d09d      	beq.n	80056f2 <_strtod_l+0x72>
 80057b6:	2301      	movs	r3, #1
 80057b8:	f04f 0a00 	mov.w	sl, #0
 80057bc:	220a      	movs	r2, #10
 80057be:	46d3      	mov	fp, sl
 80057c0:	9305      	str	r3, [sp, #20]
 80057c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80057c4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80057c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80057ca:	9819      	ldr	r0, [sp, #100]	; 0x64
 80057cc:	7806      	ldrb	r6, [r0, #0]
 80057ce:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80057d2:	b2d9      	uxtb	r1, r3
 80057d4:	2909      	cmp	r1, #9
 80057d6:	d926      	bls.n	8005826 <_strtod_l+0x1a6>
 80057d8:	2201      	movs	r2, #1
 80057da:	494d      	ldr	r1, [pc, #308]	; (8005910 <_strtod_l+0x290>)
 80057dc:	f001 fc6c 	bl	80070b8 <strncmp>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	d030      	beq.n	8005846 <_strtod_l+0x1c6>
 80057e4:	2000      	movs	r0, #0
 80057e6:	4632      	mov	r2, r6
 80057e8:	4603      	mov	r3, r0
 80057ea:	465e      	mov	r6, fp
 80057ec:	9008      	str	r0, [sp, #32]
 80057ee:	2a65      	cmp	r2, #101	; 0x65
 80057f0:	d001      	beq.n	80057f6 <_strtod_l+0x176>
 80057f2:	2a45      	cmp	r2, #69	; 0x45
 80057f4:	d113      	bne.n	800581e <_strtod_l+0x19e>
 80057f6:	b91e      	cbnz	r6, 8005800 <_strtod_l+0x180>
 80057f8:	9a05      	ldr	r2, [sp, #20]
 80057fa:	4302      	orrs	r2, r0
 80057fc:	d094      	beq.n	8005728 <_strtod_l+0xa8>
 80057fe:	2600      	movs	r6, #0
 8005800:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8005802:	1c6a      	adds	r2, r5, #1
 8005804:	9219      	str	r2, [sp, #100]	; 0x64
 8005806:	786a      	ldrb	r2, [r5, #1]
 8005808:	2a2b      	cmp	r2, #43	; 0x2b
 800580a:	d074      	beq.n	80058f6 <_strtod_l+0x276>
 800580c:	2a2d      	cmp	r2, #45	; 0x2d
 800580e:	d078      	beq.n	8005902 <_strtod_l+0x282>
 8005810:	f04f 0c00 	mov.w	ip, #0
 8005814:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005818:	2909      	cmp	r1, #9
 800581a:	d97f      	bls.n	800591c <_strtod_l+0x29c>
 800581c:	9519      	str	r5, [sp, #100]	; 0x64
 800581e:	2700      	movs	r7, #0
 8005820:	e09e      	b.n	8005960 <_strtod_l+0x2e0>
 8005822:	2300      	movs	r3, #0
 8005824:	e7c8      	b.n	80057b8 <_strtod_l+0x138>
 8005826:	f1bb 0f08 	cmp.w	fp, #8
 800582a:	bfd8      	it	le
 800582c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800582e:	f100 0001 	add.w	r0, r0, #1
 8005832:	bfd6      	itet	le
 8005834:	fb02 3301 	mlale	r3, r2, r1, r3
 8005838:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800583c:	930a      	strle	r3, [sp, #40]	; 0x28
 800583e:	f10b 0b01 	add.w	fp, fp, #1
 8005842:	9019      	str	r0, [sp, #100]	; 0x64
 8005844:	e7c1      	b.n	80057ca <_strtod_l+0x14a>
 8005846:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005848:	1c5a      	adds	r2, r3, #1
 800584a:	9219      	str	r2, [sp, #100]	; 0x64
 800584c:	785a      	ldrb	r2, [r3, #1]
 800584e:	f1bb 0f00 	cmp.w	fp, #0
 8005852:	d037      	beq.n	80058c4 <_strtod_l+0x244>
 8005854:	465e      	mov	r6, fp
 8005856:	9008      	str	r0, [sp, #32]
 8005858:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800585c:	2b09      	cmp	r3, #9
 800585e:	d912      	bls.n	8005886 <_strtod_l+0x206>
 8005860:	2301      	movs	r3, #1
 8005862:	e7c4      	b.n	80057ee <_strtod_l+0x16e>
 8005864:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005866:	3001      	adds	r0, #1
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	9219      	str	r2, [sp, #100]	; 0x64
 800586c:	785a      	ldrb	r2, [r3, #1]
 800586e:	2a30      	cmp	r2, #48	; 0x30
 8005870:	d0f8      	beq.n	8005864 <_strtod_l+0x1e4>
 8005872:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005876:	2b08      	cmp	r3, #8
 8005878:	f200 84e4 	bhi.w	8006244 <_strtod_l+0xbc4>
 800587c:	9008      	str	r0, [sp, #32]
 800587e:	2000      	movs	r0, #0
 8005880:	4606      	mov	r6, r0
 8005882:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005884:	930b      	str	r3, [sp, #44]	; 0x2c
 8005886:	3a30      	subs	r2, #48	; 0x30
 8005888:	f100 0301 	add.w	r3, r0, #1
 800588c:	d014      	beq.n	80058b8 <_strtod_l+0x238>
 800588e:	9908      	ldr	r1, [sp, #32]
 8005890:	eb00 0c06 	add.w	ip, r0, r6
 8005894:	4419      	add	r1, r3
 8005896:	9108      	str	r1, [sp, #32]
 8005898:	4633      	mov	r3, r6
 800589a:	210a      	movs	r1, #10
 800589c:	4563      	cmp	r3, ip
 800589e:	d113      	bne.n	80058c8 <_strtod_l+0x248>
 80058a0:	1833      	adds	r3, r6, r0
 80058a2:	2b08      	cmp	r3, #8
 80058a4:	f106 0601 	add.w	r6, r6, #1
 80058a8:	4406      	add	r6, r0
 80058aa:	dc1a      	bgt.n	80058e2 <_strtod_l+0x262>
 80058ac:	230a      	movs	r3, #10
 80058ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80058b0:	fb03 2301 	mla	r3, r3, r1, r2
 80058b4:	930a      	str	r3, [sp, #40]	; 0x28
 80058b6:	2300      	movs	r3, #0
 80058b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80058ba:	4618      	mov	r0, r3
 80058bc:	1c51      	adds	r1, r2, #1
 80058be:	9119      	str	r1, [sp, #100]	; 0x64
 80058c0:	7852      	ldrb	r2, [r2, #1]
 80058c2:	e7c9      	b.n	8005858 <_strtod_l+0x1d8>
 80058c4:	4658      	mov	r0, fp
 80058c6:	e7d2      	b.n	800586e <_strtod_l+0x1ee>
 80058c8:	2b08      	cmp	r3, #8
 80058ca:	f103 0301 	add.w	r3, r3, #1
 80058ce:	dc03      	bgt.n	80058d8 <_strtod_l+0x258>
 80058d0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80058d2:	434f      	muls	r7, r1
 80058d4:	970a      	str	r7, [sp, #40]	; 0x28
 80058d6:	e7e1      	b.n	800589c <_strtod_l+0x21c>
 80058d8:	2b10      	cmp	r3, #16
 80058da:	bfd8      	it	le
 80058dc:	fb01 fa0a 	mulle.w	sl, r1, sl
 80058e0:	e7dc      	b.n	800589c <_strtod_l+0x21c>
 80058e2:	2e10      	cmp	r6, #16
 80058e4:	bfdc      	itt	le
 80058e6:	230a      	movle	r3, #10
 80058e8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80058ec:	e7e3      	b.n	80058b6 <_strtod_l+0x236>
 80058ee:	2300      	movs	r3, #0
 80058f0:	9308      	str	r3, [sp, #32]
 80058f2:	2301      	movs	r3, #1
 80058f4:	e780      	b.n	80057f8 <_strtod_l+0x178>
 80058f6:	f04f 0c00 	mov.w	ip, #0
 80058fa:	1caa      	adds	r2, r5, #2
 80058fc:	9219      	str	r2, [sp, #100]	; 0x64
 80058fe:	78aa      	ldrb	r2, [r5, #2]
 8005900:	e788      	b.n	8005814 <_strtod_l+0x194>
 8005902:	f04f 0c01 	mov.w	ip, #1
 8005906:	e7f8      	b.n	80058fa <_strtod_l+0x27a>
 8005908:	08009984 	.word	0x08009984
 800590c:	7ff00000 	.word	0x7ff00000
 8005910:	08009982 	.word	0x08009982
 8005914:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005916:	1c51      	adds	r1, r2, #1
 8005918:	9119      	str	r1, [sp, #100]	; 0x64
 800591a:	7852      	ldrb	r2, [r2, #1]
 800591c:	2a30      	cmp	r2, #48	; 0x30
 800591e:	d0f9      	beq.n	8005914 <_strtod_l+0x294>
 8005920:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005924:	2908      	cmp	r1, #8
 8005926:	f63f af7a 	bhi.w	800581e <_strtod_l+0x19e>
 800592a:	3a30      	subs	r2, #48	; 0x30
 800592c:	9209      	str	r2, [sp, #36]	; 0x24
 800592e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005930:	920c      	str	r2, [sp, #48]	; 0x30
 8005932:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005934:	1c57      	adds	r7, r2, #1
 8005936:	9719      	str	r7, [sp, #100]	; 0x64
 8005938:	7852      	ldrb	r2, [r2, #1]
 800593a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800593e:	f1be 0f09 	cmp.w	lr, #9
 8005942:	d938      	bls.n	80059b6 <_strtod_l+0x336>
 8005944:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005946:	1a7f      	subs	r7, r7, r1
 8005948:	2f08      	cmp	r7, #8
 800594a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800594e:	dc03      	bgt.n	8005958 <_strtod_l+0x2d8>
 8005950:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005952:	428f      	cmp	r7, r1
 8005954:	bfa8      	it	ge
 8005956:	460f      	movge	r7, r1
 8005958:	f1bc 0f00 	cmp.w	ip, #0
 800595c:	d000      	beq.n	8005960 <_strtod_l+0x2e0>
 800595e:	427f      	negs	r7, r7
 8005960:	2e00      	cmp	r6, #0
 8005962:	d14f      	bne.n	8005a04 <_strtod_l+0x384>
 8005964:	9905      	ldr	r1, [sp, #20]
 8005966:	4301      	orrs	r1, r0
 8005968:	f47f aec3 	bne.w	80056f2 <_strtod_l+0x72>
 800596c:	2b00      	cmp	r3, #0
 800596e:	f47f aedb 	bne.w	8005728 <_strtod_l+0xa8>
 8005972:	2a69      	cmp	r2, #105	; 0x69
 8005974:	d029      	beq.n	80059ca <_strtod_l+0x34a>
 8005976:	dc26      	bgt.n	80059c6 <_strtod_l+0x346>
 8005978:	2a49      	cmp	r2, #73	; 0x49
 800597a:	d026      	beq.n	80059ca <_strtod_l+0x34a>
 800597c:	2a4e      	cmp	r2, #78	; 0x4e
 800597e:	f47f aed3 	bne.w	8005728 <_strtod_l+0xa8>
 8005982:	499a      	ldr	r1, [pc, #616]	; (8005bec <_strtod_l+0x56c>)
 8005984:	a819      	add	r0, sp, #100	; 0x64
 8005986:	f002 fe49 	bl	800861c <__match>
 800598a:	2800      	cmp	r0, #0
 800598c:	f43f aecc 	beq.w	8005728 <_strtod_l+0xa8>
 8005990:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	2b28      	cmp	r3, #40	; 0x28
 8005996:	d12f      	bne.n	80059f8 <_strtod_l+0x378>
 8005998:	4995      	ldr	r1, [pc, #596]	; (8005bf0 <_strtod_l+0x570>)
 800599a:	aa1c      	add	r2, sp, #112	; 0x70
 800599c:	a819      	add	r0, sp, #100	; 0x64
 800599e:	f002 fe51 	bl	8008644 <__hexnan>
 80059a2:	2805      	cmp	r0, #5
 80059a4:	d128      	bne.n	80059f8 <_strtod_l+0x378>
 80059a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059a8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80059ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80059b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80059b4:	e69d      	b.n	80056f2 <_strtod_l+0x72>
 80059b6:	210a      	movs	r1, #10
 80059b8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80059ba:	fb01 2107 	mla	r1, r1, r7, r2
 80059be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80059c2:	9209      	str	r2, [sp, #36]	; 0x24
 80059c4:	e7b5      	b.n	8005932 <_strtod_l+0x2b2>
 80059c6:	2a6e      	cmp	r2, #110	; 0x6e
 80059c8:	e7d9      	b.n	800597e <_strtod_l+0x2fe>
 80059ca:	498a      	ldr	r1, [pc, #552]	; (8005bf4 <_strtod_l+0x574>)
 80059cc:	a819      	add	r0, sp, #100	; 0x64
 80059ce:	f002 fe25 	bl	800861c <__match>
 80059d2:	2800      	cmp	r0, #0
 80059d4:	f43f aea8 	beq.w	8005728 <_strtod_l+0xa8>
 80059d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80059da:	4987      	ldr	r1, [pc, #540]	; (8005bf8 <_strtod_l+0x578>)
 80059dc:	3b01      	subs	r3, #1
 80059de:	a819      	add	r0, sp, #100	; 0x64
 80059e0:	9319      	str	r3, [sp, #100]	; 0x64
 80059e2:	f002 fe1b 	bl	800861c <__match>
 80059e6:	b910      	cbnz	r0, 80059ee <_strtod_l+0x36e>
 80059e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80059ea:	3301      	adds	r3, #1
 80059ec:	9319      	str	r3, [sp, #100]	; 0x64
 80059ee:	f04f 0800 	mov.w	r8, #0
 80059f2:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8005bfc <_strtod_l+0x57c>
 80059f6:	e67c      	b.n	80056f2 <_strtod_l+0x72>
 80059f8:	4881      	ldr	r0, [pc, #516]	; (8005c00 <_strtod_l+0x580>)
 80059fa:	f001 fc89 	bl	8007310 <nan>
 80059fe:	4680      	mov	r8, r0
 8005a00:	4689      	mov	r9, r1
 8005a02:	e676      	b.n	80056f2 <_strtod_l+0x72>
 8005a04:	9b08      	ldr	r3, [sp, #32]
 8005a06:	f1bb 0f00 	cmp.w	fp, #0
 8005a0a:	bf08      	it	eq
 8005a0c:	46b3      	moveq	fp, r6
 8005a0e:	1afb      	subs	r3, r7, r3
 8005a10:	2e10      	cmp	r6, #16
 8005a12:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005a14:	4635      	mov	r5, r6
 8005a16:	9309      	str	r3, [sp, #36]	; 0x24
 8005a18:	bfa8      	it	ge
 8005a1a:	2510      	movge	r5, #16
 8005a1c:	f7fa fcec 	bl	80003f8 <__aeabi_ui2d>
 8005a20:	2e09      	cmp	r6, #9
 8005a22:	4680      	mov	r8, r0
 8005a24:	4689      	mov	r9, r1
 8005a26:	dd13      	ble.n	8005a50 <_strtod_l+0x3d0>
 8005a28:	4b76      	ldr	r3, [pc, #472]	; (8005c04 <_strtod_l+0x584>)
 8005a2a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005a2e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005a32:	f7fa fd5b 	bl	80004ec <__aeabi_dmul>
 8005a36:	4680      	mov	r8, r0
 8005a38:	4650      	mov	r0, sl
 8005a3a:	4689      	mov	r9, r1
 8005a3c:	f7fa fcdc 	bl	80003f8 <__aeabi_ui2d>
 8005a40:	4602      	mov	r2, r0
 8005a42:	460b      	mov	r3, r1
 8005a44:	4640      	mov	r0, r8
 8005a46:	4649      	mov	r1, r9
 8005a48:	f7fa fb9a 	bl	8000180 <__adddf3>
 8005a4c:	4680      	mov	r8, r0
 8005a4e:	4689      	mov	r9, r1
 8005a50:	2e0f      	cmp	r6, #15
 8005a52:	dc36      	bgt.n	8005ac2 <_strtod_l+0x442>
 8005a54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f43f ae4b 	beq.w	80056f2 <_strtod_l+0x72>
 8005a5c:	dd22      	ble.n	8005aa4 <_strtod_l+0x424>
 8005a5e:	2b16      	cmp	r3, #22
 8005a60:	dc09      	bgt.n	8005a76 <_strtod_l+0x3f6>
 8005a62:	4968      	ldr	r1, [pc, #416]	; (8005c04 <_strtod_l+0x584>)
 8005a64:	4642      	mov	r2, r8
 8005a66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a6a:	464b      	mov	r3, r9
 8005a6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a70:	f7fa fd3c 	bl	80004ec <__aeabi_dmul>
 8005a74:	e7c3      	b.n	80059fe <_strtod_l+0x37e>
 8005a76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a78:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	db20      	blt.n	8005ac2 <_strtod_l+0x442>
 8005a80:	4c60      	ldr	r4, [pc, #384]	; (8005c04 <_strtod_l+0x584>)
 8005a82:	f1c6 060f 	rsb	r6, r6, #15
 8005a86:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8005a8a:	4642      	mov	r2, r8
 8005a8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a90:	464b      	mov	r3, r9
 8005a92:	f7fa fd2b 	bl	80004ec <__aeabi_dmul>
 8005a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a98:	1b9e      	subs	r6, r3, r6
 8005a9a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8005a9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005aa2:	e7e5      	b.n	8005a70 <_strtod_l+0x3f0>
 8005aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aa6:	3316      	adds	r3, #22
 8005aa8:	db0b      	blt.n	8005ac2 <_strtod_l+0x442>
 8005aaa:	9b08      	ldr	r3, [sp, #32]
 8005aac:	4640      	mov	r0, r8
 8005aae:	1bdf      	subs	r7, r3, r7
 8005ab0:	4b54      	ldr	r3, [pc, #336]	; (8005c04 <_strtod_l+0x584>)
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005ab8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005abc:	f7fa fe40 	bl	8000740 <__aeabi_ddiv>
 8005ac0:	e79d      	b.n	80059fe <_strtod_l+0x37e>
 8005ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ac4:	1b75      	subs	r5, r6, r5
 8005ac6:	441d      	add	r5, r3
 8005ac8:	2d00      	cmp	r5, #0
 8005aca:	dd70      	ble.n	8005bae <_strtod_l+0x52e>
 8005acc:	f015 030f 	ands.w	r3, r5, #15
 8005ad0:	d00a      	beq.n	8005ae8 <_strtod_l+0x468>
 8005ad2:	494c      	ldr	r1, [pc, #304]	; (8005c04 <_strtod_l+0x584>)
 8005ad4:	4642      	mov	r2, r8
 8005ad6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005ada:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ade:	464b      	mov	r3, r9
 8005ae0:	f7fa fd04 	bl	80004ec <__aeabi_dmul>
 8005ae4:	4680      	mov	r8, r0
 8005ae6:	4689      	mov	r9, r1
 8005ae8:	f035 050f 	bics.w	r5, r5, #15
 8005aec:	d04d      	beq.n	8005b8a <_strtod_l+0x50a>
 8005aee:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8005af2:	dd22      	ble.n	8005b3a <_strtod_l+0x4ba>
 8005af4:	2600      	movs	r6, #0
 8005af6:	46b3      	mov	fp, r6
 8005af8:	960b      	str	r6, [sp, #44]	; 0x2c
 8005afa:	9608      	str	r6, [sp, #32]
 8005afc:	2322      	movs	r3, #34	; 0x22
 8005afe:	f04f 0800 	mov.w	r8, #0
 8005b02:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8005bfc <_strtod_l+0x57c>
 8005b06:	6023      	str	r3, [r4, #0]
 8005b08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f43f adf1 	beq.w	80056f2 <_strtod_l+0x72>
 8005b10:	4620      	mov	r0, r4
 8005b12:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005b14:	f002 ff38 	bl	8008988 <_Bfree>
 8005b18:	4620      	mov	r0, r4
 8005b1a:	9908      	ldr	r1, [sp, #32]
 8005b1c:	f002 ff34 	bl	8008988 <_Bfree>
 8005b20:	4659      	mov	r1, fp
 8005b22:	4620      	mov	r0, r4
 8005b24:	f002 ff30 	bl	8008988 <_Bfree>
 8005b28:	4620      	mov	r0, r4
 8005b2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b2c:	f002 ff2c 	bl	8008988 <_Bfree>
 8005b30:	4631      	mov	r1, r6
 8005b32:	4620      	mov	r0, r4
 8005b34:	f002 ff28 	bl	8008988 <_Bfree>
 8005b38:	e5db      	b.n	80056f2 <_strtod_l+0x72>
 8005b3a:	4b33      	ldr	r3, [pc, #204]	; (8005c08 <_strtod_l+0x588>)
 8005b3c:	4640      	mov	r0, r8
 8005b3e:	9305      	str	r3, [sp, #20]
 8005b40:	2300      	movs	r3, #0
 8005b42:	4649      	mov	r1, r9
 8005b44:	469a      	mov	sl, r3
 8005b46:	112d      	asrs	r5, r5, #4
 8005b48:	2d01      	cmp	r5, #1
 8005b4a:	dc21      	bgt.n	8005b90 <_strtod_l+0x510>
 8005b4c:	b10b      	cbz	r3, 8005b52 <_strtod_l+0x4d2>
 8005b4e:	4680      	mov	r8, r0
 8005b50:	4689      	mov	r9, r1
 8005b52:	492d      	ldr	r1, [pc, #180]	; (8005c08 <_strtod_l+0x588>)
 8005b54:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8005b58:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005b5c:	4642      	mov	r2, r8
 8005b5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b62:	464b      	mov	r3, r9
 8005b64:	f7fa fcc2 	bl	80004ec <__aeabi_dmul>
 8005b68:	4b24      	ldr	r3, [pc, #144]	; (8005bfc <_strtod_l+0x57c>)
 8005b6a:	460a      	mov	r2, r1
 8005b6c:	400b      	ands	r3, r1
 8005b6e:	4927      	ldr	r1, [pc, #156]	; (8005c0c <_strtod_l+0x58c>)
 8005b70:	4680      	mov	r8, r0
 8005b72:	428b      	cmp	r3, r1
 8005b74:	d8be      	bhi.n	8005af4 <_strtod_l+0x474>
 8005b76:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005b7a:	428b      	cmp	r3, r1
 8005b7c:	bf86      	itte	hi
 8005b7e:	f04f 38ff 	movhi.w	r8, #4294967295
 8005b82:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8005c10 <_strtod_l+0x590>
 8005b86:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	9305      	str	r3, [sp, #20]
 8005b8e:	e07b      	b.n	8005c88 <_strtod_l+0x608>
 8005b90:	07ea      	lsls	r2, r5, #31
 8005b92:	d505      	bpl.n	8005ba0 <_strtod_l+0x520>
 8005b94:	9b05      	ldr	r3, [sp, #20]
 8005b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9a:	f7fa fca7 	bl	80004ec <__aeabi_dmul>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	9a05      	ldr	r2, [sp, #20]
 8005ba2:	f10a 0a01 	add.w	sl, sl, #1
 8005ba6:	3208      	adds	r2, #8
 8005ba8:	106d      	asrs	r5, r5, #1
 8005baa:	9205      	str	r2, [sp, #20]
 8005bac:	e7cc      	b.n	8005b48 <_strtod_l+0x4c8>
 8005bae:	d0ec      	beq.n	8005b8a <_strtod_l+0x50a>
 8005bb0:	426d      	negs	r5, r5
 8005bb2:	f015 020f 	ands.w	r2, r5, #15
 8005bb6:	d00a      	beq.n	8005bce <_strtod_l+0x54e>
 8005bb8:	4b12      	ldr	r3, [pc, #72]	; (8005c04 <_strtod_l+0x584>)
 8005bba:	4640      	mov	r0, r8
 8005bbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005bc0:	4649      	mov	r1, r9
 8005bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc6:	f7fa fdbb 	bl	8000740 <__aeabi_ddiv>
 8005bca:	4680      	mov	r8, r0
 8005bcc:	4689      	mov	r9, r1
 8005bce:	112d      	asrs	r5, r5, #4
 8005bd0:	d0db      	beq.n	8005b8a <_strtod_l+0x50a>
 8005bd2:	2d1f      	cmp	r5, #31
 8005bd4:	dd1e      	ble.n	8005c14 <_strtod_l+0x594>
 8005bd6:	2600      	movs	r6, #0
 8005bd8:	46b3      	mov	fp, r6
 8005bda:	960b      	str	r6, [sp, #44]	; 0x2c
 8005bdc:	9608      	str	r6, [sp, #32]
 8005bde:	2322      	movs	r3, #34	; 0x22
 8005be0:	f04f 0800 	mov.w	r8, #0
 8005be4:	f04f 0900 	mov.w	r9, #0
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	e78d      	b.n	8005b08 <_strtod_l+0x488>
 8005bec:	08009ae6 	.word	0x08009ae6
 8005bf0:	08009998 	.word	0x08009998
 8005bf4:	08009ade 	.word	0x08009ade
 8005bf8:	08009bc5 	.word	0x08009bc5
 8005bfc:	7ff00000 	.word	0x7ff00000
 8005c00:	08009bc1 	.word	0x08009bc1
 8005c04:	08009d20 	.word	0x08009d20
 8005c08:	08009cf8 	.word	0x08009cf8
 8005c0c:	7ca00000 	.word	0x7ca00000
 8005c10:	7fefffff 	.word	0x7fefffff
 8005c14:	f015 0310 	ands.w	r3, r5, #16
 8005c18:	bf18      	it	ne
 8005c1a:	236a      	movne	r3, #106	; 0x6a
 8005c1c:	4640      	mov	r0, r8
 8005c1e:	9305      	str	r3, [sp, #20]
 8005c20:	4649      	mov	r1, r9
 8005c22:	2300      	movs	r3, #0
 8005c24:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8005ef0 <_strtod_l+0x870>
 8005c28:	07ea      	lsls	r2, r5, #31
 8005c2a:	d504      	bpl.n	8005c36 <_strtod_l+0x5b6>
 8005c2c:	e9da 2300 	ldrd	r2, r3, [sl]
 8005c30:	f7fa fc5c 	bl	80004ec <__aeabi_dmul>
 8005c34:	2301      	movs	r3, #1
 8005c36:	106d      	asrs	r5, r5, #1
 8005c38:	f10a 0a08 	add.w	sl, sl, #8
 8005c3c:	d1f4      	bne.n	8005c28 <_strtod_l+0x5a8>
 8005c3e:	b10b      	cbz	r3, 8005c44 <_strtod_l+0x5c4>
 8005c40:	4680      	mov	r8, r0
 8005c42:	4689      	mov	r9, r1
 8005c44:	9b05      	ldr	r3, [sp, #20]
 8005c46:	b1bb      	cbz	r3, 8005c78 <_strtod_l+0x5f8>
 8005c48:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8005c4c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	4649      	mov	r1, r9
 8005c54:	dd10      	ble.n	8005c78 <_strtod_l+0x5f8>
 8005c56:	2b1f      	cmp	r3, #31
 8005c58:	f340 8128 	ble.w	8005eac <_strtod_l+0x82c>
 8005c5c:	2b34      	cmp	r3, #52	; 0x34
 8005c5e:	bfd8      	it	le
 8005c60:	f04f 33ff 	movle.w	r3, #4294967295
 8005c64:	f04f 0800 	mov.w	r8, #0
 8005c68:	bfcf      	iteee	gt
 8005c6a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8005c6e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005c72:	4093      	lslle	r3, r2
 8005c74:	ea03 0901 	andle.w	r9, r3, r1
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	4640      	mov	r0, r8
 8005c7e:	4649      	mov	r1, r9
 8005c80:	f7fa fe9c 	bl	80009bc <__aeabi_dcmpeq>
 8005c84:	2800      	cmp	r0, #0
 8005c86:	d1a6      	bne.n	8005bd6 <_strtod_l+0x556>
 8005c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c8a:	465a      	mov	r2, fp
 8005c8c:	9300      	str	r3, [sp, #0]
 8005c8e:	4620      	mov	r0, r4
 8005c90:	4633      	mov	r3, r6
 8005c92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c94:	f002 fee0 	bl	8008a58 <__s2b>
 8005c98:	900b      	str	r0, [sp, #44]	; 0x2c
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	f43f af2a 	beq.w	8005af4 <_strtod_l+0x474>
 8005ca0:	2600      	movs	r6, #0
 8005ca2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ca4:	9b08      	ldr	r3, [sp, #32]
 8005ca6:	2a00      	cmp	r2, #0
 8005ca8:	eba3 0307 	sub.w	r3, r3, r7
 8005cac:	bfa8      	it	ge
 8005cae:	2300      	movge	r3, #0
 8005cb0:	46b3      	mov	fp, r6
 8005cb2:	9312      	str	r3, [sp, #72]	; 0x48
 8005cb4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005cb8:	9316      	str	r3, [sp, #88]	; 0x58
 8005cba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cbc:	4620      	mov	r0, r4
 8005cbe:	6859      	ldr	r1, [r3, #4]
 8005cc0:	f002 fe22 	bl	8008908 <_Balloc>
 8005cc4:	9008      	str	r0, [sp, #32]
 8005cc6:	2800      	cmp	r0, #0
 8005cc8:	f43f af18 	beq.w	8005afc <_strtod_l+0x47c>
 8005ccc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cce:	300c      	adds	r0, #12
 8005cd0:	691a      	ldr	r2, [r3, #16]
 8005cd2:	f103 010c 	add.w	r1, r3, #12
 8005cd6:	3202      	adds	r2, #2
 8005cd8:	0092      	lsls	r2, r2, #2
 8005cda:	f001 fb0a 	bl	80072f2 <memcpy>
 8005cde:	ab1c      	add	r3, sp, #112	; 0x70
 8005ce0:	9301      	str	r3, [sp, #4]
 8005ce2:	ab1b      	add	r3, sp, #108	; 0x6c
 8005ce4:	9300      	str	r3, [sp, #0]
 8005ce6:	4642      	mov	r2, r8
 8005ce8:	464b      	mov	r3, r9
 8005cea:	4620      	mov	r0, r4
 8005cec:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8005cf0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8005cf4:	f003 f9dc 	bl	80090b0 <__d2b>
 8005cf8:	901a      	str	r0, [sp, #104]	; 0x68
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	f43f aefe 	beq.w	8005afc <_strtod_l+0x47c>
 8005d00:	2101      	movs	r1, #1
 8005d02:	4620      	mov	r0, r4
 8005d04:	f002 ff40 	bl	8008b88 <__i2b>
 8005d08:	4683      	mov	fp, r0
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	f43f aef6 	beq.w	8005afc <_strtod_l+0x47c>
 8005d10:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8005d12:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005d14:	2f00      	cmp	r7, #0
 8005d16:	bfab      	itete	ge
 8005d18:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8005d1a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8005d1c:	eb07 0a03 	addge.w	sl, r7, r3
 8005d20:	1bdd      	sublt	r5, r3, r7
 8005d22:	9b05      	ldr	r3, [sp, #20]
 8005d24:	bfa8      	it	ge
 8005d26:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8005d28:	eba7 0703 	sub.w	r7, r7, r3
 8005d2c:	4417      	add	r7, r2
 8005d2e:	4b71      	ldr	r3, [pc, #452]	; (8005ef4 <_strtod_l+0x874>)
 8005d30:	f107 37ff 	add.w	r7, r7, #4294967295
 8005d34:	bfb8      	it	lt
 8005d36:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8005d3a:	429f      	cmp	r7, r3
 8005d3c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005d40:	f280 80c7 	bge.w	8005ed2 <_strtod_l+0x852>
 8005d44:	1bdb      	subs	r3, r3, r7
 8005d46:	2b1f      	cmp	r3, #31
 8005d48:	f04f 0101 	mov.w	r1, #1
 8005d4c:	eba2 0203 	sub.w	r2, r2, r3
 8005d50:	f300 80b3 	bgt.w	8005eba <_strtod_l+0x83a>
 8005d54:	fa01 f303 	lsl.w	r3, r1, r3
 8005d58:	9313      	str	r3, [sp, #76]	; 0x4c
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	9310      	str	r3, [sp, #64]	; 0x40
 8005d5e:	eb0a 0702 	add.w	r7, sl, r2
 8005d62:	9b05      	ldr	r3, [sp, #20]
 8005d64:	45ba      	cmp	sl, r7
 8005d66:	4415      	add	r5, r2
 8005d68:	441d      	add	r5, r3
 8005d6a:	4653      	mov	r3, sl
 8005d6c:	bfa8      	it	ge
 8005d6e:	463b      	movge	r3, r7
 8005d70:	42ab      	cmp	r3, r5
 8005d72:	bfa8      	it	ge
 8005d74:	462b      	movge	r3, r5
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	bfc2      	ittt	gt
 8005d7a:	1aff      	subgt	r7, r7, r3
 8005d7c:	1aed      	subgt	r5, r5, r3
 8005d7e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8005d82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	dd17      	ble.n	8005db8 <_strtod_l+0x738>
 8005d88:	4659      	mov	r1, fp
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f002 ffb9 	bl	8008d04 <__pow5mult>
 8005d92:	4683      	mov	fp, r0
 8005d94:	2800      	cmp	r0, #0
 8005d96:	f43f aeb1 	beq.w	8005afc <_strtod_l+0x47c>
 8005d9a:	4601      	mov	r1, r0
 8005d9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005d9e:	4620      	mov	r0, r4
 8005da0:	f002 ff08 	bl	8008bb4 <__multiply>
 8005da4:	900a      	str	r0, [sp, #40]	; 0x28
 8005da6:	2800      	cmp	r0, #0
 8005da8:	f43f aea8 	beq.w	8005afc <_strtod_l+0x47c>
 8005dac:	4620      	mov	r0, r4
 8005dae:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005db0:	f002 fdea 	bl	8008988 <_Bfree>
 8005db4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005db6:	931a      	str	r3, [sp, #104]	; 0x68
 8005db8:	2f00      	cmp	r7, #0
 8005dba:	f300 808f 	bgt.w	8005edc <_strtod_l+0x85c>
 8005dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	dd08      	ble.n	8005dd6 <_strtod_l+0x756>
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005dc8:	9908      	ldr	r1, [sp, #32]
 8005dca:	f002 ff9b 	bl	8008d04 <__pow5mult>
 8005dce:	9008      	str	r0, [sp, #32]
 8005dd0:	2800      	cmp	r0, #0
 8005dd2:	f43f ae93 	beq.w	8005afc <_strtod_l+0x47c>
 8005dd6:	2d00      	cmp	r5, #0
 8005dd8:	dd08      	ble.n	8005dec <_strtod_l+0x76c>
 8005dda:	462a      	mov	r2, r5
 8005ddc:	4620      	mov	r0, r4
 8005dde:	9908      	ldr	r1, [sp, #32]
 8005de0:	f002 ffea 	bl	8008db8 <__lshift>
 8005de4:	9008      	str	r0, [sp, #32]
 8005de6:	2800      	cmp	r0, #0
 8005de8:	f43f ae88 	beq.w	8005afc <_strtod_l+0x47c>
 8005dec:	f1ba 0f00 	cmp.w	sl, #0
 8005df0:	dd08      	ble.n	8005e04 <_strtod_l+0x784>
 8005df2:	4659      	mov	r1, fp
 8005df4:	4652      	mov	r2, sl
 8005df6:	4620      	mov	r0, r4
 8005df8:	f002 ffde 	bl	8008db8 <__lshift>
 8005dfc:	4683      	mov	fp, r0
 8005dfe:	2800      	cmp	r0, #0
 8005e00:	f43f ae7c 	beq.w	8005afc <_strtod_l+0x47c>
 8005e04:	4620      	mov	r0, r4
 8005e06:	9a08      	ldr	r2, [sp, #32]
 8005e08:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005e0a:	f003 f85d 	bl	8008ec8 <__mdiff>
 8005e0e:	4606      	mov	r6, r0
 8005e10:	2800      	cmp	r0, #0
 8005e12:	f43f ae73 	beq.w	8005afc <_strtod_l+0x47c>
 8005e16:	2500      	movs	r5, #0
 8005e18:	68c3      	ldr	r3, [r0, #12]
 8005e1a:	4659      	mov	r1, fp
 8005e1c:	60c5      	str	r5, [r0, #12]
 8005e1e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e20:	f003 f836 	bl	8008e90 <__mcmp>
 8005e24:	42a8      	cmp	r0, r5
 8005e26:	da6b      	bge.n	8005f00 <_strtod_l+0x880>
 8005e28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e2a:	ea53 0308 	orrs.w	r3, r3, r8
 8005e2e:	f040 808f 	bne.w	8005f50 <_strtod_l+0x8d0>
 8005e32:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f040 808a 	bne.w	8005f50 <_strtod_l+0x8d0>
 8005e3c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e40:	0d1b      	lsrs	r3, r3, #20
 8005e42:	051b      	lsls	r3, r3, #20
 8005e44:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005e48:	f240 8082 	bls.w	8005f50 <_strtod_l+0x8d0>
 8005e4c:	6973      	ldr	r3, [r6, #20]
 8005e4e:	b913      	cbnz	r3, 8005e56 <_strtod_l+0x7d6>
 8005e50:	6933      	ldr	r3, [r6, #16]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	dd7c      	ble.n	8005f50 <_strtod_l+0x8d0>
 8005e56:	4631      	mov	r1, r6
 8005e58:	2201      	movs	r2, #1
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	f002 ffac 	bl	8008db8 <__lshift>
 8005e60:	4659      	mov	r1, fp
 8005e62:	4606      	mov	r6, r0
 8005e64:	f003 f814 	bl	8008e90 <__mcmp>
 8005e68:	2800      	cmp	r0, #0
 8005e6a:	dd71      	ble.n	8005f50 <_strtod_l+0x8d0>
 8005e6c:	9905      	ldr	r1, [sp, #20]
 8005e6e:	464b      	mov	r3, r9
 8005e70:	4a21      	ldr	r2, [pc, #132]	; (8005ef8 <_strtod_l+0x878>)
 8005e72:	2900      	cmp	r1, #0
 8005e74:	f000 808d 	beq.w	8005f92 <_strtod_l+0x912>
 8005e78:	ea02 0109 	and.w	r1, r2, r9
 8005e7c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005e80:	f300 8087 	bgt.w	8005f92 <_strtod_l+0x912>
 8005e84:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005e88:	f77f aea9 	ble.w	8005bde <_strtod_l+0x55e>
 8005e8c:	4640      	mov	r0, r8
 8005e8e:	4649      	mov	r1, r9
 8005e90:	4b1a      	ldr	r3, [pc, #104]	; (8005efc <_strtod_l+0x87c>)
 8005e92:	2200      	movs	r2, #0
 8005e94:	f7fa fb2a 	bl	80004ec <__aeabi_dmul>
 8005e98:	4b17      	ldr	r3, [pc, #92]	; (8005ef8 <_strtod_l+0x878>)
 8005e9a:	4680      	mov	r8, r0
 8005e9c:	400b      	ands	r3, r1
 8005e9e:	4689      	mov	r9, r1
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	f47f ae35 	bne.w	8005b10 <_strtod_l+0x490>
 8005ea6:	2322      	movs	r3, #34	; 0x22
 8005ea8:	6023      	str	r3, [r4, #0]
 8005eaa:	e631      	b.n	8005b10 <_strtod_l+0x490>
 8005eac:	f04f 32ff 	mov.w	r2, #4294967295
 8005eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb4:	ea03 0808 	and.w	r8, r3, r8
 8005eb8:	e6de      	b.n	8005c78 <_strtod_l+0x5f8>
 8005eba:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8005ebe:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8005ec2:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8005ec6:	37e2      	adds	r7, #226	; 0xe2
 8005ec8:	fa01 f307 	lsl.w	r3, r1, r7
 8005ecc:	9310      	str	r3, [sp, #64]	; 0x40
 8005ece:	9113      	str	r1, [sp, #76]	; 0x4c
 8005ed0:	e745      	b.n	8005d5e <_strtod_l+0x6de>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	9310      	str	r3, [sp, #64]	; 0x40
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	9313      	str	r3, [sp, #76]	; 0x4c
 8005eda:	e740      	b.n	8005d5e <_strtod_l+0x6de>
 8005edc:	463a      	mov	r2, r7
 8005ede:	4620      	mov	r0, r4
 8005ee0:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005ee2:	f002 ff69 	bl	8008db8 <__lshift>
 8005ee6:	901a      	str	r0, [sp, #104]	; 0x68
 8005ee8:	2800      	cmp	r0, #0
 8005eea:	f47f af68 	bne.w	8005dbe <_strtod_l+0x73e>
 8005eee:	e605      	b.n	8005afc <_strtod_l+0x47c>
 8005ef0:	080099b0 	.word	0x080099b0
 8005ef4:	fffffc02 	.word	0xfffffc02
 8005ef8:	7ff00000 	.word	0x7ff00000
 8005efc:	39500000 	.word	0x39500000
 8005f00:	46ca      	mov	sl, r9
 8005f02:	d165      	bne.n	8005fd0 <_strtod_l+0x950>
 8005f04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f06:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f0a:	b352      	cbz	r2, 8005f62 <_strtod_l+0x8e2>
 8005f0c:	4a9e      	ldr	r2, [pc, #632]	; (8006188 <_strtod_l+0xb08>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d12a      	bne.n	8005f68 <_strtod_l+0x8e8>
 8005f12:	9b05      	ldr	r3, [sp, #20]
 8005f14:	4641      	mov	r1, r8
 8005f16:	b1fb      	cbz	r3, 8005f58 <_strtod_l+0x8d8>
 8005f18:	4b9c      	ldr	r3, [pc, #624]	; (800618c <_strtod_l+0xb0c>)
 8005f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f1e:	ea09 0303 	and.w	r3, r9, r3
 8005f22:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005f26:	d81a      	bhi.n	8005f5e <_strtod_l+0x8de>
 8005f28:	0d1b      	lsrs	r3, r3, #20
 8005f2a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f32:	4299      	cmp	r1, r3
 8005f34:	d118      	bne.n	8005f68 <_strtod_l+0x8e8>
 8005f36:	4b96      	ldr	r3, [pc, #600]	; (8006190 <_strtod_l+0xb10>)
 8005f38:	459a      	cmp	sl, r3
 8005f3a:	d102      	bne.n	8005f42 <_strtod_l+0x8c2>
 8005f3c:	3101      	adds	r1, #1
 8005f3e:	f43f addd 	beq.w	8005afc <_strtod_l+0x47c>
 8005f42:	f04f 0800 	mov.w	r8, #0
 8005f46:	4b91      	ldr	r3, [pc, #580]	; (800618c <_strtod_l+0xb0c>)
 8005f48:	ea0a 0303 	and.w	r3, sl, r3
 8005f4c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8005f50:	9b05      	ldr	r3, [sp, #20]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d19a      	bne.n	8005e8c <_strtod_l+0x80c>
 8005f56:	e5db      	b.n	8005b10 <_strtod_l+0x490>
 8005f58:	f04f 33ff 	mov.w	r3, #4294967295
 8005f5c:	e7e9      	b.n	8005f32 <_strtod_l+0x8b2>
 8005f5e:	4613      	mov	r3, r2
 8005f60:	e7e7      	b.n	8005f32 <_strtod_l+0x8b2>
 8005f62:	ea53 0308 	orrs.w	r3, r3, r8
 8005f66:	d081      	beq.n	8005e6c <_strtod_l+0x7ec>
 8005f68:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f6a:	b1e3      	cbz	r3, 8005fa6 <_strtod_l+0x926>
 8005f6c:	ea13 0f0a 	tst.w	r3, sl
 8005f70:	d0ee      	beq.n	8005f50 <_strtod_l+0x8d0>
 8005f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f74:	4640      	mov	r0, r8
 8005f76:	4649      	mov	r1, r9
 8005f78:	9a05      	ldr	r2, [sp, #20]
 8005f7a:	b1c3      	cbz	r3, 8005fae <_strtod_l+0x92e>
 8005f7c:	f7ff fb5f 	bl	800563e <sulp>
 8005f80:	4602      	mov	r2, r0
 8005f82:	460b      	mov	r3, r1
 8005f84:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005f86:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005f88:	f7fa f8fa 	bl	8000180 <__adddf3>
 8005f8c:	4680      	mov	r8, r0
 8005f8e:	4689      	mov	r9, r1
 8005f90:	e7de      	b.n	8005f50 <_strtod_l+0x8d0>
 8005f92:	4013      	ands	r3, r2
 8005f94:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005f98:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005f9c:	f04f 38ff 	mov.w	r8, #4294967295
 8005fa0:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8005fa4:	e7d4      	b.n	8005f50 <_strtod_l+0x8d0>
 8005fa6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005fa8:	ea13 0f08 	tst.w	r3, r8
 8005fac:	e7e0      	b.n	8005f70 <_strtod_l+0x8f0>
 8005fae:	f7ff fb46 	bl	800563e <sulp>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005fb8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005fba:	f7fa f8df 	bl	800017c <__aeabi_dsub>
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	4680      	mov	r8, r0
 8005fc4:	4689      	mov	r9, r1
 8005fc6:	f7fa fcf9 	bl	80009bc <__aeabi_dcmpeq>
 8005fca:	2800      	cmp	r0, #0
 8005fcc:	d0c0      	beq.n	8005f50 <_strtod_l+0x8d0>
 8005fce:	e606      	b.n	8005bde <_strtod_l+0x55e>
 8005fd0:	4659      	mov	r1, fp
 8005fd2:	4630      	mov	r0, r6
 8005fd4:	f003 f8c2 	bl	800915c <__ratio>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005fe6:	f7fa fcfd 	bl	80009e4 <__aeabi_dcmple>
 8005fea:	2800      	cmp	r0, #0
 8005fec:	d06f      	beq.n	80060ce <_strtod_l+0xa4e>
 8005fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d17c      	bne.n	80060ee <_strtod_l+0xa6e>
 8005ff4:	f1b8 0f00 	cmp.w	r8, #0
 8005ff8:	d159      	bne.n	80060ae <_strtod_l+0xa2e>
 8005ffa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d17b      	bne.n	80060fa <_strtod_l+0xa7a>
 8006002:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006006:	2200      	movs	r2, #0
 8006008:	4b62      	ldr	r3, [pc, #392]	; (8006194 <_strtod_l+0xb14>)
 800600a:	f7fa fce1 	bl	80009d0 <__aeabi_dcmplt>
 800600e:	2800      	cmp	r0, #0
 8006010:	d15a      	bne.n	80060c8 <_strtod_l+0xa48>
 8006012:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006016:	2200      	movs	r2, #0
 8006018:	4b5f      	ldr	r3, [pc, #380]	; (8006198 <_strtod_l+0xb18>)
 800601a:	f7fa fa67 	bl	80004ec <__aeabi_dmul>
 800601e:	4605      	mov	r5, r0
 8006020:	460f      	mov	r7, r1
 8006022:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8006026:	9506      	str	r5, [sp, #24]
 8006028:	9307      	str	r3, [sp, #28]
 800602a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800602e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006032:	4b56      	ldr	r3, [pc, #344]	; (800618c <_strtod_l+0xb0c>)
 8006034:	4a55      	ldr	r2, [pc, #340]	; (800618c <_strtod_l+0xb0c>)
 8006036:	ea0a 0303 	and.w	r3, sl, r3
 800603a:	9313      	str	r3, [sp, #76]	; 0x4c
 800603c:	4b57      	ldr	r3, [pc, #348]	; (800619c <_strtod_l+0xb1c>)
 800603e:	ea0a 0202 	and.w	r2, sl, r2
 8006042:	429a      	cmp	r2, r3
 8006044:	f040 80b0 	bne.w	80061a8 <_strtod_l+0xb28>
 8006048:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800604c:	4640      	mov	r0, r8
 800604e:	4649      	mov	r1, r9
 8006050:	f002 ffc6 	bl	8008fe0 <__ulp>
 8006054:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006058:	f7fa fa48 	bl	80004ec <__aeabi_dmul>
 800605c:	4642      	mov	r2, r8
 800605e:	464b      	mov	r3, r9
 8006060:	f7fa f88e 	bl	8000180 <__adddf3>
 8006064:	f8df a124 	ldr.w	sl, [pc, #292]	; 800618c <_strtod_l+0xb0c>
 8006068:	4a4d      	ldr	r2, [pc, #308]	; (80061a0 <_strtod_l+0xb20>)
 800606a:	ea01 0a0a 	and.w	sl, r1, sl
 800606e:	4592      	cmp	sl, r2
 8006070:	4680      	mov	r8, r0
 8006072:	d948      	bls.n	8006106 <_strtod_l+0xa86>
 8006074:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006076:	4b46      	ldr	r3, [pc, #280]	; (8006190 <_strtod_l+0xb10>)
 8006078:	429a      	cmp	r2, r3
 800607a:	d103      	bne.n	8006084 <_strtod_l+0xa04>
 800607c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800607e:	3301      	adds	r3, #1
 8006080:	f43f ad3c 	beq.w	8005afc <_strtod_l+0x47c>
 8006084:	f04f 38ff 	mov.w	r8, #4294967295
 8006088:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8006190 <_strtod_l+0xb10>
 800608c:	4620      	mov	r0, r4
 800608e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006090:	f002 fc7a 	bl	8008988 <_Bfree>
 8006094:	4620      	mov	r0, r4
 8006096:	9908      	ldr	r1, [sp, #32]
 8006098:	f002 fc76 	bl	8008988 <_Bfree>
 800609c:	4659      	mov	r1, fp
 800609e:	4620      	mov	r0, r4
 80060a0:	f002 fc72 	bl	8008988 <_Bfree>
 80060a4:	4631      	mov	r1, r6
 80060a6:	4620      	mov	r0, r4
 80060a8:	f002 fc6e 	bl	8008988 <_Bfree>
 80060ac:	e605      	b.n	8005cba <_strtod_l+0x63a>
 80060ae:	f1b8 0f01 	cmp.w	r8, #1
 80060b2:	d103      	bne.n	80060bc <_strtod_l+0xa3c>
 80060b4:	f1b9 0f00 	cmp.w	r9, #0
 80060b8:	f43f ad91 	beq.w	8005bde <_strtod_l+0x55e>
 80060bc:	2200      	movs	r2, #0
 80060be:	4b39      	ldr	r3, [pc, #228]	; (80061a4 <_strtod_l+0xb24>)
 80060c0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80060c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060c6:	e016      	b.n	80060f6 <_strtod_l+0xa76>
 80060c8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80060ca:	4f33      	ldr	r7, [pc, #204]	; (8006198 <_strtod_l+0xb18>)
 80060cc:	e7a9      	b.n	8006022 <_strtod_l+0x9a2>
 80060ce:	4b32      	ldr	r3, [pc, #200]	; (8006198 <_strtod_l+0xb18>)
 80060d0:	2200      	movs	r2, #0
 80060d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80060d6:	f7fa fa09 	bl	80004ec <__aeabi_dmul>
 80060da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060dc:	4605      	mov	r5, r0
 80060de:	460f      	mov	r7, r1
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d09e      	beq.n	8006022 <_strtod_l+0x9a2>
 80060e4:	4602      	mov	r2, r0
 80060e6:	460b      	mov	r3, r1
 80060e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060ec:	e79d      	b.n	800602a <_strtod_l+0x9aa>
 80060ee:	2200      	movs	r2, #0
 80060f0:	4b28      	ldr	r3, [pc, #160]	; (8006194 <_strtod_l+0xb14>)
 80060f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060f6:	4f27      	ldr	r7, [pc, #156]	; (8006194 <_strtod_l+0xb14>)
 80060f8:	e797      	b.n	800602a <_strtod_l+0x9aa>
 80060fa:	2200      	movs	r2, #0
 80060fc:	4b29      	ldr	r3, [pc, #164]	; (80061a4 <_strtod_l+0xb24>)
 80060fe:	4645      	mov	r5, r8
 8006100:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006104:	e7f7      	b.n	80060f6 <_strtod_l+0xa76>
 8006106:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800610a:	9b05      	ldr	r3, [sp, #20]
 800610c:	46ca      	mov	sl, r9
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1bc      	bne.n	800608c <_strtod_l+0xa0c>
 8006112:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006116:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006118:	0d1b      	lsrs	r3, r3, #20
 800611a:	051b      	lsls	r3, r3, #20
 800611c:	429a      	cmp	r2, r3
 800611e:	d1b5      	bne.n	800608c <_strtod_l+0xa0c>
 8006120:	4628      	mov	r0, r5
 8006122:	4639      	mov	r1, r7
 8006124:	f7fa fcda 	bl	8000adc <__aeabi_d2lz>
 8006128:	f7fa f9b2 	bl	8000490 <__aeabi_l2d>
 800612c:	4602      	mov	r2, r0
 800612e:	460b      	mov	r3, r1
 8006130:	4628      	mov	r0, r5
 8006132:	4639      	mov	r1, r7
 8006134:	f7fa f822 	bl	800017c <__aeabi_dsub>
 8006138:	460b      	mov	r3, r1
 800613a:	4602      	mov	r2, r0
 800613c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8006140:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006146:	ea4a 0a08 	orr.w	sl, sl, r8
 800614a:	ea5a 0a03 	orrs.w	sl, sl, r3
 800614e:	d06c      	beq.n	800622a <_strtod_l+0xbaa>
 8006150:	a309      	add	r3, pc, #36	; (adr r3, 8006178 <_strtod_l+0xaf8>)
 8006152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006156:	f7fa fc3b 	bl	80009d0 <__aeabi_dcmplt>
 800615a:	2800      	cmp	r0, #0
 800615c:	f47f acd8 	bne.w	8005b10 <_strtod_l+0x490>
 8006160:	a307      	add	r3, pc, #28	; (adr r3, 8006180 <_strtod_l+0xb00>)
 8006162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006166:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800616a:	f7fa fc4f 	bl	8000a0c <__aeabi_dcmpgt>
 800616e:	2800      	cmp	r0, #0
 8006170:	d08c      	beq.n	800608c <_strtod_l+0xa0c>
 8006172:	e4cd      	b.n	8005b10 <_strtod_l+0x490>
 8006174:	f3af 8000 	nop.w
 8006178:	94a03595 	.word	0x94a03595
 800617c:	3fdfffff 	.word	0x3fdfffff
 8006180:	35afe535 	.word	0x35afe535
 8006184:	3fe00000 	.word	0x3fe00000
 8006188:	000fffff 	.word	0x000fffff
 800618c:	7ff00000 	.word	0x7ff00000
 8006190:	7fefffff 	.word	0x7fefffff
 8006194:	3ff00000 	.word	0x3ff00000
 8006198:	3fe00000 	.word	0x3fe00000
 800619c:	7fe00000 	.word	0x7fe00000
 80061a0:	7c9fffff 	.word	0x7c9fffff
 80061a4:	bff00000 	.word	0xbff00000
 80061a8:	9b05      	ldr	r3, [sp, #20]
 80061aa:	b333      	cbz	r3, 80061fa <_strtod_l+0xb7a>
 80061ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80061ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80061b2:	d822      	bhi.n	80061fa <_strtod_l+0xb7a>
 80061b4:	a328      	add	r3, pc, #160	; (adr r3, 8006258 <_strtod_l+0xbd8>)
 80061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ba:	4628      	mov	r0, r5
 80061bc:	4639      	mov	r1, r7
 80061be:	f7fa fc11 	bl	80009e4 <__aeabi_dcmple>
 80061c2:	b1a0      	cbz	r0, 80061ee <_strtod_l+0xb6e>
 80061c4:	4639      	mov	r1, r7
 80061c6:	4628      	mov	r0, r5
 80061c8:	f7fa fc68 	bl	8000a9c <__aeabi_d2uiz>
 80061cc:	2801      	cmp	r0, #1
 80061ce:	bf38      	it	cc
 80061d0:	2001      	movcc	r0, #1
 80061d2:	f7fa f911 	bl	80003f8 <__aeabi_ui2d>
 80061d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d8:	4605      	mov	r5, r0
 80061da:	460f      	mov	r7, r1
 80061dc:	bb03      	cbnz	r3, 8006220 <_strtod_l+0xba0>
 80061de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80061e2:	9014      	str	r0, [sp, #80]	; 0x50
 80061e4:	9315      	str	r3, [sp, #84]	; 0x54
 80061e6:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80061ea:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80061ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80061f2:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80061f6:	1a9b      	subs	r3, r3, r2
 80061f8:	9311      	str	r3, [sp, #68]	; 0x44
 80061fa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80061fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80061fe:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8006202:	f002 feed 	bl	8008fe0 <__ulp>
 8006206:	4602      	mov	r2, r0
 8006208:	460b      	mov	r3, r1
 800620a:	4640      	mov	r0, r8
 800620c:	4649      	mov	r1, r9
 800620e:	f7fa f96d 	bl	80004ec <__aeabi_dmul>
 8006212:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006216:	f7f9 ffb3 	bl	8000180 <__adddf3>
 800621a:	4680      	mov	r8, r0
 800621c:	4689      	mov	r9, r1
 800621e:	e774      	b.n	800610a <_strtod_l+0xa8a>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8006228:	e7dd      	b.n	80061e6 <_strtod_l+0xb66>
 800622a:	a30d      	add	r3, pc, #52	; (adr r3, 8006260 <_strtod_l+0xbe0>)
 800622c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006230:	f7fa fbce 	bl	80009d0 <__aeabi_dcmplt>
 8006234:	e79b      	b.n	800616e <_strtod_l+0xaee>
 8006236:	2300      	movs	r3, #0
 8006238:	930e      	str	r3, [sp, #56]	; 0x38
 800623a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800623c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800623e:	6013      	str	r3, [r2, #0]
 8006240:	f7ff ba5b 	b.w	80056fa <_strtod_l+0x7a>
 8006244:	2a65      	cmp	r2, #101	; 0x65
 8006246:	f43f ab52 	beq.w	80058ee <_strtod_l+0x26e>
 800624a:	2a45      	cmp	r2, #69	; 0x45
 800624c:	f43f ab4f 	beq.w	80058ee <_strtod_l+0x26e>
 8006250:	2301      	movs	r3, #1
 8006252:	f7ff bb87 	b.w	8005964 <_strtod_l+0x2e4>
 8006256:	bf00      	nop
 8006258:	ffc00000 	.word	0xffc00000
 800625c:	41dfffff 	.word	0x41dfffff
 8006260:	94a03595 	.word	0x94a03595
 8006264:	3fcfffff 	.word	0x3fcfffff

08006268 <strtod>:
 8006268:	460a      	mov	r2, r1
 800626a:	4601      	mov	r1, r0
 800626c:	4802      	ldr	r0, [pc, #8]	; (8006278 <strtod+0x10>)
 800626e:	4b03      	ldr	r3, [pc, #12]	; (800627c <strtod+0x14>)
 8006270:	6800      	ldr	r0, [r0, #0]
 8006272:	f7ff ba05 	b.w	8005680 <_strtod_l>
 8006276:	bf00      	nop
 8006278:	200001f8 	.word	0x200001f8
 800627c:	20000040 	.word	0x20000040

08006280 <__cvt>:
 8006280:	2b00      	cmp	r3, #0
 8006282:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006286:	461f      	mov	r7, r3
 8006288:	bfbb      	ittet	lt
 800628a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800628e:	461f      	movlt	r7, r3
 8006290:	2300      	movge	r3, #0
 8006292:	232d      	movlt	r3, #45	; 0x2d
 8006294:	b088      	sub	sp, #32
 8006296:	4614      	mov	r4, r2
 8006298:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800629a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800629c:	7013      	strb	r3, [r2, #0]
 800629e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80062a4:	f023 0820 	bic.w	r8, r3, #32
 80062a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062ac:	d005      	beq.n	80062ba <__cvt+0x3a>
 80062ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80062b2:	d100      	bne.n	80062b6 <__cvt+0x36>
 80062b4:	3501      	adds	r5, #1
 80062b6:	2302      	movs	r3, #2
 80062b8:	e000      	b.n	80062bc <__cvt+0x3c>
 80062ba:	2303      	movs	r3, #3
 80062bc:	aa07      	add	r2, sp, #28
 80062be:	9204      	str	r2, [sp, #16]
 80062c0:	aa06      	add	r2, sp, #24
 80062c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80062c6:	e9cd 3500 	strd	r3, r5, [sp]
 80062ca:	4622      	mov	r2, r4
 80062cc:	463b      	mov	r3, r7
 80062ce:	f001 f8cf 	bl	8007470 <_dtoa_r>
 80062d2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80062d6:	4606      	mov	r6, r0
 80062d8:	d102      	bne.n	80062e0 <__cvt+0x60>
 80062da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062dc:	07db      	lsls	r3, r3, #31
 80062de:	d522      	bpl.n	8006326 <__cvt+0xa6>
 80062e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062e4:	eb06 0905 	add.w	r9, r6, r5
 80062e8:	d110      	bne.n	800630c <__cvt+0x8c>
 80062ea:	7833      	ldrb	r3, [r6, #0]
 80062ec:	2b30      	cmp	r3, #48	; 0x30
 80062ee:	d10a      	bne.n	8006306 <__cvt+0x86>
 80062f0:	2200      	movs	r2, #0
 80062f2:	2300      	movs	r3, #0
 80062f4:	4620      	mov	r0, r4
 80062f6:	4639      	mov	r1, r7
 80062f8:	f7fa fb60 	bl	80009bc <__aeabi_dcmpeq>
 80062fc:	b918      	cbnz	r0, 8006306 <__cvt+0x86>
 80062fe:	f1c5 0501 	rsb	r5, r5, #1
 8006302:	f8ca 5000 	str.w	r5, [sl]
 8006306:	f8da 3000 	ldr.w	r3, [sl]
 800630a:	4499      	add	r9, r3
 800630c:	2200      	movs	r2, #0
 800630e:	2300      	movs	r3, #0
 8006310:	4620      	mov	r0, r4
 8006312:	4639      	mov	r1, r7
 8006314:	f7fa fb52 	bl	80009bc <__aeabi_dcmpeq>
 8006318:	b108      	cbz	r0, 800631e <__cvt+0x9e>
 800631a:	f8cd 901c 	str.w	r9, [sp, #28]
 800631e:	2230      	movs	r2, #48	; 0x30
 8006320:	9b07      	ldr	r3, [sp, #28]
 8006322:	454b      	cmp	r3, r9
 8006324:	d307      	bcc.n	8006336 <__cvt+0xb6>
 8006326:	4630      	mov	r0, r6
 8006328:	9b07      	ldr	r3, [sp, #28]
 800632a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800632c:	1b9b      	subs	r3, r3, r6
 800632e:	6013      	str	r3, [r2, #0]
 8006330:	b008      	add	sp, #32
 8006332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006336:	1c59      	adds	r1, r3, #1
 8006338:	9107      	str	r1, [sp, #28]
 800633a:	701a      	strb	r2, [r3, #0]
 800633c:	e7f0      	b.n	8006320 <__cvt+0xa0>

0800633e <__exponent>:
 800633e:	4603      	mov	r3, r0
 8006340:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006342:	2900      	cmp	r1, #0
 8006344:	f803 2b02 	strb.w	r2, [r3], #2
 8006348:	bfb6      	itet	lt
 800634a:	222d      	movlt	r2, #45	; 0x2d
 800634c:	222b      	movge	r2, #43	; 0x2b
 800634e:	4249      	neglt	r1, r1
 8006350:	2909      	cmp	r1, #9
 8006352:	7042      	strb	r2, [r0, #1]
 8006354:	dd2a      	ble.n	80063ac <__exponent+0x6e>
 8006356:	f10d 0207 	add.w	r2, sp, #7
 800635a:	4617      	mov	r7, r2
 800635c:	260a      	movs	r6, #10
 800635e:	fb91 f5f6 	sdiv	r5, r1, r6
 8006362:	4694      	mov	ip, r2
 8006364:	fb06 1415 	mls	r4, r6, r5, r1
 8006368:	3430      	adds	r4, #48	; 0x30
 800636a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800636e:	460c      	mov	r4, r1
 8006370:	2c63      	cmp	r4, #99	; 0x63
 8006372:	4629      	mov	r1, r5
 8006374:	f102 32ff 	add.w	r2, r2, #4294967295
 8006378:	dcf1      	bgt.n	800635e <__exponent+0x20>
 800637a:	3130      	adds	r1, #48	; 0x30
 800637c:	f1ac 0402 	sub.w	r4, ip, #2
 8006380:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006384:	4622      	mov	r2, r4
 8006386:	1c41      	adds	r1, r0, #1
 8006388:	42ba      	cmp	r2, r7
 800638a:	d30a      	bcc.n	80063a2 <__exponent+0x64>
 800638c:	f10d 0209 	add.w	r2, sp, #9
 8006390:	eba2 020c 	sub.w	r2, r2, ip
 8006394:	42bc      	cmp	r4, r7
 8006396:	bf88      	it	hi
 8006398:	2200      	movhi	r2, #0
 800639a:	4413      	add	r3, r2
 800639c:	1a18      	subs	r0, r3, r0
 800639e:	b003      	add	sp, #12
 80063a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063a2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80063a6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80063aa:	e7ed      	b.n	8006388 <__exponent+0x4a>
 80063ac:	2330      	movs	r3, #48	; 0x30
 80063ae:	3130      	adds	r1, #48	; 0x30
 80063b0:	7083      	strb	r3, [r0, #2]
 80063b2:	70c1      	strb	r1, [r0, #3]
 80063b4:	1d03      	adds	r3, r0, #4
 80063b6:	e7f1      	b.n	800639c <__exponent+0x5e>

080063b8 <_printf_float>:
 80063b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063bc:	b091      	sub	sp, #68	; 0x44
 80063be:	460c      	mov	r4, r1
 80063c0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80063c4:	4616      	mov	r6, r2
 80063c6:	461f      	mov	r7, r3
 80063c8:	4605      	mov	r5, r0
 80063ca:	f000 ff0d 	bl	80071e8 <_localeconv_r>
 80063ce:	6803      	ldr	r3, [r0, #0]
 80063d0:	4618      	mov	r0, r3
 80063d2:	9309      	str	r3, [sp, #36]	; 0x24
 80063d4:	f7f9 fec6 	bl	8000164 <strlen>
 80063d8:	2300      	movs	r3, #0
 80063da:	930e      	str	r3, [sp, #56]	; 0x38
 80063dc:	f8d8 3000 	ldr.w	r3, [r8]
 80063e0:	900a      	str	r0, [sp, #40]	; 0x28
 80063e2:	3307      	adds	r3, #7
 80063e4:	f023 0307 	bic.w	r3, r3, #7
 80063e8:	f103 0208 	add.w	r2, r3, #8
 80063ec:	f894 9018 	ldrb.w	r9, [r4, #24]
 80063f0:	f8d4 b000 	ldr.w	fp, [r4]
 80063f4:	f8c8 2000 	str.w	r2, [r8]
 80063f8:	e9d3 a800 	ldrd	sl, r8, [r3]
 80063fc:	4652      	mov	r2, sl
 80063fe:	4643      	mov	r3, r8
 8006400:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006404:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006408:	930b      	str	r3, [sp, #44]	; 0x2c
 800640a:	f04f 32ff 	mov.w	r2, #4294967295
 800640e:	4650      	mov	r0, sl
 8006410:	4b9c      	ldr	r3, [pc, #624]	; (8006684 <_printf_float+0x2cc>)
 8006412:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006414:	f7fa fb04 	bl	8000a20 <__aeabi_dcmpun>
 8006418:	bb70      	cbnz	r0, 8006478 <_printf_float+0xc0>
 800641a:	f04f 32ff 	mov.w	r2, #4294967295
 800641e:	4650      	mov	r0, sl
 8006420:	4b98      	ldr	r3, [pc, #608]	; (8006684 <_printf_float+0x2cc>)
 8006422:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006424:	f7fa fade 	bl	80009e4 <__aeabi_dcmple>
 8006428:	bb30      	cbnz	r0, 8006478 <_printf_float+0xc0>
 800642a:	2200      	movs	r2, #0
 800642c:	2300      	movs	r3, #0
 800642e:	4650      	mov	r0, sl
 8006430:	4641      	mov	r1, r8
 8006432:	f7fa facd 	bl	80009d0 <__aeabi_dcmplt>
 8006436:	b110      	cbz	r0, 800643e <_printf_float+0x86>
 8006438:	232d      	movs	r3, #45	; 0x2d
 800643a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800643e:	4a92      	ldr	r2, [pc, #584]	; (8006688 <_printf_float+0x2d0>)
 8006440:	4b92      	ldr	r3, [pc, #584]	; (800668c <_printf_float+0x2d4>)
 8006442:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006446:	bf94      	ite	ls
 8006448:	4690      	movls	r8, r2
 800644a:	4698      	movhi	r8, r3
 800644c:	2303      	movs	r3, #3
 800644e:	f04f 0a00 	mov.w	sl, #0
 8006452:	6123      	str	r3, [r4, #16]
 8006454:	f02b 0304 	bic.w	r3, fp, #4
 8006458:	6023      	str	r3, [r4, #0]
 800645a:	4633      	mov	r3, r6
 800645c:	4621      	mov	r1, r4
 800645e:	4628      	mov	r0, r5
 8006460:	9700      	str	r7, [sp, #0]
 8006462:	aa0f      	add	r2, sp, #60	; 0x3c
 8006464:	f000 f9d6 	bl	8006814 <_printf_common>
 8006468:	3001      	adds	r0, #1
 800646a:	f040 8090 	bne.w	800658e <_printf_float+0x1d6>
 800646e:	f04f 30ff 	mov.w	r0, #4294967295
 8006472:	b011      	add	sp, #68	; 0x44
 8006474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006478:	4652      	mov	r2, sl
 800647a:	4643      	mov	r3, r8
 800647c:	4650      	mov	r0, sl
 800647e:	4641      	mov	r1, r8
 8006480:	f7fa face 	bl	8000a20 <__aeabi_dcmpun>
 8006484:	b148      	cbz	r0, 800649a <_printf_float+0xe2>
 8006486:	f1b8 0f00 	cmp.w	r8, #0
 800648a:	bfb8      	it	lt
 800648c:	232d      	movlt	r3, #45	; 0x2d
 800648e:	4a80      	ldr	r2, [pc, #512]	; (8006690 <_printf_float+0x2d8>)
 8006490:	bfb8      	it	lt
 8006492:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006496:	4b7f      	ldr	r3, [pc, #508]	; (8006694 <_printf_float+0x2dc>)
 8006498:	e7d3      	b.n	8006442 <_printf_float+0x8a>
 800649a:	6863      	ldr	r3, [r4, #4]
 800649c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	d142      	bne.n	800652a <_printf_float+0x172>
 80064a4:	2306      	movs	r3, #6
 80064a6:	6063      	str	r3, [r4, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	9206      	str	r2, [sp, #24]
 80064ac:	aa0e      	add	r2, sp, #56	; 0x38
 80064ae:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80064b2:	aa0d      	add	r2, sp, #52	; 0x34
 80064b4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80064b8:	9203      	str	r2, [sp, #12]
 80064ba:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80064be:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80064c2:	6023      	str	r3, [r4, #0]
 80064c4:	6863      	ldr	r3, [r4, #4]
 80064c6:	4652      	mov	r2, sl
 80064c8:	9300      	str	r3, [sp, #0]
 80064ca:	4628      	mov	r0, r5
 80064cc:	4643      	mov	r3, r8
 80064ce:	910b      	str	r1, [sp, #44]	; 0x2c
 80064d0:	f7ff fed6 	bl	8006280 <__cvt>
 80064d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064d6:	4680      	mov	r8, r0
 80064d8:	2947      	cmp	r1, #71	; 0x47
 80064da:	990d      	ldr	r1, [sp, #52]	; 0x34
 80064dc:	d108      	bne.n	80064f0 <_printf_float+0x138>
 80064de:	1cc8      	adds	r0, r1, #3
 80064e0:	db02      	blt.n	80064e8 <_printf_float+0x130>
 80064e2:	6863      	ldr	r3, [r4, #4]
 80064e4:	4299      	cmp	r1, r3
 80064e6:	dd40      	ble.n	800656a <_printf_float+0x1b2>
 80064e8:	f1a9 0902 	sub.w	r9, r9, #2
 80064ec:	fa5f f989 	uxtb.w	r9, r9
 80064f0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80064f4:	d81f      	bhi.n	8006536 <_printf_float+0x17e>
 80064f6:	464a      	mov	r2, r9
 80064f8:	3901      	subs	r1, #1
 80064fa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80064fe:	910d      	str	r1, [sp, #52]	; 0x34
 8006500:	f7ff ff1d 	bl	800633e <__exponent>
 8006504:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006506:	4682      	mov	sl, r0
 8006508:	1813      	adds	r3, r2, r0
 800650a:	2a01      	cmp	r2, #1
 800650c:	6123      	str	r3, [r4, #16]
 800650e:	dc02      	bgt.n	8006516 <_printf_float+0x15e>
 8006510:	6822      	ldr	r2, [r4, #0]
 8006512:	07d2      	lsls	r2, r2, #31
 8006514:	d501      	bpl.n	800651a <_printf_float+0x162>
 8006516:	3301      	adds	r3, #1
 8006518:	6123      	str	r3, [r4, #16]
 800651a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800651e:	2b00      	cmp	r3, #0
 8006520:	d09b      	beq.n	800645a <_printf_float+0xa2>
 8006522:	232d      	movs	r3, #45	; 0x2d
 8006524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006528:	e797      	b.n	800645a <_printf_float+0xa2>
 800652a:	2947      	cmp	r1, #71	; 0x47
 800652c:	d1bc      	bne.n	80064a8 <_printf_float+0xf0>
 800652e:	2b00      	cmp	r3, #0
 8006530:	d1ba      	bne.n	80064a8 <_printf_float+0xf0>
 8006532:	2301      	movs	r3, #1
 8006534:	e7b7      	b.n	80064a6 <_printf_float+0xee>
 8006536:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800653a:	d118      	bne.n	800656e <_printf_float+0x1b6>
 800653c:	2900      	cmp	r1, #0
 800653e:	6863      	ldr	r3, [r4, #4]
 8006540:	dd0b      	ble.n	800655a <_printf_float+0x1a2>
 8006542:	6121      	str	r1, [r4, #16]
 8006544:	b913      	cbnz	r3, 800654c <_printf_float+0x194>
 8006546:	6822      	ldr	r2, [r4, #0]
 8006548:	07d0      	lsls	r0, r2, #31
 800654a:	d502      	bpl.n	8006552 <_printf_float+0x19a>
 800654c:	3301      	adds	r3, #1
 800654e:	440b      	add	r3, r1
 8006550:	6123      	str	r3, [r4, #16]
 8006552:	f04f 0a00 	mov.w	sl, #0
 8006556:	65a1      	str	r1, [r4, #88]	; 0x58
 8006558:	e7df      	b.n	800651a <_printf_float+0x162>
 800655a:	b913      	cbnz	r3, 8006562 <_printf_float+0x1aa>
 800655c:	6822      	ldr	r2, [r4, #0]
 800655e:	07d2      	lsls	r2, r2, #31
 8006560:	d501      	bpl.n	8006566 <_printf_float+0x1ae>
 8006562:	3302      	adds	r3, #2
 8006564:	e7f4      	b.n	8006550 <_printf_float+0x198>
 8006566:	2301      	movs	r3, #1
 8006568:	e7f2      	b.n	8006550 <_printf_float+0x198>
 800656a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800656e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006570:	4299      	cmp	r1, r3
 8006572:	db05      	blt.n	8006580 <_printf_float+0x1c8>
 8006574:	6823      	ldr	r3, [r4, #0]
 8006576:	6121      	str	r1, [r4, #16]
 8006578:	07d8      	lsls	r0, r3, #31
 800657a:	d5ea      	bpl.n	8006552 <_printf_float+0x19a>
 800657c:	1c4b      	adds	r3, r1, #1
 800657e:	e7e7      	b.n	8006550 <_printf_float+0x198>
 8006580:	2900      	cmp	r1, #0
 8006582:	bfcc      	ite	gt
 8006584:	2201      	movgt	r2, #1
 8006586:	f1c1 0202 	rsble	r2, r1, #2
 800658a:	4413      	add	r3, r2
 800658c:	e7e0      	b.n	8006550 <_printf_float+0x198>
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	055a      	lsls	r2, r3, #21
 8006592:	d407      	bmi.n	80065a4 <_printf_float+0x1ec>
 8006594:	6923      	ldr	r3, [r4, #16]
 8006596:	4642      	mov	r2, r8
 8006598:	4631      	mov	r1, r6
 800659a:	4628      	mov	r0, r5
 800659c:	47b8      	blx	r7
 800659e:	3001      	adds	r0, #1
 80065a0:	d12b      	bne.n	80065fa <_printf_float+0x242>
 80065a2:	e764      	b.n	800646e <_printf_float+0xb6>
 80065a4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80065a8:	f240 80dd 	bls.w	8006766 <_printf_float+0x3ae>
 80065ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065b0:	2200      	movs	r2, #0
 80065b2:	2300      	movs	r3, #0
 80065b4:	f7fa fa02 	bl	80009bc <__aeabi_dcmpeq>
 80065b8:	2800      	cmp	r0, #0
 80065ba:	d033      	beq.n	8006624 <_printf_float+0x26c>
 80065bc:	2301      	movs	r3, #1
 80065be:	4631      	mov	r1, r6
 80065c0:	4628      	mov	r0, r5
 80065c2:	4a35      	ldr	r2, [pc, #212]	; (8006698 <_printf_float+0x2e0>)
 80065c4:	47b8      	blx	r7
 80065c6:	3001      	adds	r0, #1
 80065c8:	f43f af51 	beq.w	800646e <_printf_float+0xb6>
 80065cc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80065d0:	429a      	cmp	r2, r3
 80065d2:	db02      	blt.n	80065da <_printf_float+0x222>
 80065d4:	6823      	ldr	r3, [r4, #0]
 80065d6:	07d8      	lsls	r0, r3, #31
 80065d8:	d50f      	bpl.n	80065fa <_printf_float+0x242>
 80065da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065de:	4631      	mov	r1, r6
 80065e0:	4628      	mov	r0, r5
 80065e2:	47b8      	blx	r7
 80065e4:	3001      	adds	r0, #1
 80065e6:	f43f af42 	beq.w	800646e <_printf_float+0xb6>
 80065ea:	f04f 0800 	mov.w	r8, #0
 80065ee:	f104 091a 	add.w	r9, r4, #26
 80065f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065f4:	3b01      	subs	r3, #1
 80065f6:	4543      	cmp	r3, r8
 80065f8:	dc09      	bgt.n	800660e <_printf_float+0x256>
 80065fa:	6823      	ldr	r3, [r4, #0]
 80065fc:	079b      	lsls	r3, r3, #30
 80065fe:	f100 8104 	bmi.w	800680a <_printf_float+0x452>
 8006602:	68e0      	ldr	r0, [r4, #12]
 8006604:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006606:	4298      	cmp	r0, r3
 8006608:	bfb8      	it	lt
 800660a:	4618      	movlt	r0, r3
 800660c:	e731      	b.n	8006472 <_printf_float+0xba>
 800660e:	2301      	movs	r3, #1
 8006610:	464a      	mov	r2, r9
 8006612:	4631      	mov	r1, r6
 8006614:	4628      	mov	r0, r5
 8006616:	47b8      	blx	r7
 8006618:	3001      	adds	r0, #1
 800661a:	f43f af28 	beq.w	800646e <_printf_float+0xb6>
 800661e:	f108 0801 	add.w	r8, r8, #1
 8006622:	e7e6      	b.n	80065f2 <_printf_float+0x23a>
 8006624:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006626:	2b00      	cmp	r3, #0
 8006628:	dc38      	bgt.n	800669c <_printf_float+0x2e4>
 800662a:	2301      	movs	r3, #1
 800662c:	4631      	mov	r1, r6
 800662e:	4628      	mov	r0, r5
 8006630:	4a19      	ldr	r2, [pc, #100]	; (8006698 <_printf_float+0x2e0>)
 8006632:	47b8      	blx	r7
 8006634:	3001      	adds	r0, #1
 8006636:	f43f af1a 	beq.w	800646e <_printf_float+0xb6>
 800663a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800663e:	4313      	orrs	r3, r2
 8006640:	d102      	bne.n	8006648 <_printf_float+0x290>
 8006642:	6823      	ldr	r3, [r4, #0]
 8006644:	07d9      	lsls	r1, r3, #31
 8006646:	d5d8      	bpl.n	80065fa <_printf_float+0x242>
 8006648:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800664c:	4631      	mov	r1, r6
 800664e:	4628      	mov	r0, r5
 8006650:	47b8      	blx	r7
 8006652:	3001      	adds	r0, #1
 8006654:	f43f af0b 	beq.w	800646e <_printf_float+0xb6>
 8006658:	f04f 0900 	mov.w	r9, #0
 800665c:	f104 0a1a 	add.w	sl, r4, #26
 8006660:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006662:	425b      	negs	r3, r3
 8006664:	454b      	cmp	r3, r9
 8006666:	dc01      	bgt.n	800666c <_printf_float+0x2b4>
 8006668:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800666a:	e794      	b.n	8006596 <_printf_float+0x1de>
 800666c:	2301      	movs	r3, #1
 800666e:	4652      	mov	r2, sl
 8006670:	4631      	mov	r1, r6
 8006672:	4628      	mov	r0, r5
 8006674:	47b8      	blx	r7
 8006676:	3001      	adds	r0, #1
 8006678:	f43f aef9 	beq.w	800646e <_printf_float+0xb6>
 800667c:	f109 0901 	add.w	r9, r9, #1
 8006680:	e7ee      	b.n	8006660 <_printf_float+0x2a8>
 8006682:	bf00      	nop
 8006684:	7fefffff 	.word	0x7fefffff
 8006688:	08009ad9 	.word	0x08009ad9
 800668c:	08009add 	.word	0x08009add
 8006690:	08009ae1 	.word	0x08009ae1
 8006694:	08009ae5 	.word	0x08009ae5
 8006698:	08009ae9 	.word	0x08009ae9
 800669c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800669e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066a0:	429a      	cmp	r2, r3
 80066a2:	bfa8      	it	ge
 80066a4:	461a      	movge	r2, r3
 80066a6:	2a00      	cmp	r2, #0
 80066a8:	4691      	mov	r9, r2
 80066aa:	dc37      	bgt.n	800671c <_printf_float+0x364>
 80066ac:	f04f 0b00 	mov.w	fp, #0
 80066b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066b4:	f104 021a 	add.w	r2, r4, #26
 80066b8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80066bc:	ebaa 0309 	sub.w	r3, sl, r9
 80066c0:	455b      	cmp	r3, fp
 80066c2:	dc33      	bgt.n	800672c <_printf_float+0x374>
 80066c4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80066c8:	429a      	cmp	r2, r3
 80066ca:	db3b      	blt.n	8006744 <_printf_float+0x38c>
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	07da      	lsls	r2, r3, #31
 80066d0:	d438      	bmi.n	8006744 <_printf_float+0x38c>
 80066d2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80066d6:	eba2 0903 	sub.w	r9, r2, r3
 80066da:	eba2 020a 	sub.w	r2, r2, sl
 80066de:	4591      	cmp	r9, r2
 80066e0:	bfa8      	it	ge
 80066e2:	4691      	movge	r9, r2
 80066e4:	f1b9 0f00 	cmp.w	r9, #0
 80066e8:	dc34      	bgt.n	8006754 <_printf_float+0x39c>
 80066ea:	f04f 0800 	mov.w	r8, #0
 80066ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066f2:	f104 0a1a 	add.w	sl, r4, #26
 80066f6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80066fa:	1a9b      	subs	r3, r3, r2
 80066fc:	eba3 0309 	sub.w	r3, r3, r9
 8006700:	4543      	cmp	r3, r8
 8006702:	f77f af7a 	ble.w	80065fa <_printf_float+0x242>
 8006706:	2301      	movs	r3, #1
 8006708:	4652      	mov	r2, sl
 800670a:	4631      	mov	r1, r6
 800670c:	4628      	mov	r0, r5
 800670e:	47b8      	blx	r7
 8006710:	3001      	adds	r0, #1
 8006712:	f43f aeac 	beq.w	800646e <_printf_float+0xb6>
 8006716:	f108 0801 	add.w	r8, r8, #1
 800671a:	e7ec      	b.n	80066f6 <_printf_float+0x33e>
 800671c:	4613      	mov	r3, r2
 800671e:	4631      	mov	r1, r6
 8006720:	4642      	mov	r2, r8
 8006722:	4628      	mov	r0, r5
 8006724:	47b8      	blx	r7
 8006726:	3001      	adds	r0, #1
 8006728:	d1c0      	bne.n	80066ac <_printf_float+0x2f4>
 800672a:	e6a0      	b.n	800646e <_printf_float+0xb6>
 800672c:	2301      	movs	r3, #1
 800672e:	4631      	mov	r1, r6
 8006730:	4628      	mov	r0, r5
 8006732:	920b      	str	r2, [sp, #44]	; 0x2c
 8006734:	47b8      	blx	r7
 8006736:	3001      	adds	r0, #1
 8006738:	f43f ae99 	beq.w	800646e <_printf_float+0xb6>
 800673c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800673e:	f10b 0b01 	add.w	fp, fp, #1
 8006742:	e7b9      	b.n	80066b8 <_printf_float+0x300>
 8006744:	4631      	mov	r1, r6
 8006746:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800674a:	4628      	mov	r0, r5
 800674c:	47b8      	blx	r7
 800674e:	3001      	adds	r0, #1
 8006750:	d1bf      	bne.n	80066d2 <_printf_float+0x31a>
 8006752:	e68c      	b.n	800646e <_printf_float+0xb6>
 8006754:	464b      	mov	r3, r9
 8006756:	4631      	mov	r1, r6
 8006758:	4628      	mov	r0, r5
 800675a:	eb08 020a 	add.w	r2, r8, sl
 800675e:	47b8      	blx	r7
 8006760:	3001      	adds	r0, #1
 8006762:	d1c2      	bne.n	80066ea <_printf_float+0x332>
 8006764:	e683      	b.n	800646e <_printf_float+0xb6>
 8006766:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006768:	2a01      	cmp	r2, #1
 800676a:	dc01      	bgt.n	8006770 <_printf_float+0x3b8>
 800676c:	07db      	lsls	r3, r3, #31
 800676e:	d539      	bpl.n	80067e4 <_printf_float+0x42c>
 8006770:	2301      	movs	r3, #1
 8006772:	4642      	mov	r2, r8
 8006774:	4631      	mov	r1, r6
 8006776:	4628      	mov	r0, r5
 8006778:	47b8      	blx	r7
 800677a:	3001      	adds	r0, #1
 800677c:	f43f ae77 	beq.w	800646e <_printf_float+0xb6>
 8006780:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006784:	4631      	mov	r1, r6
 8006786:	4628      	mov	r0, r5
 8006788:	47b8      	blx	r7
 800678a:	3001      	adds	r0, #1
 800678c:	f43f ae6f 	beq.w	800646e <_printf_float+0xb6>
 8006790:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006794:	2200      	movs	r2, #0
 8006796:	2300      	movs	r3, #0
 8006798:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800679c:	f7fa f90e 	bl	80009bc <__aeabi_dcmpeq>
 80067a0:	b9d8      	cbnz	r0, 80067da <_printf_float+0x422>
 80067a2:	f109 33ff 	add.w	r3, r9, #4294967295
 80067a6:	f108 0201 	add.w	r2, r8, #1
 80067aa:	4631      	mov	r1, r6
 80067ac:	4628      	mov	r0, r5
 80067ae:	47b8      	blx	r7
 80067b0:	3001      	adds	r0, #1
 80067b2:	d10e      	bne.n	80067d2 <_printf_float+0x41a>
 80067b4:	e65b      	b.n	800646e <_printf_float+0xb6>
 80067b6:	2301      	movs	r3, #1
 80067b8:	464a      	mov	r2, r9
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	f43f ae54 	beq.w	800646e <_printf_float+0xb6>
 80067c6:	f108 0801 	add.w	r8, r8, #1
 80067ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067cc:	3b01      	subs	r3, #1
 80067ce:	4543      	cmp	r3, r8
 80067d0:	dcf1      	bgt.n	80067b6 <_printf_float+0x3fe>
 80067d2:	4653      	mov	r3, sl
 80067d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80067d8:	e6de      	b.n	8006598 <_printf_float+0x1e0>
 80067da:	f04f 0800 	mov.w	r8, #0
 80067de:	f104 091a 	add.w	r9, r4, #26
 80067e2:	e7f2      	b.n	80067ca <_printf_float+0x412>
 80067e4:	2301      	movs	r3, #1
 80067e6:	4642      	mov	r2, r8
 80067e8:	e7df      	b.n	80067aa <_printf_float+0x3f2>
 80067ea:	2301      	movs	r3, #1
 80067ec:	464a      	mov	r2, r9
 80067ee:	4631      	mov	r1, r6
 80067f0:	4628      	mov	r0, r5
 80067f2:	47b8      	blx	r7
 80067f4:	3001      	adds	r0, #1
 80067f6:	f43f ae3a 	beq.w	800646e <_printf_float+0xb6>
 80067fa:	f108 0801 	add.w	r8, r8, #1
 80067fe:	68e3      	ldr	r3, [r4, #12]
 8006800:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006802:	1a5b      	subs	r3, r3, r1
 8006804:	4543      	cmp	r3, r8
 8006806:	dcf0      	bgt.n	80067ea <_printf_float+0x432>
 8006808:	e6fb      	b.n	8006602 <_printf_float+0x24a>
 800680a:	f04f 0800 	mov.w	r8, #0
 800680e:	f104 0919 	add.w	r9, r4, #25
 8006812:	e7f4      	b.n	80067fe <_printf_float+0x446>

08006814 <_printf_common>:
 8006814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006818:	4616      	mov	r6, r2
 800681a:	4699      	mov	r9, r3
 800681c:	688a      	ldr	r2, [r1, #8]
 800681e:	690b      	ldr	r3, [r1, #16]
 8006820:	4607      	mov	r7, r0
 8006822:	4293      	cmp	r3, r2
 8006824:	bfb8      	it	lt
 8006826:	4613      	movlt	r3, r2
 8006828:	6033      	str	r3, [r6, #0]
 800682a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800682e:	460c      	mov	r4, r1
 8006830:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006834:	b10a      	cbz	r2, 800683a <_printf_common+0x26>
 8006836:	3301      	adds	r3, #1
 8006838:	6033      	str	r3, [r6, #0]
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	0699      	lsls	r1, r3, #26
 800683e:	bf42      	ittt	mi
 8006840:	6833      	ldrmi	r3, [r6, #0]
 8006842:	3302      	addmi	r3, #2
 8006844:	6033      	strmi	r3, [r6, #0]
 8006846:	6825      	ldr	r5, [r4, #0]
 8006848:	f015 0506 	ands.w	r5, r5, #6
 800684c:	d106      	bne.n	800685c <_printf_common+0x48>
 800684e:	f104 0a19 	add.w	sl, r4, #25
 8006852:	68e3      	ldr	r3, [r4, #12]
 8006854:	6832      	ldr	r2, [r6, #0]
 8006856:	1a9b      	subs	r3, r3, r2
 8006858:	42ab      	cmp	r3, r5
 800685a:	dc2b      	bgt.n	80068b4 <_printf_common+0xa0>
 800685c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006860:	1e13      	subs	r3, r2, #0
 8006862:	6822      	ldr	r2, [r4, #0]
 8006864:	bf18      	it	ne
 8006866:	2301      	movne	r3, #1
 8006868:	0692      	lsls	r2, r2, #26
 800686a:	d430      	bmi.n	80068ce <_printf_common+0xba>
 800686c:	4649      	mov	r1, r9
 800686e:	4638      	mov	r0, r7
 8006870:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006874:	47c0      	blx	r8
 8006876:	3001      	adds	r0, #1
 8006878:	d023      	beq.n	80068c2 <_printf_common+0xae>
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	6922      	ldr	r2, [r4, #16]
 800687e:	f003 0306 	and.w	r3, r3, #6
 8006882:	2b04      	cmp	r3, #4
 8006884:	bf14      	ite	ne
 8006886:	2500      	movne	r5, #0
 8006888:	6833      	ldreq	r3, [r6, #0]
 800688a:	f04f 0600 	mov.w	r6, #0
 800688e:	bf08      	it	eq
 8006890:	68e5      	ldreq	r5, [r4, #12]
 8006892:	f104 041a 	add.w	r4, r4, #26
 8006896:	bf08      	it	eq
 8006898:	1aed      	subeq	r5, r5, r3
 800689a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800689e:	bf08      	it	eq
 80068a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068a4:	4293      	cmp	r3, r2
 80068a6:	bfc4      	itt	gt
 80068a8:	1a9b      	subgt	r3, r3, r2
 80068aa:	18ed      	addgt	r5, r5, r3
 80068ac:	42b5      	cmp	r5, r6
 80068ae:	d11a      	bne.n	80068e6 <_printf_common+0xd2>
 80068b0:	2000      	movs	r0, #0
 80068b2:	e008      	b.n	80068c6 <_printf_common+0xb2>
 80068b4:	2301      	movs	r3, #1
 80068b6:	4652      	mov	r2, sl
 80068b8:	4649      	mov	r1, r9
 80068ba:	4638      	mov	r0, r7
 80068bc:	47c0      	blx	r8
 80068be:	3001      	adds	r0, #1
 80068c0:	d103      	bne.n	80068ca <_printf_common+0xb6>
 80068c2:	f04f 30ff 	mov.w	r0, #4294967295
 80068c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ca:	3501      	adds	r5, #1
 80068cc:	e7c1      	b.n	8006852 <_printf_common+0x3e>
 80068ce:	2030      	movs	r0, #48	; 0x30
 80068d0:	18e1      	adds	r1, r4, r3
 80068d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068d6:	1c5a      	adds	r2, r3, #1
 80068d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80068dc:	4422      	add	r2, r4
 80068de:	3302      	adds	r3, #2
 80068e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80068e4:	e7c2      	b.n	800686c <_printf_common+0x58>
 80068e6:	2301      	movs	r3, #1
 80068e8:	4622      	mov	r2, r4
 80068ea:	4649      	mov	r1, r9
 80068ec:	4638      	mov	r0, r7
 80068ee:	47c0      	blx	r8
 80068f0:	3001      	adds	r0, #1
 80068f2:	d0e6      	beq.n	80068c2 <_printf_common+0xae>
 80068f4:	3601      	adds	r6, #1
 80068f6:	e7d9      	b.n	80068ac <_printf_common+0x98>

080068f8 <_printf_i>:
 80068f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068fc:	7e0f      	ldrb	r7, [r1, #24]
 80068fe:	4691      	mov	r9, r2
 8006900:	2f78      	cmp	r7, #120	; 0x78
 8006902:	4680      	mov	r8, r0
 8006904:	460c      	mov	r4, r1
 8006906:	469a      	mov	sl, r3
 8006908:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800690a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800690e:	d807      	bhi.n	8006920 <_printf_i+0x28>
 8006910:	2f62      	cmp	r7, #98	; 0x62
 8006912:	d80a      	bhi.n	800692a <_printf_i+0x32>
 8006914:	2f00      	cmp	r7, #0
 8006916:	f000 80d5 	beq.w	8006ac4 <_printf_i+0x1cc>
 800691a:	2f58      	cmp	r7, #88	; 0x58
 800691c:	f000 80c1 	beq.w	8006aa2 <_printf_i+0x1aa>
 8006920:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006924:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006928:	e03a      	b.n	80069a0 <_printf_i+0xa8>
 800692a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800692e:	2b15      	cmp	r3, #21
 8006930:	d8f6      	bhi.n	8006920 <_printf_i+0x28>
 8006932:	a101      	add	r1, pc, #4	; (adr r1, 8006938 <_printf_i+0x40>)
 8006934:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006938:	08006991 	.word	0x08006991
 800693c:	080069a5 	.word	0x080069a5
 8006940:	08006921 	.word	0x08006921
 8006944:	08006921 	.word	0x08006921
 8006948:	08006921 	.word	0x08006921
 800694c:	08006921 	.word	0x08006921
 8006950:	080069a5 	.word	0x080069a5
 8006954:	08006921 	.word	0x08006921
 8006958:	08006921 	.word	0x08006921
 800695c:	08006921 	.word	0x08006921
 8006960:	08006921 	.word	0x08006921
 8006964:	08006aab 	.word	0x08006aab
 8006968:	080069d1 	.word	0x080069d1
 800696c:	08006a65 	.word	0x08006a65
 8006970:	08006921 	.word	0x08006921
 8006974:	08006921 	.word	0x08006921
 8006978:	08006acd 	.word	0x08006acd
 800697c:	08006921 	.word	0x08006921
 8006980:	080069d1 	.word	0x080069d1
 8006984:	08006921 	.word	0x08006921
 8006988:	08006921 	.word	0x08006921
 800698c:	08006a6d 	.word	0x08006a6d
 8006990:	682b      	ldr	r3, [r5, #0]
 8006992:	1d1a      	adds	r2, r3, #4
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	602a      	str	r2, [r5, #0]
 8006998:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800699c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069a0:	2301      	movs	r3, #1
 80069a2:	e0a0      	b.n	8006ae6 <_printf_i+0x1ee>
 80069a4:	6820      	ldr	r0, [r4, #0]
 80069a6:	682b      	ldr	r3, [r5, #0]
 80069a8:	0607      	lsls	r7, r0, #24
 80069aa:	f103 0104 	add.w	r1, r3, #4
 80069ae:	6029      	str	r1, [r5, #0]
 80069b0:	d501      	bpl.n	80069b6 <_printf_i+0xbe>
 80069b2:	681e      	ldr	r6, [r3, #0]
 80069b4:	e003      	b.n	80069be <_printf_i+0xc6>
 80069b6:	0646      	lsls	r6, r0, #25
 80069b8:	d5fb      	bpl.n	80069b2 <_printf_i+0xba>
 80069ba:	f9b3 6000 	ldrsh.w	r6, [r3]
 80069be:	2e00      	cmp	r6, #0
 80069c0:	da03      	bge.n	80069ca <_printf_i+0xd2>
 80069c2:	232d      	movs	r3, #45	; 0x2d
 80069c4:	4276      	negs	r6, r6
 80069c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069ca:	230a      	movs	r3, #10
 80069cc:	4859      	ldr	r0, [pc, #356]	; (8006b34 <_printf_i+0x23c>)
 80069ce:	e012      	b.n	80069f6 <_printf_i+0xfe>
 80069d0:	682b      	ldr	r3, [r5, #0]
 80069d2:	6820      	ldr	r0, [r4, #0]
 80069d4:	1d19      	adds	r1, r3, #4
 80069d6:	6029      	str	r1, [r5, #0]
 80069d8:	0605      	lsls	r5, r0, #24
 80069da:	d501      	bpl.n	80069e0 <_printf_i+0xe8>
 80069dc:	681e      	ldr	r6, [r3, #0]
 80069de:	e002      	b.n	80069e6 <_printf_i+0xee>
 80069e0:	0641      	lsls	r1, r0, #25
 80069e2:	d5fb      	bpl.n	80069dc <_printf_i+0xe4>
 80069e4:	881e      	ldrh	r6, [r3, #0]
 80069e6:	2f6f      	cmp	r7, #111	; 0x6f
 80069e8:	bf0c      	ite	eq
 80069ea:	2308      	moveq	r3, #8
 80069ec:	230a      	movne	r3, #10
 80069ee:	4851      	ldr	r0, [pc, #324]	; (8006b34 <_printf_i+0x23c>)
 80069f0:	2100      	movs	r1, #0
 80069f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80069f6:	6865      	ldr	r5, [r4, #4]
 80069f8:	2d00      	cmp	r5, #0
 80069fa:	bfa8      	it	ge
 80069fc:	6821      	ldrge	r1, [r4, #0]
 80069fe:	60a5      	str	r5, [r4, #8]
 8006a00:	bfa4      	itt	ge
 8006a02:	f021 0104 	bicge.w	r1, r1, #4
 8006a06:	6021      	strge	r1, [r4, #0]
 8006a08:	b90e      	cbnz	r6, 8006a0e <_printf_i+0x116>
 8006a0a:	2d00      	cmp	r5, #0
 8006a0c:	d04b      	beq.n	8006aa6 <_printf_i+0x1ae>
 8006a0e:	4615      	mov	r5, r2
 8006a10:	fbb6 f1f3 	udiv	r1, r6, r3
 8006a14:	fb03 6711 	mls	r7, r3, r1, r6
 8006a18:	5dc7      	ldrb	r7, [r0, r7]
 8006a1a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006a1e:	4637      	mov	r7, r6
 8006a20:	42bb      	cmp	r3, r7
 8006a22:	460e      	mov	r6, r1
 8006a24:	d9f4      	bls.n	8006a10 <_printf_i+0x118>
 8006a26:	2b08      	cmp	r3, #8
 8006a28:	d10b      	bne.n	8006a42 <_printf_i+0x14a>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	07de      	lsls	r6, r3, #31
 8006a2e:	d508      	bpl.n	8006a42 <_printf_i+0x14a>
 8006a30:	6923      	ldr	r3, [r4, #16]
 8006a32:	6861      	ldr	r1, [r4, #4]
 8006a34:	4299      	cmp	r1, r3
 8006a36:	bfde      	ittt	le
 8006a38:	2330      	movle	r3, #48	; 0x30
 8006a3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a42:	1b52      	subs	r2, r2, r5
 8006a44:	6122      	str	r2, [r4, #16]
 8006a46:	464b      	mov	r3, r9
 8006a48:	4621      	mov	r1, r4
 8006a4a:	4640      	mov	r0, r8
 8006a4c:	f8cd a000 	str.w	sl, [sp]
 8006a50:	aa03      	add	r2, sp, #12
 8006a52:	f7ff fedf 	bl	8006814 <_printf_common>
 8006a56:	3001      	adds	r0, #1
 8006a58:	d14a      	bne.n	8006af0 <_printf_i+0x1f8>
 8006a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a5e:	b004      	add	sp, #16
 8006a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a64:	6823      	ldr	r3, [r4, #0]
 8006a66:	f043 0320 	orr.w	r3, r3, #32
 8006a6a:	6023      	str	r3, [r4, #0]
 8006a6c:	2778      	movs	r7, #120	; 0x78
 8006a6e:	4832      	ldr	r0, [pc, #200]	; (8006b38 <_printf_i+0x240>)
 8006a70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	6829      	ldr	r1, [r5, #0]
 8006a78:	061f      	lsls	r7, r3, #24
 8006a7a:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a7e:	d402      	bmi.n	8006a86 <_printf_i+0x18e>
 8006a80:	065f      	lsls	r7, r3, #25
 8006a82:	bf48      	it	mi
 8006a84:	b2b6      	uxthmi	r6, r6
 8006a86:	07df      	lsls	r7, r3, #31
 8006a88:	bf48      	it	mi
 8006a8a:	f043 0320 	orrmi.w	r3, r3, #32
 8006a8e:	6029      	str	r1, [r5, #0]
 8006a90:	bf48      	it	mi
 8006a92:	6023      	strmi	r3, [r4, #0]
 8006a94:	b91e      	cbnz	r6, 8006a9e <_printf_i+0x1a6>
 8006a96:	6823      	ldr	r3, [r4, #0]
 8006a98:	f023 0320 	bic.w	r3, r3, #32
 8006a9c:	6023      	str	r3, [r4, #0]
 8006a9e:	2310      	movs	r3, #16
 8006aa0:	e7a6      	b.n	80069f0 <_printf_i+0xf8>
 8006aa2:	4824      	ldr	r0, [pc, #144]	; (8006b34 <_printf_i+0x23c>)
 8006aa4:	e7e4      	b.n	8006a70 <_printf_i+0x178>
 8006aa6:	4615      	mov	r5, r2
 8006aa8:	e7bd      	b.n	8006a26 <_printf_i+0x12e>
 8006aaa:	682b      	ldr	r3, [r5, #0]
 8006aac:	6826      	ldr	r6, [r4, #0]
 8006aae:	1d18      	adds	r0, r3, #4
 8006ab0:	6961      	ldr	r1, [r4, #20]
 8006ab2:	6028      	str	r0, [r5, #0]
 8006ab4:	0635      	lsls	r5, r6, #24
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	d501      	bpl.n	8006abe <_printf_i+0x1c6>
 8006aba:	6019      	str	r1, [r3, #0]
 8006abc:	e002      	b.n	8006ac4 <_printf_i+0x1cc>
 8006abe:	0670      	lsls	r0, r6, #25
 8006ac0:	d5fb      	bpl.n	8006aba <_printf_i+0x1c2>
 8006ac2:	8019      	strh	r1, [r3, #0]
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	4615      	mov	r5, r2
 8006ac8:	6123      	str	r3, [r4, #16]
 8006aca:	e7bc      	b.n	8006a46 <_printf_i+0x14e>
 8006acc:	682b      	ldr	r3, [r5, #0]
 8006ace:	2100      	movs	r1, #0
 8006ad0:	1d1a      	adds	r2, r3, #4
 8006ad2:	602a      	str	r2, [r5, #0]
 8006ad4:	681d      	ldr	r5, [r3, #0]
 8006ad6:	6862      	ldr	r2, [r4, #4]
 8006ad8:	4628      	mov	r0, r5
 8006ada:	f000 fbfc 	bl	80072d6 <memchr>
 8006ade:	b108      	cbz	r0, 8006ae4 <_printf_i+0x1ec>
 8006ae0:	1b40      	subs	r0, r0, r5
 8006ae2:	6060      	str	r0, [r4, #4]
 8006ae4:	6863      	ldr	r3, [r4, #4]
 8006ae6:	6123      	str	r3, [r4, #16]
 8006ae8:	2300      	movs	r3, #0
 8006aea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006aee:	e7aa      	b.n	8006a46 <_printf_i+0x14e>
 8006af0:	462a      	mov	r2, r5
 8006af2:	4649      	mov	r1, r9
 8006af4:	4640      	mov	r0, r8
 8006af6:	6923      	ldr	r3, [r4, #16]
 8006af8:	47d0      	blx	sl
 8006afa:	3001      	adds	r0, #1
 8006afc:	d0ad      	beq.n	8006a5a <_printf_i+0x162>
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	079b      	lsls	r3, r3, #30
 8006b02:	d413      	bmi.n	8006b2c <_printf_i+0x234>
 8006b04:	68e0      	ldr	r0, [r4, #12]
 8006b06:	9b03      	ldr	r3, [sp, #12]
 8006b08:	4298      	cmp	r0, r3
 8006b0a:	bfb8      	it	lt
 8006b0c:	4618      	movlt	r0, r3
 8006b0e:	e7a6      	b.n	8006a5e <_printf_i+0x166>
 8006b10:	2301      	movs	r3, #1
 8006b12:	4632      	mov	r2, r6
 8006b14:	4649      	mov	r1, r9
 8006b16:	4640      	mov	r0, r8
 8006b18:	47d0      	blx	sl
 8006b1a:	3001      	adds	r0, #1
 8006b1c:	d09d      	beq.n	8006a5a <_printf_i+0x162>
 8006b1e:	3501      	adds	r5, #1
 8006b20:	68e3      	ldr	r3, [r4, #12]
 8006b22:	9903      	ldr	r1, [sp, #12]
 8006b24:	1a5b      	subs	r3, r3, r1
 8006b26:	42ab      	cmp	r3, r5
 8006b28:	dcf2      	bgt.n	8006b10 <_printf_i+0x218>
 8006b2a:	e7eb      	b.n	8006b04 <_printf_i+0x20c>
 8006b2c:	2500      	movs	r5, #0
 8006b2e:	f104 0619 	add.w	r6, r4, #25
 8006b32:	e7f5      	b.n	8006b20 <_printf_i+0x228>
 8006b34:	08009aeb 	.word	0x08009aeb
 8006b38:	08009afc 	.word	0x08009afc

08006b3c <std>:
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	b510      	push	{r4, lr}
 8006b40:	4604      	mov	r4, r0
 8006b42:	e9c0 3300 	strd	r3, r3, [r0]
 8006b46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b4a:	6083      	str	r3, [r0, #8]
 8006b4c:	8181      	strh	r1, [r0, #12]
 8006b4e:	6643      	str	r3, [r0, #100]	; 0x64
 8006b50:	81c2      	strh	r2, [r0, #14]
 8006b52:	6183      	str	r3, [r0, #24]
 8006b54:	4619      	mov	r1, r3
 8006b56:	2208      	movs	r2, #8
 8006b58:	305c      	adds	r0, #92	; 0x5c
 8006b5a:	f000 faa5 	bl	80070a8 <memset>
 8006b5e:	4b0d      	ldr	r3, [pc, #52]	; (8006b94 <std+0x58>)
 8006b60:	6224      	str	r4, [r4, #32]
 8006b62:	6263      	str	r3, [r4, #36]	; 0x24
 8006b64:	4b0c      	ldr	r3, [pc, #48]	; (8006b98 <std+0x5c>)
 8006b66:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b68:	4b0c      	ldr	r3, [pc, #48]	; (8006b9c <std+0x60>)
 8006b6a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b6c:	4b0c      	ldr	r3, [pc, #48]	; (8006ba0 <std+0x64>)
 8006b6e:	6323      	str	r3, [r4, #48]	; 0x30
 8006b70:	4b0c      	ldr	r3, [pc, #48]	; (8006ba4 <std+0x68>)
 8006b72:	429c      	cmp	r4, r3
 8006b74:	d006      	beq.n	8006b84 <std+0x48>
 8006b76:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006b7a:	4294      	cmp	r4, r2
 8006b7c:	d002      	beq.n	8006b84 <std+0x48>
 8006b7e:	33d0      	adds	r3, #208	; 0xd0
 8006b80:	429c      	cmp	r4, r3
 8006b82:	d105      	bne.n	8006b90 <std+0x54>
 8006b84:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b8c:	f000 bba0 	b.w	80072d0 <__retarget_lock_init_recursive>
 8006b90:	bd10      	pop	{r4, pc}
 8006b92:	bf00      	nop
 8006b94:	08006ef9 	.word	0x08006ef9
 8006b98:	08006f1b 	.word	0x08006f1b
 8006b9c:	08006f53 	.word	0x08006f53
 8006ba0:	08006f77 	.word	0x08006f77
 8006ba4:	20002298 	.word	0x20002298

08006ba8 <stdio_exit_handler>:
 8006ba8:	4a02      	ldr	r2, [pc, #8]	; (8006bb4 <stdio_exit_handler+0xc>)
 8006baa:	4903      	ldr	r1, [pc, #12]	; (8006bb8 <stdio_exit_handler+0x10>)
 8006bac:	4803      	ldr	r0, [pc, #12]	; (8006bbc <stdio_exit_handler+0x14>)
 8006bae:	f000 b869 	b.w	8006c84 <_fwalk_sglue>
 8006bb2:	bf00      	nop
 8006bb4:	20000034 	.word	0x20000034
 8006bb8:	080095e1 	.word	0x080095e1
 8006bbc:	200001ac 	.word	0x200001ac

08006bc0 <cleanup_stdio>:
 8006bc0:	6841      	ldr	r1, [r0, #4]
 8006bc2:	4b0c      	ldr	r3, [pc, #48]	; (8006bf4 <cleanup_stdio+0x34>)
 8006bc4:	b510      	push	{r4, lr}
 8006bc6:	4299      	cmp	r1, r3
 8006bc8:	4604      	mov	r4, r0
 8006bca:	d001      	beq.n	8006bd0 <cleanup_stdio+0x10>
 8006bcc:	f002 fd08 	bl	80095e0 <_fflush_r>
 8006bd0:	68a1      	ldr	r1, [r4, #8]
 8006bd2:	4b09      	ldr	r3, [pc, #36]	; (8006bf8 <cleanup_stdio+0x38>)
 8006bd4:	4299      	cmp	r1, r3
 8006bd6:	d002      	beq.n	8006bde <cleanup_stdio+0x1e>
 8006bd8:	4620      	mov	r0, r4
 8006bda:	f002 fd01 	bl	80095e0 <_fflush_r>
 8006bde:	68e1      	ldr	r1, [r4, #12]
 8006be0:	4b06      	ldr	r3, [pc, #24]	; (8006bfc <cleanup_stdio+0x3c>)
 8006be2:	4299      	cmp	r1, r3
 8006be4:	d004      	beq.n	8006bf0 <cleanup_stdio+0x30>
 8006be6:	4620      	mov	r0, r4
 8006be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bec:	f002 bcf8 	b.w	80095e0 <_fflush_r>
 8006bf0:	bd10      	pop	{r4, pc}
 8006bf2:	bf00      	nop
 8006bf4:	20002298 	.word	0x20002298
 8006bf8:	20002300 	.word	0x20002300
 8006bfc:	20002368 	.word	0x20002368

08006c00 <global_stdio_init.part.0>:
 8006c00:	b510      	push	{r4, lr}
 8006c02:	4b0b      	ldr	r3, [pc, #44]	; (8006c30 <global_stdio_init.part.0+0x30>)
 8006c04:	4c0b      	ldr	r4, [pc, #44]	; (8006c34 <global_stdio_init.part.0+0x34>)
 8006c06:	4a0c      	ldr	r2, [pc, #48]	; (8006c38 <global_stdio_init.part.0+0x38>)
 8006c08:	4620      	mov	r0, r4
 8006c0a:	601a      	str	r2, [r3, #0]
 8006c0c:	2104      	movs	r1, #4
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f7ff ff94 	bl	8006b3c <std>
 8006c14:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006c18:	2201      	movs	r2, #1
 8006c1a:	2109      	movs	r1, #9
 8006c1c:	f7ff ff8e 	bl	8006b3c <std>
 8006c20:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006c24:	2202      	movs	r2, #2
 8006c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c2a:	2112      	movs	r1, #18
 8006c2c:	f7ff bf86 	b.w	8006b3c <std>
 8006c30:	200023d0 	.word	0x200023d0
 8006c34:	20002298 	.word	0x20002298
 8006c38:	08006ba9 	.word	0x08006ba9

08006c3c <__sfp_lock_acquire>:
 8006c3c:	4801      	ldr	r0, [pc, #4]	; (8006c44 <__sfp_lock_acquire+0x8>)
 8006c3e:	f000 bb48 	b.w	80072d2 <__retarget_lock_acquire_recursive>
 8006c42:	bf00      	nop
 8006c44:	200023d9 	.word	0x200023d9

08006c48 <__sfp_lock_release>:
 8006c48:	4801      	ldr	r0, [pc, #4]	; (8006c50 <__sfp_lock_release+0x8>)
 8006c4a:	f000 bb43 	b.w	80072d4 <__retarget_lock_release_recursive>
 8006c4e:	bf00      	nop
 8006c50:	200023d9 	.word	0x200023d9

08006c54 <__sinit>:
 8006c54:	b510      	push	{r4, lr}
 8006c56:	4604      	mov	r4, r0
 8006c58:	f7ff fff0 	bl	8006c3c <__sfp_lock_acquire>
 8006c5c:	6a23      	ldr	r3, [r4, #32]
 8006c5e:	b11b      	cbz	r3, 8006c68 <__sinit+0x14>
 8006c60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c64:	f7ff bff0 	b.w	8006c48 <__sfp_lock_release>
 8006c68:	4b04      	ldr	r3, [pc, #16]	; (8006c7c <__sinit+0x28>)
 8006c6a:	6223      	str	r3, [r4, #32]
 8006c6c:	4b04      	ldr	r3, [pc, #16]	; (8006c80 <__sinit+0x2c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1f5      	bne.n	8006c60 <__sinit+0xc>
 8006c74:	f7ff ffc4 	bl	8006c00 <global_stdio_init.part.0>
 8006c78:	e7f2      	b.n	8006c60 <__sinit+0xc>
 8006c7a:	bf00      	nop
 8006c7c:	08006bc1 	.word	0x08006bc1
 8006c80:	200023d0 	.word	0x200023d0

08006c84 <_fwalk_sglue>:
 8006c84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c88:	4607      	mov	r7, r0
 8006c8a:	4688      	mov	r8, r1
 8006c8c:	4614      	mov	r4, r2
 8006c8e:	2600      	movs	r6, #0
 8006c90:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c94:	f1b9 0901 	subs.w	r9, r9, #1
 8006c98:	d505      	bpl.n	8006ca6 <_fwalk_sglue+0x22>
 8006c9a:	6824      	ldr	r4, [r4, #0]
 8006c9c:	2c00      	cmp	r4, #0
 8006c9e:	d1f7      	bne.n	8006c90 <_fwalk_sglue+0xc>
 8006ca0:	4630      	mov	r0, r6
 8006ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ca6:	89ab      	ldrh	r3, [r5, #12]
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d907      	bls.n	8006cbc <_fwalk_sglue+0x38>
 8006cac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006cb0:	3301      	adds	r3, #1
 8006cb2:	d003      	beq.n	8006cbc <_fwalk_sglue+0x38>
 8006cb4:	4629      	mov	r1, r5
 8006cb6:	4638      	mov	r0, r7
 8006cb8:	47c0      	blx	r8
 8006cba:	4306      	orrs	r6, r0
 8006cbc:	3568      	adds	r5, #104	; 0x68
 8006cbe:	e7e9      	b.n	8006c94 <_fwalk_sglue+0x10>

08006cc0 <iprintf>:
 8006cc0:	b40f      	push	{r0, r1, r2, r3}
 8006cc2:	b507      	push	{r0, r1, r2, lr}
 8006cc4:	4906      	ldr	r1, [pc, #24]	; (8006ce0 <iprintf+0x20>)
 8006cc6:	ab04      	add	r3, sp, #16
 8006cc8:	6808      	ldr	r0, [r1, #0]
 8006cca:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cce:	6881      	ldr	r1, [r0, #8]
 8006cd0:	9301      	str	r3, [sp, #4]
 8006cd2:	f002 fae9 	bl	80092a8 <_vfiprintf_r>
 8006cd6:	b003      	add	sp, #12
 8006cd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cdc:	b004      	add	sp, #16
 8006cde:	4770      	bx	lr
 8006ce0:	200001f8 	.word	0x200001f8

08006ce4 <_puts_r>:
 8006ce4:	6a03      	ldr	r3, [r0, #32]
 8006ce6:	b570      	push	{r4, r5, r6, lr}
 8006ce8:	4605      	mov	r5, r0
 8006cea:	460e      	mov	r6, r1
 8006cec:	6884      	ldr	r4, [r0, #8]
 8006cee:	b90b      	cbnz	r3, 8006cf4 <_puts_r+0x10>
 8006cf0:	f7ff ffb0 	bl	8006c54 <__sinit>
 8006cf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006cf6:	07db      	lsls	r3, r3, #31
 8006cf8:	d405      	bmi.n	8006d06 <_puts_r+0x22>
 8006cfa:	89a3      	ldrh	r3, [r4, #12]
 8006cfc:	0598      	lsls	r0, r3, #22
 8006cfe:	d402      	bmi.n	8006d06 <_puts_r+0x22>
 8006d00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d02:	f000 fae6 	bl	80072d2 <__retarget_lock_acquire_recursive>
 8006d06:	89a3      	ldrh	r3, [r4, #12]
 8006d08:	0719      	lsls	r1, r3, #28
 8006d0a:	d513      	bpl.n	8006d34 <_puts_r+0x50>
 8006d0c:	6923      	ldr	r3, [r4, #16]
 8006d0e:	b18b      	cbz	r3, 8006d34 <_puts_r+0x50>
 8006d10:	3e01      	subs	r6, #1
 8006d12:	68a3      	ldr	r3, [r4, #8]
 8006d14:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006d18:	3b01      	subs	r3, #1
 8006d1a:	60a3      	str	r3, [r4, #8]
 8006d1c:	b9e9      	cbnz	r1, 8006d5a <_puts_r+0x76>
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	da2e      	bge.n	8006d80 <_puts_r+0x9c>
 8006d22:	4622      	mov	r2, r4
 8006d24:	210a      	movs	r1, #10
 8006d26:	4628      	mov	r0, r5
 8006d28:	f000 f929 	bl	8006f7e <__swbuf_r>
 8006d2c:	3001      	adds	r0, #1
 8006d2e:	d007      	beq.n	8006d40 <_puts_r+0x5c>
 8006d30:	250a      	movs	r5, #10
 8006d32:	e007      	b.n	8006d44 <_puts_r+0x60>
 8006d34:	4621      	mov	r1, r4
 8006d36:	4628      	mov	r0, r5
 8006d38:	f000 f95e 	bl	8006ff8 <__swsetup_r>
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	d0e7      	beq.n	8006d10 <_puts_r+0x2c>
 8006d40:	f04f 35ff 	mov.w	r5, #4294967295
 8006d44:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d46:	07da      	lsls	r2, r3, #31
 8006d48:	d405      	bmi.n	8006d56 <_puts_r+0x72>
 8006d4a:	89a3      	ldrh	r3, [r4, #12]
 8006d4c:	059b      	lsls	r3, r3, #22
 8006d4e:	d402      	bmi.n	8006d56 <_puts_r+0x72>
 8006d50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d52:	f000 fabf 	bl	80072d4 <__retarget_lock_release_recursive>
 8006d56:	4628      	mov	r0, r5
 8006d58:	bd70      	pop	{r4, r5, r6, pc}
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	da04      	bge.n	8006d68 <_puts_r+0x84>
 8006d5e:	69a2      	ldr	r2, [r4, #24]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	dc06      	bgt.n	8006d72 <_puts_r+0x8e>
 8006d64:	290a      	cmp	r1, #10
 8006d66:	d004      	beq.n	8006d72 <_puts_r+0x8e>
 8006d68:	6823      	ldr	r3, [r4, #0]
 8006d6a:	1c5a      	adds	r2, r3, #1
 8006d6c:	6022      	str	r2, [r4, #0]
 8006d6e:	7019      	strb	r1, [r3, #0]
 8006d70:	e7cf      	b.n	8006d12 <_puts_r+0x2e>
 8006d72:	4622      	mov	r2, r4
 8006d74:	4628      	mov	r0, r5
 8006d76:	f000 f902 	bl	8006f7e <__swbuf_r>
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d1c9      	bne.n	8006d12 <_puts_r+0x2e>
 8006d7e:	e7df      	b.n	8006d40 <_puts_r+0x5c>
 8006d80:	250a      	movs	r5, #10
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	1c5a      	adds	r2, r3, #1
 8006d86:	6022      	str	r2, [r4, #0]
 8006d88:	701d      	strb	r5, [r3, #0]
 8006d8a:	e7db      	b.n	8006d44 <_puts_r+0x60>

08006d8c <puts>:
 8006d8c:	4b02      	ldr	r3, [pc, #8]	; (8006d98 <puts+0xc>)
 8006d8e:	4601      	mov	r1, r0
 8006d90:	6818      	ldr	r0, [r3, #0]
 8006d92:	f7ff bfa7 	b.w	8006ce4 <_puts_r>
 8006d96:	bf00      	nop
 8006d98:	200001f8 	.word	0x200001f8

08006d9c <setvbuf>:
 8006d9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006da0:	461d      	mov	r5, r3
 8006da2:	4b54      	ldr	r3, [pc, #336]	; (8006ef4 <setvbuf+0x158>)
 8006da4:	4604      	mov	r4, r0
 8006da6:	681f      	ldr	r7, [r3, #0]
 8006da8:	460e      	mov	r6, r1
 8006daa:	4690      	mov	r8, r2
 8006dac:	b127      	cbz	r7, 8006db8 <setvbuf+0x1c>
 8006dae:	6a3b      	ldr	r3, [r7, #32]
 8006db0:	b913      	cbnz	r3, 8006db8 <setvbuf+0x1c>
 8006db2:	4638      	mov	r0, r7
 8006db4:	f7ff ff4e 	bl	8006c54 <__sinit>
 8006db8:	f1b8 0f02 	cmp.w	r8, #2
 8006dbc:	d006      	beq.n	8006dcc <setvbuf+0x30>
 8006dbe:	f1b8 0f01 	cmp.w	r8, #1
 8006dc2:	f200 8094 	bhi.w	8006eee <setvbuf+0x152>
 8006dc6:	2d00      	cmp	r5, #0
 8006dc8:	f2c0 8091 	blt.w	8006eee <setvbuf+0x152>
 8006dcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006dce:	07da      	lsls	r2, r3, #31
 8006dd0:	d405      	bmi.n	8006dde <setvbuf+0x42>
 8006dd2:	89a3      	ldrh	r3, [r4, #12]
 8006dd4:	059b      	lsls	r3, r3, #22
 8006dd6:	d402      	bmi.n	8006dde <setvbuf+0x42>
 8006dd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006dda:	f000 fa7a 	bl	80072d2 <__retarget_lock_acquire_recursive>
 8006dde:	4621      	mov	r1, r4
 8006de0:	4638      	mov	r0, r7
 8006de2:	f002 fbfd 	bl	80095e0 <_fflush_r>
 8006de6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006de8:	b141      	cbz	r1, 8006dfc <setvbuf+0x60>
 8006dea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dee:	4299      	cmp	r1, r3
 8006df0:	d002      	beq.n	8006df8 <setvbuf+0x5c>
 8006df2:	4638      	mov	r0, r7
 8006df4:	f001 f920 	bl	8008038 <_free_r>
 8006df8:	2300      	movs	r3, #0
 8006dfa:	6363      	str	r3, [r4, #52]	; 0x34
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	61a3      	str	r3, [r4, #24]
 8006e00:	6063      	str	r3, [r4, #4]
 8006e02:	89a3      	ldrh	r3, [r4, #12]
 8006e04:	0618      	lsls	r0, r3, #24
 8006e06:	d503      	bpl.n	8006e10 <setvbuf+0x74>
 8006e08:	4638      	mov	r0, r7
 8006e0a:	6921      	ldr	r1, [r4, #16]
 8006e0c:	f001 f914 	bl	8008038 <_free_r>
 8006e10:	89a3      	ldrh	r3, [r4, #12]
 8006e12:	f1b8 0f02 	cmp.w	r8, #2
 8006e16:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006e1a:	f023 0303 	bic.w	r3, r3, #3
 8006e1e:	81a3      	strh	r3, [r4, #12]
 8006e20:	d05f      	beq.n	8006ee2 <setvbuf+0x146>
 8006e22:	ab01      	add	r3, sp, #4
 8006e24:	466a      	mov	r2, sp
 8006e26:	4621      	mov	r1, r4
 8006e28:	4638      	mov	r0, r7
 8006e2a:	f002 fc13 	bl	8009654 <__swhatbuf_r>
 8006e2e:	89a3      	ldrh	r3, [r4, #12]
 8006e30:	4318      	orrs	r0, r3
 8006e32:	81a0      	strh	r0, [r4, #12]
 8006e34:	bb2d      	cbnz	r5, 8006e82 <setvbuf+0xe6>
 8006e36:	9d00      	ldr	r5, [sp, #0]
 8006e38:	4628      	mov	r0, r5
 8006e3a:	f001 fc9f 	bl	800877c <malloc>
 8006e3e:	4606      	mov	r6, r0
 8006e40:	2800      	cmp	r0, #0
 8006e42:	d150      	bne.n	8006ee6 <setvbuf+0x14a>
 8006e44:	f8dd 9000 	ldr.w	r9, [sp]
 8006e48:	45a9      	cmp	r9, r5
 8006e4a:	d13e      	bne.n	8006eca <setvbuf+0x12e>
 8006e4c:	f04f 35ff 	mov.w	r5, #4294967295
 8006e50:	2200      	movs	r2, #0
 8006e52:	60a2      	str	r2, [r4, #8]
 8006e54:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8006e58:	6022      	str	r2, [r4, #0]
 8006e5a:	6122      	str	r2, [r4, #16]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e62:	6162      	str	r2, [r4, #20]
 8006e64:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e66:	f043 0302 	orr.w	r3, r3, #2
 8006e6a:	07d1      	lsls	r1, r2, #31
 8006e6c:	81a3      	strh	r3, [r4, #12]
 8006e6e:	d404      	bmi.n	8006e7a <setvbuf+0xde>
 8006e70:	059b      	lsls	r3, r3, #22
 8006e72:	d402      	bmi.n	8006e7a <setvbuf+0xde>
 8006e74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e76:	f000 fa2d 	bl	80072d4 <__retarget_lock_release_recursive>
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	b003      	add	sp, #12
 8006e7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e82:	2e00      	cmp	r6, #0
 8006e84:	d0d8      	beq.n	8006e38 <setvbuf+0x9c>
 8006e86:	6a3b      	ldr	r3, [r7, #32]
 8006e88:	b913      	cbnz	r3, 8006e90 <setvbuf+0xf4>
 8006e8a:	4638      	mov	r0, r7
 8006e8c:	f7ff fee2 	bl	8006c54 <__sinit>
 8006e90:	f1b8 0f01 	cmp.w	r8, #1
 8006e94:	bf08      	it	eq
 8006e96:	89a3      	ldrheq	r3, [r4, #12]
 8006e98:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006e9c:	bf04      	itt	eq
 8006e9e:	f043 0301 	orreq.w	r3, r3, #1
 8006ea2:	81a3      	strheq	r3, [r4, #12]
 8006ea4:	89a3      	ldrh	r3, [r4, #12]
 8006ea6:	6026      	str	r6, [r4, #0]
 8006ea8:	f013 0208 	ands.w	r2, r3, #8
 8006eac:	d01d      	beq.n	8006eea <setvbuf+0x14e>
 8006eae:	07da      	lsls	r2, r3, #31
 8006eb0:	bf41      	itttt	mi
 8006eb2:	2200      	movmi	r2, #0
 8006eb4:	426d      	negmi	r5, r5
 8006eb6:	60a2      	strmi	r2, [r4, #8]
 8006eb8:	61a5      	strmi	r5, [r4, #24]
 8006eba:	bf58      	it	pl
 8006ebc:	60a5      	strpl	r5, [r4, #8]
 8006ebe:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006ec0:	f015 0501 	ands.w	r5, r5, #1
 8006ec4:	d0d4      	beq.n	8006e70 <setvbuf+0xd4>
 8006ec6:	2500      	movs	r5, #0
 8006ec8:	e7d7      	b.n	8006e7a <setvbuf+0xde>
 8006eca:	4648      	mov	r0, r9
 8006ecc:	f001 fc56 	bl	800877c <malloc>
 8006ed0:	4606      	mov	r6, r0
 8006ed2:	2800      	cmp	r0, #0
 8006ed4:	d0ba      	beq.n	8006e4c <setvbuf+0xb0>
 8006ed6:	89a3      	ldrh	r3, [r4, #12]
 8006ed8:	464d      	mov	r5, r9
 8006eda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ede:	81a3      	strh	r3, [r4, #12]
 8006ee0:	e7d1      	b.n	8006e86 <setvbuf+0xea>
 8006ee2:	2500      	movs	r5, #0
 8006ee4:	e7b4      	b.n	8006e50 <setvbuf+0xb4>
 8006ee6:	46a9      	mov	r9, r5
 8006ee8:	e7f5      	b.n	8006ed6 <setvbuf+0x13a>
 8006eea:	60a2      	str	r2, [r4, #8]
 8006eec:	e7e7      	b.n	8006ebe <setvbuf+0x122>
 8006eee:	f04f 35ff 	mov.w	r5, #4294967295
 8006ef2:	e7c2      	b.n	8006e7a <setvbuf+0xde>
 8006ef4:	200001f8 	.word	0x200001f8

08006ef8 <__sread>:
 8006ef8:	b510      	push	{r4, lr}
 8006efa:	460c      	mov	r4, r1
 8006efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f00:	f000 f998 	bl	8007234 <_read_r>
 8006f04:	2800      	cmp	r0, #0
 8006f06:	bfab      	itete	ge
 8006f08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f0a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f0c:	181b      	addge	r3, r3, r0
 8006f0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f12:	bfac      	ite	ge
 8006f14:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f16:	81a3      	strhlt	r3, [r4, #12]
 8006f18:	bd10      	pop	{r4, pc}

08006f1a <__swrite>:
 8006f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f1e:	461f      	mov	r7, r3
 8006f20:	898b      	ldrh	r3, [r1, #12]
 8006f22:	4605      	mov	r5, r0
 8006f24:	05db      	lsls	r3, r3, #23
 8006f26:	460c      	mov	r4, r1
 8006f28:	4616      	mov	r6, r2
 8006f2a:	d505      	bpl.n	8006f38 <__swrite+0x1e>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f34:	f000 f96c 	bl	8007210 <_lseek_r>
 8006f38:	89a3      	ldrh	r3, [r4, #12]
 8006f3a:	4632      	mov	r2, r6
 8006f3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f40:	81a3      	strh	r3, [r4, #12]
 8006f42:	4628      	mov	r0, r5
 8006f44:	463b      	mov	r3, r7
 8006f46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f4e:	f000 b983 	b.w	8007258 <_write_r>

08006f52 <__sseek>:
 8006f52:	b510      	push	{r4, lr}
 8006f54:	460c      	mov	r4, r1
 8006f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f5a:	f000 f959 	bl	8007210 <_lseek_r>
 8006f5e:	1c43      	adds	r3, r0, #1
 8006f60:	89a3      	ldrh	r3, [r4, #12]
 8006f62:	bf15      	itete	ne
 8006f64:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f6e:	81a3      	strheq	r3, [r4, #12]
 8006f70:	bf18      	it	ne
 8006f72:	81a3      	strhne	r3, [r4, #12]
 8006f74:	bd10      	pop	{r4, pc}

08006f76 <__sclose>:
 8006f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f7a:	f000 b939 	b.w	80071f0 <_close_r>

08006f7e <__swbuf_r>:
 8006f7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f80:	460e      	mov	r6, r1
 8006f82:	4614      	mov	r4, r2
 8006f84:	4605      	mov	r5, r0
 8006f86:	b118      	cbz	r0, 8006f90 <__swbuf_r+0x12>
 8006f88:	6a03      	ldr	r3, [r0, #32]
 8006f8a:	b90b      	cbnz	r3, 8006f90 <__swbuf_r+0x12>
 8006f8c:	f7ff fe62 	bl	8006c54 <__sinit>
 8006f90:	69a3      	ldr	r3, [r4, #24]
 8006f92:	60a3      	str	r3, [r4, #8]
 8006f94:	89a3      	ldrh	r3, [r4, #12]
 8006f96:	071a      	lsls	r2, r3, #28
 8006f98:	d525      	bpl.n	8006fe6 <__swbuf_r+0x68>
 8006f9a:	6923      	ldr	r3, [r4, #16]
 8006f9c:	b31b      	cbz	r3, 8006fe6 <__swbuf_r+0x68>
 8006f9e:	6823      	ldr	r3, [r4, #0]
 8006fa0:	6922      	ldr	r2, [r4, #16]
 8006fa2:	b2f6      	uxtb	r6, r6
 8006fa4:	1a98      	subs	r0, r3, r2
 8006fa6:	6963      	ldr	r3, [r4, #20]
 8006fa8:	4637      	mov	r7, r6
 8006faa:	4283      	cmp	r3, r0
 8006fac:	dc04      	bgt.n	8006fb8 <__swbuf_r+0x3a>
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	f002 fb15 	bl	80095e0 <_fflush_r>
 8006fb6:	b9e0      	cbnz	r0, 8006ff2 <__swbuf_r+0x74>
 8006fb8:	68a3      	ldr	r3, [r4, #8]
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	60a3      	str	r3, [r4, #8]
 8006fbe:	6823      	ldr	r3, [r4, #0]
 8006fc0:	1c5a      	adds	r2, r3, #1
 8006fc2:	6022      	str	r2, [r4, #0]
 8006fc4:	701e      	strb	r6, [r3, #0]
 8006fc6:	6962      	ldr	r2, [r4, #20]
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	d004      	beq.n	8006fd8 <__swbuf_r+0x5a>
 8006fce:	89a3      	ldrh	r3, [r4, #12]
 8006fd0:	07db      	lsls	r3, r3, #31
 8006fd2:	d506      	bpl.n	8006fe2 <__swbuf_r+0x64>
 8006fd4:	2e0a      	cmp	r6, #10
 8006fd6:	d104      	bne.n	8006fe2 <__swbuf_r+0x64>
 8006fd8:	4621      	mov	r1, r4
 8006fda:	4628      	mov	r0, r5
 8006fdc:	f002 fb00 	bl	80095e0 <_fflush_r>
 8006fe0:	b938      	cbnz	r0, 8006ff2 <__swbuf_r+0x74>
 8006fe2:	4638      	mov	r0, r7
 8006fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fe6:	4621      	mov	r1, r4
 8006fe8:	4628      	mov	r0, r5
 8006fea:	f000 f805 	bl	8006ff8 <__swsetup_r>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	d0d5      	beq.n	8006f9e <__swbuf_r+0x20>
 8006ff2:	f04f 37ff 	mov.w	r7, #4294967295
 8006ff6:	e7f4      	b.n	8006fe2 <__swbuf_r+0x64>

08006ff8 <__swsetup_r>:
 8006ff8:	b538      	push	{r3, r4, r5, lr}
 8006ffa:	4b2a      	ldr	r3, [pc, #168]	; (80070a4 <__swsetup_r+0xac>)
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	6818      	ldr	r0, [r3, #0]
 8007000:	460c      	mov	r4, r1
 8007002:	b118      	cbz	r0, 800700c <__swsetup_r+0x14>
 8007004:	6a03      	ldr	r3, [r0, #32]
 8007006:	b90b      	cbnz	r3, 800700c <__swsetup_r+0x14>
 8007008:	f7ff fe24 	bl	8006c54 <__sinit>
 800700c:	89a3      	ldrh	r3, [r4, #12]
 800700e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007012:	0718      	lsls	r0, r3, #28
 8007014:	d422      	bmi.n	800705c <__swsetup_r+0x64>
 8007016:	06d9      	lsls	r1, r3, #27
 8007018:	d407      	bmi.n	800702a <__swsetup_r+0x32>
 800701a:	2309      	movs	r3, #9
 800701c:	602b      	str	r3, [r5, #0]
 800701e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007022:	f04f 30ff 	mov.w	r0, #4294967295
 8007026:	81a3      	strh	r3, [r4, #12]
 8007028:	e034      	b.n	8007094 <__swsetup_r+0x9c>
 800702a:	0758      	lsls	r0, r3, #29
 800702c:	d512      	bpl.n	8007054 <__swsetup_r+0x5c>
 800702e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007030:	b141      	cbz	r1, 8007044 <__swsetup_r+0x4c>
 8007032:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007036:	4299      	cmp	r1, r3
 8007038:	d002      	beq.n	8007040 <__swsetup_r+0x48>
 800703a:	4628      	mov	r0, r5
 800703c:	f000 fffc 	bl	8008038 <_free_r>
 8007040:	2300      	movs	r3, #0
 8007042:	6363      	str	r3, [r4, #52]	; 0x34
 8007044:	89a3      	ldrh	r3, [r4, #12]
 8007046:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800704a:	81a3      	strh	r3, [r4, #12]
 800704c:	2300      	movs	r3, #0
 800704e:	6063      	str	r3, [r4, #4]
 8007050:	6923      	ldr	r3, [r4, #16]
 8007052:	6023      	str	r3, [r4, #0]
 8007054:	89a3      	ldrh	r3, [r4, #12]
 8007056:	f043 0308 	orr.w	r3, r3, #8
 800705a:	81a3      	strh	r3, [r4, #12]
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	b94b      	cbnz	r3, 8007074 <__swsetup_r+0x7c>
 8007060:	89a3      	ldrh	r3, [r4, #12]
 8007062:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007066:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800706a:	d003      	beq.n	8007074 <__swsetup_r+0x7c>
 800706c:	4621      	mov	r1, r4
 800706e:	4628      	mov	r0, r5
 8007070:	f002 fb15 	bl	800969e <__smakebuf_r>
 8007074:	89a0      	ldrh	r0, [r4, #12]
 8007076:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800707a:	f010 0301 	ands.w	r3, r0, #1
 800707e:	d00a      	beq.n	8007096 <__swsetup_r+0x9e>
 8007080:	2300      	movs	r3, #0
 8007082:	60a3      	str	r3, [r4, #8]
 8007084:	6963      	ldr	r3, [r4, #20]
 8007086:	425b      	negs	r3, r3
 8007088:	61a3      	str	r3, [r4, #24]
 800708a:	6923      	ldr	r3, [r4, #16]
 800708c:	b943      	cbnz	r3, 80070a0 <__swsetup_r+0xa8>
 800708e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007092:	d1c4      	bne.n	800701e <__swsetup_r+0x26>
 8007094:	bd38      	pop	{r3, r4, r5, pc}
 8007096:	0781      	lsls	r1, r0, #30
 8007098:	bf58      	it	pl
 800709a:	6963      	ldrpl	r3, [r4, #20]
 800709c:	60a3      	str	r3, [r4, #8]
 800709e:	e7f4      	b.n	800708a <__swsetup_r+0x92>
 80070a0:	2000      	movs	r0, #0
 80070a2:	e7f7      	b.n	8007094 <__swsetup_r+0x9c>
 80070a4:	200001f8 	.word	0x200001f8

080070a8 <memset>:
 80070a8:	4603      	mov	r3, r0
 80070aa:	4402      	add	r2, r0
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d100      	bne.n	80070b2 <memset+0xa>
 80070b0:	4770      	bx	lr
 80070b2:	f803 1b01 	strb.w	r1, [r3], #1
 80070b6:	e7f9      	b.n	80070ac <memset+0x4>

080070b8 <strncmp>:
 80070b8:	b510      	push	{r4, lr}
 80070ba:	b16a      	cbz	r2, 80070d8 <strncmp+0x20>
 80070bc:	3901      	subs	r1, #1
 80070be:	1884      	adds	r4, r0, r2
 80070c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070c4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d103      	bne.n	80070d4 <strncmp+0x1c>
 80070cc:	42a0      	cmp	r0, r4
 80070ce:	d001      	beq.n	80070d4 <strncmp+0x1c>
 80070d0:	2a00      	cmp	r2, #0
 80070d2:	d1f5      	bne.n	80070c0 <strncmp+0x8>
 80070d4:	1ad0      	subs	r0, r2, r3
 80070d6:	bd10      	pop	{r4, pc}
 80070d8:	4610      	mov	r0, r2
 80070da:	e7fc      	b.n	80070d6 <strncmp+0x1e>

080070dc <strncpy>:
 80070dc:	4603      	mov	r3, r0
 80070de:	b510      	push	{r4, lr}
 80070e0:	3901      	subs	r1, #1
 80070e2:	b132      	cbz	r2, 80070f2 <strncpy+0x16>
 80070e4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80070e8:	3a01      	subs	r2, #1
 80070ea:	f803 4b01 	strb.w	r4, [r3], #1
 80070ee:	2c00      	cmp	r4, #0
 80070f0:	d1f7      	bne.n	80070e2 <strncpy+0x6>
 80070f2:	2100      	movs	r1, #0
 80070f4:	441a      	add	r2, r3
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d100      	bne.n	80070fc <strncpy+0x20>
 80070fa:	bd10      	pop	{r4, pc}
 80070fc:	f803 1b01 	strb.w	r1, [r3], #1
 8007100:	e7f9      	b.n	80070f6 <strncpy+0x1a>
	...

08007104 <strtok>:
 8007104:	4b16      	ldr	r3, [pc, #88]	; (8007160 <strtok+0x5c>)
 8007106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800710a:	681f      	ldr	r7, [r3, #0]
 800710c:	4605      	mov	r5, r0
 800710e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
 8007110:	460e      	mov	r6, r1
 8007112:	b9ec      	cbnz	r4, 8007150 <strtok+0x4c>
 8007114:	2050      	movs	r0, #80	; 0x50
 8007116:	f001 fb31 	bl	800877c <malloc>
 800711a:	4602      	mov	r2, r0
 800711c:	6478      	str	r0, [r7, #68]	; 0x44
 800711e:	b920      	cbnz	r0, 800712a <strtok+0x26>
 8007120:	215b      	movs	r1, #91	; 0x5b
 8007122:	4b10      	ldr	r3, [pc, #64]	; (8007164 <strtok+0x60>)
 8007124:	4810      	ldr	r0, [pc, #64]	; (8007168 <strtok+0x64>)
 8007126:	f000 f8f9 	bl	800731c <__assert_func>
 800712a:	e9c0 4400 	strd	r4, r4, [r0]
 800712e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007132:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007136:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800713a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800713e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8007142:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8007146:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800714a:	6184      	str	r4, [r0, #24]
 800714c:	7704      	strb	r4, [r0, #28]
 800714e:	6244      	str	r4, [r0, #36]	; 0x24
 8007150:	4631      	mov	r1, r6
 8007152:	4628      	mov	r0, r5
 8007154:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007156:	2301      	movs	r3, #1
 8007158:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800715c:	f000 b806 	b.w	800716c <__strtok_r>
 8007160:	200001f8 	.word	0x200001f8
 8007164:	08009b0d 	.word	0x08009b0d
 8007168:	08009b24 	.word	0x08009b24

0800716c <__strtok_r>:
 800716c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800716e:	b908      	cbnz	r0, 8007174 <__strtok_r+0x8>
 8007170:	6810      	ldr	r0, [r2, #0]
 8007172:	b188      	cbz	r0, 8007198 <__strtok_r+0x2c>
 8007174:	4604      	mov	r4, r0
 8007176:	460f      	mov	r7, r1
 8007178:	4620      	mov	r0, r4
 800717a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800717e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007182:	b91e      	cbnz	r6, 800718c <__strtok_r+0x20>
 8007184:	b965      	cbnz	r5, 80071a0 <__strtok_r+0x34>
 8007186:	4628      	mov	r0, r5
 8007188:	6015      	str	r5, [r2, #0]
 800718a:	e005      	b.n	8007198 <__strtok_r+0x2c>
 800718c:	42b5      	cmp	r5, r6
 800718e:	d1f6      	bne.n	800717e <__strtok_r+0x12>
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1f0      	bne.n	8007176 <__strtok_r+0xa>
 8007194:	6014      	str	r4, [r2, #0]
 8007196:	7003      	strb	r3, [r0, #0]
 8007198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800719a:	461c      	mov	r4, r3
 800719c:	e00c      	b.n	80071b8 <__strtok_r+0x4c>
 800719e:	b915      	cbnz	r5, 80071a6 <__strtok_r+0x3a>
 80071a0:	460e      	mov	r6, r1
 80071a2:	f814 3b01 	ldrb.w	r3, [r4], #1
 80071a6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80071aa:	42ab      	cmp	r3, r5
 80071ac:	d1f7      	bne.n	800719e <__strtok_r+0x32>
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d0f3      	beq.n	800719a <__strtok_r+0x2e>
 80071b2:	2300      	movs	r3, #0
 80071b4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80071b8:	6014      	str	r4, [r2, #0]
 80071ba:	e7ed      	b.n	8007198 <__strtok_r+0x2c>

080071bc <strstr>:
 80071bc:	780a      	ldrb	r2, [r1, #0]
 80071be:	b570      	push	{r4, r5, r6, lr}
 80071c0:	b96a      	cbnz	r2, 80071de <strstr+0x22>
 80071c2:	bd70      	pop	{r4, r5, r6, pc}
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d109      	bne.n	80071dc <strstr+0x20>
 80071c8:	460c      	mov	r4, r1
 80071ca:	4605      	mov	r5, r0
 80071cc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0f6      	beq.n	80071c2 <strstr+0x6>
 80071d4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80071d8:	429e      	cmp	r6, r3
 80071da:	d0f7      	beq.n	80071cc <strstr+0x10>
 80071dc:	3001      	adds	r0, #1
 80071de:	7803      	ldrb	r3, [r0, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1ef      	bne.n	80071c4 <strstr+0x8>
 80071e4:	4618      	mov	r0, r3
 80071e6:	e7ec      	b.n	80071c2 <strstr+0x6>

080071e8 <_localeconv_r>:
 80071e8:	4800      	ldr	r0, [pc, #0]	; (80071ec <_localeconv_r+0x4>)
 80071ea:	4770      	bx	lr
 80071ec:	20000130 	.word	0x20000130

080071f0 <_close_r>:
 80071f0:	b538      	push	{r3, r4, r5, lr}
 80071f2:	2300      	movs	r3, #0
 80071f4:	4d05      	ldr	r5, [pc, #20]	; (800720c <_close_r+0x1c>)
 80071f6:	4604      	mov	r4, r0
 80071f8:	4608      	mov	r0, r1
 80071fa:	602b      	str	r3, [r5, #0]
 80071fc:	f7fb f948 	bl	8002490 <_close>
 8007200:	1c43      	adds	r3, r0, #1
 8007202:	d102      	bne.n	800720a <_close_r+0x1a>
 8007204:	682b      	ldr	r3, [r5, #0]
 8007206:	b103      	cbz	r3, 800720a <_close_r+0x1a>
 8007208:	6023      	str	r3, [r4, #0]
 800720a:	bd38      	pop	{r3, r4, r5, pc}
 800720c:	200023d4 	.word	0x200023d4

08007210 <_lseek_r>:
 8007210:	b538      	push	{r3, r4, r5, lr}
 8007212:	4604      	mov	r4, r0
 8007214:	4608      	mov	r0, r1
 8007216:	4611      	mov	r1, r2
 8007218:	2200      	movs	r2, #0
 800721a:	4d05      	ldr	r5, [pc, #20]	; (8007230 <_lseek_r+0x20>)
 800721c:	602a      	str	r2, [r5, #0]
 800721e:	461a      	mov	r2, r3
 8007220:	f7fb f95a 	bl	80024d8 <_lseek>
 8007224:	1c43      	adds	r3, r0, #1
 8007226:	d102      	bne.n	800722e <_lseek_r+0x1e>
 8007228:	682b      	ldr	r3, [r5, #0]
 800722a:	b103      	cbz	r3, 800722e <_lseek_r+0x1e>
 800722c:	6023      	str	r3, [r4, #0]
 800722e:	bd38      	pop	{r3, r4, r5, pc}
 8007230:	200023d4 	.word	0x200023d4

08007234 <_read_r>:
 8007234:	b538      	push	{r3, r4, r5, lr}
 8007236:	4604      	mov	r4, r0
 8007238:	4608      	mov	r0, r1
 800723a:	4611      	mov	r1, r2
 800723c:	2200      	movs	r2, #0
 800723e:	4d05      	ldr	r5, [pc, #20]	; (8007254 <_read_r+0x20>)
 8007240:	602a      	str	r2, [r5, #0]
 8007242:	461a      	mov	r2, r3
 8007244:	f7fb f907 	bl	8002456 <_read>
 8007248:	1c43      	adds	r3, r0, #1
 800724a:	d102      	bne.n	8007252 <_read_r+0x1e>
 800724c:	682b      	ldr	r3, [r5, #0]
 800724e:	b103      	cbz	r3, 8007252 <_read_r+0x1e>
 8007250:	6023      	str	r3, [r4, #0]
 8007252:	bd38      	pop	{r3, r4, r5, pc}
 8007254:	200023d4 	.word	0x200023d4

08007258 <_write_r>:
 8007258:	b538      	push	{r3, r4, r5, lr}
 800725a:	4604      	mov	r4, r0
 800725c:	4608      	mov	r0, r1
 800725e:	4611      	mov	r1, r2
 8007260:	2200      	movs	r2, #0
 8007262:	4d05      	ldr	r5, [pc, #20]	; (8007278 <_write_r+0x20>)
 8007264:	602a      	str	r2, [r5, #0]
 8007266:	461a      	mov	r2, r3
 8007268:	f7fa fa4c 	bl	8001704 <_write>
 800726c:	1c43      	adds	r3, r0, #1
 800726e:	d102      	bne.n	8007276 <_write_r+0x1e>
 8007270:	682b      	ldr	r3, [r5, #0]
 8007272:	b103      	cbz	r3, 8007276 <_write_r+0x1e>
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	200023d4 	.word	0x200023d4

0800727c <__errno>:
 800727c:	4b01      	ldr	r3, [pc, #4]	; (8007284 <__errno+0x8>)
 800727e:	6818      	ldr	r0, [r3, #0]
 8007280:	4770      	bx	lr
 8007282:	bf00      	nop
 8007284:	200001f8 	.word	0x200001f8

08007288 <__libc_init_array>:
 8007288:	b570      	push	{r4, r5, r6, lr}
 800728a:	2600      	movs	r6, #0
 800728c:	4d0c      	ldr	r5, [pc, #48]	; (80072c0 <__libc_init_array+0x38>)
 800728e:	4c0d      	ldr	r4, [pc, #52]	; (80072c4 <__libc_init_array+0x3c>)
 8007290:	1b64      	subs	r4, r4, r5
 8007292:	10a4      	asrs	r4, r4, #2
 8007294:	42a6      	cmp	r6, r4
 8007296:	d109      	bne.n	80072ac <__libc_init_array+0x24>
 8007298:	f002 fad0 	bl	800983c <_init>
 800729c:	2600      	movs	r6, #0
 800729e:	4d0a      	ldr	r5, [pc, #40]	; (80072c8 <__libc_init_array+0x40>)
 80072a0:	4c0a      	ldr	r4, [pc, #40]	; (80072cc <__libc_init_array+0x44>)
 80072a2:	1b64      	subs	r4, r4, r5
 80072a4:	10a4      	asrs	r4, r4, #2
 80072a6:	42a6      	cmp	r6, r4
 80072a8:	d105      	bne.n	80072b6 <__libc_init_array+0x2e>
 80072aa:	bd70      	pop	{r4, r5, r6, pc}
 80072ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80072b0:	4798      	blx	r3
 80072b2:	3601      	adds	r6, #1
 80072b4:	e7ee      	b.n	8007294 <__libc_init_array+0xc>
 80072b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80072ba:	4798      	blx	r3
 80072bc:	3601      	adds	r6, #1
 80072be:	e7f2      	b.n	80072a6 <__libc_init_array+0x1e>
 80072c0:	08009e08 	.word	0x08009e08
 80072c4:	08009e08 	.word	0x08009e08
 80072c8:	08009e08 	.word	0x08009e08
 80072cc:	08009e0c 	.word	0x08009e0c

080072d0 <__retarget_lock_init_recursive>:
 80072d0:	4770      	bx	lr

080072d2 <__retarget_lock_acquire_recursive>:
 80072d2:	4770      	bx	lr

080072d4 <__retarget_lock_release_recursive>:
 80072d4:	4770      	bx	lr

080072d6 <memchr>:
 80072d6:	4603      	mov	r3, r0
 80072d8:	b510      	push	{r4, lr}
 80072da:	b2c9      	uxtb	r1, r1
 80072dc:	4402      	add	r2, r0
 80072de:	4293      	cmp	r3, r2
 80072e0:	4618      	mov	r0, r3
 80072e2:	d101      	bne.n	80072e8 <memchr+0x12>
 80072e4:	2000      	movs	r0, #0
 80072e6:	e003      	b.n	80072f0 <memchr+0x1a>
 80072e8:	7804      	ldrb	r4, [r0, #0]
 80072ea:	3301      	adds	r3, #1
 80072ec:	428c      	cmp	r4, r1
 80072ee:	d1f6      	bne.n	80072de <memchr+0x8>
 80072f0:	bd10      	pop	{r4, pc}

080072f2 <memcpy>:
 80072f2:	440a      	add	r2, r1
 80072f4:	4291      	cmp	r1, r2
 80072f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80072fa:	d100      	bne.n	80072fe <memcpy+0xc>
 80072fc:	4770      	bx	lr
 80072fe:	b510      	push	{r4, lr}
 8007300:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007304:	4291      	cmp	r1, r2
 8007306:	f803 4f01 	strb.w	r4, [r3, #1]!
 800730a:	d1f9      	bne.n	8007300 <memcpy+0xe>
 800730c:	bd10      	pop	{r4, pc}
	...

08007310 <nan>:
 8007310:	2000      	movs	r0, #0
 8007312:	4901      	ldr	r1, [pc, #4]	; (8007318 <nan+0x8>)
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	7ff80000 	.word	0x7ff80000

0800731c <__assert_func>:
 800731c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800731e:	4614      	mov	r4, r2
 8007320:	461a      	mov	r2, r3
 8007322:	4b09      	ldr	r3, [pc, #36]	; (8007348 <__assert_func+0x2c>)
 8007324:	4605      	mov	r5, r0
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68d8      	ldr	r0, [r3, #12]
 800732a:	b14c      	cbz	r4, 8007340 <__assert_func+0x24>
 800732c:	4b07      	ldr	r3, [pc, #28]	; (800734c <__assert_func+0x30>)
 800732e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007332:	9100      	str	r1, [sp, #0]
 8007334:	462b      	mov	r3, r5
 8007336:	4906      	ldr	r1, [pc, #24]	; (8007350 <__assert_func+0x34>)
 8007338:	f002 f97a 	bl	8009630 <fiprintf>
 800733c:	f002 fa1e 	bl	800977c <abort>
 8007340:	4b04      	ldr	r3, [pc, #16]	; (8007354 <__assert_func+0x38>)
 8007342:	461c      	mov	r4, r3
 8007344:	e7f3      	b.n	800732e <__assert_func+0x12>
 8007346:	bf00      	nop
 8007348:	200001f8 	.word	0x200001f8
 800734c:	08009b86 	.word	0x08009b86
 8007350:	08009b93 	.word	0x08009b93
 8007354:	08009bc1 	.word	0x08009bc1

08007358 <quorem>:
 8007358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800735c:	6903      	ldr	r3, [r0, #16]
 800735e:	690c      	ldr	r4, [r1, #16]
 8007360:	4607      	mov	r7, r0
 8007362:	42a3      	cmp	r3, r4
 8007364:	db7f      	blt.n	8007466 <quorem+0x10e>
 8007366:	3c01      	subs	r4, #1
 8007368:	f100 0514 	add.w	r5, r0, #20
 800736c:	f101 0814 	add.w	r8, r1, #20
 8007370:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007374:	9301      	str	r3, [sp, #4]
 8007376:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800737a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800737e:	3301      	adds	r3, #1
 8007380:	429a      	cmp	r2, r3
 8007382:	fbb2 f6f3 	udiv	r6, r2, r3
 8007386:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800738a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800738e:	d331      	bcc.n	80073f4 <quorem+0x9c>
 8007390:	f04f 0e00 	mov.w	lr, #0
 8007394:	4640      	mov	r0, r8
 8007396:	46ac      	mov	ip, r5
 8007398:	46f2      	mov	sl, lr
 800739a:	f850 2b04 	ldr.w	r2, [r0], #4
 800739e:	b293      	uxth	r3, r2
 80073a0:	fb06 e303 	mla	r3, r6, r3, lr
 80073a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073a8:	0c1a      	lsrs	r2, r3, #16
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	fb06 220e 	mla	r2, r6, lr, r2
 80073b0:	ebaa 0303 	sub.w	r3, sl, r3
 80073b4:	f8dc a000 	ldr.w	sl, [ip]
 80073b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073bc:	fa1f fa8a 	uxth.w	sl, sl
 80073c0:	4453      	add	r3, sl
 80073c2:	f8dc a000 	ldr.w	sl, [ip]
 80073c6:	b292      	uxth	r2, r2
 80073c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80073cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073d0:	b29b      	uxth	r3, r3
 80073d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073d6:	4581      	cmp	r9, r0
 80073d8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80073dc:	f84c 3b04 	str.w	r3, [ip], #4
 80073e0:	d2db      	bcs.n	800739a <quorem+0x42>
 80073e2:	f855 300b 	ldr.w	r3, [r5, fp]
 80073e6:	b92b      	cbnz	r3, 80073f4 <quorem+0x9c>
 80073e8:	9b01      	ldr	r3, [sp, #4]
 80073ea:	3b04      	subs	r3, #4
 80073ec:	429d      	cmp	r5, r3
 80073ee:	461a      	mov	r2, r3
 80073f0:	d32d      	bcc.n	800744e <quorem+0xf6>
 80073f2:	613c      	str	r4, [r7, #16]
 80073f4:	4638      	mov	r0, r7
 80073f6:	f001 fd4b 	bl	8008e90 <__mcmp>
 80073fa:	2800      	cmp	r0, #0
 80073fc:	db23      	blt.n	8007446 <quorem+0xee>
 80073fe:	4629      	mov	r1, r5
 8007400:	2000      	movs	r0, #0
 8007402:	3601      	adds	r6, #1
 8007404:	f858 2b04 	ldr.w	r2, [r8], #4
 8007408:	f8d1 c000 	ldr.w	ip, [r1]
 800740c:	b293      	uxth	r3, r2
 800740e:	1ac3      	subs	r3, r0, r3
 8007410:	0c12      	lsrs	r2, r2, #16
 8007412:	fa1f f08c 	uxth.w	r0, ip
 8007416:	4403      	add	r3, r0
 8007418:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800741c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007420:	b29b      	uxth	r3, r3
 8007422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007426:	45c1      	cmp	r9, r8
 8007428:	ea4f 4022 	mov.w	r0, r2, asr #16
 800742c:	f841 3b04 	str.w	r3, [r1], #4
 8007430:	d2e8      	bcs.n	8007404 <quorem+0xac>
 8007432:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007436:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800743a:	b922      	cbnz	r2, 8007446 <quorem+0xee>
 800743c:	3b04      	subs	r3, #4
 800743e:	429d      	cmp	r5, r3
 8007440:	461a      	mov	r2, r3
 8007442:	d30a      	bcc.n	800745a <quorem+0x102>
 8007444:	613c      	str	r4, [r7, #16]
 8007446:	4630      	mov	r0, r6
 8007448:	b003      	add	sp, #12
 800744a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800744e:	6812      	ldr	r2, [r2, #0]
 8007450:	3b04      	subs	r3, #4
 8007452:	2a00      	cmp	r2, #0
 8007454:	d1cd      	bne.n	80073f2 <quorem+0x9a>
 8007456:	3c01      	subs	r4, #1
 8007458:	e7c8      	b.n	80073ec <quorem+0x94>
 800745a:	6812      	ldr	r2, [r2, #0]
 800745c:	3b04      	subs	r3, #4
 800745e:	2a00      	cmp	r2, #0
 8007460:	d1f0      	bne.n	8007444 <quorem+0xec>
 8007462:	3c01      	subs	r4, #1
 8007464:	e7eb      	b.n	800743e <quorem+0xe6>
 8007466:	2000      	movs	r0, #0
 8007468:	e7ee      	b.n	8007448 <quorem+0xf0>
 800746a:	0000      	movs	r0, r0
 800746c:	0000      	movs	r0, r0
	...

08007470 <_dtoa_r>:
 8007470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007474:	4616      	mov	r6, r2
 8007476:	461f      	mov	r7, r3
 8007478:	69c4      	ldr	r4, [r0, #28]
 800747a:	b099      	sub	sp, #100	; 0x64
 800747c:	4605      	mov	r5, r0
 800747e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007482:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007486:	b974      	cbnz	r4, 80074a6 <_dtoa_r+0x36>
 8007488:	2010      	movs	r0, #16
 800748a:	f001 f977 	bl	800877c <malloc>
 800748e:	4602      	mov	r2, r0
 8007490:	61e8      	str	r0, [r5, #28]
 8007492:	b920      	cbnz	r0, 800749e <_dtoa_r+0x2e>
 8007494:	21ef      	movs	r1, #239	; 0xef
 8007496:	4bac      	ldr	r3, [pc, #688]	; (8007748 <_dtoa_r+0x2d8>)
 8007498:	48ac      	ldr	r0, [pc, #688]	; (800774c <_dtoa_r+0x2dc>)
 800749a:	f7ff ff3f 	bl	800731c <__assert_func>
 800749e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074a2:	6004      	str	r4, [r0, #0]
 80074a4:	60c4      	str	r4, [r0, #12]
 80074a6:	69eb      	ldr	r3, [r5, #28]
 80074a8:	6819      	ldr	r1, [r3, #0]
 80074aa:	b151      	cbz	r1, 80074c2 <_dtoa_r+0x52>
 80074ac:	685a      	ldr	r2, [r3, #4]
 80074ae:	2301      	movs	r3, #1
 80074b0:	4093      	lsls	r3, r2
 80074b2:	604a      	str	r2, [r1, #4]
 80074b4:	608b      	str	r3, [r1, #8]
 80074b6:	4628      	mov	r0, r5
 80074b8:	f001 fa66 	bl	8008988 <_Bfree>
 80074bc:	2200      	movs	r2, #0
 80074be:	69eb      	ldr	r3, [r5, #28]
 80074c0:	601a      	str	r2, [r3, #0]
 80074c2:	1e3b      	subs	r3, r7, #0
 80074c4:	bfaf      	iteee	ge
 80074c6:	2300      	movge	r3, #0
 80074c8:	2201      	movlt	r2, #1
 80074ca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80074ce:	9305      	strlt	r3, [sp, #20]
 80074d0:	bfa8      	it	ge
 80074d2:	f8c8 3000 	strge.w	r3, [r8]
 80074d6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80074da:	4b9d      	ldr	r3, [pc, #628]	; (8007750 <_dtoa_r+0x2e0>)
 80074dc:	bfb8      	it	lt
 80074de:	f8c8 2000 	strlt.w	r2, [r8]
 80074e2:	ea33 0309 	bics.w	r3, r3, r9
 80074e6:	d119      	bne.n	800751c <_dtoa_r+0xac>
 80074e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80074ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074f4:	4333      	orrs	r3, r6
 80074f6:	f000 8589 	beq.w	800800c <_dtoa_r+0xb9c>
 80074fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074fc:	b953      	cbnz	r3, 8007514 <_dtoa_r+0xa4>
 80074fe:	4b95      	ldr	r3, [pc, #596]	; (8007754 <_dtoa_r+0x2e4>)
 8007500:	e023      	b.n	800754a <_dtoa_r+0xda>
 8007502:	4b95      	ldr	r3, [pc, #596]	; (8007758 <_dtoa_r+0x2e8>)
 8007504:	9303      	str	r3, [sp, #12]
 8007506:	3308      	adds	r3, #8
 8007508:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800750a:	6013      	str	r3, [r2, #0]
 800750c:	9803      	ldr	r0, [sp, #12]
 800750e:	b019      	add	sp, #100	; 0x64
 8007510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007514:	4b8f      	ldr	r3, [pc, #572]	; (8007754 <_dtoa_r+0x2e4>)
 8007516:	9303      	str	r3, [sp, #12]
 8007518:	3303      	adds	r3, #3
 800751a:	e7f5      	b.n	8007508 <_dtoa_r+0x98>
 800751c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007520:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007524:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007528:	2200      	movs	r2, #0
 800752a:	2300      	movs	r3, #0
 800752c:	f7f9 fa46 	bl	80009bc <__aeabi_dcmpeq>
 8007530:	4680      	mov	r8, r0
 8007532:	b160      	cbz	r0, 800754e <_dtoa_r+0xde>
 8007534:	2301      	movs	r3, #1
 8007536:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007538:	6013      	str	r3, [r2, #0]
 800753a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 8562 	beq.w	8008006 <_dtoa_r+0xb96>
 8007542:	4b86      	ldr	r3, [pc, #536]	; (800775c <_dtoa_r+0x2ec>)
 8007544:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007546:	6013      	str	r3, [r2, #0]
 8007548:	3b01      	subs	r3, #1
 800754a:	9303      	str	r3, [sp, #12]
 800754c:	e7de      	b.n	800750c <_dtoa_r+0x9c>
 800754e:	ab16      	add	r3, sp, #88	; 0x58
 8007550:	9301      	str	r3, [sp, #4]
 8007552:	ab17      	add	r3, sp, #92	; 0x5c
 8007554:	9300      	str	r3, [sp, #0]
 8007556:	4628      	mov	r0, r5
 8007558:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800755c:	f001 fda8 	bl	80090b0 <__d2b>
 8007560:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007564:	4682      	mov	sl, r0
 8007566:	2c00      	cmp	r4, #0
 8007568:	d07e      	beq.n	8007668 <_dtoa_r+0x1f8>
 800756a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800756e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007570:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007574:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007578:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800757c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007580:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007584:	4619      	mov	r1, r3
 8007586:	2200      	movs	r2, #0
 8007588:	4b75      	ldr	r3, [pc, #468]	; (8007760 <_dtoa_r+0x2f0>)
 800758a:	f7f8 fdf7 	bl	800017c <__aeabi_dsub>
 800758e:	a368      	add	r3, pc, #416	; (adr r3, 8007730 <_dtoa_r+0x2c0>)
 8007590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007594:	f7f8 ffaa 	bl	80004ec <__aeabi_dmul>
 8007598:	a367      	add	r3, pc, #412	; (adr r3, 8007738 <_dtoa_r+0x2c8>)
 800759a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759e:	f7f8 fdef 	bl	8000180 <__adddf3>
 80075a2:	4606      	mov	r6, r0
 80075a4:	4620      	mov	r0, r4
 80075a6:	460f      	mov	r7, r1
 80075a8:	f7f8 ff36 	bl	8000418 <__aeabi_i2d>
 80075ac:	a364      	add	r3, pc, #400	; (adr r3, 8007740 <_dtoa_r+0x2d0>)
 80075ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b2:	f7f8 ff9b 	bl	80004ec <__aeabi_dmul>
 80075b6:	4602      	mov	r2, r0
 80075b8:	460b      	mov	r3, r1
 80075ba:	4630      	mov	r0, r6
 80075bc:	4639      	mov	r1, r7
 80075be:	f7f8 fddf 	bl	8000180 <__adddf3>
 80075c2:	4606      	mov	r6, r0
 80075c4:	460f      	mov	r7, r1
 80075c6:	f7f9 fa41 	bl	8000a4c <__aeabi_d2iz>
 80075ca:	2200      	movs	r2, #0
 80075cc:	4683      	mov	fp, r0
 80075ce:	2300      	movs	r3, #0
 80075d0:	4630      	mov	r0, r6
 80075d2:	4639      	mov	r1, r7
 80075d4:	f7f9 f9fc 	bl	80009d0 <__aeabi_dcmplt>
 80075d8:	b148      	cbz	r0, 80075ee <_dtoa_r+0x17e>
 80075da:	4658      	mov	r0, fp
 80075dc:	f7f8 ff1c 	bl	8000418 <__aeabi_i2d>
 80075e0:	4632      	mov	r2, r6
 80075e2:	463b      	mov	r3, r7
 80075e4:	f7f9 f9ea 	bl	80009bc <__aeabi_dcmpeq>
 80075e8:	b908      	cbnz	r0, 80075ee <_dtoa_r+0x17e>
 80075ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80075ee:	f1bb 0f16 	cmp.w	fp, #22
 80075f2:	d857      	bhi.n	80076a4 <_dtoa_r+0x234>
 80075f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075f8:	4b5a      	ldr	r3, [pc, #360]	; (8007764 <_dtoa_r+0x2f4>)
 80075fa:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80075fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007602:	f7f9 f9e5 	bl	80009d0 <__aeabi_dcmplt>
 8007606:	2800      	cmp	r0, #0
 8007608:	d04e      	beq.n	80076a8 <_dtoa_r+0x238>
 800760a:	2300      	movs	r3, #0
 800760c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007610:	930f      	str	r3, [sp, #60]	; 0x3c
 8007612:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007614:	1b1b      	subs	r3, r3, r4
 8007616:	1e5a      	subs	r2, r3, #1
 8007618:	bf46      	itte	mi
 800761a:	f1c3 0901 	rsbmi	r9, r3, #1
 800761e:	2300      	movmi	r3, #0
 8007620:	f04f 0900 	movpl.w	r9, #0
 8007624:	9209      	str	r2, [sp, #36]	; 0x24
 8007626:	bf48      	it	mi
 8007628:	9309      	strmi	r3, [sp, #36]	; 0x24
 800762a:	f1bb 0f00 	cmp.w	fp, #0
 800762e:	db3d      	blt.n	80076ac <_dtoa_r+0x23c>
 8007630:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007632:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007636:	445b      	add	r3, fp
 8007638:	9309      	str	r3, [sp, #36]	; 0x24
 800763a:	2300      	movs	r3, #0
 800763c:	930a      	str	r3, [sp, #40]	; 0x28
 800763e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007640:	2b09      	cmp	r3, #9
 8007642:	d867      	bhi.n	8007714 <_dtoa_r+0x2a4>
 8007644:	2b05      	cmp	r3, #5
 8007646:	bfc4      	itt	gt
 8007648:	3b04      	subgt	r3, #4
 800764a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800764c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800764e:	bfc8      	it	gt
 8007650:	2400      	movgt	r4, #0
 8007652:	f1a3 0302 	sub.w	r3, r3, #2
 8007656:	bfd8      	it	le
 8007658:	2401      	movle	r4, #1
 800765a:	2b03      	cmp	r3, #3
 800765c:	f200 8086 	bhi.w	800776c <_dtoa_r+0x2fc>
 8007660:	e8df f003 	tbb	[pc, r3]
 8007664:	5637392c 	.word	0x5637392c
 8007668:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800766c:	441c      	add	r4, r3
 800766e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007672:	2b20      	cmp	r3, #32
 8007674:	bfc1      	itttt	gt
 8007676:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800767a:	fa09 f903 	lslgt.w	r9, r9, r3
 800767e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8007682:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007686:	bfd6      	itet	le
 8007688:	f1c3 0320 	rsble	r3, r3, #32
 800768c:	ea49 0003 	orrgt.w	r0, r9, r3
 8007690:	fa06 f003 	lslle.w	r0, r6, r3
 8007694:	f7f8 feb0 	bl	80003f8 <__aeabi_ui2d>
 8007698:	2201      	movs	r2, #1
 800769a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800769e:	3c01      	subs	r4, #1
 80076a0:	9213      	str	r2, [sp, #76]	; 0x4c
 80076a2:	e76f      	b.n	8007584 <_dtoa_r+0x114>
 80076a4:	2301      	movs	r3, #1
 80076a6:	e7b3      	b.n	8007610 <_dtoa_r+0x1a0>
 80076a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80076aa:	e7b2      	b.n	8007612 <_dtoa_r+0x1a2>
 80076ac:	f1cb 0300 	rsb	r3, fp, #0
 80076b0:	930a      	str	r3, [sp, #40]	; 0x28
 80076b2:	2300      	movs	r3, #0
 80076b4:	eba9 090b 	sub.w	r9, r9, fp
 80076b8:	930e      	str	r3, [sp, #56]	; 0x38
 80076ba:	e7c0      	b.n	800763e <_dtoa_r+0x1ce>
 80076bc:	2300      	movs	r3, #0
 80076be:	930b      	str	r3, [sp, #44]	; 0x2c
 80076c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	dc55      	bgt.n	8007772 <_dtoa_r+0x302>
 80076c6:	2301      	movs	r3, #1
 80076c8:	461a      	mov	r2, r3
 80076ca:	9306      	str	r3, [sp, #24]
 80076cc:	9308      	str	r3, [sp, #32]
 80076ce:	9223      	str	r2, [sp, #140]	; 0x8c
 80076d0:	e00b      	b.n	80076ea <_dtoa_r+0x27a>
 80076d2:	2301      	movs	r3, #1
 80076d4:	e7f3      	b.n	80076be <_dtoa_r+0x24e>
 80076d6:	2300      	movs	r3, #0
 80076d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80076da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80076dc:	445b      	add	r3, fp
 80076de:	9306      	str	r3, [sp, #24]
 80076e0:	3301      	adds	r3, #1
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	9308      	str	r3, [sp, #32]
 80076e6:	bfb8      	it	lt
 80076e8:	2301      	movlt	r3, #1
 80076ea:	2100      	movs	r1, #0
 80076ec:	2204      	movs	r2, #4
 80076ee:	69e8      	ldr	r0, [r5, #28]
 80076f0:	f102 0614 	add.w	r6, r2, #20
 80076f4:	429e      	cmp	r6, r3
 80076f6:	d940      	bls.n	800777a <_dtoa_r+0x30a>
 80076f8:	6041      	str	r1, [r0, #4]
 80076fa:	4628      	mov	r0, r5
 80076fc:	f001 f904 	bl	8008908 <_Balloc>
 8007700:	9003      	str	r0, [sp, #12]
 8007702:	2800      	cmp	r0, #0
 8007704:	d13c      	bne.n	8007780 <_dtoa_r+0x310>
 8007706:	4602      	mov	r2, r0
 8007708:	f240 11af 	movw	r1, #431	; 0x1af
 800770c:	4b16      	ldr	r3, [pc, #88]	; (8007768 <_dtoa_r+0x2f8>)
 800770e:	e6c3      	b.n	8007498 <_dtoa_r+0x28>
 8007710:	2301      	movs	r3, #1
 8007712:	e7e1      	b.n	80076d8 <_dtoa_r+0x268>
 8007714:	2401      	movs	r4, #1
 8007716:	2300      	movs	r3, #0
 8007718:	940b      	str	r4, [sp, #44]	; 0x2c
 800771a:	9322      	str	r3, [sp, #136]	; 0x88
 800771c:	f04f 33ff 	mov.w	r3, #4294967295
 8007720:	2200      	movs	r2, #0
 8007722:	9306      	str	r3, [sp, #24]
 8007724:	9308      	str	r3, [sp, #32]
 8007726:	2312      	movs	r3, #18
 8007728:	e7d1      	b.n	80076ce <_dtoa_r+0x25e>
 800772a:	bf00      	nop
 800772c:	f3af 8000 	nop.w
 8007730:	636f4361 	.word	0x636f4361
 8007734:	3fd287a7 	.word	0x3fd287a7
 8007738:	8b60c8b3 	.word	0x8b60c8b3
 800773c:	3fc68a28 	.word	0x3fc68a28
 8007740:	509f79fb 	.word	0x509f79fb
 8007744:	3fd34413 	.word	0x3fd34413
 8007748:	08009b0d 	.word	0x08009b0d
 800774c:	08009bcf 	.word	0x08009bcf
 8007750:	7ff00000 	.word	0x7ff00000
 8007754:	08009bcb 	.word	0x08009bcb
 8007758:	08009bc2 	.word	0x08009bc2
 800775c:	08009aea 	.word	0x08009aea
 8007760:	3ff80000 	.word	0x3ff80000
 8007764:	08009d20 	.word	0x08009d20
 8007768:	08009c27 	.word	0x08009c27
 800776c:	2301      	movs	r3, #1
 800776e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007770:	e7d4      	b.n	800771c <_dtoa_r+0x2ac>
 8007772:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007774:	9306      	str	r3, [sp, #24]
 8007776:	9308      	str	r3, [sp, #32]
 8007778:	e7b7      	b.n	80076ea <_dtoa_r+0x27a>
 800777a:	3101      	adds	r1, #1
 800777c:	0052      	lsls	r2, r2, #1
 800777e:	e7b7      	b.n	80076f0 <_dtoa_r+0x280>
 8007780:	69eb      	ldr	r3, [r5, #28]
 8007782:	9a03      	ldr	r2, [sp, #12]
 8007784:	601a      	str	r2, [r3, #0]
 8007786:	9b08      	ldr	r3, [sp, #32]
 8007788:	2b0e      	cmp	r3, #14
 800778a:	f200 80a8 	bhi.w	80078de <_dtoa_r+0x46e>
 800778e:	2c00      	cmp	r4, #0
 8007790:	f000 80a5 	beq.w	80078de <_dtoa_r+0x46e>
 8007794:	f1bb 0f00 	cmp.w	fp, #0
 8007798:	dd34      	ble.n	8007804 <_dtoa_r+0x394>
 800779a:	4b9a      	ldr	r3, [pc, #616]	; (8007a04 <_dtoa_r+0x594>)
 800779c:	f00b 020f 	and.w	r2, fp, #15
 80077a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80077a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80077ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80077b0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80077b4:	d016      	beq.n	80077e4 <_dtoa_r+0x374>
 80077b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80077ba:	4b93      	ldr	r3, [pc, #588]	; (8007a08 <_dtoa_r+0x598>)
 80077bc:	2703      	movs	r7, #3
 80077be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077c2:	f7f8 ffbd 	bl	8000740 <__aeabi_ddiv>
 80077c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077ca:	f004 040f 	and.w	r4, r4, #15
 80077ce:	4e8e      	ldr	r6, [pc, #568]	; (8007a08 <_dtoa_r+0x598>)
 80077d0:	b954      	cbnz	r4, 80077e8 <_dtoa_r+0x378>
 80077d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077da:	f7f8 ffb1 	bl	8000740 <__aeabi_ddiv>
 80077de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077e2:	e029      	b.n	8007838 <_dtoa_r+0x3c8>
 80077e4:	2702      	movs	r7, #2
 80077e6:	e7f2      	b.n	80077ce <_dtoa_r+0x35e>
 80077e8:	07e1      	lsls	r1, r4, #31
 80077ea:	d508      	bpl.n	80077fe <_dtoa_r+0x38e>
 80077ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80077f4:	f7f8 fe7a 	bl	80004ec <__aeabi_dmul>
 80077f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80077fc:	3701      	adds	r7, #1
 80077fe:	1064      	asrs	r4, r4, #1
 8007800:	3608      	adds	r6, #8
 8007802:	e7e5      	b.n	80077d0 <_dtoa_r+0x360>
 8007804:	f000 80a5 	beq.w	8007952 <_dtoa_r+0x4e2>
 8007808:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800780c:	f1cb 0400 	rsb	r4, fp, #0
 8007810:	4b7c      	ldr	r3, [pc, #496]	; (8007a04 <_dtoa_r+0x594>)
 8007812:	f004 020f 	and.w	r2, r4, #15
 8007816:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800781a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781e:	f7f8 fe65 	bl	80004ec <__aeabi_dmul>
 8007822:	2702      	movs	r7, #2
 8007824:	2300      	movs	r3, #0
 8007826:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800782a:	4e77      	ldr	r6, [pc, #476]	; (8007a08 <_dtoa_r+0x598>)
 800782c:	1124      	asrs	r4, r4, #4
 800782e:	2c00      	cmp	r4, #0
 8007830:	f040 8084 	bne.w	800793c <_dtoa_r+0x4cc>
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1d2      	bne.n	80077de <_dtoa_r+0x36e>
 8007838:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800783c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007840:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007842:	2b00      	cmp	r3, #0
 8007844:	f000 8087 	beq.w	8007956 <_dtoa_r+0x4e6>
 8007848:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800784c:	2200      	movs	r2, #0
 800784e:	4b6f      	ldr	r3, [pc, #444]	; (8007a0c <_dtoa_r+0x59c>)
 8007850:	f7f9 f8be 	bl	80009d0 <__aeabi_dcmplt>
 8007854:	2800      	cmp	r0, #0
 8007856:	d07e      	beq.n	8007956 <_dtoa_r+0x4e6>
 8007858:	9b08      	ldr	r3, [sp, #32]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d07b      	beq.n	8007956 <_dtoa_r+0x4e6>
 800785e:	9b06      	ldr	r3, [sp, #24]
 8007860:	2b00      	cmp	r3, #0
 8007862:	dd38      	ble.n	80078d6 <_dtoa_r+0x466>
 8007864:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007868:	2200      	movs	r2, #0
 800786a:	4b69      	ldr	r3, [pc, #420]	; (8007a10 <_dtoa_r+0x5a0>)
 800786c:	f7f8 fe3e 	bl	80004ec <__aeabi_dmul>
 8007870:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007874:	9c06      	ldr	r4, [sp, #24]
 8007876:	f10b 38ff 	add.w	r8, fp, #4294967295
 800787a:	3701      	adds	r7, #1
 800787c:	4638      	mov	r0, r7
 800787e:	f7f8 fdcb 	bl	8000418 <__aeabi_i2d>
 8007882:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007886:	f7f8 fe31 	bl	80004ec <__aeabi_dmul>
 800788a:	2200      	movs	r2, #0
 800788c:	4b61      	ldr	r3, [pc, #388]	; (8007a14 <_dtoa_r+0x5a4>)
 800788e:	f7f8 fc77 	bl	8000180 <__adddf3>
 8007892:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007896:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800789a:	9611      	str	r6, [sp, #68]	; 0x44
 800789c:	2c00      	cmp	r4, #0
 800789e:	d15d      	bne.n	800795c <_dtoa_r+0x4ec>
 80078a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078a4:	2200      	movs	r2, #0
 80078a6:	4b5c      	ldr	r3, [pc, #368]	; (8007a18 <_dtoa_r+0x5a8>)
 80078a8:	f7f8 fc68 	bl	800017c <__aeabi_dsub>
 80078ac:	4602      	mov	r2, r0
 80078ae:	460b      	mov	r3, r1
 80078b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078b4:	4633      	mov	r3, r6
 80078b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078b8:	f7f9 f8a8 	bl	8000a0c <__aeabi_dcmpgt>
 80078bc:	2800      	cmp	r0, #0
 80078be:	f040 8295 	bne.w	8007dec <_dtoa_r+0x97c>
 80078c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80078cc:	f7f9 f880 	bl	80009d0 <__aeabi_dcmplt>
 80078d0:	2800      	cmp	r0, #0
 80078d2:	f040 8289 	bne.w	8007de8 <_dtoa_r+0x978>
 80078d6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80078da:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80078de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	f2c0 8151 	blt.w	8007b88 <_dtoa_r+0x718>
 80078e6:	f1bb 0f0e 	cmp.w	fp, #14
 80078ea:	f300 814d 	bgt.w	8007b88 <_dtoa_r+0x718>
 80078ee:	4b45      	ldr	r3, [pc, #276]	; (8007a04 <_dtoa_r+0x594>)
 80078f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80078f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80078f8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80078fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f280 80da 	bge.w	8007ab8 <_dtoa_r+0x648>
 8007904:	9b08      	ldr	r3, [sp, #32]
 8007906:	2b00      	cmp	r3, #0
 8007908:	f300 80d6 	bgt.w	8007ab8 <_dtoa_r+0x648>
 800790c:	f040 826b 	bne.w	8007de6 <_dtoa_r+0x976>
 8007910:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007914:	2200      	movs	r2, #0
 8007916:	4b40      	ldr	r3, [pc, #256]	; (8007a18 <_dtoa_r+0x5a8>)
 8007918:	f7f8 fde8 	bl	80004ec <__aeabi_dmul>
 800791c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007920:	f7f9 f86a 	bl	80009f8 <__aeabi_dcmpge>
 8007924:	9c08      	ldr	r4, [sp, #32]
 8007926:	4626      	mov	r6, r4
 8007928:	2800      	cmp	r0, #0
 800792a:	f040 8241 	bne.w	8007db0 <_dtoa_r+0x940>
 800792e:	2331      	movs	r3, #49	; 0x31
 8007930:	9f03      	ldr	r7, [sp, #12]
 8007932:	f10b 0b01 	add.w	fp, fp, #1
 8007936:	f807 3b01 	strb.w	r3, [r7], #1
 800793a:	e23d      	b.n	8007db8 <_dtoa_r+0x948>
 800793c:	07e2      	lsls	r2, r4, #31
 800793e:	d505      	bpl.n	800794c <_dtoa_r+0x4dc>
 8007940:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007944:	f7f8 fdd2 	bl	80004ec <__aeabi_dmul>
 8007948:	2301      	movs	r3, #1
 800794a:	3701      	adds	r7, #1
 800794c:	1064      	asrs	r4, r4, #1
 800794e:	3608      	adds	r6, #8
 8007950:	e76d      	b.n	800782e <_dtoa_r+0x3be>
 8007952:	2702      	movs	r7, #2
 8007954:	e770      	b.n	8007838 <_dtoa_r+0x3c8>
 8007956:	46d8      	mov	r8, fp
 8007958:	9c08      	ldr	r4, [sp, #32]
 800795a:	e78f      	b.n	800787c <_dtoa_r+0x40c>
 800795c:	9903      	ldr	r1, [sp, #12]
 800795e:	4b29      	ldr	r3, [pc, #164]	; (8007a04 <_dtoa_r+0x594>)
 8007960:	4421      	add	r1, r4
 8007962:	9112      	str	r1, [sp, #72]	; 0x48
 8007964:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007966:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800796a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800796e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007972:	2900      	cmp	r1, #0
 8007974:	d054      	beq.n	8007a20 <_dtoa_r+0x5b0>
 8007976:	2000      	movs	r0, #0
 8007978:	4928      	ldr	r1, [pc, #160]	; (8007a1c <_dtoa_r+0x5ac>)
 800797a:	f7f8 fee1 	bl	8000740 <__aeabi_ddiv>
 800797e:	463b      	mov	r3, r7
 8007980:	4632      	mov	r2, r6
 8007982:	f7f8 fbfb 	bl	800017c <__aeabi_dsub>
 8007986:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800798a:	9f03      	ldr	r7, [sp, #12]
 800798c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007990:	f7f9 f85c 	bl	8000a4c <__aeabi_d2iz>
 8007994:	4604      	mov	r4, r0
 8007996:	f7f8 fd3f 	bl	8000418 <__aeabi_i2d>
 800799a:	4602      	mov	r2, r0
 800799c:	460b      	mov	r3, r1
 800799e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079a2:	f7f8 fbeb 	bl	800017c <__aeabi_dsub>
 80079a6:	4602      	mov	r2, r0
 80079a8:	460b      	mov	r3, r1
 80079aa:	3430      	adds	r4, #48	; 0x30
 80079ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80079b4:	f807 4b01 	strb.w	r4, [r7], #1
 80079b8:	f7f9 f80a 	bl	80009d0 <__aeabi_dcmplt>
 80079bc:	2800      	cmp	r0, #0
 80079be:	d173      	bne.n	8007aa8 <_dtoa_r+0x638>
 80079c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079c4:	2000      	movs	r0, #0
 80079c6:	4911      	ldr	r1, [pc, #68]	; (8007a0c <_dtoa_r+0x59c>)
 80079c8:	f7f8 fbd8 	bl	800017c <__aeabi_dsub>
 80079cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80079d0:	f7f8 fffe 	bl	80009d0 <__aeabi_dcmplt>
 80079d4:	2800      	cmp	r0, #0
 80079d6:	f040 80b6 	bne.w	8007b46 <_dtoa_r+0x6d6>
 80079da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079dc:	429f      	cmp	r7, r3
 80079de:	f43f af7a 	beq.w	80078d6 <_dtoa_r+0x466>
 80079e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079e6:	2200      	movs	r2, #0
 80079e8:	4b09      	ldr	r3, [pc, #36]	; (8007a10 <_dtoa_r+0x5a0>)
 80079ea:	f7f8 fd7f 	bl	80004ec <__aeabi_dmul>
 80079ee:	2200      	movs	r2, #0
 80079f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80079f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079f8:	4b05      	ldr	r3, [pc, #20]	; (8007a10 <_dtoa_r+0x5a0>)
 80079fa:	f7f8 fd77 	bl	80004ec <__aeabi_dmul>
 80079fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a02:	e7c3      	b.n	800798c <_dtoa_r+0x51c>
 8007a04:	08009d20 	.word	0x08009d20
 8007a08:	08009cf8 	.word	0x08009cf8
 8007a0c:	3ff00000 	.word	0x3ff00000
 8007a10:	40240000 	.word	0x40240000
 8007a14:	401c0000 	.word	0x401c0000
 8007a18:	40140000 	.word	0x40140000
 8007a1c:	3fe00000 	.word	0x3fe00000
 8007a20:	4630      	mov	r0, r6
 8007a22:	4639      	mov	r1, r7
 8007a24:	f7f8 fd62 	bl	80004ec <__aeabi_dmul>
 8007a28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a2a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007a2e:	9c03      	ldr	r4, [sp, #12]
 8007a30:	9314      	str	r3, [sp, #80]	; 0x50
 8007a32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a36:	f7f9 f809 	bl	8000a4c <__aeabi_d2iz>
 8007a3a:	9015      	str	r0, [sp, #84]	; 0x54
 8007a3c:	f7f8 fcec 	bl	8000418 <__aeabi_i2d>
 8007a40:	4602      	mov	r2, r0
 8007a42:	460b      	mov	r3, r1
 8007a44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a48:	f7f8 fb98 	bl	800017c <__aeabi_dsub>
 8007a4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a4e:	4606      	mov	r6, r0
 8007a50:	3330      	adds	r3, #48	; 0x30
 8007a52:	f804 3b01 	strb.w	r3, [r4], #1
 8007a56:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a58:	460f      	mov	r7, r1
 8007a5a:	429c      	cmp	r4, r3
 8007a5c:	f04f 0200 	mov.w	r2, #0
 8007a60:	d124      	bne.n	8007aac <_dtoa_r+0x63c>
 8007a62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a66:	4baf      	ldr	r3, [pc, #700]	; (8007d24 <_dtoa_r+0x8b4>)
 8007a68:	f7f8 fb8a 	bl	8000180 <__adddf3>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	460b      	mov	r3, r1
 8007a70:	4630      	mov	r0, r6
 8007a72:	4639      	mov	r1, r7
 8007a74:	f7f8 ffca 	bl	8000a0c <__aeabi_dcmpgt>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d163      	bne.n	8007b44 <_dtoa_r+0x6d4>
 8007a7c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a80:	2000      	movs	r0, #0
 8007a82:	49a8      	ldr	r1, [pc, #672]	; (8007d24 <_dtoa_r+0x8b4>)
 8007a84:	f7f8 fb7a 	bl	800017c <__aeabi_dsub>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	4639      	mov	r1, r7
 8007a90:	f7f8 ff9e 	bl	80009d0 <__aeabi_dcmplt>
 8007a94:	2800      	cmp	r0, #0
 8007a96:	f43f af1e 	beq.w	80078d6 <_dtoa_r+0x466>
 8007a9a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007a9c:	1e7b      	subs	r3, r7, #1
 8007a9e:	9314      	str	r3, [sp, #80]	; 0x50
 8007aa0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007aa4:	2b30      	cmp	r3, #48	; 0x30
 8007aa6:	d0f8      	beq.n	8007a9a <_dtoa_r+0x62a>
 8007aa8:	46c3      	mov	fp, r8
 8007aaa:	e03b      	b.n	8007b24 <_dtoa_r+0x6b4>
 8007aac:	4b9e      	ldr	r3, [pc, #632]	; (8007d28 <_dtoa_r+0x8b8>)
 8007aae:	f7f8 fd1d 	bl	80004ec <__aeabi_dmul>
 8007ab2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ab6:	e7bc      	b.n	8007a32 <_dtoa_r+0x5c2>
 8007ab8:	9f03      	ldr	r7, [sp, #12]
 8007aba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007abe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ac2:	4640      	mov	r0, r8
 8007ac4:	4649      	mov	r1, r9
 8007ac6:	f7f8 fe3b 	bl	8000740 <__aeabi_ddiv>
 8007aca:	f7f8 ffbf 	bl	8000a4c <__aeabi_d2iz>
 8007ace:	4604      	mov	r4, r0
 8007ad0:	f7f8 fca2 	bl	8000418 <__aeabi_i2d>
 8007ad4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ad8:	f7f8 fd08 	bl	80004ec <__aeabi_dmul>
 8007adc:	4602      	mov	r2, r0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	4640      	mov	r0, r8
 8007ae2:	4649      	mov	r1, r9
 8007ae4:	f7f8 fb4a 	bl	800017c <__aeabi_dsub>
 8007ae8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007aec:	f807 6b01 	strb.w	r6, [r7], #1
 8007af0:	9e03      	ldr	r6, [sp, #12]
 8007af2:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007af6:	1bbe      	subs	r6, r7, r6
 8007af8:	45b4      	cmp	ip, r6
 8007afa:	4602      	mov	r2, r0
 8007afc:	460b      	mov	r3, r1
 8007afe:	d136      	bne.n	8007b6e <_dtoa_r+0x6fe>
 8007b00:	f7f8 fb3e 	bl	8000180 <__adddf3>
 8007b04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b08:	4680      	mov	r8, r0
 8007b0a:	4689      	mov	r9, r1
 8007b0c:	f7f8 ff7e 	bl	8000a0c <__aeabi_dcmpgt>
 8007b10:	bb58      	cbnz	r0, 8007b6a <_dtoa_r+0x6fa>
 8007b12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b16:	4640      	mov	r0, r8
 8007b18:	4649      	mov	r1, r9
 8007b1a:	f7f8 ff4f 	bl	80009bc <__aeabi_dcmpeq>
 8007b1e:	b108      	cbz	r0, 8007b24 <_dtoa_r+0x6b4>
 8007b20:	07e3      	lsls	r3, r4, #31
 8007b22:	d422      	bmi.n	8007b6a <_dtoa_r+0x6fa>
 8007b24:	4651      	mov	r1, sl
 8007b26:	4628      	mov	r0, r5
 8007b28:	f000 ff2e 	bl	8008988 <_Bfree>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007b30:	703b      	strb	r3, [r7, #0]
 8007b32:	f10b 0301 	add.w	r3, fp, #1
 8007b36:	6013      	str	r3, [r2, #0]
 8007b38:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	f43f ace6 	beq.w	800750c <_dtoa_r+0x9c>
 8007b40:	601f      	str	r7, [r3, #0]
 8007b42:	e4e3      	b.n	800750c <_dtoa_r+0x9c>
 8007b44:	4627      	mov	r7, r4
 8007b46:	463b      	mov	r3, r7
 8007b48:	461f      	mov	r7, r3
 8007b4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b4e:	2a39      	cmp	r2, #57	; 0x39
 8007b50:	d107      	bne.n	8007b62 <_dtoa_r+0x6f2>
 8007b52:	9a03      	ldr	r2, [sp, #12]
 8007b54:	429a      	cmp	r2, r3
 8007b56:	d1f7      	bne.n	8007b48 <_dtoa_r+0x6d8>
 8007b58:	2230      	movs	r2, #48	; 0x30
 8007b5a:	9903      	ldr	r1, [sp, #12]
 8007b5c:	f108 0801 	add.w	r8, r8, #1
 8007b60:	700a      	strb	r2, [r1, #0]
 8007b62:	781a      	ldrb	r2, [r3, #0]
 8007b64:	3201      	adds	r2, #1
 8007b66:	701a      	strb	r2, [r3, #0]
 8007b68:	e79e      	b.n	8007aa8 <_dtoa_r+0x638>
 8007b6a:	46d8      	mov	r8, fp
 8007b6c:	e7eb      	b.n	8007b46 <_dtoa_r+0x6d6>
 8007b6e:	2200      	movs	r2, #0
 8007b70:	4b6d      	ldr	r3, [pc, #436]	; (8007d28 <_dtoa_r+0x8b8>)
 8007b72:	f7f8 fcbb 	bl	80004ec <__aeabi_dmul>
 8007b76:	2200      	movs	r2, #0
 8007b78:	2300      	movs	r3, #0
 8007b7a:	4680      	mov	r8, r0
 8007b7c:	4689      	mov	r9, r1
 8007b7e:	f7f8 ff1d 	bl	80009bc <__aeabi_dcmpeq>
 8007b82:	2800      	cmp	r0, #0
 8007b84:	d09b      	beq.n	8007abe <_dtoa_r+0x64e>
 8007b86:	e7cd      	b.n	8007b24 <_dtoa_r+0x6b4>
 8007b88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b8a:	2a00      	cmp	r2, #0
 8007b8c:	f000 80c4 	beq.w	8007d18 <_dtoa_r+0x8a8>
 8007b90:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007b92:	2a01      	cmp	r2, #1
 8007b94:	f300 80a8 	bgt.w	8007ce8 <_dtoa_r+0x878>
 8007b98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007b9a:	2a00      	cmp	r2, #0
 8007b9c:	f000 80a0 	beq.w	8007ce0 <_dtoa_r+0x870>
 8007ba0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ba4:	464f      	mov	r7, r9
 8007ba6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007ba8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007baa:	2101      	movs	r1, #1
 8007bac:	441a      	add	r2, r3
 8007bae:	4628      	mov	r0, r5
 8007bb0:	4499      	add	r9, r3
 8007bb2:	9209      	str	r2, [sp, #36]	; 0x24
 8007bb4:	f000 ffe8 	bl	8008b88 <__i2b>
 8007bb8:	4606      	mov	r6, r0
 8007bba:	b15f      	cbz	r7, 8007bd4 <_dtoa_r+0x764>
 8007bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	dd08      	ble.n	8007bd4 <_dtoa_r+0x764>
 8007bc2:	42bb      	cmp	r3, r7
 8007bc4:	bfa8      	it	ge
 8007bc6:	463b      	movge	r3, r7
 8007bc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bca:	eba9 0903 	sub.w	r9, r9, r3
 8007bce:	1aff      	subs	r7, r7, r3
 8007bd0:	1ad3      	subs	r3, r2, r3
 8007bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8007bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bd6:	b1f3      	cbz	r3, 8007c16 <_dtoa_r+0x7a6>
 8007bd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f000 80a0 	beq.w	8007d20 <_dtoa_r+0x8b0>
 8007be0:	2c00      	cmp	r4, #0
 8007be2:	dd10      	ble.n	8007c06 <_dtoa_r+0x796>
 8007be4:	4631      	mov	r1, r6
 8007be6:	4622      	mov	r2, r4
 8007be8:	4628      	mov	r0, r5
 8007bea:	f001 f88b 	bl	8008d04 <__pow5mult>
 8007bee:	4652      	mov	r2, sl
 8007bf0:	4601      	mov	r1, r0
 8007bf2:	4606      	mov	r6, r0
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	f000 ffdd 	bl	8008bb4 <__multiply>
 8007bfa:	4680      	mov	r8, r0
 8007bfc:	4651      	mov	r1, sl
 8007bfe:	4628      	mov	r0, r5
 8007c00:	f000 fec2 	bl	8008988 <_Bfree>
 8007c04:	46c2      	mov	sl, r8
 8007c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c08:	1b1a      	subs	r2, r3, r4
 8007c0a:	d004      	beq.n	8007c16 <_dtoa_r+0x7a6>
 8007c0c:	4651      	mov	r1, sl
 8007c0e:	4628      	mov	r0, r5
 8007c10:	f001 f878 	bl	8008d04 <__pow5mult>
 8007c14:	4682      	mov	sl, r0
 8007c16:	2101      	movs	r1, #1
 8007c18:	4628      	mov	r0, r5
 8007c1a:	f000 ffb5 	bl	8008b88 <__i2b>
 8007c1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c20:	4604      	mov	r4, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	f340 8082 	ble.w	8007d2c <_dtoa_r+0x8bc>
 8007c28:	461a      	mov	r2, r3
 8007c2a:	4601      	mov	r1, r0
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	f001 f869 	bl	8008d04 <__pow5mult>
 8007c32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c34:	4604      	mov	r4, r0
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	dd7b      	ble.n	8007d32 <_dtoa_r+0x8c2>
 8007c3a:	f04f 0800 	mov.w	r8, #0
 8007c3e:	6923      	ldr	r3, [r4, #16]
 8007c40:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c44:	6918      	ldr	r0, [r3, #16]
 8007c46:	f000 ff51 	bl	8008aec <__hi0bits>
 8007c4a:	f1c0 0020 	rsb	r0, r0, #32
 8007c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c50:	4418      	add	r0, r3
 8007c52:	f010 001f 	ands.w	r0, r0, #31
 8007c56:	f000 8092 	beq.w	8007d7e <_dtoa_r+0x90e>
 8007c5a:	f1c0 0320 	rsb	r3, r0, #32
 8007c5e:	2b04      	cmp	r3, #4
 8007c60:	f340 8085 	ble.w	8007d6e <_dtoa_r+0x8fe>
 8007c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c66:	f1c0 001c 	rsb	r0, r0, #28
 8007c6a:	4403      	add	r3, r0
 8007c6c:	4481      	add	r9, r0
 8007c6e:	4407      	add	r7, r0
 8007c70:	9309      	str	r3, [sp, #36]	; 0x24
 8007c72:	f1b9 0f00 	cmp.w	r9, #0
 8007c76:	dd05      	ble.n	8007c84 <_dtoa_r+0x814>
 8007c78:	4651      	mov	r1, sl
 8007c7a:	464a      	mov	r2, r9
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	f001 f89b 	bl	8008db8 <__lshift>
 8007c82:	4682      	mov	sl, r0
 8007c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	dd05      	ble.n	8007c96 <_dtoa_r+0x826>
 8007c8a:	4621      	mov	r1, r4
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	4628      	mov	r0, r5
 8007c90:	f001 f892 	bl	8008db8 <__lshift>
 8007c94:	4604      	mov	r4, r0
 8007c96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d072      	beq.n	8007d82 <_dtoa_r+0x912>
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	4650      	mov	r0, sl
 8007ca0:	f001 f8f6 	bl	8008e90 <__mcmp>
 8007ca4:	2800      	cmp	r0, #0
 8007ca6:	da6c      	bge.n	8007d82 <_dtoa_r+0x912>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	4651      	mov	r1, sl
 8007cac:	220a      	movs	r2, #10
 8007cae:	4628      	mov	r0, r5
 8007cb0:	f000 fe8c 	bl	80089cc <__multadd>
 8007cb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cb6:	4682      	mov	sl, r0
 8007cb8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 81ac 	beq.w	800801a <_dtoa_r+0xbaa>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	4631      	mov	r1, r6
 8007cc6:	220a      	movs	r2, #10
 8007cc8:	4628      	mov	r0, r5
 8007cca:	f000 fe7f 	bl	80089cc <__multadd>
 8007cce:	9b06      	ldr	r3, [sp, #24]
 8007cd0:	4606      	mov	r6, r0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f300 8093 	bgt.w	8007dfe <_dtoa_r+0x98e>
 8007cd8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cda:	2b02      	cmp	r3, #2
 8007cdc:	dc59      	bgt.n	8007d92 <_dtoa_r+0x922>
 8007cde:	e08e      	b.n	8007dfe <_dtoa_r+0x98e>
 8007ce0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007ce2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ce6:	e75d      	b.n	8007ba4 <_dtoa_r+0x734>
 8007ce8:	9b08      	ldr	r3, [sp, #32]
 8007cea:	1e5c      	subs	r4, r3, #1
 8007cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cee:	42a3      	cmp	r3, r4
 8007cf0:	bfbf      	itttt	lt
 8007cf2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007cf4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007cf6:	1ae3      	sublt	r3, r4, r3
 8007cf8:	18d2      	addlt	r2, r2, r3
 8007cfa:	bfa8      	it	ge
 8007cfc:	1b1c      	subge	r4, r3, r4
 8007cfe:	9b08      	ldr	r3, [sp, #32]
 8007d00:	bfbe      	ittt	lt
 8007d02:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007d04:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007d06:	2400      	movlt	r4, #0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	bfb5      	itete	lt
 8007d0c:	eba9 0703 	sublt.w	r7, r9, r3
 8007d10:	464f      	movge	r7, r9
 8007d12:	2300      	movlt	r3, #0
 8007d14:	9b08      	ldrge	r3, [sp, #32]
 8007d16:	e747      	b.n	8007ba8 <_dtoa_r+0x738>
 8007d18:	464f      	mov	r7, r9
 8007d1a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007d1c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007d1e:	e74c      	b.n	8007bba <_dtoa_r+0x74a>
 8007d20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d22:	e773      	b.n	8007c0c <_dtoa_r+0x79c>
 8007d24:	3fe00000 	.word	0x3fe00000
 8007d28:	40240000 	.word	0x40240000
 8007d2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	dc18      	bgt.n	8007d64 <_dtoa_r+0x8f4>
 8007d32:	9b04      	ldr	r3, [sp, #16]
 8007d34:	b9b3      	cbnz	r3, 8007d64 <_dtoa_r+0x8f4>
 8007d36:	9b05      	ldr	r3, [sp, #20]
 8007d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d3c:	b993      	cbnz	r3, 8007d64 <_dtoa_r+0x8f4>
 8007d3e:	9b05      	ldr	r3, [sp, #20]
 8007d40:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d44:	0d1b      	lsrs	r3, r3, #20
 8007d46:	051b      	lsls	r3, r3, #20
 8007d48:	b17b      	cbz	r3, 8007d6a <_dtoa_r+0x8fa>
 8007d4a:	f04f 0801 	mov.w	r8, #1
 8007d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d50:	f109 0901 	add.w	r9, r9, #1
 8007d54:	3301      	adds	r3, #1
 8007d56:	9309      	str	r3, [sp, #36]	; 0x24
 8007d58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f47f af6f 	bne.w	8007c3e <_dtoa_r+0x7ce>
 8007d60:	2001      	movs	r0, #1
 8007d62:	e774      	b.n	8007c4e <_dtoa_r+0x7de>
 8007d64:	f04f 0800 	mov.w	r8, #0
 8007d68:	e7f6      	b.n	8007d58 <_dtoa_r+0x8e8>
 8007d6a:	4698      	mov	r8, r3
 8007d6c:	e7f4      	b.n	8007d58 <_dtoa_r+0x8e8>
 8007d6e:	d080      	beq.n	8007c72 <_dtoa_r+0x802>
 8007d70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d72:	331c      	adds	r3, #28
 8007d74:	441a      	add	r2, r3
 8007d76:	4499      	add	r9, r3
 8007d78:	441f      	add	r7, r3
 8007d7a:	9209      	str	r2, [sp, #36]	; 0x24
 8007d7c:	e779      	b.n	8007c72 <_dtoa_r+0x802>
 8007d7e:	4603      	mov	r3, r0
 8007d80:	e7f6      	b.n	8007d70 <_dtoa_r+0x900>
 8007d82:	9b08      	ldr	r3, [sp, #32]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	dc34      	bgt.n	8007df2 <_dtoa_r+0x982>
 8007d88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	dd31      	ble.n	8007df2 <_dtoa_r+0x982>
 8007d8e:	9b08      	ldr	r3, [sp, #32]
 8007d90:	9306      	str	r3, [sp, #24]
 8007d92:	9b06      	ldr	r3, [sp, #24]
 8007d94:	b963      	cbnz	r3, 8007db0 <_dtoa_r+0x940>
 8007d96:	4621      	mov	r1, r4
 8007d98:	2205      	movs	r2, #5
 8007d9a:	4628      	mov	r0, r5
 8007d9c:	f000 fe16 	bl	80089cc <__multadd>
 8007da0:	4601      	mov	r1, r0
 8007da2:	4604      	mov	r4, r0
 8007da4:	4650      	mov	r0, sl
 8007da6:	f001 f873 	bl	8008e90 <__mcmp>
 8007daa:	2800      	cmp	r0, #0
 8007dac:	f73f adbf 	bgt.w	800792e <_dtoa_r+0x4be>
 8007db0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007db2:	9f03      	ldr	r7, [sp, #12]
 8007db4:	ea6f 0b03 	mvn.w	fp, r3
 8007db8:	f04f 0800 	mov.w	r8, #0
 8007dbc:	4621      	mov	r1, r4
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	f000 fde2 	bl	8008988 <_Bfree>
 8007dc4:	2e00      	cmp	r6, #0
 8007dc6:	f43f aead 	beq.w	8007b24 <_dtoa_r+0x6b4>
 8007dca:	f1b8 0f00 	cmp.w	r8, #0
 8007dce:	d005      	beq.n	8007ddc <_dtoa_r+0x96c>
 8007dd0:	45b0      	cmp	r8, r6
 8007dd2:	d003      	beq.n	8007ddc <_dtoa_r+0x96c>
 8007dd4:	4641      	mov	r1, r8
 8007dd6:	4628      	mov	r0, r5
 8007dd8:	f000 fdd6 	bl	8008988 <_Bfree>
 8007ddc:	4631      	mov	r1, r6
 8007dde:	4628      	mov	r0, r5
 8007de0:	f000 fdd2 	bl	8008988 <_Bfree>
 8007de4:	e69e      	b.n	8007b24 <_dtoa_r+0x6b4>
 8007de6:	2400      	movs	r4, #0
 8007de8:	4626      	mov	r6, r4
 8007dea:	e7e1      	b.n	8007db0 <_dtoa_r+0x940>
 8007dec:	46c3      	mov	fp, r8
 8007dee:	4626      	mov	r6, r4
 8007df0:	e59d      	b.n	800792e <_dtoa_r+0x4be>
 8007df2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f000 80c8 	beq.w	8007f8a <_dtoa_r+0xb1a>
 8007dfa:	9b08      	ldr	r3, [sp, #32]
 8007dfc:	9306      	str	r3, [sp, #24]
 8007dfe:	2f00      	cmp	r7, #0
 8007e00:	dd05      	ble.n	8007e0e <_dtoa_r+0x99e>
 8007e02:	4631      	mov	r1, r6
 8007e04:	463a      	mov	r2, r7
 8007e06:	4628      	mov	r0, r5
 8007e08:	f000 ffd6 	bl	8008db8 <__lshift>
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	f1b8 0f00 	cmp.w	r8, #0
 8007e12:	d05b      	beq.n	8007ecc <_dtoa_r+0xa5c>
 8007e14:	4628      	mov	r0, r5
 8007e16:	6871      	ldr	r1, [r6, #4]
 8007e18:	f000 fd76 	bl	8008908 <_Balloc>
 8007e1c:	4607      	mov	r7, r0
 8007e1e:	b928      	cbnz	r0, 8007e2c <_dtoa_r+0x9bc>
 8007e20:	4602      	mov	r2, r0
 8007e22:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007e26:	4b81      	ldr	r3, [pc, #516]	; (800802c <_dtoa_r+0xbbc>)
 8007e28:	f7ff bb36 	b.w	8007498 <_dtoa_r+0x28>
 8007e2c:	6932      	ldr	r2, [r6, #16]
 8007e2e:	f106 010c 	add.w	r1, r6, #12
 8007e32:	3202      	adds	r2, #2
 8007e34:	0092      	lsls	r2, r2, #2
 8007e36:	300c      	adds	r0, #12
 8007e38:	f7ff fa5b 	bl	80072f2 <memcpy>
 8007e3c:	2201      	movs	r2, #1
 8007e3e:	4639      	mov	r1, r7
 8007e40:	4628      	mov	r0, r5
 8007e42:	f000 ffb9 	bl	8008db8 <__lshift>
 8007e46:	46b0      	mov	r8, r6
 8007e48:	4606      	mov	r6, r0
 8007e4a:	9b03      	ldr	r3, [sp, #12]
 8007e4c:	9a03      	ldr	r2, [sp, #12]
 8007e4e:	3301      	adds	r3, #1
 8007e50:	9308      	str	r3, [sp, #32]
 8007e52:	9b06      	ldr	r3, [sp, #24]
 8007e54:	4413      	add	r3, r2
 8007e56:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e58:	9b04      	ldr	r3, [sp, #16]
 8007e5a:	f003 0301 	and.w	r3, r3, #1
 8007e5e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e60:	9b08      	ldr	r3, [sp, #32]
 8007e62:	4621      	mov	r1, r4
 8007e64:	3b01      	subs	r3, #1
 8007e66:	4650      	mov	r0, sl
 8007e68:	9304      	str	r3, [sp, #16]
 8007e6a:	f7ff fa75 	bl	8007358 <quorem>
 8007e6e:	4641      	mov	r1, r8
 8007e70:	9006      	str	r0, [sp, #24]
 8007e72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007e76:	4650      	mov	r0, sl
 8007e78:	f001 f80a 	bl	8008e90 <__mcmp>
 8007e7c:	4632      	mov	r2, r6
 8007e7e:	9009      	str	r0, [sp, #36]	; 0x24
 8007e80:	4621      	mov	r1, r4
 8007e82:	4628      	mov	r0, r5
 8007e84:	f001 f820 	bl	8008ec8 <__mdiff>
 8007e88:	68c2      	ldr	r2, [r0, #12]
 8007e8a:	4607      	mov	r7, r0
 8007e8c:	bb02      	cbnz	r2, 8007ed0 <_dtoa_r+0xa60>
 8007e8e:	4601      	mov	r1, r0
 8007e90:	4650      	mov	r0, sl
 8007e92:	f000 fffd 	bl	8008e90 <__mcmp>
 8007e96:	4602      	mov	r2, r0
 8007e98:	4639      	mov	r1, r7
 8007e9a:	4628      	mov	r0, r5
 8007e9c:	920c      	str	r2, [sp, #48]	; 0x30
 8007e9e:	f000 fd73 	bl	8008988 <_Bfree>
 8007ea2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ea4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ea6:	9f08      	ldr	r7, [sp, #32]
 8007ea8:	ea43 0102 	orr.w	r1, r3, r2
 8007eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eae:	4319      	orrs	r1, r3
 8007eb0:	d110      	bne.n	8007ed4 <_dtoa_r+0xa64>
 8007eb2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007eb6:	d029      	beq.n	8007f0c <_dtoa_r+0xa9c>
 8007eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	dd02      	ble.n	8007ec4 <_dtoa_r+0xa54>
 8007ebe:	9b06      	ldr	r3, [sp, #24]
 8007ec0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007ec4:	9b04      	ldr	r3, [sp, #16]
 8007ec6:	f883 9000 	strb.w	r9, [r3]
 8007eca:	e777      	b.n	8007dbc <_dtoa_r+0x94c>
 8007ecc:	4630      	mov	r0, r6
 8007ece:	e7ba      	b.n	8007e46 <_dtoa_r+0x9d6>
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	e7e1      	b.n	8007e98 <_dtoa_r+0xa28>
 8007ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	db04      	blt.n	8007ee4 <_dtoa_r+0xa74>
 8007eda:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007edc:	430b      	orrs	r3, r1
 8007ede:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007ee0:	430b      	orrs	r3, r1
 8007ee2:	d120      	bne.n	8007f26 <_dtoa_r+0xab6>
 8007ee4:	2a00      	cmp	r2, #0
 8007ee6:	dded      	ble.n	8007ec4 <_dtoa_r+0xa54>
 8007ee8:	4651      	mov	r1, sl
 8007eea:	2201      	movs	r2, #1
 8007eec:	4628      	mov	r0, r5
 8007eee:	f000 ff63 	bl	8008db8 <__lshift>
 8007ef2:	4621      	mov	r1, r4
 8007ef4:	4682      	mov	sl, r0
 8007ef6:	f000 ffcb 	bl	8008e90 <__mcmp>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	dc03      	bgt.n	8007f06 <_dtoa_r+0xa96>
 8007efe:	d1e1      	bne.n	8007ec4 <_dtoa_r+0xa54>
 8007f00:	f019 0f01 	tst.w	r9, #1
 8007f04:	d0de      	beq.n	8007ec4 <_dtoa_r+0xa54>
 8007f06:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f0a:	d1d8      	bne.n	8007ebe <_dtoa_r+0xa4e>
 8007f0c:	2339      	movs	r3, #57	; 0x39
 8007f0e:	9a04      	ldr	r2, [sp, #16]
 8007f10:	7013      	strb	r3, [r2, #0]
 8007f12:	463b      	mov	r3, r7
 8007f14:	461f      	mov	r7, r3
 8007f16:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	2a39      	cmp	r2, #57	; 0x39
 8007f1e:	d06b      	beq.n	8007ff8 <_dtoa_r+0xb88>
 8007f20:	3201      	adds	r2, #1
 8007f22:	701a      	strb	r2, [r3, #0]
 8007f24:	e74a      	b.n	8007dbc <_dtoa_r+0x94c>
 8007f26:	2a00      	cmp	r2, #0
 8007f28:	dd07      	ble.n	8007f3a <_dtoa_r+0xaca>
 8007f2a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007f2e:	d0ed      	beq.n	8007f0c <_dtoa_r+0xa9c>
 8007f30:	9a04      	ldr	r2, [sp, #16]
 8007f32:	f109 0301 	add.w	r3, r9, #1
 8007f36:	7013      	strb	r3, [r2, #0]
 8007f38:	e740      	b.n	8007dbc <_dtoa_r+0x94c>
 8007f3a:	9b08      	ldr	r3, [sp, #32]
 8007f3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f3e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d042      	beq.n	8007fcc <_dtoa_r+0xb5c>
 8007f46:	4651      	mov	r1, sl
 8007f48:	2300      	movs	r3, #0
 8007f4a:	220a      	movs	r2, #10
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	f000 fd3d 	bl	80089cc <__multadd>
 8007f52:	45b0      	cmp	r8, r6
 8007f54:	4682      	mov	sl, r0
 8007f56:	f04f 0300 	mov.w	r3, #0
 8007f5a:	f04f 020a 	mov.w	r2, #10
 8007f5e:	4641      	mov	r1, r8
 8007f60:	4628      	mov	r0, r5
 8007f62:	d107      	bne.n	8007f74 <_dtoa_r+0xb04>
 8007f64:	f000 fd32 	bl	80089cc <__multadd>
 8007f68:	4680      	mov	r8, r0
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	9b08      	ldr	r3, [sp, #32]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	9308      	str	r3, [sp, #32]
 8007f72:	e775      	b.n	8007e60 <_dtoa_r+0x9f0>
 8007f74:	f000 fd2a 	bl	80089cc <__multadd>
 8007f78:	4631      	mov	r1, r6
 8007f7a:	4680      	mov	r8, r0
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	220a      	movs	r2, #10
 8007f80:	4628      	mov	r0, r5
 8007f82:	f000 fd23 	bl	80089cc <__multadd>
 8007f86:	4606      	mov	r6, r0
 8007f88:	e7f0      	b.n	8007f6c <_dtoa_r+0xafc>
 8007f8a:	9b08      	ldr	r3, [sp, #32]
 8007f8c:	9306      	str	r3, [sp, #24]
 8007f8e:	9f03      	ldr	r7, [sp, #12]
 8007f90:	4621      	mov	r1, r4
 8007f92:	4650      	mov	r0, sl
 8007f94:	f7ff f9e0 	bl	8007358 <quorem>
 8007f98:	9b03      	ldr	r3, [sp, #12]
 8007f9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007f9e:	f807 9b01 	strb.w	r9, [r7], #1
 8007fa2:	1afa      	subs	r2, r7, r3
 8007fa4:	9b06      	ldr	r3, [sp, #24]
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	dd07      	ble.n	8007fba <_dtoa_r+0xb4a>
 8007faa:	4651      	mov	r1, sl
 8007fac:	2300      	movs	r3, #0
 8007fae:	220a      	movs	r2, #10
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	f000 fd0b 	bl	80089cc <__multadd>
 8007fb6:	4682      	mov	sl, r0
 8007fb8:	e7ea      	b.n	8007f90 <_dtoa_r+0xb20>
 8007fba:	9b06      	ldr	r3, [sp, #24]
 8007fbc:	f04f 0800 	mov.w	r8, #0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	bfcc      	ite	gt
 8007fc4:	461f      	movgt	r7, r3
 8007fc6:	2701      	movle	r7, #1
 8007fc8:	9b03      	ldr	r3, [sp, #12]
 8007fca:	441f      	add	r7, r3
 8007fcc:	4651      	mov	r1, sl
 8007fce:	2201      	movs	r2, #1
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	f000 fef1 	bl	8008db8 <__lshift>
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	4682      	mov	sl, r0
 8007fda:	f000 ff59 	bl	8008e90 <__mcmp>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	dc97      	bgt.n	8007f12 <_dtoa_r+0xaa2>
 8007fe2:	d102      	bne.n	8007fea <_dtoa_r+0xb7a>
 8007fe4:	f019 0f01 	tst.w	r9, #1
 8007fe8:	d193      	bne.n	8007f12 <_dtoa_r+0xaa2>
 8007fea:	463b      	mov	r3, r7
 8007fec:	461f      	mov	r7, r3
 8007fee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ff2:	2a30      	cmp	r2, #48	; 0x30
 8007ff4:	d0fa      	beq.n	8007fec <_dtoa_r+0xb7c>
 8007ff6:	e6e1      	b.n	8007dbc <_dtoa_r+0x94c>
 8007ff8:	9a03      	ldr	r2, [sp, #12]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d18a      	bne.n	8007f14 <_dtoa_r+0xaa4>
 8007ffe:	2331      	movs	r3, #49	; 0x31
 8008000:	f10b 0b01 	add.w	fp, fp, #1
 8008004:	e797      	b.n	8007f36 <_dtoa_r+0xac6>
 8008006:	4b0a      	ldr	r3, [pc, #40]	; (8008030 <_dtoa_r+0xbc0>)
 8008008:	f7ff ba9f 	b.w	800754a <_dtoa_r+0xda>
 800800c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800800e:	2b00      	cmp	r3, #0
 8008010:	f47f aa77 	bne.w	8007502 <_dtoa_r+0x92>
 8008014:	4b07      	ldr	r3, [pc, #28]	; (8008034 <_dtoa_r+0xbc4>)
 8008016:	f7ff ba98 	b.w	800754a <_dtoa_r+0xda>
 800801a:	9b06      	ldr	r3, [sp, #24]
 800801c:	2b00      	cmp	r3, #0
 800801e:	dcb6      	bgt.n	8007f8e <_dtoa_r+0xb1e>
 8008020:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008022:	2b02      	cmp	r3, #2
 8008024:	f73f aeb5 	bgt.w	8007d92 <_dtoa_r+0x922>
 8008028:	e7b1      	b.n	8007f8e <_dtoa_r+0xb1e>
 800802a:	bf00      	nop
 800802c:	08009c27 	.word	0x08009c27
 8008030:	08009ae9 	.word	0x08009ae9
 8008034:	08009bc2 	.word	0x08009bc2

08008038 <_free_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4605      	mov	r5, r0
 800803c:	2900      	cmp	r1, #0
 800803e:	d040      	beq.n	80080c2 <_free_r+0x8a>
 8008040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008044:	1f0c      	subs	r4, r1, #4
 8008046:	2b00      	cmp	r3, #0
 8008048:	bfb8      	it	lt
 800804a:	18e4      	addlt	r4, r4, r3
 800804c:	f000 fc50 	bl	80088f0 <__malloc_lock>
 8008050:	4a1c      	ldr	r2, [pc, #112]	; (80080c4 <_free_r+0x8c>)
 8008052:	6813      	ldr	r3, [r2, #0]
 8008054:	b933      	cbnz	r3, 8008064 <_free_r+0x2c>
 8008056:	6063      	str	r3, [r4, #4]
 8008058:	6014      	str	r4, [r2, #0]
 800805a:	4628      	mov	r0, r5
 800805c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008060:	f000 bc4c 	b.w	80088fc <__malloc_unlock>
 8008064:	42a3      	cmp	r3, r4
 8008066:	d908      	bls.n	800807a <_free_r+0x42>
 8008068:	6820      	ldr	r0, [r4, #0]
 800806a:	1821      	adds	r1, r4, r0
 800806c:	428b      	cmp	r3, r1
 800806e:	bf01      	itttt	eq
 8008070:	6819      	ldreq	r1, [r3, #0]
 8008072:	685b      	ldreq	r3, [r3, #4]
 8008074:	1809      	addeq	r1, r1, r0
 8008076:	6021      	streq	r1, [r4, #0]
 8008078:	e7ed      	b.n	8008056 <_free_r+0x1e>
 800807a:	461a      	mov	r2, r3
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	b10b      	cbz	r3, 8008084 <_free_r+0x4c>
 8008080:	42a3      	cmp	r3, r4
 8008082:	d9fa      	bls.n	800807a <_free_r+0x42>
 8008084:	6811      	ldr	r1, [r2, #0]
 8008086:	1850      	adds	r0, r2, r1
 8008088:	42a0      	cmp	r0, r4
 800808a:	d10b      	bne.n	80080a4 <_free_r+0x6c>
 800808c:	6820      	ldr	r0, [r4, #0]
 800808e:	4401      	add	r1, r0
 8008090:	1850      	adds	r0, r2, r1
 8008092:	4283      	cmp	r3, r0
 8008094:	6011      	str	r1, [r2, #0]
 8008096:	d1e0      	bne.n	800805a <_free_r+0x22>
 8008098:	6818      	ldr	r0, [r3, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	4408      	add	r0, r1
 800809e:	6010      	str	r0, [r2, #0]
 80080a0:	6053      	str	r3, [r2, #4]
 80080a2:	e7da      	b.n	800805a <_free_r+0x22>
 80080a4:	d902      	bls.n	80080ac <_free_r+0x74>
 80080a6:	230c      	movs	r3, #12
 80080a8:	602b      	str	r3, [r5, #0]
 80080aa:	e7d6      	b.n	800805a <_free_r+0x22>
 80080ac:	6820      	ldr	r0, [r4, #0]
 80080ae:	1821      	adds	r1, r4, r0
 80080b0:	428b      	cmp	r3, r1
 80080b2:	bf01      	itttt	eq
 80080b4:	6819      	ldreq	r1, [r3, #0]
 80080b6:	685b      	ldreq	r3, [r3, #4]
 80080b8:	1809      	addeq	r1, r1, r0
 80080ba:	6021      	streq	r1, [r4, #0]
 80080bc:	6063      	str	r3, [r4, #4]
 80080be:	6054      	str	r4, [r2, #4]
 80080c0:	e7cb      	b.n	800805a <_free_r+0x22>
 80080c2:	bd38      	pop	{r3, r4, r5, pc}
 80080c4:	200023dc 	.word	0x200023dc

080080c8 <rshift>:
 80080c8:	6903      	ldr	r3, [r0, #16]
 80080ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80080ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80080d2:	f100 0414 	add.w	r4, r0, #20
 80080d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80080da:	dd46      	ble.n	800816a <rshift+0xa2>
 80080dc:	f011 011f 	ands.w	r1, r1, #31
 80080e0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80080e4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80080e8:	d10c      	bne.n	8008104 <rshift+0x3c>
 80080ea:	4629      	mov	r1, r5
 80080ec:	f100 0710 	add.w	r7, r0, #16
 80080f0:	42b1      	cmp	r1, r6
 80080f2:	d335      	bcc.n	8008160 <rshift+0x98>
 80080f4:	1a9b      	subs	r3, r3, r2
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	1eea      	subs	r2, r5, #3
 80080fa:	4296      	cmp	r6, r2
 80080fc:	bf38      	it	cc
 80080fe:	2300      	movcc	r3, #0
 8008100:	4423      	add	r3, r4
 8008102:	e015      	b.n	8008130 <rshift+0x68>
 8008104:	46a1      	mov	r9, r4
 8008106:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800810a:	f1c1 0820 	rsb	r8, r1, #32
 800810e:	40cf      	lsrs	r7, r1
 8008110:	f105 0e04 	add.w	lr, r5, #4
 8008114:	4576      	cmp	r6, lr
 8008116:	46f4      	mov	ip, lr
 8008118:	d816      	bhi.n	8008148 <rshift+0x80>
 800811a:	1a9a      	subs	r2, r3, r2
 800811c:	0092      	lsls	r2, r2, #2
 800811e:	3a04      	subs	r2, #4
 8008120:	3501      	adds	r5, #1
 8008122:	42ae      	cmp	r6, r5
 8008124:	bf38      	it	cc
 8008126:	2200      	movcc	r2, #0
 8008128:	18a3      	adds	r3, r4, r2
 800812a:	50a7      	str	r7, [r4, r2]
 800812c:	b107      	cbz	r7, 8008130 <rshift+0x68>
 800812e:	3304      	adds	r3, #4
 8008130:	42a3      	cmp	r3, r4
 8008132:	eba3 0204 	sub.w	r2, r3, r4
 8008136:	bf08      	it	eq
 8008138:	2300      	moveq	r3, #0
 800813a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800813e:	6102      	str	r2, [r0, #16]
 8008140:	bf08      	it	eq
 8008142:	6143      	streq	r3, [r0, #20]
 8008144:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008148:	f8dc c000 	ldr.w	ip, [ip]
 800814c:	fa0c fc08 	lsl.w	ip, ip, r8
 8008150:	ea4c 0707 	orr.w	r7, ip, r7
 8008154:	f849 7b04 	str.w	r7, [r9], #4
 8008158:	f85e 7b04 	ldr.w	r7, [lr], #4
 800815c:	40cf      	lsrs	r7, r1
 800815e:	e7d9      	b.n	8008114 <rshift+0x4c>
 8008160:	f851 cb04 	ldr.w	ip, [r1], #4
 8008164:	f847 cf04 	str.w	ip, [r7, #4]!
 8008168:	e7c2      	b.n	80080f0 <rshift+0x28>
 800816a:	4623      	mov	r3, r4
 800816c:	e7e0      	b.n	8008130 <rshift+0x68>

0800816e <__hexdig_fun>:
 800816e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008172:	2b09      	cmp	r3, #9
 8008174:	d802      	bhi.n	800817c <__hexdig_fun+0xe>
 8008176:	3820      	subs	r0, #32
 8008178:	b2c0      	uxtb	r0, r0
 800817a:	4770      	bx	lr
 800817c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008180:	2b05      	cmp	r3, #5
 8008182:	d801      	bhi.n	8008188 <__hexdig_fun+0x1a>
 8008184:	3847      	subs	r0, #71	; 0x47
 8008186:	e7f7      	b.n	8008178 <__hexdig_fun+0xa>
 8008188:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800818c:	2b05      	cmp	r3, #5
 800818e:	d801      	bhi.n	8008194 <__hexdig_fun+0x26>
 8008190:	3827      	subs	r0, #39	; 0x27
 8008192:	e7f1      	b.n	8008178 <__hexdig_fun+0xa>
 8008194:	2000      	movs	r0, #0
 8008196:	4770      	bx	lr

08008198 <__gethex>:
 8008198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800819c:	4681      	mov	r9, r0
 800819e:	468a      	mov	sl, r1
 80081a0:	4617      	mov	r7, r2
 80081a2:	680a      	ldr	r2, [r1, #0]
 80081a4:	b085      	sub	sp, #20
 80081a6:	f102 0b02 	add.w	fp, r2, #2
 80081aa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80081ae:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80081b2:	9302      	str	r3, [sp, #8]
 80081b4:	32fe      	adds	r2, #254	; 0xfe
 80081b6:	eb02 030b 	add.w	r3, r2, fp
 80081ba:	46d8      	mov	r8, fp
 80081bc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80081c0:	9301      	str	r3, [sp, #4]
 80081c2:	2830      	cmp	r0, #48	; 0x30
 80081c4:	d0f7      	beq.n	80081b6 <__gethex+0x1e>
 80081c6:	f7ff ffd2 	bl	800816e <__hexdig_fun>
 80081ca:	4604      	mov	r4, r0
 80081cc:	2800      	cmp	r0, #0
 80081ce:	d138      	bne.n	8008242 <__gethex+0xaa>
 80081d0:	2201      	movs	r2, #1
 80081d2:	4640      	mov	r0, r8
 80081d4:	49a7      	ldr	r1, [pc, #668]	; (8008474 <__gethex+0x2dc>)
 80081d6:	f7fe ff6f 	bl	80070b8 <strncmp>
 80081da:	4606      	mov	r6, r0
 80081dc:	2800      	cmp	r0, #0
 80081de:	d169      	bne.n	80082b4 <__gethex+0x11c>
 80081e0:	f898 0001 	ldrb.w	r0, [r8, #1]
 80081e4:	465d      	mov	r5, fp
 80081e6:	f7ff ffc2 	bl	800816e <__hexdig_fun>
 80081ea:	2800      	cmp	r0, #0
 80081ec:	d064      	beq.n	80082b8 <__gethex+0x120>
 80081ee:	465a      	mov	r2, fp
 80081f0:	7810      	ldrb	r0, [r2, #0]
 80081f2:	4690      	mov	r8, r2
 80081f4:	2830      	cmp	r0, #48	; 0x30
 80081f6:	f102 0201 	add.w	r2, r2, #1
 80081fa:	d0f9      	beq.n	80081f0 <__gethex+0x58>
 80081fc:	f7ff ffb7 	bl	800816e <__hexdig_fun>
 8008200:	2301      	movs	r3, #1
 8008202:	fab0 f480 	clz	r4, r0
 8008206:	465e      	mov	r6, fp
 8008208:	0964      	lsrs	r4, r4, #5
 800820a:	9301      	str	r3, [sp, #4]
 800820c:	4642      	mov	r2, r8
 800820e:	4615      	mov	r5, r2
 8008210:	7828      	ldrb	r0, [r5, #0]
 8008212:	3201      	adds	r2, #1
 8008214:	f7ff ffab 	bl	800816e <__hexdig_fun>
 8008218:	2800      	cmp	r0, #0
 800821a:	d1f8      	bne.n	800820e <__gethex+0x76>
 800821c:	2201      	movs	r2, #1
 800821e:	4628      	mov	r0, r5
 8008220:	4994      	ldr	r1, [pc, #592]	; (8008474 <__gethex+0x2dc>)
 8008222:	f7fe ff49 	bl	80070b8 <strncmp>
 8008226:	b978      	cbnz	r0, 8008248 <__gethex+0xb0>
 8008228:	b946      	cbnz	r6, 800823c <__gethex+0xa4>
 800822a:	1c6e      	adds	r6, r5, #1
 800822c:	4632      	mov	r2, r6
 800822e:	4615      	mov	r5, r2
 8008230:	7828      	ldrb	r0, [r5, #0]
 8008232:	3201      	adds	r2, #1
 8008234:	f7ff ff9b 	bl	800816e <__hexdig_fun>
 8008238:	2800      	cmp	r0, #0
 800823a:	d1f8      	bne.n	800822e <__gethex+0x96>
 800823c:	1b73      	subs	r3, r6, r5
 800823e:	009e      	lsls	r6, r3, #2
 8008240:	e004      	b.n	800824c <__gethex+0xb4>
 8008242:	2400      	movs	r4, #0
 8008244:	4626      	mov	r6, r4
 8008246:	e7e1      	b.n	800820c <__gethex+0x74>
 8008248:	2e00      	cmp	r6, #0
 800824a:	d1f7      	bne.n	800823c <__gethex+0xa4>
 800824c:	782b      	ldrb	r3, [r5, #0]
 800824e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008252:	2b50      	cmp	r3, #80	; 0x50
 8008254:	d13d      	bne.n	80082d2 <__gethex+0x13a>
 8008256:	786b      	ldrb	r3, [r5, #1]
 8008258:	2b2b      	cmp	r3, #43	; 0x2b
 800825a:	d02f      	beq.n	80082bc <__gethex+0x124>
 800825c:	2b2d      	cmp	r3, #45	; 0x2d
 800825e:	d031      	beq.n	80082c4 <__gethex+0x12c>
 8008260:	f04f 0b00 	mov.w	fp, #0
 8008264:	1c69      	adds	r1, r5, #1
 8008266:	7808      	ldrb	r0, [r1, #0]
 8008268:	f7ff ff81 	bl	800816e <__hexdig_fun>
 800826c:	1e42      	subs	r2, r0, #1
 800826e:	b2d2      	uxtb	r2, r2
 8008270:	2a18      	cmp	r2, #24
 8008272:	d82e      	bhi.n	80082d2 <__gethex+0x13a>
 8008274:	f1a0 0210 	sub.w	r2, r0, #16
 8008278:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800827c:	f7ff ff77 	bl	800816e <__hexdig_fun>
 8008280:	f100 3cff 	add.w	ip, r0, #4294967295
 8008284:	fa5f fc8c 	uxtb.w	ip, ip
 8008288:	f1bc 0f18 	cmp.w	ip, #24
 800828c:	d91d      	bls.n	80082ca <__gethex+0x132>
 800828e:	f1bb 0f00 	cmp.w	fp, #0
 8008292:	d000      	beq.n	8008296 <__gethex+0xfe>
 8008294:	4252      	negs	r2, r2
 8008296:	4416      	add	r6, r2
 8008298:	f8ca 1000 	str.w	r1, [sl]
 800829c:	b1dc      	cbz	r4, 80082d6 <__gethex+0x13e>
 800829e:	9b01      	ldr	r3, [sp, #4]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	bf14      	ite	ne
 80082a4:	f04f 0800 	movne.w	r8, #0
 80082a8:	f04f 0806 	moveq.w	r8, #6
 80082ac:	4640      	mov	r0, r8
 80082ae:	b005      	add	sp, #20
 80082b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b4:	4645      	mov	r5, r8
 80082b6:	4626      	mov	r6, r4
 80082b8:	2401      	movs	r4, #1
 80082ba:	e7c7      	b.n	800824c <__gethex+0xb4>
 80082bc:	f04f 0b00 	mov.w	fp, #0
 80082c0:	1ca9      	adds	r1, r5, #2
 80082c2:	e7d0      	b.n	8008266 <__gethex+0xce>
 80082c4:	f04f 0b01 	mov.w	fp, #1
 80082c8:	e7fa      	b.n	80082c0 <__gethex+0x128>
 80082ca:	230a      	movs	r3, #10
 80082cc:	fb03 0002 	mla	r0, r3, r2, r0
 80082d0:	e7d0      	b.n	8008274 <__gethex+0xdc>
 80082d2:	4629      	mov	r1, r5
 80082d4:	e7e0      	b.n	8008298 <__gethex+0x100>
 80082d6:	4621      	mov	r1, r4
 80082d8:	eba5 0308 	sub.w	r3, r5, r8
 80082dc:	3b01      	subs	r3, #1
 80082de:	2b07      	cmp	r3, #7
 80082e0:	dc0a      	bgt.n	80082f8 <__gethex+0x160>
 80082e2:	4648      	mov	r0, r9
 80082e4:	f000 fb10 	bl	8008908 <_Balloc>
 80082e8:	4604      	mov	r4, r0
 80082ea:	b940      	cbnz	r0, 80082fe <__gethex+0x166>
 80082ec:	4602      	mov	r2, r0
 80082ee:	21e4      	movs	r1, #228	; 0xe4
 80082f0:	4b61      	ldr	r3, [pc, #388]	; (8008478 <__gethex+0x2e0>)
 80082f2:	4862      	ldr	r0, [pc, #392]	; (800847c <__gethex+0x2e4>)
 80082f4:	f7ff f812 	bl	800731c <__assert_func>
 80082f8:	3101      	adds	r1, #1
 80082fa:	105b      	asrs	r3, r3, #1
 80082fc:	e7ef      	b.n	80082de <__gethex+0x146>
 80082fe:	2300      	movs	r3, #0
 8008300:	469b      	mov	fp, r3
 8008302:	f100 0a14 	add.w	sl, r0, #20
 8008306:	f8cd a004 	str.w	sl, [sp, #4]
 800830a:	45a8      	cmp	r8, r5
 800830c:	d344      	bcc.n	8008398 <__gethex+0x200>
 800830e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008312:	4658      	mov	r0, fp
 8008314:	f848 bb04 	str.w	fp, [r8], #4
 8008318:	eba8 080a 	sub.w	r8, r8, sl
 800831c:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8008320:	6122      	str	r2, [r4, #16]
 8008322:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8008326:	f000 fbe1 	bl	8008aec <__hi0bits>
 800832a:	683d      	ldr	r5, [r7, #0]
 800832c:	eba8 0800 	sub.w	r8, r8, r0
 8008330:	45a8      	cmp	r8, r5
 8008332:	dd59      	ble.n	80083e8 <__gethex+0x250>
 8008334:	eba8 0805 	sub.w	r8, r8, r5
 8008338:	4641      	mov	r1, r8
 800833a:	4620      	mov	r0, r4
 800833c:	f000 ff5f 	bl	80091fe <__any_on>
 8008340:	4683      	mov	fp, r0
 8008342:	b1b8      	cbz	r0, 8008374 <__gethex+0x1dc>
 8008344:	f04f 0b01 	mov.w	fp, #1
 8008348:	f108 33ff 	add.w	r3, r8, #4294967295
 800834c:	1159      	asrs	r1, r3, #5
 800834e:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008352:	f003 021f 	and.w	r2, r3, #31
 8008356:	fa0b f202 	lsl.w	r2, fp, r2
 800835a:	420a      	tst	r2, r1
 800835c:	d00a      	beq.n	8008374 <__gethex+0x1dc>
 800835e:	455b      	cmp	r3, fp
 8008360:	dd06      	ble.n	8008370 <__gethex+0x1d8>
 8008362:	4620      	mov	r0, r4
 8008364:	f1a8 0102 	sub.w	r1, r8, #2
 8008368:	f000 ff49 	bl	80091fe <__any_on>
 800836c:	2800      	cmp	r0, #0
 800836e:	d138      	bne.n	80083e2 <__gethex+0x24a>
 8008370:	f04f 0b02 	mov.w	fp, #2
 8008374:	4641      	mov	r1, r8
 8008376:	4620      	mov	r0, r4
 8008378:	f7ff fea6 	bl	80080c8 <rshift>
 800837c:	4446      	add	r6, r8
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	42b3      	cmp	r3, r6
 8008382:	da41      	bge.n	8008408 <__gethex+0x270>
 8008384:	4621      	mov	r1, r4
 8008386:	4648      	mov	r0, r9
 8008388:	f000 fafe 	bl	8008988 <_Bfree>
 800838c:	2300      	movs	r3, #0
 800838e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008390:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008394:	6013      	str	r3, [r2, #0]
 8008396:	e789      	b.n	80082ac <__gethex+0x114>
 8008398:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800839c:	2a2e      	cmp	r2, #46	; 0x2e
 800839e:	d014      	beq.n	80083ca <__gethex+0x232>
 80083a0:	2b20      	cmp	r3, #32
 80083a2:	d106      	bne.n	80083b2 <__gethex+0x21a>
 80083a4:	9b01      	ldr	r3, [sp, #4]
 80083a6:	f843 bb04 	str.w	fp, [r3], #4
 80083aa:	f04f 0b00 	mov.w	fp, #0
 80083ae:	9301      	str	r3, [sp, #4]
 80083b0:	465b      	mov	r3, fp
 80083b2:	7828      	ldrb	r0, [r5, #0]
 80083b4:	9303      	str	r3, [sp, #12]
 80083b6:	f7ff feda 	bl	800816e <__hexdig_fun>
 80083ba:	9b03      	ldr	r3, [sp, #12]
 80083bc:	f000 000f 	and.w	r0, r0, #15
 80083c0:	4098      	lsls	r0, r3
 80083c2:	ea4b 0b00 	orr.w	fp, fp, r0
 80083c6:	3304      	adds	r3, #4
 80083c8:	e79f      	b.n	800830a <__gethex+0x172>
 80083ca:	45a8      	cmp	r8, r5
 80083cc:	d8e8      	bhi.n	80083a0 <__gethex+0x208>
 80083ce:	2201      	movs	r2, #1
 80083d0:	4628      	mov	r0, r5
 80083d2:	4928      	ldr	r1, [pc, #160]	; (8008474 <__gethex+0x2dc>)
 80083d4:	9303      	str	r3, [sp, #12]
 80083d6:	f7fe fe6f 	bl	80070b8 <strncmp>
 80083da:	9b03      	ldr	r3, [sp, #12]
 80083dc:	2800      	cmp	r0, #0
 80083de:	d1df      	bne.n	80083a0 <__gethex+0x208>
 80083e0:	e793      	b.n	800830a <__gethex+0x172>
 80083e2:	f04f 0b03 	mov.w	fp, #3
 80083e6:	e7c5      	b.n	8008374 <__gethex+0x1dc>
 80083e8:	da0b      	bge.n	8008402 <__gethex+0x26a>
 80083ea:	eba5 0808 	sub.w	r8, r5, r8
 80083ee:	4621      	mov	r1, r4
 80083f0:	4642      	mov	r2, r8
 80083f2:	4648      	mov	r0, r9
 80083f4:	f000 fce0 	bl	8008db8 <__lshift>
 80083f8:	4604      	mov	r4, r0
 80083fa:	eba6 0608 	sub.w	r6, r6, r8
 80083fe:	f100 0a14 	add.w	sl, r0, #20
 8008402:	f04f 0b00 	mov.w	fp, #0
 8008406:	e7ba      	b.n	800837e <__gethex+0x1e6>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	42b3      	cmp	r3, r6
 800840c:	dd74      	ble.n	80084f8 <__gethex+0x360>
 800840e:	1b9e      	subs	r6, r3, r6
 8008410:	42b5      	cmp	r5, r6
 8008412:	dc35      	bgt.n	8008480 <__gethex+0x2e8>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b02      	cmp	r3, #2
 8008418:	d023      	beq.n	8008462 <__gethex+0x2ca>
 800841a:	2b03      	cmp	r3, #3
 800841c:	d025      	beq.n	800846a <__gethex+0x2d2>
 800841e:	2b01      	cmp	r3, #1
 8008420:	d115      	bne.n	800844e <__gethex+0x2b6>
 8008422:	42b5      	cmp	r5, r6
 8008424:	d113      	bne.n	800844e <__gethex+0x2b6>
 8008426:	2d01      	cmp	r5, #1
 8008428:	d10b      	bne.n	8008442 <__gethex+0x2aa>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	9a02      	ldr	r2, [sp, #8]
 800842e:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008432:	6013      	str	r3, [r2, #0]
 8008434:	2301      	movs	r3, #1
 8008436:	6123      	str	r3, [r4, #16]
 8008438:	f8ca 3000 	str.w	r3, [sl]
 800843c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800843e:	601c      	str	r4, [r3, #0]
 8008440:	e734      	b.n	80082ac <__gethex+0x114>
 8008442:	4620      	mov	r0, r4
 8008444:	1e69      	subs	r1, r5, #1
 8008446:	f000 feda 	bl	80091fe <__any_on>
 800844a:	2800      	cmp	r0, #0
 800844c:	d1ed      	bne.n	800842a <__gethex+0x292>
 800844e:	4621      	mov	r1, r4
 8008450:	4648      	mov	r0, r9
 8008452:	f000 fa99 	bl	8008988 <_Bfree>
 8008456:	2300      	movs	r3, #0
 8008458:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800845a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800845e:	6013      	str	r3, [r2, #0]
 8008460:	e724      	b.n	80082ac <__gethex+0x114>
 8008462:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008464:	2b00      	cmp	r3, #0
 8008466:	d1f2      	bne.n	800844e <__gethex+0x2b6>
 8008468:	e7df      	b.n	800842a <__gethex+0x292>
 800846a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800846c:	2b00      	cmp	r3, #0
 800846e:	d1dc      	bne.n	800842a <__gethex+0x292>
 8008470:	e7ed      	b.n	800844e <__gethex+0x2b6>
 8008472:	bf00      	nop
 8008474:	08009982 	.word	0x08009982
 8008478:	08009c27 	.word	0x08009c27
 800847c:	08009c38 	.word	0x08009c38
 8008480:	f106 38ff 	add.w	r8, r6, #4294967295
 8008484:	f1bb 0f00 	cmp.w	fp, #0
 8008488:	d133      	bne.n	80084f2 <__gethex+0x35a>
 800848a:	f1b8 0f00 	cmp.w	r8, #0
 800848e:	d004      	beq.n	800849a <__gethex+0x302>
 8008490:	4641      	mov	r1, r8
 8008492:	4620      	mov	r0, r4
 8008494:	f000 feb3 	bl	80091fe <__any_on>
 8008498:	4683      	mov	fp, r0
 800849a:	2301      	movs	r3, #1
 800849c:	ea4f 1268 	mov.w	r2, r8, asr #5
 80084a0:	f008 081f 	and.w	r8, r8, #31
 80084a4:	fa03 f308 	lsl.w	r3, r3, r8
 80084a8:	f04f 0802 	mov.w	r8, #2
 80084ac:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80084b0:	4631      	mov	r1, r6
 80084b2:	4213      	tst	r3, r2
 80084b4:	4620      	mov	r0, r4
 80084b6:	bf18      	it	ne
 80084b8:	f04b 0b02 	orrne.w	fp, fp, #2
 80084bc:	1bad      	subs	r5, r5, r6
 80084be:	f7ff fe03 	bl	80080c8 <rshift>
 80084c2:	687e      	ldr	r6, [r7, #4]
 80084c4:	f1bb 0f00 	cmp.w	fp, #0
 80084c8:	d04a      	beq.n	8008560 <__gethex+0x3c8>
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2b02      	cmp	r3, #2
 80084ce:	d016      	beq.n	80084fe <__gethex+0x366>
 80084d0:	2b03      	cmp	r3, #3
 80084d2:	d018      	beq.n	8008506 <__gethex+0x36e>
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d109      	bne.n	80084ec <__gethex+0x354>
 80084d8:	f01b 0f02 	tst.w	fp, #2
 80084dc:	d006      	beq.n	80084ec <__gethex+0x354>
 80084de:	f8da 3000 	ldr.w	r3, [sl]
 80084e2:	ea4b 0b03 	orr.w	fp, fp, r3
 80084e6:	f01b 0f01 	tst.w	fp, #1
 80084ea:	d10f      	bne.n	800850c <__gethex+0x374>
 80084ec:	f048 0810 	orr.w	r8, r8, #16
 80084f0:	e036      	b.n	8008560 <__gethex+0x3c8>
 80084f2:	f04f 0b01 	mov.w	fp, #1
 80084f6:	e7d0      	b.n	800849a <__gethex+0x302>
 80084f8:	f04f 0801 	mov.w	r8, #1
 80084fc:	e7e2      	b.n	80084c4 <__gethex+0x32c>
 80084fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008500:	f1c3 0301 	rsb	r3, r3, #1
 8008504:	930f      	str	r3, [sp, #60]	; 0x3c
 8008506:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008508:	2b00      	cmp	r3, #0
 800850a:	d0ef      	beq.n	80084ec <__gethex+0x354>
 800850c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008510:	f104 0214 	add.w	r2, r4, #20
 8008514:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8008518:	9301      	str	r3, [sp, #4]
 800851a:	2300      	movs	r3, #0
 800851c:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008520:	4694      	mov	ip, r2
 8008522:	f852 1b04 	ldr.w	r1, [r2], #4
 8008526:	f1b1 3fff 	cmp.w	r1, #4294967295
 800852a:	d01e      	beq.n	800856a <__gethex+0x3d2>
 800852c:	3101      	adds	r1, #1
 800852e:	f8cc 1000 	str.w	r1, [ip]
 8008532:	f1b8 0f02 	cmp.w	r8, #2
 8008536:	f104 0214 	add.w	r2, r4, #20
 800853a:	d13d      	bne.n	80085b8 <__gethex+0x420>
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	3b01      	subs	r3, #1
 8008540:	42ab      	cmp	r3, r5
 8008542:	d10b      	bne.n	800855c <__gethex+0x3c4>
 8008544:	2301      	movs	r3, #1
 8008546:	1169      	asrs	r1, r5, #5
 8008548:	f005 051f 	and.w	r5, r5, #31
 800854c:	fa03 f505 	lsl.w	r5, r3, r5
 8008550:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008554:	421d      	tst	r5, r3
 8008556:	bf18      	it	ne
 8008558:	f04f 0801 	movne.w	r8, #1
 800855c:	f048 0820 	orr.w	r8, r8, #32
 8008560:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008562:	601c      	str	r4, [r3, #0]
 8008564:	9b02      	ldr	r3, [sp, #8]
 8008566:	601e      	str	r6, [r3, #0]
 8008568:	e6a0      	b.n	80082ac <__gethex+0x114>
 800856a:	4290      	cmp	r0, r2
 800856c:	f842 3c04 	str.w	r3, [r2, #-4]
 8008570:	d8d6      	bhi.n	8008520 <__gethex+0x388>
 8008572:	68a2      	ldr	r2, [r4, #8]
 8008574:	4593      	cmp	fp, r2
 8008576:	db17      	blt.n	80085a8 <__gethex+0x410>
 8008578:	6861      	ldr	r1, [r4, #4]
 800857a:	4648      	mov	r0, r9
 800857c:	3101      	adds	r1, #1
 800857e:	f000 f9c3 	bl	8008908 <_Balloc>
 8008582:	4682      	mov	sl, r0
 8008584:	b918      	cbnz	r0, 800858e <__gethex+0x3f6>
 8008586:	4602      	mov	r2, r0
 8008588:	2184      	movs	r1, #132	; 0x84
 800858a:	4b1a      	ldr	r3, [pc, #104]	; (80085f4 <__gethex+0x45c>)
 800858c:	e6b1      	b.n	80082f2 <__gethex+0x15a>
 800858e:	6922      	ldr	r2, [r4, #16]
 8008590:	f104 010c 	add.w	r1, r4, #12
 8008594:	3202      	adds	r2, #2
 8008596:	0092      	lsls	r2, r2, #2
 8008598:	300c      	adds	r0, #12
 800859a:	f7fe feaa 	bl	80072f2 <memcpy>
 800859e:	4621      	mov	r1, r4
 80085a0:	4648      	mov	r0, r9
 80085a2:	f000 f9f1 	bl	8008988 <_Bfree>
 80085a6:	4654      	mov	r4, sl
 80085a8:	6922      	ldr	r2, [r4, #16]
 80085aa:	1c51      	adds	r1, r2, #1
 80085ac:	6121      	str	r1, [r4, #16]
 80085ae:	2101      	movs	r1, #1
 80085b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80085b4:	6151      	str	r1, [r2, #20]
 80085b6:	e7bc      	b.n	8008532 <__gethex+0x39a>
 80085b8:	6921      	ldr	r1, [r4, #16]
 80085ba:	4559      	cmp	r1, fp
 80085bc:	dd0b      	ble.n	80085d6 <__gethex+0x43e>
 80085be:	2101      	movs	r1, #1
 80085c0:	4620      	mov	r0, r4
 80085c2:	f7ff fd81 	bl	80080c8 <rshift>
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	3601      	adds	r6, #1
 80085ca:	42b3      	cmp	r3, r6
 80085cc:	f6ff aeda 	blt.w	8008384 <__gethex+0x1ec>
 80085d0:	f04f 0801 	mov.w	r8, #1
 80085d4:	e7c2      	b.n	800855c <__gethex+0x3c4>
 80085d6:	f015 051f 	ands.w	r5, r5, #31
 80085da:	d0f9      	beq.n	80085d0 <__gethex+0x438>
 80085dc:	9b01      	ldr	r3, [sp, #4]
 80085de:	f1c5 0520 	rsb	r5, r5, #32
 80085e2:	441a      	add	r2, r3
 80085e4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80085e8:	f000 fa80 	bl	8008aec <__hi0bits>
 80085ec:	42a8      	cmp	r0, r5
 80085ee:	dbe6      	blt.n	80085be <__gethex+0x426>
 80085f0:	e7ee      	b.n	80085d0 <__gethex+0x438>
 80085f2:	bf00      	nop
 80085f4:	08009c27 	.word	0x08009c27

080085f8 <L_shift>:
 80085f8:	f1c2 0208 	rsb	r2, r2, #8
 80085fc:	0092      	lsls	r2, r2, #2
 80085fe:	b570      	push	{r4, r5, r6, lr}
 8008600:	f1c2 0620 	rsb	r6, r2, #32
 8008604:	6843      	ldr	r3, [r0, #4]
 8008606:	6804      	ldr	r4, [r0, #0]
 8008608:	fa03 f506 	lsl.w	r5, r3, r6
 800860c:	432c      	orrs	r4, r5
 800860e:	40d3      	lsrs	r3, r2
 8008610:	6004      	str	r4, [r0, #0]
 8008612:	f840 3f04 	str.w	r3, [r0, #4]!
 8008616:	4288      	cmp	r0, r1
 8008618:	d3f4      	bcc.n	8008604 <L_shift+0xc>
 800861a:	bd70      	pop	{r4, r5, r6, pc}

0800861c <__match>:
 800861c:	b530      	push	{r4, r5, lr}
 800861e:	6803      	ldr	r3, [r0, #0]
 8008620:	3301      	adds	r3, #1
 8008622:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008626:	b914      	cbnz	r4, 800862e <__match+0x12>
 8008628:	6003      	str	r3, [r0, #0]
 800862a:	2001      	movs	r0, #1
 800862c:	bd30      	pop	{r4, r5, pc}
 800862e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008632:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008636:	2d19      	cmp	r5, #25
 8008638:	bf98      	it	ls
 800863a:	3220      	addls	r2, #32
 800863c:	42a2      	cmp	r2, r4
 800863e:	d0f0      	beq.n	8008622 <__match+0x6>
 8008640:	2000      	movs	r0, #0
 8008642:	e7f3      	b.n	800862c <__match+0x10>

08008644 <__hexnan>:
 8008644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008648:	2500      	movs	r5, #0
 800864a:	680b      	ldr	r3, [r1, #0]
 800864c:	4682      	mov	sl, r0
 800864e:	115e      	asrs	r6, r3, #5
 8008650:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008654:	f013 031f 	ands.w	r3, r3, #31
 8008658:	bf18      	it	ne
 800865a:	3604      	addne	r6, #4
 800865c:	1f37      	subs	r7, r6, #4
 800865e:	4690      	mov	r8, r2
 8008660:	46b9      	mov	r9, r7
 8008662:	463c      	mov	r4, r7
 8008664:	46ab      	mov	fp, r5
 8008666:	b087      	sub	sp, #28
 8008668:	6801      	ldr	r1, [r0, #0]
 800866a:	9301      	str	r3, [sp, #4]
 800866c:	f846 5c04 	str.w	r5, [r6, #-4]
 8008670:	9502      	str	r5, [sp, #8]
 8008672:	784a      	ldrb	r2, [r1, #1]
 8008674:	1c4b      	adds	r3, r1, #1
 8008676:	9303      	str	r3, [sp, #12]
 8008678:	b342      	cbz	r2, 80086cc <__hexnan+0x88>
 800867a:	4610      	mov	r0, r2
 800867c:	9105      	str	r1, [sp, #20]
 800867e:	9204      	str	r2, [sp, #16]
 8008680:	f7ff fd75 	bl	800816e <__hexdig_fun>
 8008684:	2800      	cmp	r0, #0
 8008686:	d14f      	bne.n	8008728 <__hexnan+0xe4>
 8008688:	9a04      	ldr	r2, [sp, #16]
 800868a:	9905      	ldr	r1, [sp, #20]
 800868c:	2a20      	cmp	r2, #32
 800868e:	d818      	bhi.n	80086c2 <__hexnan+0x7e>
 8008690:	9b02      	ldr	r3, [sp, #8]
 8008692:	459b      	cmp	fp, r3
 8008694:	dd13      	ble.n	80086be <__hexnan+0x7a>
 8008696:	454c      	cmp	r4, r9
 8008698:	d206      	bcs.n	80086a8 <__hexnan+0x64>
 800869a:	2d07      	cmp	r5, #7
 800869c:	dc04      	bgt.n	80086a8 <__hexnan+0x64>
 800869e:	462a      	mov	r2, r5
 80086a0:	4649      	mov	r1, r9
 80086a2:	4620      	mov	r0, r4
 80086a4:	f7ff ffa8 	bl	80085f8 <L_shift>
 80086a8:	4544      	cmp	r4, r8
 80086aa:	d950      	bls.n	800874e <__hexnan+0x10a>
 80086ac:	2300      	movs	r3, #0
 80086ae:	f1a4 0904 	sub.w	r9, r4, #4
 80086b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80086b6:	461d      	mov	r5, r3
 80086b8:	464c      	mov	r4, r9
 80086ba:	f8cd b008 	str.w	fp, [sp, #8]
 80086be:	9903      	ldr	r1, [sp, #12]
 80086c0:	e7d7      	b.n	8008672 <__hexnan+0x2e>
 80086c2:	2a29      	cmp	r2, #41	; 0x29
 80086c4:	d155      	bne.n	8008772 <__hexnan+0x12e>
 80086c6:	3102      	adds	r1, #2
 80086c8:	f8ca 1000 	str.w	r1, [sl]
 80086cc:	f1bb 0f00 	cmp.w	fp, #0
 80086d0:	d04f      	beq.n	8008772 <__hexnan+0x12e>
 80086d2:	454c      	cmp	r4, r9
 80086d4:	d206      	bcs.n	80086e4 <__hexnan+0xa0>
 80086d6:	2d07      	cmp	r5, #7
 80086d8:	dc04      	bgt.n	80086e4 <__hexnan+0xa0>
 80086da:	462a      	mov	r2, r5
 80086dc:	4649      	mov	r1, r9
 80086de:	4620      	mov	r0, r4
 80086e0:	f7ff ff8a 	bl	80085f8 <L_shift>
 80086e4:	4544      	cmp	r4, r8
 80086e6:	d934      	bls.n	8008752 <__hexnan+0x10e>
 80086e8:	4623      	mov	r3, r4
 80086ea:	f1a8 0204 	sub.w	r2, r8, #4
 80086ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80086f2:	429f      	cmp	r7, r3
 80086f4:	f842 1f04 	str.w	r1, [r2, #4]!
 80086f8:	d2f9      	bcs.n	80086ee <__hexnan+0xaa>
 80086fa:	1b3b      	subs	r3, r7, r4
 80086fc:	f023 0303 	bic.w	r3, r3, #3
 8008700:	3304      	adds	r3, #4
 8008702:	3e03      	subs	r6, #3
 8008704:	3401      	adds	r4, #1
 8008706:	42a6      	cmp	r6, r4
 8008708:	bf38      	it	cc
 800870a:	2304      	movcc	r3, #4
 800870c:	2200      	movs	r2, #0
 800870e:	4443      	add	r3, r8
 8008710:	f843 2b04 	str.w	r2, [r3], #4
 8008714:	429f      	cmp	r7, r3
 8008716:	d2fb      	bcs.n	8008710 <__hexnan+0xcc>
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	b91b      	cbnz	r3, 8008724 <__hexnan+0xe0>
 800871c:	4547      	cmp	r7, r8
 800871e:	d126      	bne.n	800876e <__hexnan+0x12a>
 8008720:	2301      	movs	r3, #1
 8008722:	603b      	str	r3, [r7, #0]
 8008724:	2005      	movs	r0, #5
 8008726:	e025      	b.n	8008774 <__hexnan+0x130>
 8008728:	3501      	adds	r5, #1
 800872a:	2d08      	cmp	r5, #8
 800872c:	f10b 0b01 	add.w	fp, fp, #1
 8008730:	dd06      	ble.n	8008740 <__hexnan+0xfc>
 8008732:	4544      	cmp	r4, r8
 8008734:	d9c3      	bls.n	80086be <__hexnan+0x7a>
 8008736:	2300      	movs	r3, #0
 8008738:	2501      	movs	r5, #1
 800873a:	f844 3c04 	str.w	r3, [r4, #-4]
 800873e:	3c04      	subs	r4, #4
 8008740:	6822      	ldr	r2, [r4, #0]
 8008742:	f000 000f 	and.w	r0, r0, #15
 8008746:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800874a:	6020      	str	r0, [r4, #0]
 800874c:	e7b7      	b.n	80086be <__hexnan+0x7a>
 800874e:	2508      	movs	r5, #8
 8008750:	e7b5      	b.n	80086be <__hexnan+0x7a>
 8008752:	9b01      	ldr	r3, [sp, #4]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d0df      	beq.n	8008718 <__hexnan+0xd4>
 8008758:	f04f 32ff 	mov.w	r2, #4294967295
 800875c:	f1c3 0320 	rsb	r3, r3, #32
 8008760:	40da      	lsrs	r2, r3
 8008762:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008766:	4013      	ands	r3, r2
 8008768:	f846 3c04 	str.w	r3, [r6, #-4]
 800876c:	e7d4      	b.n	8008718 <__hexnan+0xd4>
 800876e:	3f04      	subs	r7, #4
 8008770:	e7d2      	b.n	8008718 <__hexnan+0xd4>
 8008772:	2004      	movs	r0, #4
 8008774:	b007      	add	sp, #28
 8008776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800877c <malloc>:
 800877c:	4b02      	ldr	r3, [pc, #8]	; (8008788 <malloc+0xc>)
 800877e:	4601      	mov	r1, r0
 8008780:	6818      	ldr	r0, [r3, #0]
 8008782:	f000 b823 	b.w	80087cc <_malloc_r>
 8008786:	bf00      	nop
 8008788:	200001f8 	.word	0x200001f8

0800878c <sbrk_aligned>:
 800878c:	b570      	push	{r4, r5, r6, lr}
 800878e:	4e0e      	ldr	r6, [pc, #56]	; (80087c8 <sbrk_aligned+0x3c>)
 8008790:	460c      	mov	r4, r1
 8008792:	6831      	ldr	r1, [r6, #0]
 8008794:	4605      	mov	r5, r0
 8008796:	b911      	cbnz	r1, 800879e <sbrk_aligned+0x12>
 8008798:	f000 ffe0 	bl	800975c <_sbrk_r>
 800879c:	6030      	str	r0, [r6, #0]
 800879e:	4621      	mov	r1, r4
 80087a0:	4628      	mov	r0, r5
 80087a2:	f000 ffdb 	bl	800975c <_sbrk_r>
 80087a6:	1c43      	adds	r3, r0, #1
 80087a8:	d00a      	beq.n	80087c0 <sbrk_aligned+0x34>
 80087aa:	1cc4      	adds	r4, r0, #3
 80087ac:	f024 0403 	bic.w	r4, r4, #3
 80087b0:	42a0      	cmp	r0, r4
 80087b2:	d007      	beq.n	80087c4 <sbrk_aligned+0x38>
 80087b4:	1a21      	subs	r1, r4, r0
 80087b6:	4628      	mov	r0, r5
 80087b8:	f000 ffd0 	bl	800975c <_sbrk_r>
 80087bc:	3001      	adds	r0, #1
 80087be:	d101      	bne.n	80087c4 <sbrk_aligned+0x38>
 80087c0:	f04f 34ff 	mov.w	r4, #4294967295
 80087c4:	4620      	mov	r0, r4
 80087c6:	bd70      	pop	{r4, r5, r6, pc}
 80087c8:	200023e0 	.word	0x200023e0

080087cc <_malloc_r>:
 80087cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087d0:	1ccd      	adds	r5, r1, #3
 80087d2:	f025 0503 	bic.w	r5, r5, #3
 80087d6:	3508      	adds	r5, #8
 80087d8:	2d0c      	cmp	r5, #12
 80087da:	bf38      	it	cc
 80087dc:	250c      	movcc	r5, #12
 80087de:	2d00      	cmp	r5, #0
 80087e0:	4607      	mov	r7, r0
 80087e2:	db01      	blt.n	80087e8 <_malloc_r+0x1c>
 80087e4:	42a9      	cmp	r1, r5
 80087e6:	d905      	bls.n	80087f4 <_malloc_r+0x28>
 80087e8:	230c      	movs	r3, #12
 80087ea:	2600      	movs	r6, #0
 80087ec:	603b      	str	r3, [r7, #0]
 80087ee:	4630      	mov	r0, r6
 80087f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80088c8 <_malloc_r+0xfc>
 80087f8:	f000 f87a 	bl	80088f0 <__malloc_lock>
 80087fc:	f8d8 3000 	ldr.w	r3, [r8]
 8008800:	461c      	mov	r4, r3
 8008802:	bb5c      	cbnz	r4, 800885c <_malloc_r+0x90>
 8008804:	4629      	mov	r1, r5
 8008806:	4638      	mov	r0, r7
 8008808:	f7ff ffc0 	bl	800878c <sbrk_aligned>
 800880c:	1c43      	adds	r3, r0, #1
 800880e:	4604      	mov	r4, r0
 8008810:	d155      	bne.n	80088be <_malloc_r+0xf2>
 8008812:	f8d8 4000 	ldr.w	r4, [r8]
 8008816:	4626      	mov	r6, r4
 8008818:	2e00      	cmp	r6, #0
 800881a:	d145      	bne.n	80088a8 <_malloc_r+0xdc>
 800881c:	2c00      	cmp	r4, #0
 800881e:	d048      	beq.n	80088b2 <_malloc_r+0xe6>
 8008820:	6823      	ldr	r3, [r4, #0]
 8008822:	4631      	mov	r1, r6
 8008824:	4638      	mov	r0, r7
 8008826:	eb04 0903 	add.w	r9, r4, r3
 800882a:	f000 ff97 	bl	800975c <_sbrk_r>
 800882e:	4581      	cmp	r9, r0
 8008830:	d13f      	bne.n	80088b2 <_malloc_r+0xe6>
 8008832:	6821      	ldr	r1, [r4, #0]
 8008834:	4638      	mov	r0, r7
 8008836:	1a6d      	subs	r5, r5, r1
 8008838:	4629      	mov	r1, r5
 800883a:	f7ff ffa7 	bl	800878c <sbrk_aligned>
 800883e:	3001      	adds	r0, #1
 8008840:	d037      	beq.n	80088b2 <_malloc_r+0xe6>
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	442b      	add	r3, r5
 8008846:	6023      	str	r3, [r4, #0]
 8008848:	f8d8 3000 	ldr.w	r3, [r8]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d038      	beq.n	80088c2 <_malloc_r+0xf6>
 8008850:	685a      	ldr	r2, [r3, #4]
 8008852:	42a2      	cmp	r2, r4
 8008854:	d12b      	bne.n	80088ae <_malloc_r+0xe2>
 8008856:	2200      	movs	r2, #0
 8008858:	605a      	str	r2, [r3, #4]
 800885a:	e00f      	b.n	800887c <_malloc_r+0xb0>
 800885c:	6822      	ldr	r2, [r4, #0]
 800885e:	1b52      	subs	r2, r2, r5
 8008860:	d41f      	bmi.n	80088a2 <_malloc_r+0xd6>
 8008862:	2a0b      	cmp	r2, #11
 8008864:	d917      	bls.n	8008896 <_malloc_r+0xca>
 8008866:	1961      	adds	r1, r4, r5
 8008868:	42a3      	cmp	r3, r4
 800886a:	6025      	str	r5, [r4, #0]
 800886c:	bf18      	it	ne
 800886e:	6059      	strne	r1, [r3, #4]
 8008870:	6863      	ldr	r3, [r4, #4]
 8008872:	bf08      	it	eq
 8008874:	f8c8 1000 	streq.w	r1, [r8]
 8008878:	5162      	str	r2, [r4, r5]
 800887a:	604b      	str	r3, [r1, #4]
 800887c:	4638      	mov	r0, r7
 800887e:	f104 060b 	add.w	r6, r4, #11
 8008882:	f000 f83b 	bl	80088fc <__malloc_unlock>
 8008886:	f026 0607 	bic.w	r6, r6, #7
 800888a:	1d23      	adds	r3, r4, #4
 800888c:	1af2      	subs	r2, r6, r3
 800888e:	d0ae      	beq.n	80087ee <_malloc_r+0x22>
 8008890:	1b9b      	subs	r3, r3, r6
 8008892:	50a3      	str	r3, [r4, r2]
 8008894:	e7ab      	b.n	80087ee <_malloc_r+0x22>
 8008896:	42a3      	cmp	r3, r4
 8008898:	6862      	ldr	r2, [r4, #4]
 800889a:	d1dd      	bne.n	8008858 <_malloc_r+0x8c>
 800889c:	f8c8 2000 	str.w	r2, [r8]
 80088a0:	e7ec      	b.n	800887c <_malloc_r+0xb0>
 80088a2:	4623      	mov	r3, r4
 80088a4:	6864      	ldr	r4, [r4, #4]
 80088a6:	e7ac      	b.n	8008802 <_malloc_r+0x36>
 80088a8:	4634      	mov	r4, r6
 80088aa:	6876      	ldr	r6, [r6, #4]
 80088ac:	e7b4      	b.n	8008818 <_malloc_r+0x4c>
 80088ae:	4613      	mov	r3, r2
 80088b0:	e7cc      	b.n	800884c <_malloc_r+0x80>
 80088b2:	230c      	movs	r3, #12
 80088b4:	4638      	mov	r0, r7
 80088b6:	603b      	str	r3, [r7, #0]
 80088b8:	f000 f820 	bl	80088fc <__malloc_unlock>
 80088bc:	e797      	b.n	80087ee <_malloc_r+0x22>
 80088be:	6025      	str	r5, [r4, #0]
 80088c0:	e7dc      	b.n	800887c <_malloc_r+0xb0>
 80088c2:	605b      	str	r3, [r3, #4]
 80088c4:	deff      	udf	#255	; 0xff
 80088c6:	bf00      	nop
 80088c8:	200023dc 	.word	0x200023dc

080088cc <__ascii_mbtowc>:
 80088cc:	b082      	sub	sp, #8
 80088ce:	b901      	cbnz	r1, 80088d2 <__ascii_mbtowc+0x6>
 80088d0:	a901      	add	r1, sp, #4
 80088d2:	b142      	cbz	r2, 80088e6 <__ascii_mbtowc+0x1a>
 80088d4:	b14b      	cbz	r3, 80088ea <__ascii_mbtowc+0x1e>
 80088d6:	7813      	ldrb	r3, [r2, #0]
 80088d8:	600b      	str	r3, [r1, #0]
 80088da:	7812      	ldrb	r2, [r2, #0]
 80088dc:	1e10      	subs	r0, r2, #0
 80088de:	bf18      	it	ne
 80088e0:	2001      	movne	r0, #1
 80088e2:	b002      	add	sp, #8
 80088e4:	4770      	bx	lr
 80088e6:	4610      	mov	r0, r2
 80088e8:	e7fb      	b.n	80088e2 <__ascii_mbtowc+0x16>
 80088ea:	f06f 0001 	mvn.w	r0, #1
 80088ee:	e7f8      	b.n	80088e2 <__ascii_mbtowc+0x16>

080088f0 <__malloc_lock>:
 80088f0:	4801      	ldr	r0, [pc, #4]	; (80088f8 <__malloc_lock+0x8>)
 80088f2:	f7fe bcee 	b.w	80072d2 <__retarget_lock_acquire_recursive>
 80088f6:	bf00      	nop
 80088f8:	200023d8 	.word	0x200023d8

080088fc <__malloc_unlock>:
 80088fc:	4801      	ldr	r0, [pc, #4]	; (8008904 <__malloc_unlock+0x8>)
 80088fe:	f7fe bce9 	b.w	80072d4 <__retarget_lock_release_recursive>
 8008902:	bf00      	nop
 8008904:	200023d8 	.word	0x200023d8

08008908 <_Balloc>:
 8008908:	b570      	push	{r4, r5, r6, lr}
 800890a:	69c6      	ldr	r6, [r0, #28]
 800890c:	4604      	mov	r4, r0
 800890e:	460d      	mov	r5, r1
 8008910:	b976      	cbnz	r6, 8008930 <_Balloc+0x28>
 8008912:	2010      	movs	r0, #16
 8008914:	f7ff ff32 	bl	800877c <malloc>
 8008918:	4602      	mov	r2, r0
 800891a:	61e0      	str	r0, [r4, #28]
 800891c:	b920      	cbnz	r0, 8008928 <_Balloc+0x20>
 800891e:	216b      	movs	r1, #107	; 0x6b
 8008920:	4b17      	ldr	r3, [pc, #92]	; (8008980 <_Balloc+0x78>)
 8008922:	4818      	ldr	r0, [pc, #96]	; (8008984 <_Balloc+0x7c>)
 8008924:	f7fe fcfa 	bl	800731c <__assert_func>
 8008928:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800892c:	6006      	str	r6, [r0, #0]
 800892e:	60c6      	str	r6, [r0, #12]
 8008930:	69e6      	ldr	r6, [r4, #28]
 8008932:	68f3      	ldr	r3, [r6, #12]
 8008934:	b183      	cbz	r3, 8008958 <_Balloc+0x50>
 8008936:	69e3      	ldr	r3, [r4, #28]
 8008938:	68db      	ldr	r3, [r3, #12]
 800893a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800893e:	b9b8      	cbnz	r0, 8008970 <_Balloc+0x68>
 8008940:	2101      	movs	r1, #1
 8008942:	fa01 f605 	lsl.w	r6, r1, r5
 8008946:	1d72      	adds	r2, r6, #5
 8008948:	4620      	mov	r0, r4
 800894a:	0092      	lsls	r2, r2, #2
 800894c:	f000 ff1d 	bl	800978a <_calloc_r>
 8008950:	b160      	cbz	r0, 800896c <_Balloc+0x64>
 8008952:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008956:	e00e      	b.n	8008976 <_Balloc+0x6e>
 8008958:	2221      	movs	r2, #33	; 0x21
 800895a:	2104      	movs	r1, #4
 800895c:	4620      	mov	r0, r4
 800895e:	f000 ff14 	bl	800978a <_calloc_r>
 8008962:	69e3      	ldr	r3, [r4, #28]
 8008964:	60f0      	str	r0, [r6, #12]
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1e4      	bne.n	8008936 <_Balloc+0x2e>
 800896c:	2000      	movs	r0, #0
 800896e:	bd70      	pop	{r4, r5, r6, pc}
 8008970:	6802      	ldr	r2, [r0, #0]
 8008972:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008976:	2300      	movs	r3, #0
 8008978:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800897c:	e7f7      	b.n	800896e <_Balloc+0x66>
 800897e:	bf00      	nop
 8008980:	08009b0d 	.word	0x08009b0d
 8008984:	08009c98 	.word	0x08009c98

08008988 <_Bfree>:
 8008988:	b570      	push	{r4, r5, r6, lr}
 800898a:	69c6      	ldr	r6, [r0, #28]
 800898c:	4605      	mov	r5, r0
 800898e:	460c      	mov	r4, r1
 8008990:	b976      	cbnz	r6, 80089b0 <_Bfree+0x28>
 8008992:	2010      	movs	r0, #16
 8008994:	f7ff fef2 	bl	800877c <malloc>
 8008998:	4602      	mov	r2, r0
 800899a:	61e8      	str	r0, [r5, #28]
 800899c:	b920      	cbnz	r0, 80089a8 <_Bfree+0x20>
 800899e:	218f      	movs	r1, #143	; 0x8f
 80089a0:	4b08      	ldr	r3, [pc, #32]	; (80089c4 <_Bfree+0x3c>)
 80089a2:	4809      	ldr	r0, [pc, #36]	; (80089c8 <_Bfree+0x40>)
 80089a4:	f7fe fcba 	bl	800731c <__assert_func>
 80089a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089ac:	6006      	str	r6, [r0, #0]
 80089ae:	60c6      	str	r6, [r0, #12]
 80089b0:	b13c      	cbz	r4, 80089c2 <_Bfree+0x3a>
 80089b2:	69eb      	ldr	r3, [r5, #28]
 80089b4:	6862      	ldr	r2, [r4, #4]
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089bc:	6021      	str	r1, [r4, #0]
 80089be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80089c2:	bd70      	pop	{r4, r5, r6, pc}
 80089c4:	08009b0d 	.word	0x08009b0d
 80089c8:	08009c98 	.word	0x08009c98

080089cc <__multadd>:
 80089cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089d0:	4607      	mov	r7, r0
 80089d2:	460c      	mov	r4, r1
 80089d4:	461e      	mov	r6, r3
 80089d6:	2000      	movs	r0, #0
 80089d8:	690d      	ldr	r5, [r1, #16]
 80089da:	f101 0c14 	add.w	ip, r1, #20
 80089de:	f8dc 3000 	ldr.w	r3, [ip]
 80089e2:	3001      	adds	r0, #1
 80089e4:	b299      	uxth	r1, r3
 80089e6:	fb02 6101 	mla	r1, r2, r1, r6
 80089ea:	0c1e      	lsrs	r6, r3, #16
 80089ec:	0c0b      	lsrs	r3, r1, #16
 80089ee:	fb02 3306 	mla	r3, r2, r6, r3
 80089f2:	b289      	uxth	r1, r1
 80089f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80089f8:	4285      	cmp	r5, r0
 80089fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80089fe:	f84c 1b04 	str.w	r1, [ip], #4
 8008a02:	dcec      	bgt.n	80089de <__multadd+0x12>
 8008a04:	b30e      	cbz	r6, 8008a4a <__multadd+0x7e>
 8008a06:	68a3      	ldr	r3, [r4, #8]
 8008a08:	42ab      	cmp	r3, r5
 8008a0a:	dc19      	bgt.n	8008a40 <__multadd+0x74>
 8008a0c:	6861      	ldr	r1, [r4, #4]
 8008a0e:	4638      	mov	r0, r7
 8008a10:	3101      	adds	r1, #1
 8008a12:	f7ff ff79 	bl	8008908 <_Balloc>
 8008a16:	4680      	mov	r8, r0
 8008a18:	b928      	cbnz	r0, 8008a26 <__multadd+0x5a>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	21ba      	movs	r1, #186	; 0xba
 8008a1e:	4b0c      	ldr	r3, [pc, #48]	; (8008a50 <__multadd+0x84>)
 8008a20:	480c      	ldr	r0, [pc, #48]	; (8008a54 <__multadd+0x88>)
 8008a22:	f7fe fc7b 	bl	800731c <__assert_func>
 8008a26:	6922      	ldr	r2, [r4, #16]
 8008a28:	f104 010c 	add.w	r1, r4, #12
 8008a2c:	3202      	adds	r2, #2
 8008a2e:	0092      	lsls	r2, r2, #2
 8008a30:	300c      	adds	r0, #12
 8008a32:	f7fe fc5e 	bl	80072f2 <memcpy>
 8008a36:	4621      	mov	r1, r4
 8008a38:	4638      	mov	r0, r7
 8008a3a:	f7ff ffa5 	bl	8008988 <_Bfree>
 8008a3e:	4644      	mov	r4, r8
 8008a40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a44:	3501      	adds	r5, #1
 8008a46:	615e      	str	r6, [r3, #20]
 8008a48:	6125      	str	r5, [r4, #16]
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a50:	08009c27 	.word	0x08009c27
 8008a54:	08009c98 	.word	0x08009c98

08008a58 <__s2b>:
 8008a58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a5c:	4615      	mov	r5, r2
 8008a5e:	2209      	movs	r2, #9
 8008a60:	461f      	mov	r7, r3
 8008a62:	3308      	adds	r3, #8
 8008a64:	460c      	mov	r4, r1
 8008a66:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	2100      	movs	r1, #0
 8008a70:	429a      	cmp	r2, r3
 8008a72:	db09      	blt.n	8008a88 <__s2b+0x30>
 8008a74:	4630      	mov	r0, r6
 8008a76:	f7ff ff47 	bl	8008908 <_Balloc>
 8008a7a:	b940      	cbnz	r0, 8008a8e <__s2b+0x36>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	21d3      	movs	r1, #211	; 0xd3
 8008a80:	4b18      	ldr	r3, [pc, #96]	; (8008ae4 <__s2b+0x8c>)
 8008a82:	4819      	ldr	r0, [pc, #100]	; (8008ae8 <__s2b+0x90>)
 8008a84:	f7fe fc4a 	bl	800731c <__assert_func>
 8008a88:	0052      	lsls	r2, r2, #1
 8008a8a:	3101      	adds	r1, #1
 8008a8c:	e7f0      	b.n	8008a70 <__s2b+0x18>
 8008a8e:	9b08      	ldr	r3, [sp, #32]
 8008a90:	2d09      	cmp	r5, #9
 8008a92:	6143      	str	r3, [r0, #20]
 8008a94:	f04f 0301 	mov.w	r3, #1
 8008a98:	6103      	str	r3, [r0, #16]
 8008a9a:	dd16      	ble.n	8008aca <__s2b+0x72>
 8008a9c:	f104 0909 	add.w	r9, r4, #9
 8008aa0:	46c8      	mov	r8, r9
 8008aa2:	442c      	add	r4, r5
 8008aa4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008aa8:	4601      	mov	r1, r0
 8008aaa:	220a      	movs	r2, #10
 8008aac:	4630      	mov	r0, r6
 8008aae:	3b30      	subs	r3, #48	; 0x30
 8008ab0:	f7ff ff8c 	bl	80089cc <__multadd>
 8008ab4:	45a0      	cmp	r8, r4
 8008ab6:	d1f5      	bne.n	8008aa4 <__s2b+0x4c>
 8008ab8:	f1a5 0408 	sub.w	r4, r5, #8
 8008abc:	444c      	add	r4, r9
 8008abe:	1b2d      	subs	r5, r5, r4
 8008ac0:	1963      	adds	r3, r4, r5
 8008ac2:	42bb      	cmp	r3, r7
 8008ac4:	db04      	blt.n	8008ad0 <__s2b+0x78>
 8008ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aca:	2509      	movs	r5, #9
 8008acc:	340a      	adds	r4, #10
 8008ace:	e7f6      	b.n	8008abe <__s2b+0x66>
 8008ad0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008ad4:	4601      	mov	r1, r0
 8008ad6:	220a      	movs	r2, #10
 8008ad8:	4630      	mov	r0, r6
 8008ada:	3b30      	subs	r3, #48	; 0x30
 8008adc:	f7ff ff76 	bl	80089cc <__multadd>
 8008ae0:	e7ee      	b.n	8008ac0 <__s2b+0x68>
 8008ae2:	bf00      	nop
 8008ae4:	08009c27 	.word	0x08009c27
 8008ae8:	08009c98 	.word	0x08009c98

08008aec <__hi0bits>:
 8008aec:	0c02      	lsrs	r2, r0, #16
 8008aee:	0412      	lsls	r2, r2, #16
 8008af0:	4603      	mov	r3, r0
 8008af2:	b9ca      	cbnz	r2, 8008b28 <__hi0bits+0x3c>
 8008af4:	0403      	lsls	r3, r0, #16
 8008af6:	2010      	movs	r0, #16
 8008af8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008afc:	bf04      	itt	eq
 8008afe:	021b      	lsleq	r3, r3, #8
 8008b00:	3008      	addeq	r0, #8
 8008b02:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008b06:	bf04      	itt	eq
 8008b08:	011b      	lsleq	r3, r3, #4
 8008b0a:	3004      	addeq	r0, #4
 8008b0c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008b10:	bf04      	itt	eq
 8008b12:	009b      	lsleq	r3, r3, #2
 8008b14:	3002      	addeq	r0, #2
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	db05      	blt.n	8008b26 <__hi0bits+0x3a>
 8008b1a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008b1e:	f100 0001 	add.w	r0, r0, #1
 8008b22:	bf08      	it	eq
 8008b24:	2020      	moveq	r0, #32
 8008b26:	4770      	bx	lr
 8008b28:	2000      	movs	r0, #0
 8008b2a:	e7e5      	b.n	8008af8 <__hi0bits+0xc>

08008b2c <__lo0bits>:
 8008b2c:	6803      	ldr	r3, [r0, #0]
 8008b2e:	4602      	mov	r2, r0
 8008b30:	f013 0007 	ands.w	r0, r3, #7
 8008b34:	d00b      	beq.n	8008b4e <__lo0bits+0x22>
 8008b36:	07d9      	lsls	r1, r3, #31
 8008b38:	d421      	bmi.n	8008b7e <__lo0bits+0x52>
 8008b3a:	0798      	lsls	r0, r3, #30
 8008b3c:	bf49      	itett	mi
 8008b3e:	085b      	lsrmi	r3, r3, #1
 8008b40:	089b      	lsrpl	r3, r3, #2
 8008b42:	2001      	movmi	r0, #1
 8008b44:	6013      	strmi	r3, [r2, #0]
 8008b46:	bf5c      	itt	pl
 8008b48:	2002      	movpl	r0, #2
 8008b4a:	6013      	strpl	r3, [r2, #0]
 8008b4c:	4770      	bx	lr
 8008b4e:	b299      	uxth	r1, r3
 8008b50:	b909      	cbnz	r1, 8008b56 <__lo0bits+0x2a>
 8008b52:	2010      	movs	r0, #16
 8008b54:	0c1b      	lsrs	r3, r3, #16
 8008b56:	b2d9      	uxtb	r1, r3
 8008b58:	b909      	cbnz	r1, 8008b5e <__lo0bits+0x32>
 8008b5a:	3008      	adds	r0, #8
 8008b5c:	0a1b      	lsrs	r3, r3, #8
 8008b5e:	0719      	lsls	r1, r3, #28
 8008b60:	bf04      	itt	eq
 8008b62:	091b      	lsreq	r3, r3, #4
 8008b64:	3004      	addeq	r0, #4
 8008b66:	0799      	lsls	r1, r3, #30
 8008b68:	bf04      	itt	eq
 8008b6a:	089b      	lsreq	r3, r3, #2
 8008b6c:	3002      	addeq	r0, #2
 8008b6e:	07d9      	lsls	r1, r3, #31
 8008b70:	d403      	bmi.n	8008b7a <__lo0bits+0x4e>
 8008b72:	085b      	lsrs	r3, r3, #1
 8008b74:	f100 0001 	add.w	r0, r0, #1
 8008b78:	d003      	beq.n	8008b82 <__lo0bits+0x56>
 8008b7a:	6013      	str	r3, [r2, #0]
 8008b7c:	4770      	bx	lr
 8008b7e:	2000      	movs	r0, #0
 8008b80:	4770      	bx	lr
 8008b82:	2020      	movs	r0, #32
 8008b84:	4770      	bx	lr
	...

08008b88 <__i2b>:
 8008b88:	b510      	push	{r4, lr}
 8008b8a:	460c      	mov	r4, r1
 8008b8c:	2101      	movs	r1, #1
 8008b8e:	f7ff febb 	bl	8008908 <_Balloc>
 8008b92:	4602      	mov	r2, r0
 8008b94:	b928      	cbnz	r0, 8008ba2 <__i2b+0x1a>
 8008b96:	f240 1145 	movw	r1, #325	; 0x145
 8008b9a:	4b04      	ldr	r3, [pc, #16]	; (8008bac <__i2b+0x24>)
 8008b9c:	4804      	ldr	r0, [pc, #16]	; (8008bb0 <__i2b+0x28>)
 8008b9e:	f7fe fbbd 	bl	800731c <__assert_func>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	6144      	str	r4, [r0, #20]
 8008ba6:	6103      	str	r3, [r0, #16]
 8008ba8:	bd10      	pop	{r4, pc}
 8008baa:	bf00      	nop
 8008bac:	08009c27 	.word	0x08009c27
 8008bb0:	08009c98 	.word	0x08009c98

08008bb4 <__multiply>:
 8008bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bb8:	4691      	mov	r9, r2
 8008bba:	690a      	ldr	r2, [r1, #16]
 8008bbc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008bc0:	460c      	mov	r4, r1
 8008bc2:	429a      	cmp	r2, r3
 8008bc4:	bfbe      	ittt	lt
 8008bc6:	460b      	movlt	r3, r1
 8008bc8:	464c      	movlt	r4, r9
 8008bca:	4699      	movlt	r9, r3
 8008bcc:	6927      	ldr	r7, [r4, #16]
 8008bce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008bd2:	68a3      	ldr	r3, [r4, #8]
 8008bd4:	6861      	ldr	r1, [r4, #4]
 8008bd6:	eb07 060a 	add.w	r6, r7, sl
 8008bda:	42b3      	cmp	r3, r6
 8008bdc:	b085      	sub	sp, #20
 8008bde:	bfb8      	it	lt
 8008be0:	3101      	addlt	r1, #1
 8008be2:	f7ff fe91 	bl	8008908 <_Balloc>
 8008be6:	b930      	cbnz	r0, 8008bf6 <__multiply+0x42>
 8008be8:	4602      	mov	r2, r0
 8008bea:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008bee:	4b43      	ldr	r3, [pc, #268]	; (8008cfc <__multiply+0x148>)
 8008bf0:	4843      	ldr	r0, [pc, #268]	; (8008d00 <__multiply+0x14c>)
 8008bf2:	f7fe fb93 	bl	800731c <__assert_func>
 8008bf6:	f100 0514 	add.w	r5, r0, #20
 8008bfa:	462b      	mov	r3, r5
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008c02:	4543      	cmp	r3, r8
 8008c04:	d321      	bcc.n	8008c4a <__multiply+0x96>
 8008c06:	f104 0314 	add.w	r3, r4, #20
 8008c0a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008c0e:	f109 0314 	add.w	r3, r9, #20
 8008c12:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008c16:	9202      	str	r2, [sp, #8]
 8008c18:	1b3a      	subs	r2, r7, r4
 8008c1a:	3a15      	subs	r2, #21
 8008c1c:	f022 0203 	bic.w	r2, r2, #3
 8008c20:	3204      	adds	r2, #4
 8008c22:	f104 0115 	add.w	r1, r4, #21
 8008c26:	428f      	cmp	r7, r1
 8008c28:	bf38      	it	cc
 8008c2a:	2204      	movcc	r2, #4
 8008c2c:	9201      	str	r2, [sp, #4]
 8008c2e:	9a02      	ldr	r2, [sp, #8]
 8008c30:	9303      	str	r3, [sp, #12]
 8008c32:	429a      	cmp	r2, r3
 8008c34:	d80c      	bhi.n	8008c50 <__multiply+0x9c>
 8008c36:	2e00      	cmp	r6, #0
 8008c38:	dd03      	ble.n	8008c42 <__multiply+0x8e>
 8008c3a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d05a      	beq.n	8008cf8 <__multiply+0x144>
 8008c42:	6106      	str	r6, [r0, #16]
 8008c44:	b005      	add	sp, #20
 8008c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c4a:	f843 2b04 	str.w	r2, [r3], #4
 8008c4e:	e7d8      	b.n	8008c02 <__multiply+0x4e>
 8008c50:	f8b3 a000 	ldrh.w	sl, [r3]
 8008c54:	f1ba 0f00 	cmp.w	sl, #0
 8008c58:	d023      	beq.n	8008ca2 <__multiply+0xee>
 8008c5a:	46a9      	mov	r9, r5
 8008c5c:	f04f 0c00 	mov.w	ip, #0
 8008c60:	f104 0e14 	add.w	lr, r4, #20
 8008c64:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008c68:	f8d9 1000 	ldr.w	r1, [r9]
 8008c6c:	fa1f fb82 	uxth.w	fp, r2
 8008c70:	b289      	uxth	r1, r1
 8008c72:	fb0a 110b 	mla	r1, sl, fp, r1
 8008c76:	4461      	add	r1, ip
 8008c78:	f8d9 c000 	ldr.w	ip, [r9]
 8008c7c:	0c12      	lsrs	r2, r2, #16
 8008c7e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008c82:	fb0a c202 	mla	r2, sl, r2, ip
 8008c86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008c8a:	b289      	uxth	r1, r1
 8008c8c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008c90:	4577      	cmp	r7, lr
 8008c92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008c96:	f849 1b04 	str.w	r1, [r9], #4
 8008c9a:	d8e3      	bhi.n	8008c64 <__multiply+0xb0>
 8008c9c:	9a01      	ldr	r2, [sp, #4]
 8008c9e:	f845 c002 	str.w	ip, [r5, r2]
 8008ca2:	9a03      	ldr	r2, [sp, #12]
 8008ca4:	3304      	adds	r3, #4
 8008ca6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008caa:	f1b9 0f00 	cmp.w	r9, #0
 8008cae:	d021      	beq.n	8008cf4 <__multiply+0x140>
 8008cb0:	46ae      	mov	lr, r5
 8008cb2:	f04f 0a00 	mov.w	sl, #0
 8008cb6:	6829      	ldr	r1, [r5, #0]
 8008cb8:	f104 0c14 	add.w	ip, r4, #20
 8008cbc:	f8bc b000 	ldrh.w	fp, [ip]
 8008cc0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008cc4:	b289      	uxth	r1, r1
 8008cc6:	fb09 220b 	mla	r2, r9, fp, r2
 8008cca:	4452      	add	r2, sl
 8008ccc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008cd0:	f84e 1b04 	str.w	r1, [lr], #4
 8008cd4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008cd8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008cdc:	f8be 1000 	ldrh.w	r1, [lr]
 8008ce0:	4567      	cmp	r7, ip
 8008ce2:	fb09 110a 	mla	r1, r9, sl, r1
 8008ce6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008cea:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008cee:	d8e5      	bhi.n	8008cbc <__multiply+0x108>
 8008cf0:	9a01      	ldr	r2, [sp, #4]
 8008cf2:	50a9      	str	r1, [r5, r2]
 8008cf4:	3504      	adds	r5, #4
 8008cf6:	e79a      	b.n	8008c2e <__multiply+0x7a>
 8008cf8:	3e01      	subs	r6, #1
 8008cfa:	e79c      	b.n	8008c36 <__multiply+0x82>
 8008cfc:	08009c27 	.word	0x08009c27
 8008d00:	08009c98 	.word	0x08009c98

08008d04 <__pow5mult>:
 8008d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d08:	4615      	mov	r5, r2
 8008d0a:	f012 0203 	ands.w	r2, r2, #3
 8008d0e:	4606      	mov	r6, r0
 8008d10:	460f      	mov	r7, r1
 8008d12:	d007      	beq.n	8008d24 <__pow5mult+0x20>
 8008d14:	4c25      	ldr	r4, [pc, #148]	; (8008dac <__pow5mult+0xa8>)
 8008d16:	3a01      	subs	r2, #1
 8008d18:	2300      	movs	r3, #0
 8008d1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d1e:	f7ff fe55 	bl	80089cc <__multadd>
 8008d22:	4607      	mov	r7, r0
 8008d24:	10ad      	asrs	r5, r5, #2
 8008d26:	d03d      	beq.n	8008da4 <__pow5mult+0xa0>
 8008d28:	69f4      	ldr	r4, [r6, #28]
 8008d2a:	b97c      	cbnz	r4, 8008d4c <__pow5mult+0x48>
 8008d2c:	2010      	movs	r0, #16
 8008d2e:	f7ff fd25 	bl	800877c <malloc>
 8008d32:	4602      	mov	r2, r0
 8008d34:	61f0      	str	r0, [r6, #28]
 8008d36:	b928      	cbnz	r0, 8008d44 <__pow5mult+0x40>
 8008d38:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008d3c:	4b1c      	ldr	r3, [pc, #112]	; (8008db0 <__pow5mult+0xac>)
 8008d3e:	481d      	ldr	r0, [pc, #116]	; (8008db4 <__pow5mult+0xb0>)
 8008d40:	f7fe faec 	bl	800731c <__assert_func>
 8008d44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d48:	6004      	str	r4, [r0, #0]
 8008d4a:	60c4      	str	r4, [r0, #12]
 8008d4c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008d50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d54:	b94c      	cbnz	r4, 8008d6a <__pow5mult+0x66>
 8008d56:	f240 2171 	movw	r1, #625	; 0x271
 8008d5a:	4630      	mov	r0, r6
 8008d5c:	f7ff ff14 	bl	8008b88 <__i2b>
 8008d60:	2300      	movs	r3, #0
 8008d62:	4604      	mov	r4, r0
 8008d64:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d68:	6003      	str	r3, [r0, #0]
 8008d6a:	f04f 0900 	mov.w	r9, #0
 8008d6e:	07eb      	lsls	r3, r5, #31
 8008d70:	d50a      	bpl.n	8008d88 <__pow5mult+0x84>
 8008d72:	4639      	mov	r1, r7
 8008d74:	4622      	mov	r2, r4
 8008d76:	4630      	mov	r0, r6
 8008d78:	f7ff ff1c 	bl	8008bb4 <__multiply>
 8008d7c:	4680      	mov	r8, r0
 8008d7e:	4639      	mov	r1, r7
 8008d80:	4630      	mov	r0, r6
 8008d82:	f7ff fe01 	bl	8008988 <_Bfree>
 8008d86:	4647      	mov	r7, r8
 8008d88:	106d      	asrs	r5, r5, #1
 8008d8a:	d00b      	beq.n	8008da4 <__pow5mult+0xa0>
 8008d8c:	6820      	ldr	r0, [r4, #0]
 8008d8e:	b938      	cbnz	r0, 8008da0 <__pow5mult+0x9c>
 8008d90:	4622      	mov	r2, r4
 8008d92:	4621      	mov	r1, r4
 8008d94:	4630      	mov	r0, r6
 8008d96:	f7ff ff0d 	bl	8008bb4 <__multiply>
 8008d9a:	6020      	str	r0, [r4, #0]
 8008d9c:	f8c0 9000 	str.w	r9, [r0]
 8008da0:	4604      	mov	r4, r0
 8008da2:	e7e4      	b.n	8008d6e <__pow5mult+0x6a>
 8008da4:	4638      	mov	r0, r7
 8008da6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008daa:	bf00      	nop
 8008dac:	08009de8 	.word	0x08009de8
 8008db0:	08009b0d 	.word	0x08009b0d
 8008db4:	08009c98 	.word	0x08009c98

08008db8 <__lshift>:
 8008db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dbc:	460c      	mov	r4, r1
 8008dbe:	4607      	mov	r7, r0
 8008dc0:	4691      	mov	r9, r2
 8008dc2:	6923      	ldr	r3, [r4, #16]
 8008dc4:	6849      	ldr	r1, [r1, #4]
 8008dc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008dca:	68a3      	ldr	r3, [r4, #8]
 8008dcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008dd0:	f108 0601 	add.w	r6, r8, #1
 8008dd4:	42b3      	cmp	r3, r6
 8008dd6:	db0b      	blt.n	8008df0 <__lshift+0x38>
 8008dd8:	4638      	mov	r0, r7
 8008dda:	f7ff fd95 	bl	8008908 <_Balloc>
 8008dde:	4605      	mov	r5, r0
 8008de0:	b948      	cbnz	r0, 8008df6 <__lshift+0x3e>
 8008de2:	4602      	mov	r2, r0
 8008de4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008de8:	4b27      	ldr	r3, [pc, #156]	; (8008e88 <__lshift+0xd0>)
 8008dea:	4828      	ldr	r0, [pc, #160]	; (8008e8c <__lshift+0xd4>)
 8008dec:	f7fe fa96 	bl	800731c <__assert_func>
 8008df0:	3101      	adds	r1, #1
 8008df2:	005b      	lsls	r3, r3, #1
 8008df4:	e7ee      	b.n	8008dd4 <__lshift+0x1c>
 8008df6:	2300      	movs	r3, #0
 8008df8:	f100 0114 	add.w	r1, r0, #20
 8008dfc:	f100 0210 	add.w	r2, r0, #16
 8008e00:	4618      	mov	r0, r3
 8008e02:	4553      	cmp	r3, sl
 8008e04:	db33      	blt.n	8008e6e <__lshift+0xb6>
 8008e06:	6920      	ldr	r0, [r4, #16]
 8008e08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e0c:	f104 0314 	add.w	r3, r4, #20
 8008e10:	f019 091f 	ands.w	r9, r9, #31
 8008e14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e1c:	d02b      	beq.n	8008e76 <__lshift+0xbe>
 8008e1e:	468a      	mov	sl, r1
 8008e20:	2200      	movs	r2, #0
 8008e22:	f1c9 0e20 	rsb	lr, r9, #32
 8008e26:	6818      	ldr	r0, [r3, #0]
 8008e28:	fa00 f009 	lsl.w	r0, r0, r9
 8008e2c:	4310      	orrs	r0, r2
 8008e2e:	f84a 0b04 	str.w	r0, [sl], #4
 8008e32:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e36:	459c      	cmp	ip, r3
 8008e38:	fa22 f20e 	lsr.w	r2, r2, lr
 8008e3c:	d8f3      	bhi.n	8008e26 <__lshift+0x6e>
 8008e3e:	ebac 0304 	sub.w	r3, ip, r4
 8008e42:	3b15      	subs	r3, #21
 8008e44:	f023 0303 	bic.w	r3, r3, #3
 8008e48:	3304      	adds	r3, #4
 8008e4a:	f104 0015 	add.w	r0, r4, #21
 8008e4e:	4584      	cmp	ip, r0
 8008e50:	bf38      	it	cc
 8008e52:	2304      	movcc	r3, #4
 8008e54:	50ca      	str	r2, [r1, r3]
 8008e56:	b10a      	cbz	r2, 8008e5c <__lshift+0xa4>
 8008e58:	f108 0602 	add.w	r6, r8, #2
 8008e5c:	3e01      	subs	r6, #1
 8008e5e:	4638      	mov	r0, r7
 8008e60:	4621      	mov	r1, r4
 8008e62:	612e      	str	r6, [r5, #16]
 8008e64:	f7ff fd90 	bl	8008988 <_Bfree>
 8008e68:	4628      	mov	r0, r5
 8008e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e72:	3301      	adds	r3, #1
 8008e74:	e7c5      	b.n	8008e02 <__lshift+0x4a>
 8008e76:	3904      	subs	r1, #4
 8008e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e7c:	459c      	cmp	ip, r3
 8008e7e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e82:	d8f9      	bhi.n	8008e78 <__lshift+0xc0>
 8008e84:	e7ea      	b.n	8008e5c <__lshift+0xa4>
 8008e86:	bf00      	nop
 8008e88:	08009c27 	.word	0x08009c27
 8008e8c:	08009c98 	.word	0x08009c98

08008e90 <__mcmp>:
 8008e90:	4603      	mov	r3, r0
 8008e92:	690a      	ldr	r2, [r1, #16]
 8008e94:	6900      	ldr	r0, [r0, #16]
 8008e96:	b530      	push	{r4, r5, lr}
 8008e98:	1a80      	subs	r0, r0, r2
 8008e9a:	d10d      	bne.n	8008eb8 <__mcmp+0x28>
 8008e9c:	3314      	adds	r3, #20
 8008e9e:	3114      	adds	r1, #20
 8008ea0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008ea4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008ea8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008eac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008eb0:	4295      	cmp	r5, r2
 8008eb2:	d002      	beq.n	8008eba <__mcmp+0x2a>
 8008eb4:	d304      	bcc.n	8008ec0 <__mcmp+0x30>
 8008eb6:	2001      	movs	r0, #1
 8008eb8:	bd30      	pop	{r4, r5, pc}
 8008eba:	42a3      	cmp	r3, r4
 8008ebc:	d3f4      	bcc.n	8008ea8 <__mcmp+0x18>
 8008ebe:	e7fb      	b.n	8008eb8 <__mcmp+0x28>
 8008ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ec4:	e7f8      	b.n	8008eb8 <__mcmp+0x28>
	...

08008ec8 <__mdiff>:
 8008ec8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ecc:	460d      	mov	r5, r1
 8008ece:	4607      	mov	r7, r0
 8008ed0:	4611      	mov	r1, r2
 8008ed2:	4628      	mov	r0, r5
 8008ed4:	4614      	mov	r4, r2
 8008ed6:	f7ff ffdb 	bl	8008e90 <__mcmp>
 8008eda:	1e06      	subs	r6, r0, #0
 8008edc:	d111      	bne.n	8008f02 <__mdiff+0x3a>
 8008ede:	4631      	mov	r1, r6
 8008ee0:	4638      	mov	r0, r7
 8008ee2:	f7ff fd11 	bl	8008908 <_Balloc>
 8008ee6:	4602      	mov	r2, r0
 8008ee8:	b928      	cbnz	r0, 8008ef6 <__mdiff+0x2e>
 8008eea:	f240 2137 	movw	r1, #567	; 0x237
 8008eee:	4b3a      	ldr	r3, [pc, #232]	; (8008fd8 <__mdiff+0x110>)
 8008ef0:	483a      	ldr	r0, [pc, #232]	; (8008fdc <__mdiff+0x114>)
 8008ef2:	f7fe fa13 	bl	800731c <__assert_func>
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008efc:	4610      	mov	r0, r2
 8008efe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f02:	bfa4      	itt	ge
 8008f04:	4623      	movge	r3, r4
 8008f06:	462c      	movge	r4, r5
 8008f08:	4638      	mov	r0, r7
 8008f0a:	6861      	ldr	r1, [r4, #4]
 8008f0c:	bfa6      	itte	ge
 8008f0e:	461d      	movge	r5, r3
 8008f10:	2600      	movge	r6, #0
 8008f12:	2601      	movlt	r6, #1
 8008f14:	f7ff fcf8 	bl	8008908 <_Balloc>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	b918      	cbnz	r0, 8008f24 <__mdiff+0x5c>
 8008f1c:	f240 2145 	movw	r1, #581	; 0x245
 8008f20:	4b2d      	ldr	r3, [pc, #180]	; (8008fd8 <__mdiff+0x110>)
 8008f22:	e7e5      	b.n	8008ef0 <__mdiff+0x28>
 8008f24:	f102 0814 	add.w	r8, r2, #20
 8008f28:	46c2      	mov	sl, r8
 8008f2a:	f04f 0c00 	mov.w	ip, #0
 8008f2e:	6927      	ldr	r7, [r4, #16]
 8008f30:	60c6      	str	r6, [r0, #12]
 8008f32:	692e      	ldr	r6, [r5, #16]
 8008f34:	f104 0014 	add.w	r0, r4, #20
 8008f38:	f105 0914 	add.w	r9, r5, #20
 8008f3c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008f40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008f44:	3410      	adds	r4, #16
 8008f46:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008f4a:	f859 3b04 	ldr.w	r3, [r9], #4
 8008f4e:	fa1f f18b 	uxth.w	r1, fp
 8008f52:	4461      	add	r1, ip
 8008f54:	fa1f fc83 	uxth.w	ip, r3
 8008f58:	0c1b      	lsrs	r3, r3, #16
 8008f5a:	eba1 010c 	sub.w	r1, r1, ip
 8008f5e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008f62:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008f66:	b289      	uxth	r1, r1
 8008f68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008f6c:	454e      	cmp	r6, r9
 8008f6e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008f72:	f84a 1b04 	str.w	r1, [sl], #4
 8008f76:	d8e6      	bhi.n	8008f46 <__mdiff+0x7e>
 8008f78:	1b73      	subs	r3, r6, r5
 8008f7a:	3b15      	subs	r3, #21
 8008f7c:	f023 0303 	bic.w	r3, r3, #3
 8008f80:	3515      	adds	r5, #21
 8008f82:	3304      	adds	r3, #4
 8008f84:	42ae      	cmp	r6, r5
 8008f86:	bf38      	it	cc
 8008f88:	2304      	movcc	r3, #4
 8008f8a:	4418      	add	r0, r3
 8008f8c:	4443      	add	r3, r8
 8008f8e:	461e      	mov	r6, r3
 8008f90:	4605      	mov	r5, r0
 8008f92:	4575      	cmp	r5, lr
 8008f94:	d30e      	bcc.n	8008fb4 <__mdiff+0xec>
 8008f96:	f10e 0103 	add.w	r1, lr, #3
 8008f9a:	1a09      	subs	r1, r1, r0
 8008f9c:	f021 0103 	bic.w	r1, r1, #3
 8008fa0:	3803      	subs	r0, #3
 8008fa2:	4586      	cmp	lr, r0
 8008fa4:	bf38      	it	cc
 8008fa6:	2100      	movcc	r1, #0
 8008fa8:	440b      	add	r3, r1
 8008faa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008fae:	b189      	cbz	r1, 8008fd4 <__mdiff+0x10c>
 8008fb0:	6117      	str	r7, [r2, #16]
 8008fb2:	e7a3      	b.n	8008efc <__mdiff+0x34>
 8008fb4:	f855 8b04 	ldr.w	r8, [r5], #4
 8008fb8:	fa1f f188 	uxth.w	r1, r8
 8008fbc:	4461      	add	r1, ip
 8008fbe:	140c      	asrs	r4, r1, #16
 8008fc0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008fc4:	b289      	uxth	r1, r1
 8008fc6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008fca:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008fce:	f846 1b04 	str.w	r1, [r6], #4
 8008fd2:	e7de      	b.n	8008f92 <__mdiff+0xca>
 8008fd4:	3f01      	subs	r7, #1
 8008fd6:	e7e8      	b.n	8008faa <__mdiff+0xe2>
 8008fd8:	08009c27 	.word	0x08009c27
 8008fdc:	08009c98 	.word	0x08009c98

08008fe0 <__ulp>:
 8008fe0:	4b0e      	ldr	r3, [pc, #56]	; (800901c <__ulp+0x3c>)
 8008fe2:	400b      	ands	r3, r1
 8008fe4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	dc08      	bgt.n	8008ffe <__ulp+0x1e>
 8008fec:	425b      	negs	r3, r3
 8008fee:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008ff2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008ff6:	da04      	bge.n	8009002 <__ulp+0x22>
 8008ff8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008ffc:	4113      	asrs	r3, r2
 8008ffe:	2200      	movs	r2, #0
 8009000:	e008      	b.n	8009014 <__ulp+0x34>
 8009002:	f1a2 0314 	sub.w	r3, r2, #20
 8009006:	2b1e      	cmp	r3, #30
 8009008:	bfd6      	itet	le
 800900a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800900e:	2201      	movgt	r2, #1
 8009010:	40da      	lsrle	r2, r3
 8009012:	2300      	movs	r3, #0
 8009014:	4619      	mov	r1, r3
 8009016:	4610      	mov	r0, r2
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	7ff00000 	.word	0x7ff00000

08009020 <__b2d>:
 8009020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009022:	6905      	ldr	r5, [r0, #16]
 8009024:	f100 0714 	add.w	r7, r0, #20
 8009028:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800902c:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009030:	1f2e      	subs	r6, r5, #4
 8009032:	4620      	mov	r0, r4
 8009034:	f7ff fd5a 	bl	8008aec <__hi0bits>
 8009038:	f1c0 0220 	rsb	r2, r0, #32
 800903c:	280a      	cmp	r0, #10
 800903e:	4603      	mov	r3, r0
 8009040:	f8df c068 	ldr.w	ip, [pc, #104]	; 80090ac <__b2d+0x8c>
 8009044:	600a      	str	r2, [r1, #0]
 8009046:	dc12      	bgt.n	800906e <__b2d+0x4e>
 8009048:	f1c0 0e0b 	rsb	lr, r0, #11
 800904c:	fa24 f20e 	lsr.w	r2, r4, lr
 8009050:	42b7      	cmp	r7, r6
 8009052:	ea42 010c 	orr.w	r1, r2, ip
 8009056:	bf2c      	ite	cs
 8009058:	2200      	movcs	r2, #0
 800905a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800905e:	3315      	adds	r3, #21
 8009060:	fa04 f303 	lsl.w	r3, r4, r3
 8009064:	fa22 f20e 	lsr.w	r2, r2, lr
 8009068:	431a      	orrs	r2, r3
 800906a:	4610      	mov	r0, r2
 800906c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800906e:	42b7      	cmp	r7, r6
 8009070:	bf2e      	itee	cs
 8009072:	2200      	movcs	r2, #0
 8009074:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 8009078:	f1a5 0608 	subcc.w	r6, r5, #8
 800907c:	3b0b      	subs	r3, #11
 800907e:	d012      	beq.n	80090a6 <__b2d+0x86>
 8009080:	f1c3 0520 	rsb	r5, r3, #32
 8009084:	fa22 f105 	lsr.w	r1, r2, r5
 8009088:	409c      	lsls	r4, r3
 800908a:	430c      	orrs	r4, r1
 800908c:	42be      	cmp	r6, r7
 800908e:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 8009092:	bf94      	ite	ls
 8009094:	2400      	movls	r4, #0
 8009096:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800909a:	409a      	lsls	r2, r3
 800909c:	40ec      	lsrs	r4, r5
 800909e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80090a2:	4322      	orrs	r2, r4
 80090a4:	e7e1      	b.n	800906a <__b2d+0x4a>
 80090a6:	ea44 010c 	orr.w	r1, r4, ip
 80090aa:	e7de      	b.n	800906a <__b2d+0x4a>
 80090ac:	3ff00000 	.word	0x3ff00000

080090b0 <__d2b>:
 80090b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090b2:	2101      	movs	r1, #1
 80090b4:	4617      	mov	r7, r2
 80090b6:	461c      	mov	r4, r3
 80090b8:	9e08      	ldr	r6, [sp, #32]
 80090ba:	f7ff fc25 	bl	8008908 <_Balloc>
 80090be:	4605      	mov	r5, r0
 80090c0:	b930      	cbnz	r0, 80090d0 <__d2b+0x20>
 80090c2:	4602      	mov	r2, r0
 80090c4:	f240 310f 	movw	r1, #783	; 0x30f
 80090c8:	4b22      	ldr	r3, [pc, #136]	; (8009154 <__d2b+0xa4>)
 80090ca:	4823      	ldr	r0, [pc, #140]	; (8009158 <__d2b+0xa8>)
 80090cc:	f7fe f926 	bl	800731c <__assert_func>
 80090d0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80090d4:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80090d8:	bb24      	cbnz	r4, 8009124 <__d2b+0x74>
 80090da:	2f00      	cmp	r7, #0
 80090dc:	9301      	str	r3, [sp, #4]
 80090de:	d026      	beq.n	800912e <__d2b+0x7e>
 80090e0:	4668      	mov	r0, sp
 80090e2:	9700      	str	r7, [sp, #0]
 80090e4:	f7ff fd22 	bl	8008b2c <__lo0bits>
 80090e8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80090ec:	b1e8      	cbz	r0, 800912a <__d2b+0x7a>
 80090ee:	f1c0 0320 	rsb	r3, r0, #32
 80090f2:	fa02 f303 	lsl.w	r3, r2, r3
 80090f6:	430b      	orrs	r3, r1
 80090f8:	40c2      	lsrs	r2, r0
 80090fa:	616b      	str	r3, [r5, #20]
 80090fc:	9201      	str	r2, [sp, #4]
 80090fe:	9b01      	ldr	r3, [sp, #4]
 8009100:	2b00      	cmp	r3, #0
 8009102:	bf14      	ite	ne
 8009104:	2102      	movne	r1, #2
 8009106:	2101      	moveq	r1, #1
 8009108:	61ab      	str	r3, [r5, #24]
 800910a:	6129      	str	r1, [r5, #16]
 800910c:	b1bc      	cbz	r4, 800913e <__d2b+0x8e>
 800910e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009112:	4404      	add	r4, r0
 8009114:	6034      	str	r4, [r6, #0]
 8009116:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800911a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800911c:	6018      	str	r0, [r3, #0]
 800911e:	4628      	mov	r0, r5
 8009120:	b003      	add	sp, #12
 8009122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009124:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009128:	e7d7      	b.n	80090da <__d2b+0x2a>
 800912a:	6169      	str	r1, [r5, #20]
 800912c:	e7e7      	b.n	80090fe <__d2b+0x4e>
 800912e:	a801      	add	r0, sp, #4
 8009130:	f7ff fcfc 	bl	8008b2c <__lo0bits>
 8009134:	9b01      	ldr	r3, [sp, #4]
 8009136:	2101      	movs	r1, #1
 8009138:	616b      	str	r3, [r5, #20]
 800913a:	3020      	adds	r0, #32
 800913c:	e7e5      	b.n	800910a <__d2b+0x5a>
 800913e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009142:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8009146:	6030      	str	r0, [r6, #0]
 8009148:	6918      	ldr	r0, [r3, #16]
 800914a:	f7ff fccf 	bl	8008aec <__hi0bits>
 800914e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009152:	e7e2      	b.n	800911a <__d2b+0x6a>
 8009154:	08009c27 	.word	0x08009c27
 8009158:	08009c98 	.word	0x08009c98

0800915c <__ratio>:
 800915c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009160:	4688      	mov	r8, r1
 8009162:	4669      	mov	r1, sp
 8009164:	4681      	mov	r9, r0
 8009166:	f7ff ff5b 	bl	8009020 <__b2d>
 800916a:	460f      	mov	r7, r1
 800916c:	4604      	mov	r4, r0
 800916e:	460d      	mov	r5, r1
 8009170:	4640      	mov	r0, r8
 8009172:	a901      	add	r1, sp, #4
 8009174:	f7ff ff54 	bl	8009020 <__b2d>
 8009178:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800917c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009180:	468b      	mov	fp, r1
 8009182:	eba3 0c02 	sub.w	ip, r3, r2
 8009186:	e9dd 3200 	ldrd	r3, r2, [sp]
 800918a:	1a9b      	subs	r3, r3, r2
 800918c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009190:	2b00      	cmp	r3, #0
 8009192:	bfd5      	itete	le
 8009194:	460a      	movle	r2, r1
 8009196:	462a      	movgt	r2, r5
 8009198:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800919c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80091a0:	bfd8      	it	le
 80091a2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80091a6:	465b      	mov	r3, fp
 80091a8:	4602      	mov	r2, r0
 80091aa:	4639      	mov	r1, r7
 80091ac:	4620      	mov	r0, r4
 80091ae:	f7f7 fac7 	bl	8000740 <__aeabi_ddiv>
 80091b2:	b003      	add	sp, #12
 80091b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080091b8 <__copybits>:
 80091b8:	3901      	subs	r1, #1
 80091ba:	b570      	push	{r4, r5, r6, lr}
 80091bc:	1149      	asrs	r1, r1, #5
 80091be:	6914      	ldr	r4, [r2, #16]
 80091c0:	3101      	adds	r1, #1
 80091c2:	f102 0314 	add.w	r3, r2, #20
 80091c6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80091ca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80091ce:	1f05      	subs	r5, r0, #4
 80091d0:	42a3      	cmp	r3, r4
 80091d2:	d30c      	bcc.n	80091ee <__copybits+0x36>
 80091d4:	1aa3      	subs	r3, r4, r2
 80091d6:	3b11      	subs	r3, #17
 80091d8:	f023 0303 	bic.w	r3, r3, #3
 80091dc:	3211      	adds	r2, #17
 80091de:	42a2      	cmp	r2, r4
 80091e0:	bf88      	it	hi
 80091e2:	2300      	movhi	r3, #0
 80091e4:	4418      	add	r0, r3
 80091e6:	2300      	movs	r3, #0
 80091e8:	4288      	cmp	r0, r1
 80091ea:	d305      	bcc.n	80091f8 <__copybits+0x40>
 80091ec:	bd70      	pop	{r4, r5, r6, pc}
 80091ee:	f853 6b04 	ldr.w	r6, [r3], #4
 80091f2:	f845 6f04 	str.w	r6, [r5, #4]!
 80091f6:	e7eb      	b.n	80091d0 <__copybits+0x18>
 80091f8:	f840 3b04 	str.w	r3, [r0], #4
 80091fc:	e7f4      	b.n	80091e8 <__copybits+0x30>

080091fe <__any_on>:
 80091fe:	f100 0214 	add.w	r2, r0, #20
 8009202:	6900      	ldr	r0, [r0, #16]
 8009204:	114b      	asrs	r3, r1, #5
 8009206:	4298      	cmp	r0, r3
 8009208:	b510      	push	{r4, lr}
 800920a:	db11      	blt.n	8009230 <__any_on+0x32>
 800920c:	dd0a      	ble.n	8009224 <__any_on+0x26>
 800920e:	f011 011f 	ands.w	r1, r1, #31
 8009212:	d007      	beq.n	8009224 <__any_on+0x26>
 8009214:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009218:	fa24 f001 	lsr.w	r0, r4, r1
 800921c:	fa00 f101 	lsl.w	r1, r0, r1
 8009220:	428c      	cmp	r4, r1
 8009222:	d10b      	bne.n	800923c <__any_on+0x3e>
 8009224:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009228:	4293      	cmp	r3, r2
 800922a:	d803      	bhi.n	8009234 <__any_on+0x36>
 800922c:	2000      	movs	r0, #0
 800922e:	bd10      	pop	{r4, pc}
 8009230:	4603      	mov	r3, r0
 8009232:	e7f7      	b.n	8009224 <__any_on+0x26>
 8009234:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009238:	2900      	cmp	r1, #0
 800923a:	d0f5      	beq.n	8009228 <__any_on+0x2a>
 800923c:	2001      	movs	r0, #1
 800923e:	e7f6      	b.n	800922e <__any_on+0x30>

08009240 <__ascii_wctomb>:
 8009240:	4603      	mov	r3, r0
 8009242:	4608      	mov	r0, r1
 8009244:	b141      	cbz	r1, 8009258 <__ascii_wctomb+0x18>
 8009246:	2aff      	cmp	r2, #255	; 0xff
 8009248:	d904      	bls.n	8009254 <__ascii_wctomb+0x14>
 800924a:	228a      	movs	r2, #138	; 0x8a
 800924c:	f04f 30ff 	mov.w	r0, #4294967295
 8009250:	601a      	str	r2, [r3, #0]
 8009252:	4770      	bx	lr
 8009254:	2001      	movs	r0, #1
 8009256:	700a      	strb	r2, [r1, #0]
 8009258:	4770      	bx	lr

0800925a <__sfputc_r>:
 800925a:	6893      	ldr	r3, [r2, #8]
 800925c:	b410      	push	{r4}
 800925e:	3b01      	subs	r3, #1
 8009260:	2b00      	cmp	r3, #0
 8009262:	6093      	str	r3, [r2, #8]
 8009264:	da07      	bge.n	8009276 <__sfputc_r+0x1c>
 8009266:	6994      	ldr	r4, [r2, #24]
 8009268:	42a3      	cmp	r3, r4
 800926a:	db01      	blt.n	8009270 <__sfputc_r+0x16>
 800926c:	290a      	cmp	r1, #10
 800926e:	d102      	bne.n	8009276 <__sfputc_r+0x1c>
 8009270:	bc10      	pop	{r4}
 8009272:	f7fd be84 	b.w	8006f7e <__swbuf_r>
 8009276:	6813      	ldr	r3, [r2, #0]
 8009278:	1c58      	adds	r0, r3, #1
 800927a:	6010      	str	r0, [r2, #0]
 800927c:	7019      	strb	r1, [r3, #0]
 800927e:	4608      	mov	r0, r1
 8009280:	bc10      	pop	{r4}
 8009282:	4770      	bx	lr

08009284 <__sfputs_r>:
 8009284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009286:	4606      	mov	r6, r0
 8009288:	460f      	mov	r7, r1
 800928a:	4614      	mov	r4, r2
 800928c:	18d5      	adds	r5, r2, r3
 800928e:	42ac      	cmp	r4, r5
 8009290:	d101      	bne.n	8009296 <__sfputs_r+0x12>
 8009292:	2000      	movs	r0, #0
 8009294:	e007      	b.n	80092a6 <__sfputs_r+0x22>
 8009296:	463a      	mov	r2, r7
 8009298:	4630      	mov	r0, r6
 800929a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800929e:	f7ff ffdc 	bl	800925a <__sfputc_r>
 80092a2:	1c43      	adds	r3, r0, #1
 80092a4:	d1f3      	bne.n	800928e <__sfputs_r+0xa>
 80092a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080092a8 <_vfiprintf_r>:
 80092a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ac:	460d      	mov	r5, r1
 80092ae:	4614      	mov	r4, r2
 80092b0:	4698      	mov	r8, r3
 80092b2:	4606      	mov	r6, r0
 80092b4:	b09d      	sub	sp, #116	; 0x74
 80092b6:	b118      	cbz	r0, 80092c0 <_vfiprintf_r+0x18>
 80092b8:	6a03      	ldr	r3, [r0, #32]
 80092ba:	b90b      	cbnz	r3, 80092c0 <_vfiprintf_r+0x18>
 80092bc:	f7fd fcca 	bl	8006c54 <__sinit>
 80092c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092c2:	07d9      	lsls	r1, r3, #31
 80092c4:	d405      	bmi.n	80092d2 <_vfiprintf_r+0x2a>
 80092c6:	89ab      	ldrh	r3, [r5, #12]
 80092c8:	059a      	lsls	r2, r3, #22
 80092ca:	d402      	bmi.n	80092d2 <_vfiprintf_r+0x2a>
 80092cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80092ce:	f7fe f800 	bl	80072d2 <__retarget_lock_acquire_recursive>
 80092d2:	89ab      	ldrh	r3, [r5, #12]
 80092d4:	071b      	lsls	r3, r3, #28
 80092d6:	d501      	bpl.n	80092dc <_vfiprintf_r+0x34>
 80092d8:	692b      	ldr	r3, [r5, #16]
 80092da:	b99b      	cbnz	r3, 8009304 <_vfiprintf_r+0x5c>
 80092dc:	4629      	mov	r1, r5
 80092de:	4630      	mov	r0, r6
 80092e0:	f7fd fe8a 	bl	8006ff8 <__swsetup_r>
 80092e4:	b170      	cbz	r0, 8009304 <_vfiprintf_r+0x5c>
 80092e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092e8:	07dc      	lsls	r4, r3, #31
 80092ea:	d504      	bpl.n	80092f6 <_vfiprintf_r+0x4e>
 80092ec:	f04f 30ff 	mov.w	r0, #4294967295
 80092f0:	b01d      	add	sp, #116	; 0x74
 80092f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092f6:	89ab      	ldrh	r3, [r5, #12]
 80092f8:	0598      	lsls	r0, r3, #22
 80092fa:	d4f7      	bmi.n	80092ec <_vfiprintf_r+0x44>
 80092fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80092fe:	f7fd ffe9 	bl	80072d4 <__retarget_lock_release_recursive>
 8009302:	e7f3      	b.n	80092ec <_vfiprintf_r+0x44>
 8009304:	2300      	movs	r3, #0
 8009306:	9309      	str	r3, [sp, #36]	; 0x24
 8009308:	2320      	movs	r3, #32
 800930a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800930e:	2330      	movs	r3, #48	; 0x30
 8009310:	f04f 0901 	mov.w	r9, #1
 8009314:	f8cd 800c 	str.w	r8, [sp, #12]
 8009318:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80094c8 <_vfiprintf_r+0x220>
 800931c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009320:	4623      	mov	r3, r4
 8009322:	469a      	mov	sl, r3
 8009324:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009328:	b10a      	cbz	r2, 800932e <_vfiprintf_r+0x86>
 800932a:	2a25      	cmp	r2, #37	; 0x25
 800932c:	d1f9      	bne.n	8009322 <_vfiprintf_r+0x7a>
 800932e:	ebba 0b04 	subs.w	fp, sl, r4
 8009332:	d00b      	beq.n	800934c <_vfiprintf_r+0xa4>
 8009334:	465b      	mov	r3, fp
 8009336:	4622      	mov	r2, r4
 8009338:	4629      	mov	r1, r5
 800933a:	4630      	mov	r0, r6
 800933c:	f7ff ffa2 	bl	8009284 <__sfputs_r>
 8009340:	3001      	adds	r0, #1
 8009342:	f000 80a9 	beq.w	8009498 <_vfiprintf_r+0x1f0>
 8009346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009348:	445a      	add	r2, fp
 800934a:	9209      	str	r2, [sp, #36]	; 0x24
 800934c:	f89a 3000 	ldrb.w	r3, [sl]
 8009350:	2b00      	cmp	r3, #0
 8009352:	f000 80a1 	beq.w	8009498 <_vfiprintf_r+0x1f0>
 8009356:	2300      	movs	r3, #0
 8009358:	f04f 32ff 	mov.w	r2, #4294967295
 800935c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009360:	f10a 0a01 	add.w	sl, sl, #1
 8009364:	9304      	str	r3, [sp, #16]
 8009366:	9307      	str	r3, [sp, #28]
 8009368:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800936c:	931a      	str	r3, [sp, #104]	; 0x68
 800936e:	4654      	mov	r4, sl
 8009370:	2205      	movs	r2, #5
 8009372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009376:	4854      	ldr	r0, [pc, #336]	; (80094c8 <_vfiprintf_r+0x220>)
 8009378:	f7fd ffad 	bl	80072d6 <memchr>
 800937c:	9a04      	ldr	r2, [sp, #16]
 800937e:	b9d8      	cbnz	r0, 80093b8 <_vfiprintf_r+0x110>
 8009380:	06d1      	lsls	r1, r2, #27
 8009382:	bf44      	itt	mi
 8009384:	2320      	movmi	r3, #32
 8009386:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800938a:	0713      	lsls	r3, r2, #28
 800938c:	bf44      	itt	mi
 800938e:	232b      	movmi	r3, #43	; 0x2b
 8009390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009394:	f89a 3000 	ldrb.w	r3, [sl]
 8009398:	2b2a      	cmp	r3, #42	; 0x2a
 800939a:	d015      	beq.n	80093c8 <_vfiprintf_r+0x120>
 800939c:	4654      	mov	r4, sl
 800939e:	2000      	movs	r0, #0
 80093a0:	f04f 0c0a 	mov.w	ip, #10
 80093a4:	9a07      	ldr	r2, [sp, #28]
 80093a6:	4621      	mov	r1, r4
 80093a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093ac:	3b30      	subs	r3, #48	; 0x30
 80093ae:	2b09      	cmp	r3, #9
 80093b0:	d94d      	bls.n	800944e <_vfiprintf_r+0x1a6>
 80093b2:	b1b0      	cbz	r0, 80093e2 <_vfiprintf_r+0x13a>
 80093b4:	9207      	str	r2, [sp, #28]
 80093b6:	e014      	b.n	80093e2 <_vfiprintf_r+0x13a>
 80093b8:	eba0 0308 	sub.w	r3, r0, r8
 80093bc:	fa09 f303 	lsl.w	r3, r9, r3
 80093c0:	4313      	orrs	r3, r2
 80093c2:	46a2      	mov	sl, r4
 80093c4:	9304      	str	r3, [sp, #16]
 80093c6:	e7d2      	b.n	800936e <_vfiprintf_r+0xc6>
 80093c8:	9b03      	ldr	r3, [sp, #12]
 80093ca:	1d19      	adds	r1, r3, #4
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	9103      	str	r1, [sp, #12]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	bfbb      	ittet	lt
 80093d4:	425b      	neglt	r3, r3
 80093d6:	f042 0202 	orrlt.w	r2, r2, #2
 80093da:	9307      	strge	r3, [sp, #28]
 80093dc:	9307      	strlt	r3, [sp, #28]
 80093de:	bfb8      	it	lt
 80093e0:	9204      	strlt	r2, [sp, #16]
 80093e2:	7823      	ldrb	r3, [r4, #0]
 80093e4:	2b2e      	cmp	r3, #46	; 0x2e
 80093e6:	d10c      	bne.n	8009402 <_vfiprintf_r+0x15a>
 80093e8:	7863      	ldrb	r3, [r4, #1]
 80093ea:	2b2a      	cmp	r3, #42	; 0x2a
 80093ec:	d134      	bne.n	8009458 <_vfiprintf_r+0x1b0>
 80093ee:	9b03      	ldr	r3, [sp, #12]
 80093f0:	3402      	adds	r4, #2
 80093f2:	1d1a      	adds	r2, r3, #4
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	9203      	str	r2, [sp, #12]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	bfb8      	it	lt
 80093fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009400:	9305      	str	r3, [sp, #20]
 8009402:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80094cc <_vfiprintf_r+0x224>
 8009406:	2203      	movs	r2, #3
 8009408:	4650      	mov	r0, sl
 800940a:	7821      	ldrb	r1, [r4, #0]
 800940c:	f7fd ff63 	bl	80072d6 <memchr>
 8009410:	b138      	cbz	r0, 8009422 <_vfiprintf_r+0x17a>
 8009412:	2240      	movs	r2, #64	; 0x40
 8009414:	9b04      	ldr	r3, [sp, #16]
 8009416:	eba0 000a 	sub.w	r0, r0, sl
 800941a:	4082      	lsls	r2, r0
 800941c:	4313      	orrs	r3, r2
 800941e:	3401      	adds	r4, #1
 8009420:	9304      	str	r3, [sp, #16]
 8009422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009426:	2206      	movs	r2, #6
 8009428:	4829      	ldr	r0, [pc, #164]	; (80094d0 <_vfiprintf_r+0x228>)
 800942a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800942e:	f7fd ff52 	bl	80072d6 <memchr>
 8009432:	2800      	cmp	r0, #0
 8009434:	d03f      	beq.n	80094b6 <_vfiprintf_r+0x20e>
 8009436:	4b27      	ldr	r3, [pc, #156]	; (80094d4 <_vfiprintf_r+0x22c>)
 8009438:	bb1b      	cbnz	r3, 8009482 <_vfiprintf_r+0x1da>
 800943a:	9b03      	ldr	r3, [sp, #12]
 800943c:	3307      	adds	r3, #7
 800943e:	f023 0307 	bic.w	r3, r3, #7
 8009442:	3308      	adds	r3, #8
 8009444:	9303      	str	r3, [sp, #12]
 8009446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009448:	443b      	add	r3, r7
 800944a:	9309      	str	r3, [sp, #36]	; 0x24
 800944c:	e768      	b.n	8009320 <_vfiprintf_r+0x78>
 800944e:	460c      	mov	r4, r1
 8009450:	2001      	movs	r0, #1
 8009452:	fb0c 3202 	mla	r2, ip, r2, r3
 8009456:	e7a6      	b.n	80093a6 <_vfiprintf_r+0xfe>
 8009458:	2300      	movs	r3, #0
 800945a:	f04f 0c0a 	mov.w	ip, #10
 800945e:	4619      	mov	r1, r3
 8009460:	3401      	adds	r4, #1
 8009462:	9305      	str	r3, [sp, #20]
 8009464:	4620      	mov	r0, r4
 8009466:	f810 2b01 	ldrb.w	r2, [r0], #1
 800946a:	3a30      	subs	r2, #48	; 0x30
 800946c:	2a09      	cmp	r2, #9
 800946e:	d903      	bls.n	8009478 <_vfiprintf_r+0x1d0>
 8009470:	2b00      	cmp	r3, #0
 8009472:	d0c6      	beq.n	8009402 <_vfiprintf_r+0x15a>
 8009474:	9105      	str	r1, [sp, #20]
 8009476:	e7c4      	b.n	8009402 <_vfiprintf_r+0x15a>
 8009478:	4604      	mov	r4, r0
 800947a:	2301      	movs	r3, #1
 800947c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009480:	e7f0      	b.n	8009464 <_vfiprintf_r+0x1bc>
 8009482:	ab03      	add	r3, sp, #12
 8009484:	9300      	str	r3, [sp, #0]
 8009486:	462a      	mov	r2, r5
 8009488:	4630      	mov	r0, r6
 800948a:	4b13      	ldr	r3, [pc, #76]	; (80094d8 <_vfiprintf_r+0x230>)
 800948c:	a904      	add	r1, sp, #16
 800948e:	f7fc ff93 	bl	80063b8 <_printf_float>
 8009492:	4607      	mov	r7, r0
 8009494:	1c78      	adds	r0, r7, #1
 8009496:	d1d6      	bne.n	8009446 <_vfiprintf_r+0x19e>
 8009498:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800949a:	07d9      	lsls	r1, r3, #31
 800949c:	d405      	bmi.n	80094aa <_vfiprintf_r+0x202>
 800949e:	89ab      	ldrh	r3, [r5, #12]
 80094a0:	059a      	lsls	r2, r3, #22
 80094a2:	d402      	bmi.n	80094aa <_vfiprintf_r+0x202>
 80094a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094a6:	f7fd ff15 	bl	80072d4 <__retarget_lock_release_recursive>
 80094aa:	89ab      	ldrh	r3, [r5, #12]
 80094ac:	065b      	lsls	r3, r3, #25
 80094ae:	f53f af1d 	bmi.w	80092ec <_vfiprintf_r+0x44>
 80094b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094b4:	e71c      	b.n	80092f0 <_vfiprintf_r+0x48>
 80094b6:	ab03      	add	r3, sp, #12
 80094b8:	9300      	str	r3, [sp, #0]
 80094ba:	462a      	mov	r2, r5
 80094bc:	4630      	mov	r0, r6
 80094be:	4b06      	ldr	r3, [pc, #24]	; (80094d8 <_vfiprintf_r+0x230>)
 80094c0:	a904      	add	r1, sp, #16
 80094c2:	f7fd fa19 	bl	80068f8 <_printf_i>
 80094c6:	e7e4      	b.n	8009492 <_vfiprintf_r+0x1ea>
 80094c8:	08009df4 	.word	0x08009df4
 80094cc:	08009dfa 	.word	0x08009dfa
 80094d0:	08009dfe 	.word	0x08009dfe
 80094d4:	080063b9 	.word	0x080063b9
 80094d8:	08009285 	.word	0x08009285

080094dc <__sflush_r>:
 80094dc:	898a      	ldrh	r2, [r1, #12]
 80094de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094e0:	4605      	mov	r5, r0
 80094e2:	0710      	lsls	r0, r2, #28
 80094e4:	460c      	mov	r4, r1
 80094e6:	d457      	bmi.n	8009598 <__sflush_r+0xbc>
 80094e8:	684b      	ldr	r3, [r1, #4]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	dc04      	bgt.n	80094f8 <__sflush_r+0x1c>
 80094ee:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	dc01      	bgt.n	80094f8 <__sflush_r+0x1c>
 80094f4:	2000      	movs	r0, #0
 80094f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80094fa:	2e00      	cmp	r6, #0
 80094fc:	d0fa      	beq.n	80094f4 <__sflush_r+0x18>
 80094fe:	2300      	movs	r3, #0
 8009500:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009504:	682f      	ldr	r7, [r5, #0]
 8009506:	6a21      	ldr	r1, [r4, #32]
 8009508:	602b      	str	r3, [r5, #0]
 800950a:	d032      	beq.n	8009572 <__sflush_r+0x96>
 800950c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800950e:	89a3      	ldrh	r3, [r4, #12]
 8009510:	075a      	lsls	r2, r3, #29
 8009512:	d505      	bpl.n	8009520 <__sflush_r+0x44>
 8009514:	6863      	ldr	r3, [r4, #4]
 8009516:	1ac0      	subs	r0, r0, r3
 8009518:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800951a:	b10b      	cbz	r3, 8009520 <__sflush_r+0x44>
 800951c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800951e:	1ac0      	subs	r0, r0, r3
 8009520:	2300      	movs	r3, #0
 8009522:	4602      	mov	r2, r0
 8009524:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009526:	4628      	mov	r0, r5
 8009528:	6a21      	ldr	r1, [r4, #32]
 800952a:	47b0      	blx	r6
 800952c:	1c43      	adds	r3, r0, #1
 800952e:	89a3      	ldrh	r3, [r4, #12]
 8009530:	d106      	bne.n	8009540 <__sflush_r+0x64>
 8009532:	6829      	ldr	r1, [r5, #0]
 8009534:	291d      	cmp	r1, #29
 8009536:	d82b      	bhi.n	8009590 <__sflush_r+0xb4>
 8009538:	4a28      	ldr	r2, [pc, #160]	; (80095dc <__sflush_r+0x100>)
 800953a:	410a      	asrs	r2, r1
 800953c:	07d6      	lsls	r6, r2, #31
 800953e:	d427      	bmi.n	8009590 <__sflush_r+0xb4>
 8009540:	2200      	movs	r2, #0
 8009542:	6062      	str	r2, [r4, #4]
 8009544:	6922      	ldr	r2, [r4, #16]
 8009546:	04d9      	lsls	r1, r3, #19
 8009548:	6022      	str	r2, [r4, #0]
 800954a:	d504      	bpl.n	8009556 <__sflush_r+0x7a>
 800954c:	1c42      	adds	r2, r0, #1
 800954e:	d101      	bne.n	8009554 <__sflush_r+0x78>
 8009550:	682b      	ldr	r3, [r5, #0]
 8009552:	b903      	cbnz	r3, 8009556 <__sflush_r+0x7a>
 8009554:	6560      	str	r0, [r4, #84]	; 0x54
 8009556:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009558:	602f      	str	r7, [r5, #0]
 800955a:	2900      	cmp	r1, #0
 800955c:	d0ca      	beq.n	80094f4 <__sflush_r+0x18>
 800955e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009562:	4299      	cmp	r1, r3
 8009564:	d002      	beq.n	800956c <__sflush_r+0x90>
 8009566:	4628      	mov	r0, r5
 8009568:	f7fe fd66 	bl	8008038 <_free_r>
 800956c:	2000      	movs	r0, #0
 800956e:	6360      	str	r0, [r4, #52]	; 0x34
 8009570:	e7c1      	b.n	80094f6 <__sflush_r+0x1a>
 8009572:	2301      	movs	r3, #1
 8009574:	4628      	mov	r0, r5
 8009576:	47b0      	blx	r6
 8009578:	1c41      	adds	r1, r0, #1
 800957a:	d1c8      	bne.n	800950e <__sflush_r+0x32>
 800957c:	682b      	ldr	r3, [r5, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d0c5      	beq.n	800950e <__sflush_r+0x32>
 8009582:	2b1d      	cmp	r3, #29
 8009584:	d001      	beq.n	800958a <__sflush_r+0xae>
 8009586:	2b16      	cmp	r3, #22
 8009588:	d101      	bne.n	800958e <__sflush_r+0xb2>
 800958a:	602f      	str	r7, [r5, #0]
 800958c:	e7b2      	b.n	80094f4 <__sflush_r+0x18>
 800958e:	89a3      	ldrh	r3, [r4, #12]
 8009590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009594:	81a3      	strh	r3, [r4, #12]
 8009596:	e7ae      	b.n	80094f6 <__sflush_r+0x1a>
 8009598:	690f      	ldr	r7, [r1, #16]
 800959a:	2f00      	cmp	r7, #0
 800959c:	d0aa      	beq.n	80094f4 <__sflush_r+0x18>
 800959e:	0793      	lsls	r3, r2, #30
 80095a0:	bf18      	it	ne
 80095a2:	2300      	movne	r3, #0
 80095a4:	680e      	ldr	r6, [r1, #0]
 80095a6:	bf08      	it	eq
 80095a8:	694b      	ldreq	r3, [r1, #20]
 80095aa:	1bf6      	subs	r6, r6, r7
 80095ac:	600f      	str	r7, [r1, #0]
 80095ae:	608b      	str	r3, [r1, #8]
 80095b0:	2e00      	cmp	r6, #0
 80095b2:	dd9f      	ble.n	80094f4 <__sflush_r+0x18>
 80095b4:	4633      	mov	r3, r6
 80095b6:	463a      	mov	r2, r7
 80095b8:	4628      	mov	r0, r5
 80095ba:	6a21      	ldr	r1, [r4, #32]
 80095bc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80095c0:	47e0      	blx	ip
 80095c2:	2800      	cmp	r0, #0
 80095c4:	dc06      	bgt.n	80095d4 <__sflush_r+0xf8>
 80095c6:	89a3      	ldrh	r3, [r4, #12]
 80095c8:	f04f 30ff 	mov.w	r0, #4294967295
 80095cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095d0:	81a3      	strh	r3, [r4, #12]
 80095d2:	e790      	b.n	80094f6 <__sflush_r+0x1a>
 80095d4:	4407      	add	r7, r0
 80095d6:	1a36      	subs	r6, r6, r0
 80095d8:	e7ea      	b.n	80095b0 <__sflush_r+0xd4>
 80095da:	bf00      	nop
 80095dc:	dfbffffe 	.word	0xdfbffffe

080095e0 <_fflush_r>:
 80095e0:	b538      	push	{r3, r4, r5, lr}
 80095e2:	690b      	ldr	r3, [r1, #16]
 80095e4:	4605      	mov	r5, r0
 80095e6:	460c      	mov	r4, r1
 80095e8:	b913      	cbnz	r3, 80095f0 <_fflush_r+0x10>
 80095ea:	2500      	movs	r5, #0
 80095ec:	4628      	mov	r0, r5
 80095ee:	bd38      	pop	{r3, r4, r5, pc}
 80095f0:	b118      	cbz	r0, 80095fa <_fflush_r+0x1a>
 80095f2:	6a03      	ldr	r3, [r0, #32]
 80095f4:	b90b      	cbnz	r3, 80095fa <_fflush_r+0x1a>
 80095f6:	f7fd fb2d 	bl	8006c54 <__sinit>
 80095fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d0f3      	beq.n	80095ea <_fflush_r+0xa>
 8009602:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009604:	07d0      	lsls	r0, r2, #31
 8009606:	d404      	bmi.n	8009612 <_fflush_r+0x32>
 8009608:	0599      	lsls	r1, r3, #22
 800960a:	d402      	bmi.n	8009612 <_fflush_r+0x32>
 800960c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800960e:	f7fd fe60 	bl	80072d2 <__retarget_lock_acquire_recursive>
 8009612:	4628      	mov	r0, r5
 8009614:	4621      	mov	r1, r4
 8009616:	f7ff ff61 	bl	80094dc <__sflush_r>
 800961a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800961c:	4605      	mov	r5, r0
 800961e:	07da      	lsls	r2, r3, #31
 8009620:	d4e4      	bmi.n	80095ec <_fflush_r+0xc>
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	059b      	lsls	r3, r3, #22
 8009626:	d4e1      	bmi.n	80095ec <_fflush_r+0xc>
 8009628:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800962a:	f7fd fe53 	bl	80072d4 <__retarget_lock_release_recursive>
 800962e:	e7dd      	b.n	80095ec <_fflush_r+0xc>

08009630 <fiprintf>:
 8009630:	b40e      	push	{r1, r2, r3}
 8009632:	b503      	push	{r0, r1, lr}
 8009634:	4601      	mov	r1, r0
 8009636:	ab03      	add	r3, sp, #12
 8009638:	4805      	ldr	r0, [pc, #20]	; (8009650 <fiprintf+0x20>)
 800963a:	f853 2b04 	ldr.w	r2, [r3], #4
 800963e:	6800      	ldr	r0, [r0, #0]
 8009640:	9301      	str	r3, [sp, #4]
 8009642:	f7ff fe31 	bl	80092a8 <_vfiprintf_r>
 8009646:	b002      	add	sp, #8
 8009648:	f85d eb04 	ldr.w	lr, [sp], #4
 800964c:	b003      	add	sp, #12
 800964e:	4770      	bx	lr
 8009650:	200001f8 	.word	0x200001f8

08009654 <__swhatbuf_r>:
 8009654:	b570      	push	{r4, r5, r6, lr}
 8009656:	460c      	mov	r4, r1
 8009658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800965c:	4615      	mov	r5, r2
 800965e:	2900      	cmp	r1, #0
 8009660:	461e      	mov	r6, r3
 8009662:	b096      	sub	sp, #88	; 0x58
 8009664:	da0c      	bge.n	8009680 <__swhatbuf_r+0x2c>
 8009666:	89a3      	ldrh	r3, [r4, #12]
 8009668:	2100      	movs	r1, #0
 800966a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800966e:	bf0c      	ite	eq
 8009670:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009674:	2340      	movne	r3, #64	; 0x40
 8009676:	2000      	movs	r0, #0
 8009678:	6031      	str	r1, [r6, #0]
 800967a:	602b      	str	r3, [r5, #0]
 800967c:	b016      	add	sp, #88	; 0x58
 800967e:	bd70      	pop	{r4, r5, r6, pc}
 8009680:	466a      	mov	r2, sp
 8009682:	f000 f849 	bl	8009718 <_fstat_r>
 8009686:	2800      	cmp	r0, #0
 8009688:	dbed      	blt.n	8009666 <__swhatbuf_r+0x12>
 800968a:	9901      	ldr	r1, [sp, #4]
 800968c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009690:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009694:	4259      	negs	r1, r3
 8009696:	4159      	adcs	r1, r3
 8009698:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800969c:	e7eb      	b.n	8009676 <__swhatbuf_r+0x22>

0800969e <__smakebuf_r>:
 800969e:	898b      	ldrh	r3, [r1, #12]
 80096a0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80096a2:	079d      	lsls	r5, r3, #30
 80096a4:	4606      	mov	r6, r0
 80096a6:	460c      	mov	r4, r1
 80096a8:	d507      	bpl.n	80096ba <__smakebuf_r+0x1c>
 80096aa:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80096ae:	6023      	str	r3, [r4, #0]
 80096b0:	6123      	str	r3, [r4, #16]
 80096b2:	2301      	movs	r3, #1
 80096b4:	6163      	str	r3, [r4, #20]
 80096b6:	b002      	add	sp, #8
 80096b8:	bd70      	pop	{r4, r5, r6, pc}
 80096ba:	466a      	mov	r2, sp
 80096bc:	ab01      	add	r3, sp, #4
 80096be:	f7ff ffc9 	bl	8009654 <__swhatbuf_r>
 80096c2:	9900      	ldr	r1, [sp, #0]
 80096c4:	4605      	mov	r5, r0
 80096c6:	4630      	mov	r0, r6
 80096c8:	f7ff f880 	bl	80087cc <_malloc_r>
 80096cc:	b948      	cbnz	r0, 80096e2 <__smakebuf_r+0x44>
 80096ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096d2:	059a      	lsls	r2, r3, #22
 80096d4:	d4ef      	bmi.n	80096b6 <__smakebuf_r+0x18>
 80096d6:	f023 0303 	bic.w	r3, r3, #3
 80096da:	f043 0302 	orr.w	r3, r3, #2
 80096de:	81a3      	strh	r3, [r4, #12]
 80096e0:	e7e3      	b.n	80096aa <__smakebuf_r+0xc>
 80096e2:	89a3      	ldrh	r3, [r4, #12]
 80096e4:	6020      	str	r0, [r4, #0]
 80096e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096ea:	81a3      	strh	r3, [r4, #12]
 80096ec:	9b00      	ldr	r3, [sp, #0]
 80096ee:	6120      	str	r0, [r4, #16]
 80096f0:	6163      	str	r3, [r4, #20]
 80096f2:	9b01      	ldr	r3, [sp, #4]
 80096f4:	b15b      	cbz	r3, 800970e <__smakebuf_r+0x70>
 80096f6:	4630      	mov	r0, r6
 80096f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80096fc:	f000 f81e 	bl	800973c <_isatty_r>
 8009700:	b128      	cbz	r0, 800970e <__smakebuf_r+0x70>
 8009702:	89a3      	ldrh	r3, [r4, #12]
 8009704:	f023 0303 	bic.w	r3, r3, #3
 8009708:	f043 0301 	orr.w	r3, r3, #1
 800970c:	81a3      	strh	r3, [r4, #12]
 800970e:	89a3      	ldrh	r3, [r4, #12]
 8009710:	431d      	orrs	r5, r3
 8009712:	81a5      	strh	r5, [r4, #12]
 8009714:	e7cf      	b.n	80096b6 <__smakebuf_r+0x18>
	...

08009718 <_fstat_r>:
 8009718:	b538      	push	{r3, r4, r5, lr}
 800971a:	2300      	movs	r3, #0
 800971c:	4d06      	ldr	r5, [pc, #24]	; (8009738 <_fstat_r+0x20>)
 800971e:	4604      	mov	r4, r0
 8009720:	4608      	mov	r0, r1
 8009722:	4611      	mov	r1, r2
 8009724:	602b      	str	r3, [r5, #0]
 8009726:	f7f8 febe 	bl	80024a6 <_fstat>
 800972a:	1c43      	adds	r3, r0, #1
 800972c:	d102      	bne.n	8009734 <_fstat_r+0x1c>
 800972e:	682b      	ldr	r3, [r5, #0]
 8009730:	b103      	cbz	r3, 8009734 <_fstat_r+0x1c>
 8009732:	6023      	str	r3, [r4, #0]
 8009734:	bd38      	pop	{r3, r4, r5, pc}
 8009736:	bf00      	nop
 8009738:	200023d4 	.word	0x200023d4

0800973c <_isatty_r>:
 800973c:	b538      	push	{r3, r4, r5, lr}
 800973e:	2300      	movs	r3, #0
 8009740:	4d05      	ldr	r5, [pc, #20]	; (8009758 <_isatty_r+0x1c>)
 8009742:	4604      	mov	r4, r0
 8009744:	4608      	mov	r0, r1
 8009746:	602b      	str	r3, [r5, #0]
 8009748:	f7f8 febc 	bl	80024c4 <_isatty>
 800974c:	1c43      	adds	r3, r0, #1
 800974e:	d102      	bne.n	8009756 <_isatty_r+0x1a>
 8009750:	682b      	ldr	r3, [r5, #0]
 8009752:	b103      	cbz	r3, 8009756 <_isatty_r+0x1a>
 8009754:	6023      	str	r3, [r4, #0]
 8009756:	bd38      	pop	{r3, r4, r5, pc}
 8009758:	200023d4 	.word	0x200023d4

0800975c <_sbrk_r>:
 800975c:	b538      	push	{r3, r4, r5, lr}
 800975e:	2300      	movs	r3, #0
 8009760:	4d05      	ldr	r5, [pc, #20]	; (8009778 <_sbrk_r+0x1c>)
 8009762:	4604      	mov	r4, r0
 8009764:	4608      	mov	r0, r1
 8009766:	602b      	str	r3, [r5, #0]
 8009768:	f7f8 fec2 	bl	80024f0 <_sbrk>
 800976c:	1c43      	adds	r3, r0, #1
 800976e:	d102      	bne.n	8009776 <_sbrk_r+0x1a>
 8009770:	682b      	ldr	r3, [r5, #0]
 8009772:	b103      	cbz	r3, 8009776 <_sbrk_r+0x1a>
 8009774:	6023      	str	r3, [r4, #0]
 8009776:	bd38      	pop	{r3, r4, r5, pc}
 8009778:	200023d4 	.word	0x200023d4

0800977c <abort>:
 800977c:	2006      	movs	r0, #6
 800977e:	b508      	push	{r3, lr}
 8009780:	f000 f840 	bl	8009804 <raise>
 8009784:	2001      	movs	r0, #1
 8009786:	f7f8 fe5c 	bl	8002442 <_exit>

0800978a <_calloc_r>:
 800978a:	b570      	push	{r4, r5, r6, lr}
 800978c:	fba1 5402 	umull	r5, r4, r1, r2
 8009790:	b934      	cbnz	r4, 80097a0 <_calloc_r+0x16>
 8009792:	4629      	mov	r1, r5
 8009794:	f7ff f81a 	bl	80087cc <_malloc_r>
 8009798:	4606      	mov	r6, r0
 800979a:	b928      	cbnz	r0, 80097a8 <_calloc_r+0x1e>
 800979c:	4630      	mov	r0, r6
 800979e:	bd70      	pop	{r4, r5, r6, pc}
 80097a0:	220c      	movs	r2, #12
 80097a2:	2600      	movs	r6, #0
 80097a4:	6002      	str	r2, [r0, #0]
 80097a6:	e7f9      	b.n	800979c <_calloc_r+0x12>
 80097a8:	462a      	mov	r2, r5
 80097aa:	4621      	mov	r1, r4
 80097ac:	f7fd fc7c 	bl	80070a8 <memset>
 80097b0:	e7f4      	b.n	800979c <_calloc_r+0x12>

080097b2 <_raise_r>:
 80097b2:	291f      	cmp	r1, #31
 80097b4:	b538      	push	{r3, r4, r5, lr}
 80097b6:	4604      	mov	r4, r0
 80097b8:	460d      	mov	r5, r1
 80097ba:	d904      	bls.n	80097c6 <_raise_r+0x14>
 80097bc:	2316      	movs	r3, #22
 80097be:	6003      	str	r3, [r0, #0]
 80097c0:	f04f 30ff 	mov.w	r0, #4294967295
 80097c4:	bd38      	pop	{r3, r4, r5, pc}
 80097c6:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80097c8:	b112      	cbz	r2, 80097d0 <_raise_r+0x1e>
 80097ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80097ce:	b94b      	cbnz	r3, 80097e4 <_raise_r+0x32>
 80097d0:	4620      	mov	r0, r4
 80097d2:	f000 f831 	bl	8009838 <_getpid_r>
 80097d6:	462a      	mov	r2, r5
 80097d8:	4601      	mov	r1, r0
 80097da:	4620      	mov	r0, r4
 80097dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097e0:	f000 b818 	b.w	8009814 <_kill_r>
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d00a      	beq.n	80097fe <_raise_r+0x4c>
 80097e8:	1c59      	adds	r1, r3, #1
 80097ea:	d103      	bne.n	80097f4 <_raise_r+0x42>
 80097ec:	2316      	movs	r3, #22
 80097ee:	6003      	str	r3, [r0, #0]
 80097f0:	2001      	movs	r0, #1
 80097f2:	e7e7      	b.n	80097c4 <_raise_r+0x12>
 80097f4:	2400      	movs	r4, #0
 80097f6:	4628      	mov	r0, r5
 80097f8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097fc:	4798      	blx	r3
 80097fe:	2000      	movs	r0, #0
 8009800:	e7e0      	b.n	80097c4 <_raise_r+0x12>
	...

08009804 <raise>:
 8009804:	4b02      	ldr	r3, [pc, #8]	; (8009810 <raise+0xc>)
 8009806:	4601      	mov	r1, r0
 8009808:	6818      	ldr	r0, [r3, #0]
 800980a:	f7ff bfd2 	b.w	80097b2 <_raise_r>
 800980e:	bf00      	nop
 8009810:	200001f8 	.word	0x200001f8

08009814 <_kill_r>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	2300      	movs	r3, #0
 8009818:	4d06      	ldr	r5, [pc, #24]	; (8009834 <_kill_r+0x20>)
 800981a:	4604      	mov	r4, r0
 800981c:	4608      	mov	r0, r1
 800981e:	4611      	mov	r1, r2
 8009820:	602b      	str	r3, [r5, #0]
 8009822:	f7f8 fdfe 	bl	8002422 <_kill>
 8009826:	1c43      	adds	r3, r0, #1
 8009828:	d102      	bne.n	8009830 <_kill_r+0x1c>
 800982a:	682b      	ldr	r3, [r5, #0]
 800982c:	b103      	cbz	r3, 8009830 <_kill_r+0x1c>
 800982e:	6023      	str	r3, [r4, #0]
 8009830:	bd38      	pop	{r3, r4, r5, pc}
 8009832:	bf00      	nop
 8009834:	200023d4 	.word	0x200023d4

08009838 <_getpid_r>:
 8009838:	f7f8 bdec 	b.w	8002414 <_getpid>

0800983c <_init>:
 800983c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983e:	bf00      	nop
 8009840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009842:	bc08      	pop	{r3}
 8009844:	469e      	mov	lr, r3
 8009846:	4770      	bx	lr

08009848 <_fini>:
 8009848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800984a:	bf00      	nop
 800984c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800984e:	bc08      	pop	{r3}
 8009850:	469e      	mov	lr, r3
 8009852:	4770      	bx	lr
