Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 15:15:53 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 3068 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__2/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[1]_rep__6/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[4]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__4/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__5/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__6/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__7/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__8/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep__1/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: d3/VGA_CONTROL/v_cntr_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi1/intensity_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.964      -10.875                     13                  369        0.241        0.000                      0                  369        3.000        0.000                       0                   176  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.755        0.000                      0                   97        0.253        0.000                      0                   97        3.000        0.000                       0                    76  
  clk_out1_clk_wiz_0       -0.964      -10.875                     13                  272        0.241        0.000                      0                  272        4.130        0.000                       0                    97  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 vc1/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.200ns (22.994%)  route 4.019ns (77.006%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.624     5.145    vc1/CLK_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  vc1/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  vc1/count2_reg[5]/Q
                         net (fo=10, routed)          0.833     6.434    vc1/count2_reg[5]
    SLICE_X63Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.558 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.665     7.223    vc1/sclk_i_24_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.347 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.473     7.821    vc1/sclk_i_23_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.797     8.742    vc1/sclk_i_17_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.866 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.583     9.449    vc1/sclk_i_13_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.573 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.667    10.240    vc1/sclk_i_5_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.364 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.364    vc1/sclk_i_1_n_0
    SLICE_X63Y59         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y59         FDRE (Setup_fdre_C_D)        0.031    15.119    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.614ns (16.650%)  route 3.074ns (83.350%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.824     8.765    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.614ns (16.655%)  route 3.073ns (83.345%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.823     8.764    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.614ns (16.655%)  route 3.073ns (83.345%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.823     8.764    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.614ns (16.650%)  route 3.074ns (83.350%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.824     8.765    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.614ns (16.650%)  route 3.074ns (83.350%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.824     8.765    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.614ns (16.650%)  route 3.074ns (83.350%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.824     8.765    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X62Y58         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.614ns (16.655%)  route 3.073ns (83.345%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.823     8.764    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.614ns (16.655%)  route 3.073ns (83.345%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.823     8.764    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.614ns (16.655%)  route 3.073ns (83.345%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.557     5.078    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           1.250     6.846    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=3081, routed)        1.823     8.764    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vc1/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.941%)  route 0.172ns (48.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.475    vc1/CLK_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  vc1/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vc1/count2_reg[5]/Q
                         net (fo=10, routed)          0.172     1.788    vc1/count2_reg[5]
    SLICE_X63Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.833    vc1/sclk_i_1_n_0
    SLICE_X63Y59         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.862     1.990    vc1/CLK_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.092     1.580    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  c0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.708    c0/counter[4]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  c0/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.816    c0/data0[4]
    SLICE_X13Y54         FDRE                                         r  c0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.961    c0/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  clr1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.755    clr1/slowclk/clock
    SLICE_X37Y4          LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  clr1/slowclk/slowclock_i_1/O
                         net (fo=1, routed)           0.000     1.800    clr1/slowclk/slowclock_i_1_n_0
    SLICE_X37Y4          FDRE                                         r  clr1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.832     1.959    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  clr1/slowclk/slowclock_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.091     1.537    clr1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.177     1.788    c0/J_MIC3_Pin1_OBUF
    SLICE_X12Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  c0/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.833    c0/SLOW_CLK_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.961    c0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  c0/SLOW_CLK_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.120     1.567    c0/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  c0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[3]/Q
                         net (fo=2, routed)           0.121     1.709    c0/counter[3]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  c0/counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.820    c0/data0[3]
    SLICE_X13Y54         FDRE                                         r  c0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.961    c0/CLK_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  c0/counter_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  c0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[5]/Q
                         net (fo=2, routed)           0.117     1.706    c0/counter[5]
    SLICE_X13Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  c0/counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.821    c0/data0[5]
    SLICE_X13Y55         FDRE                                         r  c0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.961    c0/CLK_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  c0/counter_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X13Y56         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.706    c0/counter[9]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  c0/counter_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.821    c0/data0[9]
    SLICE_X13Y56         FDRE                                         r  c0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.961    c0/CLK_IBUF_BUFG
    SLICE_X13Y56         FDRE                                         r  c0/counter_reg[9]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y56         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 c0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X13Y56         FDRE                                         r  c0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[11]/Q
                         net (fo=3, routed)           0.122     1.710    c0/counter[11]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  c0/counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.821    c0/data0[11]
    SLICE_X13Y56         FDRE                                         r  c0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.961    c0/CLK_IBUF_BUFG
    SLICE_X13Y56         FDRE                                         r  c0/counter_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y56         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 c0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (66.022%)  route 0.128ns (33.978%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  c0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[8]/Q
                         net (fo=3, routed)           0.128     1.716    c0/counter[8]
    SLICE_X13Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.824 r  c0/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.824    c0/data0[8]
    SLICE_X13Y55         FDRE                                         r  c0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.961    c0/CLK_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  c0/counter_reg[8]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.105     1.552    c0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 grd1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.563     1.446    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  grd1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  grd1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.180     1.768    grd1/slowclk/clock
    SLICE_X41Y3          LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  grd1/slowclk/slowclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    grd1/slowclk/slowclock_i_1__0_n_0
    SLICE_X41Y3          FDRE                                         r  grd1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.833     1.960    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X41Y3          FDRE                                         r  grd1/slowclk/slowclock_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.091     1.537    grd1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y59     vc1/sclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y54     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X12Y55     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y56     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y56     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y54     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y54     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X13Y54     c0/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y1      clr1/slowclk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y3      clr1/slowclk/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y3      clr1/slowclk/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y4      clr1/slowclk/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y4      clr1/slowclk/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y4      clr1/slowclk/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y4      clr1/slowclk/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y5      clr1/slowclk/counter_reg[16]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y54     c0/SLOW_CLK_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y55     c0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y56     c0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y56     c0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y54     c0/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y54     c0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y54     c0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X13Y54     c0/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -0.964ns,  Total Violation      -10.875ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 3.057ns (30.119%)  route 7.093ns (69.881%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.448    15.112    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y21         LUT4 (Prop_lut4_I1_O)        0.124    15.236 r  d3/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    15.236    d3/VGA_CONTROL_n_395
    SLICE_X49Y21         FDRE                                         r  d3/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.439    14.040    d3/CLK_VGA
    SLICE_X49Y21         FDRE                                         r  d3/VGA_BLUE_reg[2]/C
                         clock pessimism              0.274    14.314    
                         clock uncertainty           -0.072    14.241    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.031    14.272    d3/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.150ns  (logic 3.057ns (30.119%)  route 7.093ns (69.881%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.448    15.112    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y19         LUT4 (Prop_lut4_I1_O)        0.124    15.236 r  d3/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    15.236    d3/VGA_CONTROL_n_392
    SLICE_X49Y19         FDRE                                         r  d3/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.440    14.041    d3/CLK_VGA
    SLICE_X49Y19         FDRE                                         r  d3/VGA_BLUE_reg[0]/C
                         clock pessimism              0.274    14.315    
                         clock uncertainty           -0.072    14.242    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.031    14.273    d3/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.149ns  (logic 3.057ns (30.122%)  route 7.092ns (69.878%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.447    15.111    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y21         LUT4 (Prop_lut4_I1_O)        0.124    15.235 r  d3/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    15.235    d3/VGA_CONTROL_n_387
    SLICE_X49Y21         FDRE                                         r  d3/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.439    14.040    d3/CLK_VGA
    SLICE_X49Y21         FDRE                                         r  d3/VGA_GREEN_reg[1]/C
                         clock pessimism              0.274    14.314    
                         clock uncertainty           -0.072    14.241    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.032    14.273    d3/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -0.962    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.149ns  (logic 3.057ns (30.122%)  route 7.092ns (69.878%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.447    15.111    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y19         LUT4 (Prop_lut4_I1_O)        0.124    15.235 r  d3/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    15.235    d3/VGA_CONTROL_n_357
    SLICE_X49Y19         FDRE                                         r  d3/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.440    14.041    d3/CLK_VGA
    SLICE_X49Y19         FDRE                                         r  d3/VGA_GREEN_reg[2]/C
                         clock pessimism              0.274    14.315    
                         clock uncertainty           -0.072    14.242    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.032    14.274    d3/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.146ns  (logic 3.053ns (30.092%)  route 7.093ns (69.908%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.448    15.112    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y21         LUT4 (Prop_lut4_I1_O)        0.120    15.232 r  d3/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    15.232    d3/VGA_CONTROL_n_396
    SLICE_X49Y21         FDRE                                         r  d3/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.439    14.040    d3/CLK_VGA
    SLICE_X49Y21         FDRE                                         r  d3/VGA_BLUE_reg[3]/C
                         clock pessimism              0.274    14.314    
                         clock uncertainty           -0.072    14.241    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.075    14.316    d3/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.146ns  (logic 3.053ns (30.092%)  route 7.093ns (69.908%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.448    15.112    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y19         LUT4 (Prop_lut4_I1_O)        0.120    15.232 r  d3/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    15.232    d3/VGA_CONTROL_n_394
    SLICE_X49Y19         FDRE                                         r  d3/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.440    14.041    d3/CLK_VGA
    SLICE_X49Y19         FDRE                                         r  d3/VGA_GREEN_reg[0]/C
                         clock pessimism              0.274    14.315    
                         clock uncertainty           -0.072    14.242    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.075    14.317    d3/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -15.232    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.142ns  (logic 3.050ns (30.074%)  route 7.092ns (69.926%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.447    15.111    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y21         LUT4 (Prop_lut4_I1_O)        0.117    15.228 r  d3/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    15.228    d3/VGA_CONTROL_n_389
    SLICE_X49Y21         FDRE                                         r  d3/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.439    14.040    d3/CLK_VGA
    SLICE_X49Y21         FDRE                                         r  d3/VGA_RED_reg[3]/C
                         clock pessimism              0.274    14.314    
                         clock uncertainty           -0.072    14.241    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.075    14.316    d3/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -15.228    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.142ns  (logic 3.050ns (30.074%)  route 7.092ns (69.926%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.447    15.111    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y19         LUT3 (Prop_lut3_I0_O)        0.117    15.228 r  d3/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    15.228    d3/VGA_CONTROL_n_358
    SLICE_X49Y19         FDRE                                         r  d3/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.440    14.041    d3/CLK_VGA
    SLICE_X49Y19         FDRE                                         r  d3/VGA_RED_reg[0]/C
                         clock pessimism              0.274    14.315    
                         clock uncertainty           -0.072    14.242    
    SLICE_X49Y19         FDRE (Setup_fdre_C_D)        0.075    14.317    d3/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -15.228    
  -------------------------------------------------------------------
                         slack                                 -0.911    

Slack (VIOLATED) :        -0.875ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 3.057ns (30.426%)  route 6.990ns (69.574%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.345    15.010    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.134 r  d3/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    15.134    d3/VGA_CONTROL_n_393
    SLICE_X51Y20         FDRE                                         r  d3/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.441    14.042    d3/CLK_VGA
    SLICE_X51Y20         FDRE                                         r  d3/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.302    
                         clock uncertainty           -0.072    14.229    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)        0.029    14.258    d3/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -15.134    
  -------------------------------------------------------------------
                         slack                                 -0.875    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.044ns  (logic 3.057ns (30.435%)  route 6.987ns (69.565%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.575     5.096    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.565     5.086    d3/VGA_CONTROL/clk_out1
    SLICE_X49Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/Q
                         net (fo=126, routed)         0.753     6.295    d3/VGA_CONTROL/pixel_reg_11
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     6.419 r  d3/VGA_CONTROL/Maxscaled_Memory_reg_0_127_0_0_i_15/O
                         net (fo=100, routed)         1.389     7.809    d1/Minscaled_Memory_reg_0_15_0_0__2/DPRA1
    SLICE_X38Y16         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     7.955 f  d1/Minscaled_Memory_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.664     8.618    d1/Minscaled_Memory_reg_0_15_0_0__2_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I2_O)        0.328     8.946 f  d1/VGA_RED[3]_i_278/O
                         net (fo=1, routed)           0.637     9.583    d1/VGA_RED[3]_i_278_n_0
    SLICE_X45Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.707 f  d1/VGA_RED[3]_i_241/O
                         net (fo=5, routed)           0.518    10.225    d1/VGA_BLUE_reg[3]_45[1]
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.124    10.349 r  d1/VGA_RED[3]_i_277/O
                         net (fo=2, routed)           0.311    10.660    d1/VGA_RED[3]_i_277_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.784 r  d1/VGA_RED[3]_i_275/O
                         net (fo=2, routed)           0.169    10.953    d1/VGA_RED[3]_i_275_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.077 r  d1/VGA_RED[3]_i_247/O
                         net (fo=2, routed)           0.174    11.251    d1/VGA_RED[3]_i_247_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124    11.375 r  d1/VGA_RED[3]_i_161/O
                         net (fo=6, routed)           0.596    11.971    d1/VGA_RED[3]_i_161_n_0
    SLICE_X45Y22         LUT5 (Prop_lut5_I1_O)        0.124    12.095 r  d1/VGA_RED[3]_i_156/O
                         net (fo=1, routed)           0.000    12.095    d1/VGA_RED[3]_i_156_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.496 r  d1/VGA_RED_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    12.496    d1/VGA_RED_reg[3]_i_85_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.653 r  d1/VGA_RED_reg[3]_i_41/CO[1]
                         net (fo=1, routed)           0.848    13.501    d3/VGA_CONTROL/v_cntr_reg_reg[11]_4[0]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.329    13.830 r  d3/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=1, routed)           0.291    14.121    d3/VGA_CONTROL/VGA_RED[3]_i_21_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.245 f  d3/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=1, routed)           0.295    14.540    d3/VGA_CONTROL/VGA_RED[3]_i_12_n_0
    SLICE_X49Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.664 r  d3/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=12, routed)          0.342    15.007    d3/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X51Y20         LUT4 (Prop_lut4_I1_O)        0.124    15.131 r  d3/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    15.131    d3/VGA_CONTROL_n_388
    SLICE_X51Y20         FDRE                                         r  d3/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.457    14.058    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          1.441    14.042    d3/CLK_VGA
    SLICE_X51Y20         FDRE                                         r  d3/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.302    
                         clock uncertainty           -0.072    14.229    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)        0.031    14.260    d3/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -15.131    
  -------------------------------------------------------------------
                         slack                                 -0.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.794%)  route 0.172ns (51.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.585     1.468    d3/VGA_CONTROL/clk_out1
    SLICE_X6Y30          FDRE                                         r  d3/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  d3/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.172     1.804    d3/VGA_VERT_SYNC
    SLICE_X2Y29          FDRE                                         r  d3/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.855     1.982    d3/CLK_VGA
    SLICE_X2Y29          FDRE                                         r  d3/VGA_VS_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.059     1.563    d3/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.265%)  route 0.159ns (38.735%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.560     1.443    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y14         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=50, routed)          0.159     1.743    d3/VGA_CONTROL/out[10]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X44Y14         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.829     1.956    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y14         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.105     1.548    d3/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.944%)  route 0.173ns (41.056%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.549     1.432    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y25         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=99, routed)          0.173     1.747    d3/VGA_CONTROL/VGA_RED_reg[3][7]
    SLICE_X35Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    d3/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X35Y25         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.815     1.942    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y25         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.105     1.537    d3/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.757%)  route 0.175ns (41.243%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.550     1.433    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y26         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=75, routed)          0.175     1.749    d3/VGA_CONTROL/VGA_RED_reg[3][11]
    SLICE_X35Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    d3/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X35Y26         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.816     1.943    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y26         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.105     1.538    d3/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.249ns (56.649%)  route 0.191ns (43.351%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.549     1.432    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=93, routed)          0.191     1.764    d3/VGA_CONTROL/VGA_RED_reg[3][3]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.872    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.815     1.942    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.105     1.537    d3/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.285ns (64.142%)  route 0.159ns (35.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.560     1.443    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y14         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  d3/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=50, routed)          0.159     1.743    d3/VGA_CONTROL/out[10]
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.887 r  d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    d3/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X44Y14         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.829     1.956    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y14         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.105     1.548    d3/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.256ns (53.328%)  route 0.224ns (46.672%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.549     1.432    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 f  d3/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=81, routed)          0.224     1.797    d3/VGA_CONTROL/VGA_RED_reg[3][0]
    SLICE_X35Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  d3/VGA_CONTROL/v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.842    d3/VGA_CONTROL/v_cntr_reg[0]_i_4_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.912    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.815     1.942    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.105     1.537    d3/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.249ns (50.313%)  route 0.246ns (49.687%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.560     1.443    d3/VGA_CONTROL/clk_out1
    SLICE_X45Y14         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  d3/VGA_CONTROL/h_cntr_reg_reg[7]_rep/Q
                         net (fo=98, routed)          0.246     1.830    d3/VGA_CONTROL/S[2]
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.938 r  d3/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=4, routed)           0.000     1.938    d3/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X44Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.829     1.956    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y13         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.102     1.560    d3/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.256ns (53.149%)  route 0.226ns (46.851%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.561     1.444    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y12         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  d3/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=125, routed)         0.226     1.811    d3/VGA_CONTROL/out[0]
    SLICE_X44Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  d3/VGA_CONTROL/h_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.856    d3/VGA_CONTROL/h_cntr_reg[0]_i_4_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  d3/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=9, routed)           0.000     1.926    d3/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X44Y12         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.830     1.957    d3/VGA_CONTROL/clk_out1
    SLICE_X44Y12         FDRE                                         r  d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X44Y12         FDRE (Hold_fdre_C_D)         0.102     1.546    d3/VGA_CONTROL/h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d3/VGA_CONTROL/v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.251ns (50.263%)  route 0.248ns (49.737%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.549     1.432    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.549     1.432    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=100, routed)         0.248     1.822    d3/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.932 r  d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.932    d3/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.817     1.944    d3/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d3/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d3/VGA_CLK_108M/clkout1_buf/O
                         net (fo=95, routed)          0.815     1.942    d3/VGA_CONTROL/clk_out1
    SLICE_X35Y24         FDRE                                         r  d3/VGA_CONTROL/v_cntr_reg_reg[1]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.105     1.537    d3/VGA_CONTROL/v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d3/p0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d3/p0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d3/p12/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y1      d3/p12/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d3/p4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d3/p4/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      d3/t2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      d3/t2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      d3/t4/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    d3/VGA_CLK_108M/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y24     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y4      d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y23     d3/VGA_CONTROL/h_cntr_reg_reg[5]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y26     d3/VGA_CONTROL/v_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y26     d3/VGA_CONTROL/v_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y26     d3/VGA_CONTROL/v_cntr_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y26     d3/VGA_CONTROL/v_cntr_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y29      d3/VGA_VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y9       d3/t1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X9Y9       d3/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y19     d3/VGA_BLUE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y20     d3/VGA_BLUE_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y12     d3/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y20     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y4      d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y27     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y21     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y17     d3/VGA_CONTROL/h_cntr_reg_reg[0]_rep__6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y14     d3/VGA_CONTROL/h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y14     d3/VGA_CONTROL/h_cntr_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d3/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d3/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



