verilog xil_defaultlib  \
"../../../../clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_structure.v" \
"../../../../clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_MBUFGCE_CE_DLY.v" \

sv xil_defaultlib  \
"../../../../clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_cmt_dpll_fd_cal.sv" \
"../../../../clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clocking_Synchronizer3.sv" \

verilog xil_defaultlib  \
"../../../../clk_wiz_0.gen/sources_1/ip/clk_wizard_0/clk_wizard_0_clk_wiz_top.v" \
"../../../../clk_wiz_0.gen/sources_1/ip/clk_wizard_0/sim/clk_wizard_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
