
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117155                       # Number of seconds simulated
sim_ticks                                117154964262                       # Number of ticks simulated
final_tick                               1168500944254                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102268                       # Simulator instruction rate (inst/s)
host_op_rate                                   132485                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3754528                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907676                       # Number of bytes of host memory used
host_seconds                                 31203.64                       # Real time elapsed on the host
sim_insts                                  3191132960                       # Number of instructions simulated
sim_ops                                    4134016077                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       606336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1029376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1490560                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3131648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1304320                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1304320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4737                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8042                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        11645                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24466                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10190                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10190                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5175504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8786448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12722978                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26730818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16389                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15296                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45888                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11133288                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11133288                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11133288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5175504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8786448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12722978                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37864106                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140642215                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23691401                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19408858                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011027                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9635130                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9360149                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2425013                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92325                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105120725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127151409                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23691401                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11785162                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27550345                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6027081                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3462244                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12299996                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572588                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140132078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112581733     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2221613      1.59%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3774791      2.69%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2195727      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1719472      1.23%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1518194      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          928356      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324376      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12867816      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140132078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168452                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.904077                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104459923                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4633782                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26968218                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71592                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3998555                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3884388                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153295571                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1204                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3998555                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104987021                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         598965                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3135805                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26495602                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       916123                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152253482                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93543                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       528518                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214941472                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    708328607                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    708328607                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42951097                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34225                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17138                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2667295                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14161985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7226397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70189                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1644011                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147248369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34226                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138186575                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        89590                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22000225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48853330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140132078                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986117                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83751904     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21637418     15.44%     75.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11648039      8.31%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8660231      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8443710      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3122602      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2371773      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       317310      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179091      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140132078                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123019     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164487     37.45%     65.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151718     34.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116634871     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870528      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12462874      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7201215      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138186575                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.982540                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439224                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417034036                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169283054                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135233458                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138625799                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281780                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2986178                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3998555                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401353                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53491                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147282595                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       767722                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14161985                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7226397                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17138                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154946                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1071100                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2226046                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136033394                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12149097                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2153175                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19350112                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19249814                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7201015                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.967230                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135233518                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135233458                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79957653                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221526591                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961542                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360939                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     24018656                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2027956                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136133523                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.905465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714207                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86279373     63.38%     63.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24031005     17.65%     81.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9395846      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4941109      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4205351      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2023642      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       952329      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1474404      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2830464      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136133523                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2830464                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280585867                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298565822                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 510137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.406422                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.406422                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.711024                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.711024                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611715887                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188813881                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143083611                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140642215                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21880677                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18039445                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1947929                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8929592                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8389562                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2292656                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85837                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106465925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120190144                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21880677                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10682218                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25120554                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5777097                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3045150                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12351794                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1611959                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138428406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.065938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.486096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113307852     81.85%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1308963      0.95%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1857645      1.34%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2423529      1.75%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2718855      1.96%     87.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2023300      1.46%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1166230      0.84%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1704234      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11917798      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138428406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155577                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.854581                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105290073                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4614392                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24669516                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57887                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3796537                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3493314                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145001166                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3796537                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106023268                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1044929                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2258004                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23997236                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1308425                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144039579                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          627                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264354                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       540912                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          411                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200866585                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    672913477                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    672913477                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164061093                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36805480                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37973                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21956                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3953026                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13680513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7112057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117712                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1548933                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140001247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130975616                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25682                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20201921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47725112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5904                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138428406                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946161                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505940                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83011842     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22313668     16.12%     76.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12365392      8.93%     85.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7975648      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7320337      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2919038      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1773055      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       506056      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243370      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138428406                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62790     22.70%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92281     33.36%     56.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121532     43.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109959649     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2000370      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16016      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11942617      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7056964      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130975616                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.931268                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             276603                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400681923                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160241428                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128481264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131252219                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       322623                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2853701                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          324                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       172134                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           36                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3796537                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         786780                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107129                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140039183                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1341579                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13680513                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7112057                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21920                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          324                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1102797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2246750                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129210723                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11780710                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1764893                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18836346                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18106244                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7055636                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.918719                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128481529                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128481264                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75264172                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204451133                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.913533                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368128                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96083686                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118090757                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21957284                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1979784                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134631869                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877138                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.684046                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86766137     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23012939     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9038863      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4653351      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4055705      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1948995      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1690118      1.26%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       794552      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2671209      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134631869                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96083686                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118090757                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17766732                       # Number of memory references committed
system.switch_cpus1.commit.loads             10826809                       # Number of loads committed
system.switch_cpus1.commit.membars              16016                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16936514                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106443264                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2409563                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2671209                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272008701                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283892665                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2213809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96083686                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118090757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96083686                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.463747                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.463747                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683178                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683178                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582226763                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178257734                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135851144                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32032                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               140642215                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20885127                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18304417                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1626304                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10338898                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10080108                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1452319                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50874                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110100423                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116089621                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20885127                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11532427                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23616763                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5323577                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1772365                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12549746                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1027816                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    139177327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.948713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.317914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115560564     83.03%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1186559      0.85%     83.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2175470      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1823094      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3346362      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3614250      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          786873      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          618589      0.44%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10065566      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    139177327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.148498                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.825425                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109252588                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2799889                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23418369                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23554                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3682925                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2240953                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4854                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     131015810                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3682925                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109690598                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1294008                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       731226                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22992905                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       785663                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     130096910                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         83161                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       472015                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    172750699                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    590274577                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    590274577                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    139335905                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33414794                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18543                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9277                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2497146                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21688129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4201045                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        77172                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       937672                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         128574032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18543                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        120766257                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        96853                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21339605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45894593                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    139177327                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.867715                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.478518                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88923567     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20457122     14.70%     78.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10270319      7.38%     85.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6751966      4.85%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7025795      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3639402      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1628681      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       403477      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76998      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    139177327                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         301617     59.82%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        127233     25.23%     85.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        75384     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     95317523     78.93%     78.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1010279      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9266      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20258703     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4170486      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     120766257                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.858677                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             504234                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004175                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381310928                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    149932465                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    118038571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     121270491                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       224808                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3931365                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          285                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131781                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3682925                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         843981                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        48113                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    128592575                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        47268                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21688129                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4201045                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9277                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          285                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       785271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       969348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1754619                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    119470822                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19947309                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1295435                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            24117600                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18404808                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4170291                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.849466                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             118144666                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            118038571                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         68188373                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        161851683                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.839283                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421302                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93638625                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    106349929                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22243512                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1630734                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    135494402                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784903                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.661052                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     96005078     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15320473     11.31%     82.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11080411      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2471091      1.82%     92.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2817741      2.08%     94.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       996949      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4190318      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       840984      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1771357      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    135494402                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93638625                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     106349929                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21826028                       # Number of memory references committed
system.switch_cpus2.commit.loads             17756764                       # Number of loads committed
system.switch_cpus2.commit.membars               9266                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16656238                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         92831121                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1435773                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1771357                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262316486                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          260869890                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1464888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93638625                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            106349929                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93638625                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.501968                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.501968                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.665793                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.665793                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       552746851                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      155047534                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      137438716                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18532                       # number of misc regfile writes
system.l2.replacements                          24467                       # number of replacements
system.l2.tagsinuse                      32767.966659                       # Cycle average of tags in use
system.l2.total_refs                           829480                       # Total number of references to valid blocks.
system.l2.sampled_refs                          57235                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.492531                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1174.490502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.388939                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2284.002569                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.567192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3901.913320                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.484263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5652.084149                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4175.661091                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6972.714943                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8567.659691                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035843                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000439                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.069702                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000384                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.119077                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000381                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.172488                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.127431                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.212790                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.261464                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28243                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42471                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        34620                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  105334                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            41474                       # number of Writeback hits
system.l2.Writeback_hits::total                 41474                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28243                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42471                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        34620                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105334                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28243                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42471                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        34620                       # number of overall hits
system.l2.overall_hits::total                  105334                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4737                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        11645                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24457                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4737                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8042                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11645                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24466                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4737                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8042                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11645                       # number of overall misses
system.l2.overall_misses::total                 24466                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2499537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    981364372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2380703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1599418614                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2597834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2298729722                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4886990782                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1772040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1772040                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2499537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    981364372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2380703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1601190654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2597834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2298729722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4888762822                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2499537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    981364372                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2380703                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1601190654                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2597834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2298729722                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4888762822                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50504                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        46265                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              129791                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        41474                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             41474                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 9                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50513                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        46265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               129800                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50513                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        46265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              129800                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.143633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.159057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.251702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.188434                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.143633                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.159207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.251702                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.188490                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.143633                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.159207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.251702                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.188490                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 166635.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207170.017311                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       183131                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199106.014440                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 185559.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 197400.577243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 199819.715501                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 196893.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 196893.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 166635.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207170.017311                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       183131                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199103.538175                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 185559.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 197400.577243                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 199818.639009                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 166635.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207170.017311                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       183131                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199103.538175                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 185559.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 197400.577243                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 199818.639009                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10190                       # number of writebacks
system.l2.writebacks::total                     10190                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4737                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8033                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        11645                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24457                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        11645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24466                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        11645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24466                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1625966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    705431733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1621832                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1131217661                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1781740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1620128452                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3461807384                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1247280                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1247280                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1625966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    705431733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1621832                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1132464941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1781740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1620128452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3463054664                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1625966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    705431733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1621832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1132464941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1781740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1620128452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3463054664                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.143633                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.159057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.188434                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.143633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.159207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.251702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.188490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.143633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.159207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.251702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188490                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 108397.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148919.512983                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124756.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140821.319681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127267.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139126.530872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 141546.689455                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 138586.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 138586.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 108397.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148919.512983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 124756.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140818.818826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 127267.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 139126.530872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 141545.600589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 108397.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148919.512983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 124756.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140818.818826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 127267.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 139126.530872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 141545.600589                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997295                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012307633                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195895.082430                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997295                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12299981                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12299981                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12299981                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12299981                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12299981                       # number of overall hits
system.cpu0.icache.overall_hits::total       12299981                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2781537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2781537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2781537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2781537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2781537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2781537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12299996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12299996                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12299996                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12299996                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12299996                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12299996                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 185435.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 185435.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 185435.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 185435.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 185435.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 185435.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2624237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2624237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2624237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2624237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2624237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2624237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 174949.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 174949.133333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 174949.133333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 174949.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 174949.133333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 174949.133333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32980                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162343055                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33236                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.554549                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.417157                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.582843                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9062448                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9062448                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17118                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16135297                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16135297                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16135297                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16135297                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84268                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84268                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84268                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84268                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84268                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84268                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8007277527                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8007277527                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8007277527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8007277527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8007277527                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8007277527                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9146716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9146716                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16219565                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16219565                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16219565                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16219565                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009213                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009213                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005195                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005195                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95021.568413                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95021.568413                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95021.568413                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95021.568413                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95021.568413                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95021.568413                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7855                       # number of writebacks
system.cpu0.dcache.writebacks::total             7855                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51288                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51288                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51288                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51288                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51288                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51288                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32980                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32980                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32980                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32980                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2866995547                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2866995547                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2866995547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2866995547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2866995547                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2866995547                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86931.338599                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86931.338599                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86931.338599                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86931.338599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86931.338599                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86931.338599                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996177                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009213573                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034704.784274                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996177                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12351778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12351778                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12351778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12351778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12351778                       # number of overall hits
system.cpu1.icache.overall_hits::total       12351778                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3252209                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3252209                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3252209                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3252209                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3252209                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3252209                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12351794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12351794                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12351794                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12351794                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12351794                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12351794                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 203263.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 203263.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 203263.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 203263.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 203263.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 203263.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2509110                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2509110                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2509110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2509110                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2509110                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2509110                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193008.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 193008.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 193008.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 193008.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 193008.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 193008.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50513                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171194273                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50769                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3372.023735                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.282291                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.717709                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911259                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088741                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8769575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8769575                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6903976                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6903976                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16898                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16898                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16016                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15673551                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15673551                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15673551                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15673551                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145860                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145860                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2924                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2924                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148784                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148784                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148784                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148784                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15566538491                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15566538491                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    450399211                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    450399211                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16016937702                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16016937702                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16016937702                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16016937702                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8915435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8915435                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6906900                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6906900                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15822335                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15822335                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15822335                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15822335                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016360                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016360                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000423                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009403                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009403                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009403                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009403                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 106722.463259                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106722.463259                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 154035.297880                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 154035.297880                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107652.285878                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107652.285878                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107652.285878                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107652.285878                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       484763                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 69251.857143                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23138                       # number of writebacks
system.cpu1.dcache.writebacks::total            23138                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95356                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95356                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2915                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2915                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98271                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98271                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98271                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50504                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50504                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50513                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50513                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50513                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50513                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4452364043                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4452364043                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1846740                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1846740                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4454210783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4454210783                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4454210783                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4454210783                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003193                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88158.641751                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88158.641751                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 205193.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 205193.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88179.494051                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88179.494051                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88179.494051                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88179.494051                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.876329                       # Cycle average of tags in use
system.cpu2.icache.total_refs               917138314                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1695264.905730                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.876329                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022238                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866789                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12549732                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12549732                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12549732                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12549732                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12549732                       # number of overall hits
system.cpu2.icache.overall_hits::total       12549732                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2870507                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2870507                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2870507                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2870507                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2870507                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2870507                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12549746                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12549746                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12549746                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12549746                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12549746                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12549746                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 205036.214286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 205036.214286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 205036.214286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 205036.214286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 205036.214286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 205036.214286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2723907                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2723907                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2723907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2723907                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2723907                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2723907                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 194564.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 194564.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 194564.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 194564.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 194564.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 194564.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46265                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               225790489                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46521                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4853.517530                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.392689                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.607311                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.841378                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.158622                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     18055309                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       18055309                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4050715                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4050715                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9277                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9277                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9266                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9266                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     22106024                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        22106024                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     22106024                       # number of overall hits
system.cpu2.dcache.overall_hits::total       22106024                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169260                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169260                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169260                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169260                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169260                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169260                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19497337192                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19497337192                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19497337192                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19497337192                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19497337192                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19497337192                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18224569                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18224569                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4050715                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4050715                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22275284                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22275284                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22275284                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22275284                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009287                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009287                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007599                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007599                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007599                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007599                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115191.641215                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115191.641215                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115191.641215                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115191.641215                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115191.641215                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115191.641215                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10481                       # number of writebacks
system.cpu2.dcache.writebacks::total            10481                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       122995                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       122995                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       122995                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       122995                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       122995                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       122995                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46265                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46265                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46265                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46265                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46265                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46265                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4658087238                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4658087238                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4658087238                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4658087238                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4658087238                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4658087238                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002077                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002077                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100682.745877                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100682.745877                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100682.745877                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100682.745877                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100682.745877                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100682.745877                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
