Efinity Synthesis report for project edb_top
Version: 2023.1.150
Generated at: Jan 01, 2024 17:30:23
Copyright (C) 2013 - 2023  Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : edb_top

### ### File List (begin) ### ### ###
/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v:418)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 49
Total number of FFs with enable signals: 611
CE signal <ceg_net5>, number of controlling flip flops: 3
CE signal <la0/n1306>, number of controlling flip flops: 21
CE signal <la0/n1390>, number of controlling flip flops: 64
CE signal <la0/n1907>, number of controlling flip flops: 22
CE signal <la0/addr_ct_en>, number of controlling flip flops: 26
CE signal <la0/op_reg_en>, number of controlling flip flops: 4
CE signal <ceg_net26>, number of controlling flip flops: 6
CE signal <la0/word_ct_en>, number of controlling flip flops: 16
CE signal <ceg_net14>, number of controlling flip flops: 64
CE signal <la0/n2774>, number of controlling flip flops: 3
CE signal <la0/n2789>, number of controlling flip flops: 2
CE signal <la0/n2987>, number of controlling flip flops: 2
CE signal <la0/n3185>, number of controlling flip flops: 3
CE signal <la0/n3200>, number of controlling flip flops: 2
CE signal <la0/n3398>, number of controlling flip flops: 2
CE signal <la0/n3611>, number of controlling flip flops: 3
CE signal <la0/n4022>, number of controlling flip flops: 3
CE signal <la0/n4460>, number of controlling flip flops: 3
CE signal <la0/n4475>, number of controlling flip flops: 2
CE signal <la0/n4673>, number of controlling flip flops: 2
CE signal <la0/n4871>, number of controlling flip flops: 3
CE signal <la0/n4886>, number of controlling flip flops: 2
CE signal <la0/n5084>, number of controlling flip flops: 2
CE signal <la0/n5409>, number of controlling flip flops: 3
CE signal <la0/n5424>, number of controlling flip flops: 16
CE signal <la0/n5622>, number of controlling flip flops: 16
CE signal <la0/n5820>, number of controlling flip flops: 3
CE signal <la0/n5835>, number of controlling flip flops: 16
CE signal <la0/n6033>, number of controlling flip flops: 16
CE signal <la0/n6316>, number of controlling flip flops: 3
CE signal <la0/n6331>, number of controlling flip flops: 8
CE signal <la0/n6529>, number of controlling flip flops: 8
CE signal <la0/n6727>, number of controlling flip flops: 3
CE signal <la0/n6742>, number of controlling flip flops: 8
CE signal <la0/n6940>, number of controlling flip flops: 8
CE signal <la0/n7152>, number of controlling flip flops: 5
CE signal <la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <ceg_net221>, number of controlling flip flops: 32
CE signal <la0/la_biu_inst/n1182>, number of controlling flip flops: 4
CE signal <la0/la_biu_inst/n369>, number of controlling flip flops: 12
CE signal <la0/la_biu_inst/n1285>, number of controlling flip flops: 31
CE signal <ceg_net351>, number of controlling flip flops: 2
CE signal <ceg_net348>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 11
CE signal <la0/la_biu_inst/fifo_pop>, number of controlling flip flops: 11
CE signal <la0/la_biu_inst/fifo_push>, number of controlling flip flops: 11
CE signal <ceg_net355>, number of controlling flip flops: 24
CE signal <debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 6
Total number of FFs with set/reset signals: 629
SR signal <bscan_RESET>, number of controlling flip flops: 525
SR signal <la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <la0/la_resetn>, number of controlling flip flops: 44
SR signal <la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 23
SR signal <la0/la_biu_inst/fifo_with_read_inst/n800>, number of controlling flip flops: 34
SR signal <la0/la_biu_inst/n2027>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" removed instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i25
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5490)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5490)" removed instance : la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/i5
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5490)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5490)" removed instance : la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/i6
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5490)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" removed instance : la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/i25
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5490)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" removed instance : la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/i24
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i24
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (4396)" removed instance : la0/dff_478/i3
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5490)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" removed instance : la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/i29
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i29
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" removed instance : la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/i28
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i28
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" removed instance : la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/i27
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i27
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" removed instance : la0/GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu/i26
@ "/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg/debug_top.v (5551)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i26
FF Output: la0/data_from_biu[30](=0)
FF Output: la0/data_from_biu[31](=0)
FF Output: la0/data_from_biu[32](=0)
FF Output: la0/data_from_biu[33](=0)
FF Output: la0/data_from_biu[34](=0)
FF Output: la0/data_from_biu[35](=0)
FF Output: la0/data_from_biu[36](=0)
FF Output: la0/data_from_biu[37](=0)
FF Output: la0/data_from_biu[38](=0)
FF Output: la0/data_from_biu[39](=0)
FF Output: la0/data_from_biu[40](=0)
FF Output: la0/data_from_biu[41](=0)
FF Output: la0/data_from_biu[42](=0)
FF Output: la0/data_from_biu[43](=0)
FF Output: la0/data_from_biu[44](=0)
FF Output: la0/data_from_biu[45](=0)
FF Output: la0/data_from_biu[46](=0)
FF Output: la0/data_from_biu[47](=0)
FF Output: la0/data_from_biu[48](=0)
FF Output: la0/data_from_biu[49](=0)
FF Output: la0/data_from_biu[50](=0)
FF Output: la0/data_from_biu[51](=0)
FF Output: la0/data_from_biu[52](=0)
FF Output: la0/data_from_biu[53](=0)
FF Output: la0/data_from_biu[54](=0)
FF Output: la0/data_from_biu[55](=0)
FF Output: la0/data_from_biu[56](=0)
FF Output: la0/data_from_biu[57](=0)
FF Output: la0/data_from_biu[58](=0)
FF Output: la0/data_from_biu[59](=0)
FF Output: la0/data_from_biu[60](=0)
FF Output: la0/data_from_biu[61](=0)
FF Output: la0/data_from_biu[62](=0)
FF Output: la0/data_from_biu[63](=0)
FF instance: la0/address_counter[26]~FF(unreachable)
FF instance: la0/address_counter[27]~FF(unreachable)
FF instance: la0/address_counter[28]~FF(unreachable)
FF instance: la0/address_counter[29]~FF(unreachable)
FF instance: la0/address_counter[30]~FF(unreachable)
FF instance: la0/address_counter[31]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[0]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[11]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[11]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[1]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[2]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[3]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[4]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[5]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[6]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[7]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[8]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[9]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[10]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[11]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
edb_top:edb_top                                                   944(0)       93(0)      996(0)     15(0)      0(0)
 +la0:edb_la_top_renamed_due_excessive_length_1                 858(508)      93(41)    968(553)     15(0)      0(0)
  +axi_crc_i:edb_adbg_crc32                                       32(32)        0(0)      55(55)      0(0)      0(0)
  +GEN_PROBE[0].genblk7.genblk2.genblk1.capture_cu:compar...        7(7)        0(0)        9(9)      0(0)      0(0)
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(W...        7(7)        0(0)        9(9)      0(0)      0(0)
  +GEN_PROBE[1].genblk7.genblk2.genblk1.capture_cu:compar...        1(1)        0(0)        2(2)      0(0)      0(0)
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(W...        8(8)        0(0)      11(11)      0(0)      0(0)
  +GEN_PROBE[2].genblk7.genblk2.genblk1.capture_cu:compar...        7(7)        0(0)      10(10)      0(0)      0(0)
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(W...        7(7)        0(0)      10(10)      0(0)      0(0)
  +GEN_PROBE[3].genblk7.genblk2.genblk1.capture_cu:compar...      35(35)        0(0)      48(48)      0(0)      0(0)
  +GEN_PROBE[3].genblk7.genblk3.trigger_cu:compare_unit(W...      35(35)        0(0)      48(48)      0(0)      0(0)
  +GEN_PROBE[4].genblk7.genblk2.genblk1.capture_cu:compar...      19(19)        0(0)      28(28)      0(0)      0(0)
  +GEN_PROBE[4].genblk7.genblk3.trigger_cu:compare_unit(W...      19(19)        0(0)      28(28)      0(0)      0(0)
  +trigger_tu:trigger_unit(WIDTH=32'b0101,PIPE=1)                   1(1)        0(0)        3(3)      0(0)      0(0)
  +genblk2.global_capture_inst:trigger_unit(WIDTH=32'b010...        1(1)        0(0)        1(1)      0(0)      0(0)
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b011101,DATA_DEPTH...     171(60)       52(0)     153(61)     15(0)      0(0)
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b011...     111(89)      52(52)      92(59)     15(0)      0(0)
    +transcode_write_addr:fifo_address_trancode_unit(TOTA...      11(11)        0(0)      11(11)      0(0)      0(0)
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL...      11(11)        0(0)      22(22)      0(0)      0(0)
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(D...        0(0)        0(0)        0(0)    15(15)      0(0)
 +debug_hub_inst:debug_hub                                        86(86)        0(0)      28(28)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

     Clock     Flip-Flops   Memory Ports    Multipliers
     -----     ----------   ------------    -----------
 bscan_TCK            525              0              0
   la0_clk            419             30              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : edb_top
root : edb_top
I : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller
output-dir : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow
work-dir : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_dbg
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	40
OUTPUT PORTS    : 	1

EFX_ADD         : 	93
EFX_LUT4        : 	996
   1-2  Inputs  : 	272
   3    Inputs  : 	252
   4    Inputs  : 	472
EFX_FF          : 	944
EFX_RAM_5K      : 	15
EFX_GBUFCE      : 	2
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 22s
Elapsed synthesis time : 23s
