{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 05:06:12 2017 " "Info: Processing started: Thu Oct 26 05:06:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplier_4bit -c multiplier_4bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier_4bit -c multiplier_4bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register RegMtc\[0\] register RegACC\[31\] 274.57 MHz 3.642 ns Internal " "Info: Clock \"clk\" has Internal fmax of 274.57 MHz between source register \"RegMtc\[0\]\" and destination register \"RegACC\[31\]\" (period= 3.642 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.468 ns + Longest register register " "Info: + Longest register to register delay is 3.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegMtc\[0\] 1 REG LCFF_X27_Y7_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 4; REG Node = 'RegMtc\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegMtc[0] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns Add0~2 2 COMB LCCOMB_X27_Y7_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X27_Y7_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { RegMtc[0] Add0~2 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns Add0~6 3 COMB LCCOMB_X27_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X27_Y7_N2; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~2 Add0~6 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns Add0~10 4 COMB LCCOMB_X27_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X27_Y7_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~6 Add0~10 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns Add0~14 5 COMB LCCOMB_X27_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns Add0~18 6 COMB LCCOMB_X27_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns Add0~22 7 COMB LCCOMB_X27_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns Add0~26 8 COMB LCCOMB_X27_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.764 ns Add0~30 9 COMB LCCOMB_X27_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.799 ns Add0~34 10 COMB LCCOMB_X27_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X27_Y7_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.834 ns Add0~38 11 COMB LCCOMB_X27_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.834 ns; Loc. = LCCOMB_X27_Y7_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.869 ns Add0~42 12 COMB LCCOMB_X27_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.869 ns; Loc. = LCCOMB_X27_Y7_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.904 ns Add0~46 13 COMB LCCOMB_X27_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 0.904 ns; Loc. = LCCOMB_X27_Y7_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.029 ns Add0~49 14 COMB LCCOMB_X27_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 1.029 ns; Loc. = LCCOMB_X27_Y7_N24; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~46 Add0~49 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.309 ns) 2.342 ns Add1~50 15 COMB LCCOMB_X27_Y5_N8 2 " "Info: 15: + IC(1.004 ns) + CELL(0.309 ns) = 2.342 ns; Loc. = LCCOMB_X27_Y5_N8; Fanout = 2; COMB Node = 'Add1~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Add0~49 Add1~50 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.377 ns Add1~54 16 COMB LCCOMB_X27_Y5_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 2.377 ns; Loc. = LCCOMB_X27_Y5_N10; Fanout = 2; COMB Node = 'Add1~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~50 Add1~54 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.412 ns Add1~58 17 COMB LCCOMB_X27_Y5_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 2.412 ns; Loc. = LCCOMB_X27_Y5_N12; Fanout = 2; COMB Node = 'Add1~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~54 Add1~58 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.508 ns Add1~62 18 COMB LCCOMB_X27_Y5_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 2.508 ns; Loc. = LCCOMB_X27_Y5_N14; Fanout = 1; COMB Node = 'Add1~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add1~58 Add1~62 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.633 ns Add1~65 19 COMB LCCOMB_X27_Y5_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.125 ns) = 2.633 ns; Loc. = LCCOMB_X27_Y5_N16; Fanout = 1; COMB Node = 'Add1~65'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~62 Add1~65 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.366 ns) 3.313 ns RegACC~35 20 COMB LCCOMB_X27_Y5_N18 1 " "Info: 20: + IC(0.314 ns) + CELL(0.366 ns) = 3.313 ns; Loc. = LCCOMB_X27_Y5_N18; Fanout = 1; COMB Node = 'RegACC~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { Add1~65 RegACC~35 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.468 ns RegACC\[31\] 21 REG LCFF_X27_Y5_N19 5 " "Info: 21: + IC(0.000 ns) + CELL(0.155 ns) = 3.468 ns; Loc. = LCFF_X27_Y5_N19; Fanout = 5; REG Node = 'RegACC\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { RegACC~35 RegACC[31] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 62.00 % ) " "Info: Total cell delay = 2.150 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.318 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.468 ns" { RegMtc[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~49 Add1~50 Add1~54 Add1~58 Add1~62 Add1~65 RegACC~35 RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.468 ns" { RegMtc[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~49 {} Add1~50 {} Add1~54 {} Add1~58 {} Add1~62 {} Add1~65 {} RegACC~35 {} RegACC[31] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.004ns 0.000ns 0.000ns 0.000ns 0.000ns 0.314ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.309ns 0.035ns 0.035ns 0.096ns 0.125ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns RegACC\[31\] 3 REG LCFF_X27_Y5_N19 5 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X27_Y5_N19; Fanout = 5; REG Node = 'RegACC\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl RegACC[31] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.475 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns RegMtc\[0\] 3 REG LCFF_X27_Y7_N1 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X27_Y7_N1; Fanout = 4; REG Node = 'RegMtc\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.468 ns" { RegMtc[0] Add0~2 Add0~6 Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~49 Add1~50 Add1~54 Add1~58 Add1~62 Add1~65 RegACC~35 RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.468 ns" { RegMtc[0] {} Add0~2 {} Add0~6 {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~49 {} Add1~50 {} Add1~54 {} Add1~58 {} Add1~62 {} Add1~65 {} RegACC~35 {} RegACC[31] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.004ns 0.000ns 0.000ns 0.000ns 0.000ns 0.314ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.309ns 0.035ns 0.035ns 0.096ns 0.125ns 0.366ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl RegACC[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[31] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl RegMtc[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[0] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RegACC\[15\] Mtp\[4\] clk 6.548 ns register " "Info: tsu for register \"RegACC\[15\]\" (data pin = \"Mtp\[4\]\", clock pin = \"clk\") is 6.548 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.938 ns + Longest pin register " "Info: + Longest pin to register delay is 8.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Mtp\[4\] 1 PIN PIN_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y16; Fanout = 3; PIN Node = 'Mtp\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtp[4] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.840 ns) + CELL(0.516 ns) 6.203 ns Add2~18 2 COMB LCCOMB_X22_Y16_N8 2 " "Info: 2: + IC(4.840 ns) + CELL(0.516 ns) = 6.203 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 2; COMB Node = 'Add2~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.356 ns" { Mtp[4] Add2~18 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.238 ns Add2~22 3 COMB LCCOMB_X22_Y16_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.238 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 2; COMB Node = 'Add2~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~18 Add2~22 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.273 ns Add2~26 4 COMB LCCOMB_X22_Y16_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.273 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 2; COMB Node = 'Add2~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~22 Add2~26 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.369 ns Add2~30 5 COMB LCCOMB_X22_Y16_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 6.369 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 2; COMB Node = 'Add2~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add2~26 Add2~30 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.404 ns Add2~34 6 COMB LCCOMB_X22_Y16_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.404 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 2; COMB Node = 'Add2~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~30 Add2~34 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.439 ns Add2~38 7 COMB LCCOMB_X22_Y16_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.439 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~34 Add2~38 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.474 ns Add2~42 8 COMB LCCOMB_X22_Y16_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.474 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~38 Add2~42 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.509 ns Add2~46 9 COMB LCCOMB_X22_Y16_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.509 ns; Loc. = LCCOMB_X22_Y16_N22; Fanout = 2; COMB Node = 'Add2~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~42 Add2~46 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.544 ns Add2~50 10 COMB LCCOMB_X22_Y16_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.544 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 2; COMB Node = 'Add2~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~46 Add2~50 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.579 ns Add2~54 11 COMB LCCOMB_X22_Y16_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.579 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 2; COMB Node = 'Add2~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~50 Add2~54 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.614 ns Add2~58 12 COMB LCCOMB_X22_Y16_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.614 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 1; COMB Node = 'Add2~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add2~54 Add2~58 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.739 ns Add2~61 13 COMB LCCOMB_X22_Y16_N30 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 6.739 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 1; COMB Node = 'Add2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add2~58 Add2~61 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.378 ns) 8.783 ns RegACC~19 14 COMB LCCOMB_X27_Y6_N16 1 " "Info: 14: + IC(1.666 ns) + CELL(0.378 ns) = 8.783 ns; Loc. = LCCOMB_X27_Y6_N16; Fanout = 1; COMB Node = 'RegACC~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { Add2~61 RegACC~19 } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 8.938 ns RegACC\[15\] 15 REG LCFF_X27_Y6_N17 4 " "Info: 15: + IC(0.000 ns) + CELL(0.155 ns) = 8.938 ns; Loc. = LCFF_X27_Y6_N17; Fanout = 4; REG Node = 'RegACC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { RegACC~19 RegACC[15] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 27.21 % ) " "Info: Total cell delay = 2.432 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.506 ns ( 72.79 % ) " "Info: Total interconnect delay = 6.506 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.938 ns" { Mtp[4] Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~61 RegACC~19 RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.938 ns" { Mtp[4] {} Mtp[4]~combout {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~61 {} RegACC~19 {} RegACC[15] {} } { 0.000ns 0.000ns 4.840ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.666ns 0.000ns } { 0.000ns 0.847ns 0.516ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns RegACC\[15\] 3 REG LCFF_X27_Y6_N17 4 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X27_Y6_N17; Fanout = 4; REG Node = 'RegACC\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl RegACC[15] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[15] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.938 ns" { Mtp[4] Add2~18 Add2~22 Add2~26 Add2~30 Add2~34 Add2~38 Add2~42 Add2~46 Add2~50 Add2~54 Add2~58 Add2~61 RegACC~19 RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.938 ns" { Mtp[4] {} Mtp[4]~combout {} Add2~18 {} Add2~22 {} Add2~26 {} Add2~30 {} Add2~34 {} Add2~38 {} Add2~42 {} Add2~46 {} Add2~50 {} Add2~54 {} Add2~58 {} Add2~61 {} RegACC~19 {} RegACC[15] {} } { 0.000ns 0.000ns 4.840ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.666ns 0.000ns } { 0.000ns 0.847ns 0.516ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl RegACC[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[15] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Product\[17\] RegACC\[17\] 7.195 ns register " "Info: tco from clock \"clk\" to destination pin \"Product\[17\]\" through register \"RegACC\[17\]\" is 7.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns RegACC\[17\] 3 REG LCFF_X25_Y5_N21 6 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X25_Y5_N21; Fanout = 6; REG Node = 'RegACC\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl RegACC[17] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl RegACC[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[17] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.618 ns + Longest register pin " "Info: + Longest register to pin delay is 4.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegACC\[17\] 1 REG LCFF_X25_Y5_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N21; Fanout = 6; REG Node = 'RegACC\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegACC[17] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.610 ns) + CELL(2.008 ns) 4.618 ns Product\[17\] 2 PIN PIN_A13 0 " "Info: 2: + IC(2.610 ns) + CELL(2.008 ns) = 4.618 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'Product\[17\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { RegACC[17] Product[17] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.008 ns ( 43.48 % ) " "Info: Total cell delay = 2.008 ns ( 43.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.610 ns ( 56.52 % ) " "Info: Total interconnect delay = 2.610 ns ( 56.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { RegACC[17] Product[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.618 ns" { RegACC[17] {} Product[17] {} } { 0.000ns 2.610ns } { 0.000ns 2.008ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl RegACC[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} RegACC[17] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { RegACC[17] Product[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.618 ns" { RegACC[17] {} Product[17] {} } { 0.000ns 2.610ns } { 0.000ns 2.008ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegMtc\[10\] Mtc\[10\] clk -2.382 ns register " "Info: th for register \"RegMtc\[10\]\" (data pin = \"Mtc\[10\]\", clock pin = \"clk\") is -2.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.475 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 61 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 61; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns RegMtc\[10\] 3 REG LCFF_X27_Y7_N21 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 4; REG Node = 'RegMtc\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { clk~clkctrl RegMtc[10] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl RegMtc[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[10] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.006 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Mtc\[10\] 1 PIN PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T2; Fanout = 1; PIN Node = 'Mtc\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mtc[10] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.867 ns) + CELL(0.309 ns) 5.006 ns RegMtc\[10\] 2 REG LCFF_X27_Y7_N21 4 " "Info: 2: + IC(3.867 ns) + CELL(0.309 ns) = 5.006 ns; Loc. = LCFF_X27_Y7_N21; Fanout = 4; REG Node = 'RegMtc\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.176 ns" { Mtc[10] RegMtc[10] } "NODE_NAME" } } { "multiplier_4bit.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/multiplier_4bit/multiplier_4bit.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 22.75 % ) " "Info: Total cell delay = 1.139 ns ( 22.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 77.25 % ) " "Info: Total interconnect delay = 3.867 ns ( 77.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.006 ns" { Mtc[10] RegMtc[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.006 ns" { Mtc[10] {} Mtc[10]~combout {} RegMtc[10] {} } { 0.000ns 0.000ns 3.867ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { clk clk~clkctrl RegMtc[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { clk {} clk~combout {} clk~clkctrl {} RegMtc[10] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.006 ns" { Mtc[10] RegMtc[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.006 ns" { Mtc[10] {} Mtc[10]~combout {} RegMtc[10] {} } { 0.000ns 0.000ns 3.867ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 05:06:12 2017 " "Info: Processing ended: Thu Oct 26 05:06:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
