# valid_ready
SystemVerilog implementation of Valid-Ready Interface
