<div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Feature</th><th class="confluenceTh">3.0 MRD</th><th class="confluenceTh">3.0 PRD</th><th colspan="1" class="confluenceTh"><span>3.X PRD</span></th><th colspan="1" class="confluenceTh">Comment</th></tr><tr><td colspan="1" class="confluenceTd"><p>CHI Base (AIU, DCE, DMI, DII)</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p>CHI-E Stashing; Atomics, ROCI, ROMI</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><p>CHI-E Prefetch</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><p>ReadSpec is removed from CHI spec</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>ACE-Lite E AIU</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><p>ACE-Lite E AIU with Proxy Cache</p></td><td colspan="1" class="confluenceTd"><p>No</p></td><td colspan="1" class="confluenceTd"><p>?</p></td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><p>AXI AIU with Proxy Cache</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>No</p></td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd">When will we do this</td></tr><tr><td colspan="1" class="confluenceTd"><p>DII and internal non-coherent connectivity</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><p>16 2^n Windows (AIUs, DCE, DMI)</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><p>Performance Counters</p></td><td colspan="1" class="confluenceTd"><p>Baseline</p></td><td colspan="1" class="confluenceTd"><p>Baseline</p></td><td colspan="1" class="confluenceTd">Expansion</td><td colspan="1" class="confluenceTd"><p>Base line includes MobilEye req</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>Frequency: 2 GHz, Typ, 16 FF</p></td><td colspan="1" class="confluenceTd"><p>1.6GHz</p></td><td colspan="1" class="confluenceTd"><p>1.6GHz</p></td><td colspan="1" class="confluenceTd">2GHz</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><p>Separate Command and address</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"><p> </p></td></tr><tr><td colspan="1" class="confluenceTd"><p>Power Management – Q channel support</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd">Only Q Channel</td></tr><tr><td colspan="1" class="confluenceTd"><p>Unit level Clock Gating</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">-</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p>CoreSight compatibility</p></td><td class="confluenceTd"><p>TBD</p></td><td class="confluenceTd"><p>No</p></td><td colspan="1" class="confluenceTd">TBD</td><td colspan="1" class="confluenceTd"><p>*Need to define what is “compatibility”</p></td></tr><tr><td class="confluenceTd"><p>Debug and trace</p></td><td class="confluenceTd"><p>No*</p></td><td class="confluenceTd"><p>?</p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>*Need further discussion</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>Resiliency – Unit Duplication, Fault Controller (Same as 2.2)</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><p>Variable clock delay for resiliency 1 to 4 by unit</p></td><td colspan="1" class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"><p>Yes (only 1 to 4 by unit)</p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p>*Check if 0 delay is still a requirement for Mobileye</p></td></tr><tr><td class="confluenceTd"><p>ACE-only Ncore 3.0</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><p>CHI, CHI-E and ACE interoperability</p></td><td colspan="1" class="confluenceTd"><p>No</p></td><td colspan="1" class="confluenceTd"><p>No</p></td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p>CCP Capabilities into Ncore (Scratch Pad &amp; Way Partitioning for DMI; Only Way Partitioning for IO-AIU)</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes (do we need way partitioning in IO-AIU??)</p></td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>CCIX Support</p></td><td class="confluenceTd"><p>-</p></td><td class="confluenceTd"><p>No</p></td><td colspan="1" class="confluenceTd">Yes</td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p>Performance Modeling for PA</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>Yes</p></td><td colspan="1" class="confluenceTd">?</td><td class="confluenceTd"><p>Kurt to discuss business model with Synopsys PA team</p></td></tr><tr><td class="confluenceTd"><p>Programmable address range</p></td><td class="confluenceTd"><p>Internal</p></td><td class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> to determine whether we support fixed address range as well and whether we can support fixed by having RTL hard code the CSR registers with the fixed value and leaving the rest of the logic the same</td></tr><tr><td class="confluenceTd"><p>DTW change</p></td><td class="confluenceTd"><p><span>Internal </span></p></td><td class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p>Separate out MN (Sys CSRs + DVM) from DCE</p></td><td class="confluenceTd"><p><span>Internal </span></p></td><td class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd">Assumption is that there is a top level &quot;DCE0&quot; wrapper that will include DCE0 + MN and that's what will be tested in a DCE unit level testbench</td></tr><tr><td class="confluenceTd"><p>Support for different data widths at the Ncore unit level</p></td><td class="confluenceTd"><p><span>Internal </span></p></td><td class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><a class="confluence-userlink user-mention" data-account-id="624b3757258562006fa69287" href="https://arterisip.atlassian.net/wiki/people/624b3757258562006fa69287?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Sanjay Deshpande (Deactivated)</a> to see if there is any limited configuration we can restrict to</td></tr><tr><td class="confluenceTd"><p>ECC across for CMC and proxy cache</p></td><td class="confluenceTd"><p><span>Internal </span></p></td><td class="confluenceTd">No</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p>Fifos could be SRAMs (error protection required)</p></td><td class="confluenceTd"><p><span>Internal </span></p></td><td class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd">Need to figure out if/how we can limit the scope for this. Spec required for how CSRs for error logging will be defined (specifically ErrType field)</td></tr><tr><td class="confluenceTd"><p>Ncore unit implementing timeout counters for requests for which responses are expected</p></td><td class="confluenceTd"><p><span>Internal </span></p></td><td class="confluenceTd">?? Not sure if we need this</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p>Customer Testbench upgrades from Ncore 2.5</p></td><td class="confluenceTd"><p><span>Internal </span></p></td><td class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p><span class="legacy-color-text-default">Resiliency changes: support for either unit duplication or ECC/parity protection across the transport interconnect</span></p></td><td class="confluenceTd"><p><span class="legacy-color-text-default">MRD</span></p></td><td class="confluenceTd"><span class="legacy-color-text-default">Yes (??)</span></td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p>Memory sleep mode support</p></td><td class="confluenceTd"><p><span>Internal </span></p></td><td class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd">This applies to all memories (CG: Even DCE??)</td></tr><tr><td colspan="1" class="confluenceTd">DTR read acceleration</td><td colspan="1" class="confluenceTd">Internal</td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">IO-AIU partial read perf improvment</td><td colspan="1" class="confluenceTd">Internal</td><td colspan="1" class="confluenceTd">??</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">DCE sleeping transactions in CMD skid buffer instead of ATT</td><td colspan="1" class="confluenceTd">Internal</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr></tbody></table></div>