[14989.532202] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532202] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532203] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532207] systemd-journald[614]: /dev/kmsg buffer overrun, some messages lost.
[14989.532209] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002dbac[v] to 6804250[p]
[14989.532210] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.532212] nvidia-uvm: v-p
[14989.532213] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532214] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532214] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.532215] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.532216] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532217] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532217] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532217] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.532218] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532219] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.532219] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532219] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532220] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532220] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532221] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532221] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532222] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532222] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532222] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532223] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532223] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532224] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532225] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532226] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532226] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532227] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532234] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532235] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532235] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532236] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532236] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532236] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532237] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532238] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532239] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532239] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.532240] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532240] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532241] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532241] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532242] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532242] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532242] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532243] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532244] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532246] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532246] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532247] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532247] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532248] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532249] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532250] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532250] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532251] systemd-journald[614]: /dev/kmsg buffer overrun, some messages lost.
[14989.532251] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532257] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002dcd8[v] to 6829000[p]
[14989.532258] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.532258] nvidia-uvm: v-p
[14989.532258] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532259] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532259] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.532259] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.532260] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532261] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532262] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532263] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.532264] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532264] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.532265] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532265] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532266] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532266] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532267] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532267] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532268] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532269] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532269] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532270] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.532270] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532271] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532271] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532272] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532272] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532273] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532273] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532274] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532274] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532275] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532276] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532276] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.532277] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532277] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532278] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532278] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532279] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532279] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532280] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532280] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532281] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532282] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532282] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532283] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.532283] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532284] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532284] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532285] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532285] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532286] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532286] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532286] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532287] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532288] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532288] systemd-journald[614]: /dev/kmsg buffer overrun, some messages lost.
[14989.532288] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532289] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532289] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532290] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532291] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532292] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532292] systemd-journald[614]: /dev/kmsg buffer overrun, some messages lost.
[14989.532293] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532294] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532366] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532366] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532367] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532367] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532368] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532368] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532369] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532371] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532371] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532372] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.532372] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532373] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532373] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532374] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532374] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532374] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532375] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532375] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532377] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532378] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532379] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532379] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532380] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532380] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532381] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532382] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532382] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532383] systemd-journald[614]: /dev/kmsg buffer overrun, some messages lost.
[14989.532384] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532390] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002dea0[v] to 6804260[p]
[14989.532390] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.532390] nvidia-uvm: v-p
[14989.532390] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532391] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532391] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.532392] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.532392] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532393] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532394] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532394] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.532395] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532395] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.532396] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532396] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532397] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532397] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532398] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532398] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532398] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532399] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532399] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532400] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532400] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532401] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532401] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532402] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532403] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532403] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532410] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532410] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532410] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532411] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532411] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532412] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532413] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532414] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532415] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532415] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.532416] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532417] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532417] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532418] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532418] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532419] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532419] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532420] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532422] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532424] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532425] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532425] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532425] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532426] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532427] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532428] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532428] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532429] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532435] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532435] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532436] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532436] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532436] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532437] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532438] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532439] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532439] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532440] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.532440] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532441] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532441] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532442] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532442] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532442] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532443] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532443] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532445] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532459] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532460] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532460] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532460] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532461] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532462] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532463] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532463] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532464] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532469] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e05c[v] to 6804280[p]
[14989.532470] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.532470] nvidia-uvm: v-p
[14989.532470] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532471] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532471] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.532471] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.532472] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532473] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532474] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532474] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.532475] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532475] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.532476] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532476] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532477] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532477] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532477] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532478] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532478] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532479] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532479] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532480] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532480] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532480] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532481] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532482] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532483] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532483] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532490] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532490] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532491] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532491] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532492] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532492] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532493] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532494] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532494] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532495] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.532495] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532496] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532496] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532497] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532497] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532497] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532498] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532499] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532500] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532502] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532502] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532503] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532503] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532504] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532505] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532506] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532506] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532507] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532512] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e188[v] to 6804290[p]
[14989.532513] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.532513] nvidia-uvm: v-p
[14989.532513] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532514] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532514] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.532514] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.532515] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532516] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532517] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532517] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.532517] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532518] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.532519] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532519] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532520] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532520] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532521] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532521] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532522] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532523] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532523] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532524] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.532524] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532525] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532526] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532526] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532527] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532527] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532527] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532528] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532529] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532530] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532530] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532531] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.532531] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532532] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532532] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532532] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532533] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532533] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532534] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532534] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532535] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532535] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532535] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532536] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532536] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532537] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532538] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532539] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532539] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532540] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532546] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532547] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532547] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532548] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532548] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532548] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532549] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532550] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532551] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532551] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.532552] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532552] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532553] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532553] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532554] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532554] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532554] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532555] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532556] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532558] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532558] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532559] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532559] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532560] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532560] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532561] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532562] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532562] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532568] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532569] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532577] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532578] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532578] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532578] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532579] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532581] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532582] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532582] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.532583] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532583] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532584] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532584] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532585] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532585] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532586] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532586] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532588] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532589] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532590] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532591] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532591] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532591] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532592] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532594] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532594] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532595] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532600] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532601] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532601] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532602] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532602] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532602] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532603] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532604] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532605] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532605] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.532606] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532606] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532607] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532607] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532608] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532608] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532609] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532609] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532610] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532611] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532611] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532612] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.532612] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532613] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532613] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532614] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532614] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532615] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532615] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532615] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532616] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532616] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532617] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532617] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532618] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532618] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532619] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532620] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532620] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532621] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532627] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532627] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532628] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532628] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532629] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532629] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532630] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532631] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532632] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532632] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-60, count:1
[14989.532633] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532634] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532634] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532635] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532635] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532635] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532636] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532637] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532637] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532639] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532639] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532640] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-36, count:1
[14989.532640] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532641] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532642] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532642] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532643] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532643] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532643] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532644] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532646] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532647] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532648] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532648] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532649] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532649] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532650] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532651] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532651] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532652] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532657] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532658] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532658] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532658] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532659] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532659] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532660] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532661] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532662] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532662] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.532663] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532663] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532664] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532664] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532664] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532665] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532665] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532666] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532666] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532667] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532667] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532668] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532668] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532668] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532669] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532670] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532671] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532671] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532677] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532679] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532679] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532680] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532680] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532680] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532681] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532682] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532683] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532683] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1e, count:1
[14989.532684] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532684] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532685] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532685] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532686] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532686] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532686] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532687] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532688] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532690] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532690] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532691] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532691] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532691] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532692] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532693] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532694] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532694] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532700] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532701] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532701] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532701] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532702] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532702] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532703] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532704] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532704] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532705] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.532705] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532706] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532706] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532707] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532707] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532708] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532708] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532709] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532710] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532712] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532712] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532713] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532713] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532714] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532715] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532716] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532716] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532717] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532723] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532723] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532724] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532724] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532725] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532725] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532726] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532727] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532727] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532728] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.532728] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532729] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532729] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532730] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532730] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532730] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532731] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532731] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532733] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532734] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532735] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532735] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532736] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532736] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532737] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532738] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532747] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532753] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532762] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532768] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532774] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532780] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532786] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532791] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532796] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532806] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532817] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532818] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.532819] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532825] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532832] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532837] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532843] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532849] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532858] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532864] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532866] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532870] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532871] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532871] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532872] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532873] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532875] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532876] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532877] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532878] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532885] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532886] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532886] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532887] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532888] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532888] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532890] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532892] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532892] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532893] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.532893] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532895] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532895] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532896] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532897] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532897] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532898] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532899] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532900] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532902] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532903] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532903] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532904] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532904] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532905] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532906] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532906] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532907] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532912] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e894[v] to 6809320[p]
[14989.532913] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.532913] nvidia-uvm: v-p
[14989.532913] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532914] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532914] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.532915] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.532916] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532917] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532917] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532918] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.532918] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532919] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.532920] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532920] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532921] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532921] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532922] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532922] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532923] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532923] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532924] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532924] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532925] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532925] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532926] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532927] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532928] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532928] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532935] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532935] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532935] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532936] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532936] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532937] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532938] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532939] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532939] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532940] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.532940] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532941] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532941] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532941] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532942] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532942] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532943] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532943] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532945] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532946] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532947] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532947] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532947] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532948] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532949] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532950] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532950] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532951] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532956] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e9c0[v] to 6809330[p]
[14989.532956] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.532957] nvidia-uvm: v-p
[14989.532957] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532957] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532958] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.532958] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.532959] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532960] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.532960] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532961] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.532961] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532962] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.532963] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532963] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532963] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532964] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532965] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532965] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532966] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532966] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.532967] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532967] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532968] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532968] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532969] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532970] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532970] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532971] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532978] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.532978] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532979] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.532979] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.532979] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.532980] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.532981] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532982] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.532982] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.532983] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.532983] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532984] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.532984] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.532985] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.532985] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532985] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532986] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532986] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532988] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532989] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.532990] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.532990] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532990] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.532991] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.532992] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532993] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.532993] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.532994] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.532999] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002eaec[v] to 6809340[p]
[14989.532999] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.532999] nvidia-uvm: v-p
[14989.533000] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533000] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533001] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.533001] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.533002] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533003] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533003] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533004] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.533004] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533005] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.533005] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533006] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533006] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533007] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533007] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533008] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533008] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533009] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533009] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533010] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533010] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533011] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533012] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533013] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533013] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533014] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533026] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533027] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533027] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533028] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533028] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533029] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533030] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533031] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533031] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533031] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.533032] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533033] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533033] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533033] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533034] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533034] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533035] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533035] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533036] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533038] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533038] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533039] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533039] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533040] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533041] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533042] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533042] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533043] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533048] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533049] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533049] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533050] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533050] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533051] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533052] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533053] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533053] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533054] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.533054] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533055] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533056] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533056] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533057] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533057] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533058] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533058] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533060] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533061] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533062] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533063] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533064] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533064] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533065] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533070] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ec94[v] to 6809360[p]
[14989.533070] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.533070] nvidia-uvm: v-p
[14989.533071] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533071] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533071] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.533072] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.533073] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533073] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533074] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533074] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.533075] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533075] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.533076] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533076] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533077] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533077] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533077] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533078] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533078] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533079] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533079] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533080] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533080] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533081] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533081] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533082] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533083] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533083] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533089] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533090] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533090] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533091] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533091] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533091] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533092] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533093] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533094] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533094] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.533095] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533095] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533096] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533096] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533097] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533097] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533097] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533098] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533099] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533101] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533101] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533102] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533102] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533103] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533104] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533105] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533106] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533106] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533112] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533113] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533113] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533113] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533114] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533114] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533115] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533116] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533117] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533117] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.533117] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533118] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533119] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533119] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533119] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533120] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533120] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533121] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533122] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533124] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533124] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533125] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533125] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533125] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533126] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533127] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533128] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533128] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533133] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ee50[v] to 6809380[p]
[14989.533134] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.533134] nvidia-uvm: v-p
[14989.533134] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533135] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533135] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.533135] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.533136] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533137] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533137] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533138] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.533138] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533139] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.533139] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533140] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533140] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533141] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533141] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533142] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533142] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533143] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533143] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533144] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533144] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533145] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533145] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533147] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533147] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533148] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533154] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533154] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533155] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533155] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533156] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533156] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533157] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533158] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533158] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533159] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.533159] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533160] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533160] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533161] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533161] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533162] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533162] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533162] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533164] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533165] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533166] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533166] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533167] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533167] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533168] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533169] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533169] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533170] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533175] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ef7c[v] to 6809390[p]
[14989.533176] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.533176] nvidia-uvm: v-p
[14989.533176] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533177] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533177] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.533177] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.533178] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533179] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533179] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533180] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.533180] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533181] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.533182] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533182] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533183] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533183] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533184] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533184] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533184] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533185] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533186] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533186] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533187] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533187] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533188] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533189] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533190] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533190] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533196] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533197] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533197] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533198] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533198] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533199] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533199] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533200] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533201] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533201] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-200, count:1
[14989.533201] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533202] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533203] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533203] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533203] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533204] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533204] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533205] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533206] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533206] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533207] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533207] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-133, count:1
[14989.533208] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533208] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533209] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533209] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533209] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533210] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533210] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533211] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533212] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533213] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533214] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533214] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533215] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533215] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533216] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533217] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533217] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533218] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533223] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002f0dc[v] to 68093a0[p]
[14989.533223] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.533224] nvidia-uvm: v-p
[14989.533224] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533224] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533225] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.533225] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.533226] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533227] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533227] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533228] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.533228] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533229] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.533229] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533230] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533230] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533231] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533231] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533232] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533233] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533234] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533234] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533235] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533235] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533235] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533236] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533237] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533238] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533238] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533240] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002f178[v] to 68093b0[p]
[14989.533240] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[14989.533240] nvidia-uvm: v-p
[14989.533241] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533241] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5, a1: NVC6B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533241] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[14989.533242] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000400),count:4, push-val:20048100
[14989.533242] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533243] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000400), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:4
[14989.533244] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533244] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:copy_this_time-10, count:1
[14989.533244] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533245] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value-4002181, count:1
[14989.533246] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533246] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533246] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533247] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533247] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533248] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533248] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533249] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533249] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533249] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533250] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533250] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533251] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533252] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533252] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533253] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533259] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533259] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533260] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533260] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533261] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533261] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533262] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533263] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533263] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533264] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-2, count:1
[14989.533264] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533265] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533265] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533266] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533266] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533267] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533267] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533269] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533271] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533272] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0)
[14989.533273] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533273] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533273] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533274] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533275] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533275] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533276] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533276] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.533282] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533282] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533282] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533283] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533283] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533284] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533284] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533285] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533286] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533286] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.533287] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533287] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533288] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533288] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533289] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533289] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533290] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533290] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533291] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533292] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533292] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533292] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.533293] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533294] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533294] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000700),count:3, push-val:200381c0
[14989.533295] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533295] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000700), d1:(NvU32)value-0, count:3
[14989.533295] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000264),count:1, push-val:20018099
[14989.533296] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_SET_DST_PHYS_MODE, d1:ce_aperture(dst.aperture)-0, count:1
[14989.533296] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000408),count:2, push-val:20028102
[14989.533297] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000408), d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533298] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C0B5, a1: NVC0B5_OFFSET_OUT_UPPER, d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-0, count:2
[14989.533298] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000418),count:1, push-val:20018106
[14989.533299] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LINE_LENGTH_IN, d1:memset_this_time-1, count:1
[14989.533299] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533300] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value-4002581, count:1
[14989.533300] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000078),count:1, push-val:2001001e
[14989.533301] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F, a1: NVA16F_WFI, d1:0-0, count:1
[14989.533301] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533302] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533302] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533303] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533303] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533304] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))-80, count:4
[14989.533306] nvidia-uvm: __NV_PUSH_0U: subch: 0, a1:(0x00000028),count:4, push-val:2004000a
[14989.533307] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533307] nvidia-uvm: __NV_PUSH_1U:subch: 0, a1: (0x00000028), d1:0-0, count:4
[14989.533307] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000240),count:3, push-val:20038090
[14989.533308] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533309] nvidia-uvm: __NV_PUSH_1U:subch: 4, a1: (0x00000240), d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })-1, count:3
[14989.533309] nvidia-uvm: __NV_PUSH_0U: subch: 4, a1:(0x00000300),count:1, push-val:200180c0
[14989.533310] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5, a1: NVC3B5_LAUNCH_DMA, d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode-400000c, count:1
[14989.687175] NVRM serverFreeResourceTree: hObject 0x0 not found for client 0xc1e00007
