 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGIN
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Wed Mar 11 17:17:54 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.37%

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 352.1794           0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/IN3 (NOR3X0)       0.0328    0.0067 @   0.1067 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)        0.0527    0.0565     0.1632 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (net)     1   4.0621       0.0000     0.1632 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1632 f
  clint/clint_slice/bsg_rtc_strobe/C_n[1] (net)         4.0621              0.0000     0.1632 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1632 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (net)   4.0621           0.0000     0.1632 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)   0.0527  -0.0057 &   0.1575 f
  data arrival time                                                                    0.1575

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.4175 r
  library hold time                                                         0.0132     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.1575
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2732


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 352.1794           0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/IN3 (NOR3X0)       0.0328    0.0067 @   0.1067 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)        0.0432    0.0504     0.1572 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (net)     1   2.3086       0.0000     0.1572 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1572 f
  clint/clint_slice/bsg_rtc_strobe/C_n[2] (net)         2.3086              0.0000     0.1572 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1572 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (net)   2.3086           0.0000     0.1572 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)   0.0432   0.0000 &   0.1572 f
  data arrival time                                                                    0.1572

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                         0.0147     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.1572
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2722


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 352.1794           0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/IN3 (NOR3X0)       0.0328    0.0067 @   0.1067 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)        0.0469    0.0529     0.1595 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (net)     1   2.9952       0.0000     0.1595 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1595 f
  clint/clint_slice/bsg_rtc_strobe/C_n[0] (net)         2.9952              0.0000     0.1595 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1595 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (net)   2.9952           0.0000     0.1595 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)   0.0469   0.0000 &   0.1596 f
  data arrival time                                                                    0.1596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                         0.0139     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.1596
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2690


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 352.1794           0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/IN3 (NOR3X0)       0.0328    0.0068 @   0.1068 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)        0.0551    0.0580     0.1647 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (net)     1   4.4922       0.0000     0.1647 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1647 f
  clint/clint_slice/bsg_rtc_strobe/C_n[3] (net)         4.4922              0.0000     0.1647 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1647 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (net)   4.4922           0.0000     0.1647 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)   0.0551  -0.0026 &   0.1621 f
  data arrival time                                                                    0.1621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.4174 r
  library hold time                                                         0.0127     0.4301
  data required time                                                                   0.4301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4301
  data arrival time                                                                   -0.1621
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2680


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 347.2532           0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/IN3 (NOR3X0)       0.0322    0.0065 @   0.1065 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)        0.0873    0.0540     0.1606 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (net)     1   4.2345       0.0000     0.1606 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1606 r
  clint/clint_slice/bsg_rtc_strobe/C_n[1] (net)         4.2345              0.0000     0.1606 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1606 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (net)   4.2345           0.0000     0.1606 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)   0.0873  -0.0102 &   0.1504 r
  data arrival time                                                                    0.1504

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.4175 r
  library hold time                                                        -0.0388     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.1504
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2283


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0328    0.0068 @   0.1068 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0522    0.0620     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.1842             0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (net)  12.1842           0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/IN2 (NOR2X0)      0.0522    0.0001 &   0.1688 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/QN (NOR2X0)       0.0364    0.0403     0.2091 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (net)     1   2.8232      0.0000     0.2091 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2091 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[3] (net)       2.8232              0.0000     0.2091 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2091 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (net)   2.8232           0.0000     0.2091 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D (DFFX1)   0.0364   0.0000 &   0.2091 f
  data arrival time                                                                    0.2091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.4174 r
  library hold time                                                         0.0170     0.4345
  data required time                                                                   0.4345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4345
  data arrival time                                                                   -0.2091
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2254


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 347.2532           0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/IN3 (NOR3X0)       0.0322    0.0066 @   0.1066 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)        0.0731    0.0474     0.1540 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (net)     1   2.4810       0.0000     0.1540 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1540 r
  clint/clint_slice/bsg_rtc_strobe/C_n[2] (net)         2.4810              0.0000     0.1540 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1540 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (net)   2.4810           0.0000     0.1540 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)   0.0731   0.0000 &   0.1540 r
  data arrival time                                                                    0.1540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                        -0.0362     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.1540
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2245


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 347.2532           0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/IN3 (NOR3X0)       0.0322    0.0067 @   0.1067 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)        0.0908    0.0556     0.1623 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (net)     1   4.6646       0.0000     0.1623 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1623 r
  clint/clint_slice/bsg_rtc_strobe/C_n[3] (net)         4.6646              0.0000     0.1623 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1623 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (net)   4.6646           0.0000     0.1623 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)   0.0908  -0.0057 &   0.1566 r
  data arrival time                                                                    0.1566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.4174 r
  library hold time                                                        -0.0395     0.3779
  data required time                                                                   0.3779
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3779
  data arrival time                                                                   -0.1566
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2213


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 347.2532           0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/IN3 (NOR3X0)       0.0322    0.0065 @   0.1065 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)        0.0786    0.0500     0.1565 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (net)     1   3.1676       0.0000     0.1565 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1565 r
  clint/clint_slice/bsg_rtc_strobe/C_n[0] (net)         3.1676              0.0000     0.1565 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1565 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (net)   3.1676           0.0000     0.1565 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)   0.0786   0.0000 &   0.1566 r
  data arrival time                                                                    0.1566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                        -0.0372     0.3774
  data required time                                                                   0.3774
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3774
  data arrival time                                                                   -0.1566
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2209


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0322    0.0066 @   0.1066 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0486    0.0641     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  11.9496             0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (net)  11.9496           0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/INP (INVX0)       0.0486    0.0001 &   0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/ZN (INVX0)        0.0350    0.0216     0.1923 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n2 (net)     1   1.9883        0.0000     0.1923 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/IN2 (NAND2X0)     0.0350    0.0000 &   0.1923 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/QN (NAND2X0)      0.0500    0.0354     0.2277 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (net)     1   2.8755      0.0000     0.2277 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2277 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[2] (net)       2.8755              0.0000     0.2277 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2277 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (net)   2.8755           0.0000     0.2277 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D (DFFX1)   0.0500   0.0000 &   0.2278 f
  data arrival time                                                                    0.2278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.4175 r
  library hold time                                                         0.0139     0.4314
  data required time                                                                   0.4314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4314
  data arrival time                                                                   -0.2278
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2036


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0322    0.0066 @   0.1066 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0486    0.0641     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  11.9496             0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (net)  11.9496           0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/INP (INVX0)       0.0486    0.0001 &   0.1708 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/ZN (INVX0)        0.0393    0.0245     0.1952 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n4 (net)     1   2.7612        0.0000     0.1952 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/IN2 (NAND2X0)     0.0393   -0.0011 &   0.1941 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/QN (NAND2X0)      0.0479    0.0344     0.2285 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (net)     1   2.5227      0.0000     0.2285 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2285 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[1] (net)       2.5227              0.0000     0.2285 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2285 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (net)   2.5227           0.0000     0.2285 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/D (DFFX1)   0.0479   0.0000 &   0.2286 f
  data arrival time                                                                    0.2286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.4174 r
  library hold time                                                         0.0144     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.2286
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2032


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0322    0.0066 @   0.1066 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0486    0.0641     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  11.9496             0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (net)  11.9496           0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/INP (INVX0)       0.0486    0.0001 &   0.1708 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/ZN (INVX0)        0.0404    0.0252     0.1960 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n3 (net)     1   2.9484        0.0000     0.1960 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/IN2 (NAND2X0)     0.0404    0.0000 &   0.1960 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/QN (NAND2X0)      0.0491    0.0351     0.2311 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (net)     1   2.6525      0.0000     0.2311 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2311 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[4] (net)       2.6525              0.0000     0.2311 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2311 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (net)   2.6525           0.0000     0.2311 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D (DFFX1)   0.0491   0.0000 &   0.2311 f
  data arrival time                                                                    0.2311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/CLK (DFFX1)          0.0000     0.4174 r
  library hold time                                                         0.0141     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.2311
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2003


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0322    0.0066 @   0.1066 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0486    0.0641     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  11.9496             0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (net)  11.9496           0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/INP (INVX0)       0.0486    0.0001 &   0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/ZN (INVX0)        0.0379    0.0235     0.1942 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n1 (net)     1   2.4993        0.0000     0.1942 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/IN2 (NAND2X0)     0.0379    0.0000 &   0.1942 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/QN (NAND2X0)      0.0486    0.0353     0.2295 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (net)     1   2.7548      0.0000     0.2295 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2295 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[0] (net)       2.7548              0.0000     0.2295 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2295 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (net)   2.7548           0.0000     0.2295 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D (DFFX1)   0.0486   0.0000 &   0.2295 f
  data arrival time                                                                    0.2295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                         0.0135     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.2295
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1987


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0322    0.0067 @   0.1067 f
  clint/icc_place3/ZN (INVX0)                                     0.2430    0.1185     0.2252 r
  clint/n4 (net)                               11      37.9515              0.0000     0.2252 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2252 r
  clint/cmd_buffer/reset_i (net)                       37.9515              0.0000     0.2252 r
  clint/cmd_buffer/U11/IN1 (NAND2X0)                              0.2430   -0.0379 &   0.1873 r
  clint/cmd_buffer/U11/QN (NAND2X0)                               0.0468    0.0582     0.2455 f
  clint/cmd_buffer/n5 (net)                     1       2.5126              0.0000     0.2455 f
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                          0.0468    0.0000 &   0.2455 f
  data arrival time                                                                    0.2455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4143     0.4143
  clock reconvergence pessimism                                             0.0000     0.4143
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                                  0.0000     0.4143 r
  library hold time                                                         0.0139     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.2455
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1827


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    347.2532              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0322    0.0066 @   0.1066 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0486    0.0641     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  11.9496             0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (net)  11.9496           0.0000     0.1707 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/IN2 (NOR2X0)      0.0486    0.0001 &   0.1708 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/QN (NOR2X0)       0.0550    0.0345     0.2053 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (net)     1   2.9956      0.0000     0.2053 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2053 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[3] (net)       2.9956              0.0000     0.2053 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2053 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (net)   2.9956           0.0000     0.2053 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D (DFFX1)   0.0550   0.0000 &   0.2053 r
  data arrival time                                                                    0.2053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.4174 r
  library hold time                                                        -0.0318     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.2053
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1803


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0322    0.0067 @   0.1067 f
  clint/icc_place3/ZN (INVX0)                                     0.2430    0.1185     0.2252 r
  clint/n4 (net)                               11      37.9515              0.0000     0.2252 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2252 r
  clint/resp_buffer/reset_i (net)                      37.9515              0.0000     0.2252 r
  clint/resp_buffer/U9/IN1 (NAND2X0)                              0.2430   -0.0369 &   0.1883 r
  clint/resp_buffer/U9/QN (NAND2X0)                               0.0498    0.0612     0.2494 f
  clint/resp_buffer/n16 (net)                   1       2.9110              0.0000     0.2494 f
  clint/resp_buffer/empty_r_reg/D (DFFX1)                         0.0498    0.0000 &   0.2495 f
  data arrival time                                                                    0.2495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                             0.0000     0.4114
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                                 0.0000     0.4114 r
  library hold time                                                         0.0134     0.4248
  data required time                                                                   0.4248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4248
  data arrival time                                                                   -0.2495
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1753


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U4377/IN5 (AO221X1)                    0.0970    0.0015 @   0.2088 f
  core/fe/pc_gen/bp_fe_bht/U4377/Q (AO221X1)                      0.0334    0.0659     0.2747 f
  core/fe/pc_gen/bp_fe_bht/n674 (net)           1       2.2940              0.0000     0.2747 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/D (DFFX1)               0.0334    0.0000 &   0.2747 f
  data arrival time                                                                    0.2747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4308     0.4308
  clock reconvergence pessimism                                             0.0000     0.4308
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/CLK (DFFX1)                       0.0000     0.4308 r
  library hold time                                                         0.0176     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.2747
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1736


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U3972/IN5 (AO221X1)                    0.0970    0.0016 @   0.2089 f
  core/fe/pc_gen/bp_fe_bht/U3972/Q (AO221X1)                      0.0347    0.0669     0.2758 f
  core/fe/pc_gen/bp_fe_bht/n864 (net)           1       2.7454              0.0000     0.2758 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/D (DFFX1)              0.0347    0.0000 &   0.2758 f
  data arrival time                                                                    0.2758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  clock reconvergence pessimism                                             0.0000     0.4319
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/CLK (DFFX1)                      0.0000     0.4319 r
  library hold time                                                         0.0174     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.2758
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1735


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U3968/IN5 (AO221X1)                    0.0970    0.0013 @   0.2086 f
  core/fe/pc_gen/bp_fe_bht/U3968/Q (AO221X1)                      0.0349    0.0671     0.2757 f
  core/fe/pc_gen/bp_fe_bht/n866 (net)           1       2.8033              0.0000     0.2757 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/D (DFFX1)              0.0349    0.0000 &   0.2757 f
  data arrival time                                                                    0.2757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/CLK (DFFX1)                      0.0000     0.4316 r
  library hold time                                                         0.0173     0.4489
  data required time                                                                   0.4489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4489
  data arrival time                                                                   -0.2757
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1732


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U3976/IN5 (AO221X1)                    0.0970    0.0015 @   0.2088 f
  core/fe/pc_gen/bp_fe_bht/U3976/Q (AO221X1)                      0.0349    0.0671     0.2759 f
  core/fe/pc_gen/bp_fe_bht/n862 (net)           1       2.8219              0.0000     0.2759 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/D (DFFX1)              0.0349    0.0000 &   0.2759 f
  data arrival time                                                                    0.2759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4318     0.4318
  clock reconvergence pessimism                                             0.0000     0.4318
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/CLK (DFFX1)                      0.0000     0.4318 r
  library hold time                                                         0.0173     0.4490
  data required time                                                                   0.4490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4490
  data arrival time                                                                   -0.2759
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1731


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U3978/IN5 (AO221X1)                    0.0970    0.0018 @   0.2091 f
  core/fe/pc_gen/bp_fe_bht/U3978/Q (AO221X1)                      0.0351    0.0672     0.2763 f
  core/fe/pc_gen/bp_fe_bht/n861 (net)           1       2.8733              0.0000     0.2763 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/D (DFFX1)              0.0351    0.0000 &   0.2764 f
  data arrival time                                                                    0.2764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  clock reconvergence pessimism                                             0.0000     0.4320
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/CLK (DFFX1)                      0.0000     0.4320 r
  library hold time                                                         0.0172     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.2764
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1729


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U3980/IN5 (AO221X1)                    0.0970    0.0021 @   0.2093 f
  core/fe/pc_gen/bp_fe_bht/U3980/Q (AO221X1)                      0.0351    0.0672     0.2765 f
  core/fe/pc_gen/bp_fe_bht/n860 (net)           1       2.8596              0.0000     0.2765 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/D (DFFX1)              0.0351    0.0000 &   0.2766 f
  data arrival time                                                                    0.2766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/CLK (DFFX1)                      0.0000     0.4322 r
  library hold time                                                         0.0172     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.2766
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1729


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U3982/IN5 (AO221X1)                    0.0970    0.0021 @   0.2093 f
  core/fe/pc_gen/bp_fe_bht/U3982/Q (AO221X1)                      0.0351    0.0672     0.2765 f
  core/fe/pc_gen/bp_fe_bht/n859 (net)           1       2.8646              0.0000     0.2765 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/D (DFFX1)              0.0351    0.0000 &   0.2766 f
  data arrival time                                                                    0.2766

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/CLK (DFFX1)                      0.0000     0.4322 r
  library hold time                                                         0.0172     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.2766
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1729


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U3974/IN5 (AO221X1)                    0.0970    0.0018 @   0.2091 f
  core/fe/pc_gen/bp_fe_bht/U3974/Q (AO221X1)                      0.0357    0.0677     0.2768 f
  core/fe/pc_gen/bp_fe_bht/n863 (net)           1       3.0926              0.0000     0.2768 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/D (DFFX1)              0.0357    0.0000 &   0.2769 f
  data arrival time                                                                    0.2769

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  clock reconvergence pessimism                                             0.0000     0.4321
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/CLK (DFFX1)                      0.0000     0.4321 r
  library hold time                                                         0.0171     0.4492
  data required time                                                                   0.4492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4492
  data arrival time                                                                   -0.2769
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1723


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U3970/IN5 (AO221X1)                    0.0970    0.0014 @   0.2087 f
  core/fe/pc_gen/bp_fe_bht/U3970/Q (AO221X1)                      0.0351    0.0672     0.2759 f
  core/fe/pc_gen/bp_fe_bht/n865 (net)           1       2.8754              0.0000     0.2759 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/D (DFFX1)              0.0351    0.0000 &   0.2759 f
  data arrival time                                                                    0.2759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4309     0.4309
  clock reconvergence pessimism                                             0.0000     0.4309
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/CLK (DFFX1)                      0.0000     0.4309 r
  library hold time                                                         0.0172     0.4482
  data required time                                                                   0.4482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4482
  data arrival time                                                                   -0.2759
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1722


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U4379/IN5 (AO221X1)                    0.0970    0.0015 @   0.2088 f
  core/fe/pc_gen/bp_fe_bht/U4379/Q (AO221X1)                      0.0349    0.0671     0.2758 f
  core/fe/pc_gen/bp_fe_bht/n673 (net)           1       2.7998              0.0000     0.2758 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/D (DFFX1)               0.0349    0.0000 &   0.2758 f
  data arrival time                                                                    0.2758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4308     0.4308
  clock reconvergence pessimism                                             0.0000     0.4308
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/CLK (DFFX1)                       0.0000     0.4308 r
  library hold time                                                         0.0173     0.4480
  data required time                                                                   0.4480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4480
  data arrival time                                                                   -0.2758
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1722


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U4523/IN5 (AO221X1)                    0.0970    0.0023 @   0.2096 f
  core/fe/pc_gen/bp_fe_bht/U4523/Q (AO221X1)                      0.0349    0.0671     0.2767 f
  core/fe/pc_gen/bp_fe_bht/n605 (net)           1       2.8134              0.0000     0.2767 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/D (DFFX1)               0.0349    0.0000 &   0.2767 f
  data arrival time                                                                    0.2767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4310     0.4310
  clock reconvergence pessimism                                             0.0000     0.4310
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/CLK (DFFX1)                       0.0000     0.4310 r
  library hold time                                                         0.0173     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.2767
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1716


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U4527/IN5 (AO221X1)                    0.0970    0.0020 @   0.2093 f
  core/fe/pc_gen/bp_fe_bht/U4527/Q (AO221X1)                      0.0350    0.0672     0.2765 f
  core/fe/pc_gen/bp_fe_bht/n603 (net)           1       2.8542              0.0000     0.2765 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/D (DFFX1)                0.0350    0.0000 &   0.2765 f
  data arrival time                                                                    0.2765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4308     0.4308
  clock reconvergence pessimism                                             0.0000     0.4308
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/CLK (DFFX1)                        0.0000     0.4308 r
  library hold time                                                         0.0172     0.4480
  data required time                                                                   0.4480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4480
  data arrival time                                                                   -0.2765
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1715


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U4525/IN5 (AO221X1)                    0.0970    0.0021 @   0.2094 f
  core/fe/pc_gen/bp_fe_bht/U4525/Q (AO221X1)                      0.0359    0.0678     0.2772 f
  core/fe/pc_gen/bp_fe_bht/n604 (net)           1       3.1462              0.0000     0.2772 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/D (DFFX1)                0.0359    0.0000 &   0.2772 f
  data arrival time                                                                    0.2772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4308     0.4308
  clock reconvergence pessimism                                             0.0000     0.4308
  core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/CLK (DFFX1)                        0.0000     0.4308 r
  library hold time                                                         0.0171     0.4478
  data required time                                                                   0.4478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4478
  data arrival time                                                                   -0.2772
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1706


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U4517/IN5 (AO221X1)                    0.0970    0.0023 @   0.2096 f
  core/fe/pc_gen/bp_fe_bht/U4517/Q (AO221X1)                      0.0364    0.0682     0.2778 f
  core/fe/pc_gen/bp_fe_bht/n608 (net)           1       3.3263              0.0000     0.2778 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/D (DFFX1)               0.0364    0.0000 &   0.2778 f
  data arrival time                                                                    0.2778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4314     0.4314
  clock reconvergence pessimism                                             0.0000     0.4314
  core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/CLK (DFFX1)                       0.0000     0.4314 r
  library hold time                                                         0.0169     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.2778
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1705


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0970    0.0942 @   0.2073 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      57.0396              0.0000     0.2073 f
  core/fe/pc_gen/bp_fe_bht/U4519/IN5 (AO221X1)                    0.0970    0.0022 @   0.2095 f
  core/fe/pc_gen/bp_fe_bht/U4519/Q (AO221X1)                      0.0371    0.0688     0.2783 f
  core/fe/pc_gen/bp_fe_bht/n607 (net)           1       3.5779              0.0000     0.2783 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/D (DFFX1)               0.0371   -0.0012 &   0.2771 f
  data arrival time                                                                    0.2771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4307     0.4307
  clock reconvergence pessimism                                             0.0000     0.4307
  core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/CLK (DFFX1)                       0.0000     0.4307 r
  library hold time                                                         0.0168     0.4475
  data required time                                                                   0.4475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4475
  data arrival time                                                                   -0.2771
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1705


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4536/IN5 (AO221X1)                    0.1077    0.0003 @   0.2134 f
  core/fe/pc_gen/bp_fe_bht/U4536/Q (AO221X1)                      0.0349    0.0680     0.2814 f
  core/fe/pc_gen/bp_fe_bht/n599 (net)           1       2.6491              0.0000     0.2814 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/D (DFFX1)                0.0349    0.0000 &   0.2814 f
  data arrival time                                                                    0.2814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/CLK (DFFX1)                        0.0000     0.4322 r
  library hold time                                                         0.0173     0.4495
  data required time                                                                   0.4495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4495
  data arrival time                                                                   -0.2814
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1681


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4410/IN5 (AO221X1)                    0.1077    0.0007 @   0.2138 f
  core/fe/pc_gen/bp_fe_bht/U4410/Q (AO221X1)                      0.0349    0.0680     0.2818 f
  core/fe/pc_gen/bp_fe_bht/n659 (net)           1       2.6499              0.0000     0.2818 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/D (DFFX1)               0.0349    0.0000 &   0.2818 f
  data arrival time                                                                    0.2818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  clock reconvergence pessimism                                             0.0000     0.4320
  core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/CLK (DFFX1)                       0.0000     0.4320 r
  library hold time                                                         0.0173     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.2818
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1675


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4542/IN5 (AO221X1)                    0.1077    0.0002 @   0.2133 f
  core/fe/pc_gen/bp_fe_bht/U4542/Q (AO221X1)                      0.0358    0.0687     0.2820 f
  core/fe/pc_gen/bp_fe_bht/n596 (net)           1       2.9802              0.0000     0.2820 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_/D (DFFX1)                0.0358    0.0000 &   0.2820 f
  data arrival time                                                                    0.2820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4310     0.4310
  clock reconvergence pessimism                                             0.0000     0.4310
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_/CLK (DFFX1)                        0.0000     0.4310 r
  library hold time                                                         0.0171     0.4481
  data required time                                                                   0.4481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4481
  data arrival time                                                                   -0.2820
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1661


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4534/IN5 (AO221X1)                    0.1077    0.0009 @   0.2141 f
  core/fe/pc_gen/bp_fe_bht/U4534/Q (AO221X1)                      0.0351    0.0681     0.2822 f
  core/fe/pc_gen/bp_fe_bht/n600 (net)           1       2.7228              0.0000     0.2822 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_/D (DFFX1)                0.0351    0.0000 &   0.2822 f
  data arrival time                                                                    0.2822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4310     0.4310
  clock reconvergence pessimism                                             0.0000     0.4310
  core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_/CLK (DFFX1)                        0.0000     0.4310 r
  library hold time                                                         0.0172     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.2822
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1660


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_69__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4398/IN5 (AO221X1)                    0.1077    0.0009 @   0.2141 f
  core/fe/pc_gen/bp_fe_bht/U4398/Q (AO221X1)                      0.0355    0.0685     0.2825 f
  core/fe/pc_gen/bp_fe_bht/n664 (net)           1       2.8666              0.0000     0.2825 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_69__0_/D (DFFX1)               0.0355    0.0000 &   0.2826 f
  data arrival time                                                                    0.2826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4313     0.4313
  clock reconvergence pessimism                                             0.0000     0.4313
  core/fe/pc_gen/bp_fe_bht/mem_reg_69__0_/CLK (DFFX1)                       0.0000     0.4313 r
  library hold time                                                         0.0171     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.2826
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1659


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_135__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4258/IN5 (AO221X1)                    0.1077    0.0014 @   0.2146 f
  core/fe/pc_gen/bp_fe_bht/U4258/Q (AO221X1)                      0.0355    0.0685     0.2830 f
  core/fe/pc_gen/bp_fe_bht/n730 (net)           1       2.8663              0.0000     0.2830 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_135__0_/D (DFFX1)              0.0355    0.0000 &   0.2830 f
  data arrival time                                                                    0.2830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  clock reconvergence pessimism                                             0.0000     0.4315
  core/fe/pc_gen/bp_fe_bht/mem_reg_135__0_/CLK (DFFX1)                      0.0000     0.4315 r
  library hold time                                                         0.0171     0.4487
  data required time                                                                   0.4487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4487
  data arrival time                                                                   -0.2830
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1656


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_134__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4260/IN5 (AO221X1)                    0.1077    0.0013 @   0.2145 f
  core/fe/pc_gen/bp_fe_bht/U4260/Q (AO221X1)                      0.0358    0.0687     0.2832 f
  core/fe/pc_gen/bp_fe_bht/n729 (net)           1       2.9629              0.0000     0.2832 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_134__0_/D (DFFX1)              0.0358    0.0000 &   0.2832 f
  data arrival time                                                                    0.2832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  clock reconvergence pessimism                                             0.0000     0.4315
  core/fe/pc_gen/bp_fe_bht/mem_reg_134__0_/CLK (DFFX1)                      0.0000     0.4315 r
  library hold time                                                         0.0171     0.4486
  data required time                                                                   0.4486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4486
  data arrival time                                                                   -0.2832
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1654


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_65__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4408/IN5 (AO221X1)                    0.1077    0.0011 @   0.2143 f
  core/fe/pc_gen/bp_fe_bht/U4408/Q (AO221X1)                      0.0360    0.0688     0.2831 f
  core/fe/pc_gen/bp_fe_bht/n660 (net)           1       3.0293              0.0000     0.2831 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_65__0_/D (DFFX1)               0.0360    0.0000 &   0.2831 f
  data arrival time                                                                    0.2831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4314     0.4314
  clock reconvergence pessimism                                             0.0000     0.4314
  core/fe/pc_gen/bp_fe_bht/mem_reg_65__0_/CLK (DFFX1)                       0.0000     0.4314 r
  library hold time                                                         0.0170     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.2831
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1653


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_326__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U3850/IN5 (AO221X1)                    0.1077    0.0016 @   0.2147 f
  core/fe/pc_gen/bp_fe_bht/U3850/Q (AO221X1)                      0.0360    0.0688     0.2836 f
  core/fe/pc_gen/bp_fe_bht/n921 (net)           1       3.0446              0.0000     0.2836 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_326__0_/D (DFFX1)              0.0360    0.0000 &   0.2836 f
  data arrival time                                                                    0.2836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/fe/pc_gen/bp_fe_bht/mem_reg_326__0_/CLK (DFFX1)                      0.0000     0.4316 r
  library hold time                                                         0.0170     0.4486
  data required time                                                                   0.4486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4486
  data arrival time                                                                   -0.2836
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1650


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_327__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U3848/IN5 (AO221X1)                    0.1077    0.0018 @   0.2150 f
  core/fe/pc_gen/bp_fe_bht/U3848/Q (AO221X1)                      0.0364    0.0692     0.2841 f
  core/fe/pc_gen/bp_fe_bht/n922 (net)           1       3.1912              0.0000     0.2841 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_327__0_/D (DFFX1)              0.0364    0.0000 &   0.2842 f
  data arrival time                                                                    0.2842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/fe/pc_gen/bp_fe_bht/mem_reg_327__0_/CLK (DFFX1)                      0.0000     0.4316 r
  library hold time                                                         0.0169     0.4485
  data required time                                                                   0.4485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4485
  data arrival time                                                                   -0.2842
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1644


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_70__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4396/IN5 (AO221X1)                    0.1077    0.0019 @   0.2151 f
  core/fe/pc_gen/bp_fe_bht/U4396/Q (AO221X1)                      0.0364    0.0692     0.2842 f
  core/fe/pc_gen/bp_fe_bht/n665 (net)           1       3.1899              0.0000     0.2842 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_70__0_/D (DFFX1)               0.0364    0.0000 &   0.2843 f
  data arrival time                                                                    0.2843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/fe/pc_gen/bp_fe_bht/mem_reg_70__0_/CLK (DFFX1)                       0.0000     0.4316 r
  library hold time                                                         0.0169     0.4485
  data required time                                                                   0.4485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4485
  data arrival time                                                                   -0.2843
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1643


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_335__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3831/IN5 (AO221X1)                    0.1128    0.0014 @   0.2172 f
  core/fe/pc_gen/bp_fe_bht/U3831/Q (AO221X1)                      0.0362    0.0694     0.2866 f
  core/fe/pc_gen/bp_fe_bht/n930 (net)           1       3.0544              0.0000     0.2866 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_335__0_/D (DFFX1)              0.0362   -0.0008 &   0.2858 f
  data arrival time                                                                    0.2858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4326     0.4326
  clock reconvergence pessimism                                             0.0000     0.4326
  core/fe/pc_gen/bp_fe_bht/mem_reg_335__0_/CLK (DFFX1)                      0.0000     0.4326 r
  library hold time                                                         0.0170     0.4496
  data required time                                                                   0.4496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4496
  data arrival time                                                                   -0.2858
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1638


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_392__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3708/IN5 (AO221X1)                    0.1128    0.0023 @   0.2181 f
  core/fe/pc_gen/bp_fe_bht/U3708/Q (AO221X1)                      0.0353    0.0687     0.2868 f
  core/fe/pc_gen/bp_fe_bht/n987 (net)           1       2.7270              0.0000     0.2868 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_392__0_/D (DFFX1)              0.0353    0.0000 &   0.2869 f
  data arrival time                                                                    0.2869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4330     0.4330
  clock reconvergence pessimism                                             0.0000     0.4330
  core/fe/pc_gen/bp_fe_bht/mem_reg_392__0_/CLK (DFFX1)                      0.0000     0.4330 r
  library hold time                                                         0.0172     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.2869
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1633


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_331__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3840/IN5 (AO221X1)                    0.1128    0.0026 @   0.2184 f
  core/fe/pc_gen/bp_fe_bht/U3840/Q (AO221X1)                      0.0353    0.0687     0.2871 f
  core/fe/pc_gen/bp_fe_bht/n926 (net)           1       2.7175              0.0000     0.2871 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_331__0_/D (DFFX1)              0.0353    0.0000 &   0.2871 f
  data arrival time                                                                    0.2871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_331__0_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0172     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.2871
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1630


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_329__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3844/IN5 (AO221X1)                    0.1128    0.0022 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/U3844/Q (AO221X1)                      0.0362    0.0694     0.2874 f
  core/fe/pc_gen/bp_fe_bht/n924 (net)           1       3.0393              0.0000     0.2874 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_329__0_/D (DFFX1)              0.0362    0.0000 &   0.2874 f
  data arrival time                                                                    0.2874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_329__0_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0170     0.4499
  data required time                                                                   0.4499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4499
  data arrival time                                                                   -0.2874
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1625


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_332__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3837/IN5 (AO221X1)                    0.1128    0.0031 @   0.2189 f
  core/fe/pc_gen/bp_fe_bht/U3837/Q (AO221X1)                      0.0353    0.0687     0.2877 f
  core/fe/pc_gen/bp_fe_bht/n927 (net)           1       2.7326              0.0000     0.2877 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_332__0_/D (DFFX1)              0.0353    0.0000 &   0.2877 f
  data arrival time                                                                    0.2877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_332__0_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0172     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.2877
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1624


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_334__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3833/IN5 (AO221X1)                    0.1128    0.0029 @   0.2187 f
  core/fe/pc_gen/bp_fe_bht/U3833/Q (AO221X1)                      0.0356    0.0689     0.2876 f
  core/fe/pc_gen/bp_fe_bht/n929 (net)           1       2.8167              0.0000     0.2876 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_334__0_/D (DFFX1)              0.0356    0.0000 &   0.2876 f
  data arrival time                                                                    0.2876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_334__0_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0171     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.2876
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1624


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_330__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3842/IN5 (AO221X1)                    0.1128    0.0028 @   0.2186 f
  core/fe/pc_gen/bp_fe_bht/U3842/Q (AO221X1)                      0.0357    0.0690     0.2876 f
  core/fe/pc_gen/bp_fe_bht/n925 (net)           1       2.8617              0.0000     0.2876 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_330__0_/D (DFFX1)              0.0357    0.0000 &   0.2876 f
  data arrival time                                                                    0.2876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_330__0_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0171     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.2876
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1624


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_138__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4252/IN5 (AO221X1)                    0.1128    0.0034 @   0.2192 f
  core/fe/pc_gen/bp_fe_bht/U4252/Q (AO221X1)                      0.0351    0.0686     0.2878 f
  core/fe/pc_gen/bp_fe_bht/n733 (net)           1       2.6599              0.0000     0.2878 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_138__0_/D (DFFX1)              0.0351    0.0000 &   0.2878 f
  data arrival time                                                                    0.2878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_138__0_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0172     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.2878
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1623


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_333__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3835/IN5 (AO221X1)                    0.1128    0.0033 @   0.2191 f
  core/fe/pc_gen/bp_fe_bht/U3835/Q (AO221X1)                      0.0354    0.0688     0.2879 f
  core/fe/pc_gen/bp_fe_bht/n928 (net)           1       2.7448              0.0000     0.2879 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_333__0_/D (DFFX1)              0.0354    0.0000 &   0.2879 f
  data arrival time                                                                    0.2879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4330     0.4330
  clock reconvergence pessimism                                             0.0000     0.4330
  core/fe/pc_gen/bp_fe_bht/mem_reg_333__0_/CLK (DFFX1)                      0.0000     0.4330 r
  library hold time                                                         0.0172     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.2879
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1622


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_139__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4250/IN5 (AO221X1)                    0.1128    0.0034 @   0.2192 f
  core/fe/pc_gen/bp_fe_bht/U4250/Q (AO221X1)                      0.0354    0.0688     0.2879 f
  core/fe/pc_gen/bp_fe_bht/n734 (net)           1       2.7465              0.0000     0.2879 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_139__0_/D (DFFX1)              0.0354    0.0000 &   0.2880 f
  data arrival time                                                                    0.2880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4330     0.4330
  clock reconvergence pessimism                                             0.0000     0.4330
  core/fe/pc_gen/bp_fe_bht/mem_reg_139__0_/CLK (DFFX1)                      0.0000     0.4330 r
  library hold time                                                         0.0172     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.2880
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1622


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_393__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3706/IN5 (AO221X1)                    0.1128    0.0023 @   0.2181 f
  core/fe/pc_gen/bp_fe_bht/U3706/Q (AO221X1)                      0.0368    0.0699     0.2880 f
  core/fe/pc_gen/bp_fe_bht/n988 (net)           1       3.2653              0.0000     0.2880 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_393__0_/D (DFFX1)              0.0368    0.0000 &   0.2881 f
  data arrival time                                                                    0.2881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  clock reconvergence pessimism                                             0.0000     0.4332
  core/fe/pc_gen/bp_fe_bht/mem_reg_393__0_/CLK (DFFX1)                      0.0000     0.4332 r
  library hold time                                                         0.0168     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.2881
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1619


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_136__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4256/IN5 (AO221X1)                    0.1128    0.0039 @   0.2197 f
  core/fe/pc_gen/bp_fe_bht/U4256/Q (AO221X1)                      0.0353    0.0687     0.2884 f
  core/fe/pc_gen/bp_fe_bht/n731 (net)           1       2.7206              0.0000     0.2884 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_136__0_/D (DFFX1)              0.0353    0.0000 &   0.2884 f
  data arrival time                                                                    0.2884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_136__0_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0172     0.4501
  data required time                                                                   0.4501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4501
  data arrival time                                                                   -0.2884
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1616


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_328__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U3846/IN5 (AO221X1)                    0.1128    0.0025 @   0.2183 f
  core/fe/pc_gen/bp_fe_bht/U3846/Q (AO221X1)                      0.0368    0.0699     0.2882 f
  core/fe/pc_gen/bp_fe_bht/n923 (net)           1       3.2653              0.0000     0.2882 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_328__0_/D (DFFX1)              0.0368    0.0000 &   0.2883 f
  data arrival time                                                                    0.2883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4330     0.4330
  clock reconvergence pessimism                                             0.0000     0.4330
  core/fe/pc_gen/bp_fe_bht/mem_reg_328__0_/CLK (DFFX1)                      0.0000     0.4330 r
  library hold time                                                         0.0168     0.4498
  data required time                                                                   0.4498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4498
  data arrival time                                                                   -0.2883
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1615


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_142__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4242/IN5 (AO221X1)                    0.1128    0.0039 @   0.2197 f
  core/fe/pc_gen/bp_fe_bht/U4242/Q (AO221X1)                      0.0355    0.0689     0.2885 f
  core/fe/pc_gen/bp_fe_bht/n737 (net)           1       2.7870              0.0000     0.2885 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_142__0_/D (DFFX1)              0.0355    0.0000 &   0.2886 f
  data arrival time                                                                    0.2886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_142__0_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0171     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.2886
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1614


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_141__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4244/IN5 (AO221X1)                    0.1128    0.0039 @   0.2196 f
  core/fe/pc_gen/bp_fe_bht/U4244/Q (AO221X1)                      0.0369    0.0699     0.2896 f
  core/fe/pc_gen/bp_fe_bht/n736 (net)           1       3.2707              0.0000     0.2896 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_141__0_/D (DFFX1)              0.0369   -0.0013 &   0.2883 f
  data arrival time                                                                    0.2883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4323     0.4323
  clock reconvergence pessimism                                             0.0000     0.4323
  core/fe/pc_gen/bp_fe_bht/mem_reg_141__0_/CLK (DFFX1)                      0.0000     0.4323 r
  library hold time                                                         0.0168     0.4491
  data required time                                                                   0.4491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4491
  data arrival time                                                                   -0.2883
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1608


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_143__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4240/IN5 (AO221X1)                    0.1128    0.0038 @   0.2196 f
  core/fe/pc_gen/bp_fe_bht/U4240/Q (AO221X1)                      0.0362    0.0694     0.2890 f
  core/fe/pc_gen/bp_fe_bht/n738 (net)           1       3.0408              0.0000     0.2890 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_143__0_/D (DFFX1)              0.0362    0.0000 &   0.2890 f
  data arrival time                                                                    0.2890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4328     0.4328
  clock reconvergence pessimism                                             0.0000     0.4328
  core/fe/pc_gen/bp_fe_bht/mem_reg_143__0_/CLK (DFFX1)                      0.0000     0.4328 r
  library hold time                                                         0.0170     0.4498
  data required time                                                                   0.4498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4498
  data arrival time                                                                   -0.2890
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1607


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_140__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4246/IN5 (AO221X1)                    0.1128    0.0039 @   0.2196 f
  core/fe/pc_gen/bp_fe_bht/U4246/Q (AO221X1)                      0.0374    0.0704     0.2900 f
  core/fe/pc_gen/bp_fe_bht/n735 (net)           1       3.4703              0.0000     0.2900 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_140__0_/D (DFFX1)              0.0374   -0.0012 &   0.2888 f
  data arrival time                                                                    0.2888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4323     0.4323
  clock reconvergence pessimism                                             0.0000     0.4323
  core/fe/pc_gen/bp_fe_bht/mem_reg_140__0_/CLK (DFFX1)                      0.0000     0.4323 r
  library hold time                                                         0.0167     0.4490
  data required time                                                                   0.4490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4490
  data arrival time                                                                   -0.2888
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1602


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_137__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0482    0.0145 @   0.1145 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1128    0.1012 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      66.9283              0.0000     0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4254/IN5 (AO221X1)                    0.1128    0.0039 @   0.2197 f
  core/fe/pc_gen/bp_fe_bht/U4254/Q (AO221X1)                      0.0363    0.0695     0.2892 f
  core/fe/pc_gen/bp_fe_bht/n732 (net)           1       3.0686              0.0000     0.2892 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_137__0_/D (DFFX1)              0.0363    0.0000 &   0.2892 f
  data arrival time                                                                    0.2892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4323     0.4323
  clock reconvergence pessimism                                             0.0000     0.4323
  core/fe/pc_gen/bp_fe_bht/mem_reg_137__0_/CLK (DFFX1)                      0.0000     0.4323 r
  library hold time                                                         0.0170     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.2892
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1601


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0328    0.0068 @   0.1068 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0522    0.0620     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.1842             0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (net)  12.1842           0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/INP (INVX0)       0.0522    0.0001 &   0.1688 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/ZN (INVX0)        0.0302    0.0226     0.1914 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n2 (net)     1   1.9197        0.0000     0.1914 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/IN2 (NAND2X0)     0.0302    0.0000 &   0.1914 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/QN (NAND2X0)      0.0537    0.0354     0.2268 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (net)     1   3.0479      0.0000     0.2268 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2268 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[2] (net)       3.0479              0.0000     0.2268 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2268 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (net)   3.0479           0.0000     0.2268 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D (DFFX1)   0.0537   0.0000 &   0.2268 r
  data arrival time                                                                    0.2268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.4175 r
  library hold time                                                        -0.0314     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.2268
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1592


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0328    0.0068 @   0.1068 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0522    0.0620     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.1842             0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (net)  12.1842           0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/INP (INVX0)       0.0522    0.0001 &   0.1688 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/ZN (INVX0)        0.0340    0.0256     0.1944 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n4 (net)     1   2.6926        0.0000     0.1944 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/IN2 (NAND2X0)     0.0340   -0.0009 &   0.1935 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/QN (NAND2X0)      0.0519    0.0349     0.2285 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (net)     1   2.6952      0.0000     0.2285 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2285 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[1] (net)       2.6952              0.0000     0.2285 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2285 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (net)   2.6952           0.0000     0.2285 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/D (DFFX1)   0.0519   0.0000 &   0.2285 r
  data arrival time                                                                    0.2285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.4174 r
  library hold time                                                        -0.0309     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.2285
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1580


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4521/IN5 (AO221X1)                    0.1246    0.0003 @   0.2232 f
  core/fe/pc_gen/bp_fe_bht/U4521/Q (AO221X1)                      0.0355    0.0699     0.2931 f
  core/fe/pc_gen/bp_fe_bht/n606 (net)           1       2.6344              0.0000     0.2931 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_11__0_/D (DFFX1)               0.0355    0.0000 &   0.2931 f
  data arrival time                                                                    0.2931

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  clock reconvergence pessimism                                             0.0000     0.4319
  core/fe/pc_gen/bp_fe_bht/mem_reg_11__0_/CLK (DFFX1)                       0.0000     0.4319 r
  library hold time                                                         0.0171     0.4491
  data required time                                                                   0.4491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4491
  data arrival time                                                                   -0.2931
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1560


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_463__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U3558/IN5 (AO221X1)                    0.1246    0.0010 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3558/Q (AO221X1)                      0.0350    0.0695     0.2933 f
  core/fe/pc_gen/bp_fe_bht/n1058 (net)          1       2.4399              0.0000     0.2933 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_463__0_/D (DFFX1)              0.0350    0.0000 &   0.2933 f
  data arrival time                                                                    0.2933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  clock reconvergence pessimism                                             0.0000     0.4320
  core/fe/pc_gen/bp_fe_bht/mem_reg_463__0_/CLK (DFFX1)                      0.0000     0.4320 r
  library hold time                                                         0.0173     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.2933
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1559


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_132__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4264/IN5 (AO221X1)                    0.1246    0.0003 @   0.2232 f
  core/fe/pc_gen/bp_fe_bht/U4264/Q (AO221X1)                      0.0359    0.0702     0.2934 f
  core/fe/pc_gen/bp_fe_bht/n727 (net)           1       2.7541              0.0000     0.2934 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_132__0_/D (DFFX1)              0.0359   -0.0004 &   0.2930 f
  data arrival time                                                                    0.2930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/fe/pc_gen/bp_fe_bht/mem_reg_132__0_/CLK (DFFX1)                      0.0000     0.4317 r
  library hold time                                                         0.0171     0.4488
  data required time                                                                   0.4488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4488
  data arrival time                                                                   -0.2930
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1558


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_128__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4272/IN5 (AO221X1)                    0.1246    0.0010 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/U4272/Q (AO221X1)                      0.0354    0.0698     0.2936 f
  core/fe/pc_gen/bp_fe_bht/n723 (net)           1       2.5710              0.0000     0.2936 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_128__0_/D (DFFX1)              0.0354    0.0000 &   0.2936 f
  data arrival time                                                                    0.2936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_128__0_/CLK (DFFX1)                      0.0000     0.4322 r
  library hold time                                                         0.0172     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.2936
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1558


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0328    0.0068 @   0.1068 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0522    0.0620     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.1842             0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (net)  12.1842           0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/INP (INVX0)       0.0522    0.0001 &   0.1688 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/ZN (INVX0)        0.0348    0.0263     0.1951 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n3 (net)     1   2.8798        0.0000     0.1951 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/IN2 (NAND2X0)     0.0348    0.0000 &   0.1952 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/QN (NAND2X0)      0.0517    0.0357     0.2308 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (net)     1   2.8250      0.0000     0.2308 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2308 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[4] (net)       2.8250              0.0000     0.2308 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2308 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (net)   2.8250           0.0000     0.2308 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D (DFFX1)   0.0517   0.0000 &   0.2308 r
  data arrival time                                                                    0.2308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/CLK (DFFX1)          0.0000     0.4174 r
  library hold time                                                        -0.0309     0.3865
  data required time                                                                   0.3865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3865
  data arrival time                                                                   -0.2308
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1557


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_277__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3955/IN5 (AO221X1)                    0.1053    0.0018 @   0.2096 f
  core/fe/pc_gen/bp_fe_bht/U3955/Q (AO221X1)                      0.0340    0.0671     0.2767 f
  core/fe/pc_gen/bp_fe_bht/n872 (net)           1       2.3677              0.0000     0.2767 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_277__0_/D (DFFX1)              0.0340    0.0000 &   0.2767 f
  data arrival time                                                                    0.2767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/fe/pc_gen/bp_fe_bht/mem_reg_277__0_/CLK (DFFX1)                      0.0000     0.4116 r
  library hold time                                                         0.0208     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.2767
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1556


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_130__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4268/IN5 (AO221X1)                    0.1246    0.0006 @   0.2234 f
  core/fe/pc_gen/bp_fe_bht/U4268/Q (AO221X1)                      0.0358    0.0701     0.2936 f
  core/fe/pc_gen/bp_fe_bht/n725 (net)           1       2.7415              0.0000     0.2936 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_130__0_/D (DFFX1)              0.0358    0.0000 &   0.2936 f
  data arrival time                                                                    0.2936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  clock reconvergence pessimism                                             0.0000     0.4321
  core/fe/pc_gen/bp_fe_bht/mem_reg_130__0_/CLK (DFFX1)                      0.0000     0.4321 r
  library hold time                                                         0.0171     0.4492
  data required time                                                                   0.4492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4492
  data arrival time                                                                   -0.2936
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1556


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    352.1794              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0328    0.0068 @   0.1068 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0522    0.0620     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.1842             0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (net)  12.1842           0.0000     0.1687 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/INP (INVX0)       0.0522    0.0001 &   0.1688 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/ZN (INVX0)        0.0327    0.0246     0.1934 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n1 (net)     1   2.4307        0.0000     0.1934 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/IN2 (NAND2X0)     0.0327    0.0000 &   0.1934 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/QN (NAND2X0)      0.0497    0.0355     0.2289 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (net)     1   2.9272      0.0000     0.2289 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2289 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[0] (net)       2.9272              0.0000     0.2289 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2289 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (net)   2.9272           0.0000     0.2289 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D (DFFX1)   0.0497   0.0000 &   0.2289 r
  data arrival time                                                                    0.2289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                             0.0000     0.4147
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                        -0.0302     0.3845
  data required time                                                                   0.3845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3845
  data arrival time                                                                   -0.2289
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1555


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_325__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U3852/IN5 (AO221X1)                    0.1246    0.0009 @   0.2237 f
  core/fe/pc_gen/bp_fe_bht/U3852/Q (AO221X1)                      0.0356    0.0700     0.2937 f
  core/fe/pc_gen/bp_fe_bht/n920 (net)           1       2.6594              0.0000     0.2937 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_325__0_/D (DFFX1)              0.0356    0.0000 &   0.2937 f
  data arrival time                                                                    0.2937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  clock reconvergence pessimism                                             0.0000     0.4321
  core/fe/pc_gen/bp_fe_bht/mem_reg_325__0_/CLK (DFFX1)                      0.0000     0.4321 r
  library hold time                                                         0.0171     0.4492
  data required time                                                                   0.4492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4492
  data arrival time                                                                   -0.2937
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1555


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_462__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U3560/IN5 (AO221X1)                    0.1246    0.0010 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3560/Q (AO221X1)                      0.0353    0.0697     0.2936 f
  core/fe/pc_gen/bp_fe_bht/n1057 (net)          1       2.5555              0.0000     0.2936 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_462__0_/D (DFFX1)              0.0353    0.0000 &   0.2936 f
  data arrival time                                                                    0.2936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/fe/pc_gen/bp_fe_bht/mem_reg_462__0_/CLK (DFFX1)                      0.0000     0.4316 r
  library hold time                                                         0.0172     0.4488
  data required time                                                                   0.4488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4488
  data arrival time                                                                   -0.2936
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1552


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_461__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3562/IN5 (AO221X1)                    0.1284    0.0005 @   0.2245 f
  core/fe/pc_gen/bp_fe_bht/U3562/Q (AO221X1)                      0.0352    0.0699     0.2944 f
  core/fe/pc_gen/bp_fe_bht/n1056 (net)          1       2.4566              0.0000     0.2944 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_461__0_/D (DFFX1)              0.0352    0.0000 &   0.2945 f
  data arrival time                                                                    0.2945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_461__0_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0172     0.4497
  data required time                                                                   0.4497
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4497
  data arrival time                                                                   -0.2945
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1552


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_321__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U3860/IN5 (AO221X1)                    0.1246    0.0009 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3860/Q (AO221X1)                      0.0359    0.0702     0.2940 f
  core/fe/pc_gen/bp_fe_bht/n916 (net)           1       2.7765              0.0000     0.2940 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_321__0_/D (DFFX1)              0.0359    0.0000 &   0.2940 f
  data arrival time                                                                    0.2940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  clock reconvergence pessimism                                             0.0000     0.4321
  core/fe/pc_gen/bp_fe_bht/mem_reg_321__0_/CLK (DFFX1)                      0.0000     0.4321 r
  library hold time                                                         0.0170     0.4491
  data required time                                                                   0.4491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4491
  data arrival time                                                                   -0.2940
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1551


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_15__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4513/IN5 (AO221X1)                    0.1246    0.0003 @   0.2232 f
  core/fe/pc_gen/bp_fe_bht/U4513/Q (AO221X1)                      0.0363    0.0705     0.2937 f
  core/fe/pc_gen/bp_fe_bht/n610 (net)           1       2.9004              0.0000     0.2937 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_15__0_/D (DFFX1)               0.0363    0.0000 &   0.2937 f
  data arrival time                                                                    0.2937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4318     0.4318
  clock reconvergence pessimism                                             0.0000     0.4318
  core/fe/pc_gen/bp_fe_bht/mem_reg_15__0_/CLK (DFFX1)                       0.0000     0.4318 r
  library hold time                                                         0.0170     0.4488
  data required time                                                                   0.4488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4488
  data arrival time                                                                   -0.2937
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1551


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_133__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4262/IN5 (AO221X1)                    0.1246    0.0007 @   0.2236 f
  core/fe/pc_gen/bp_fe_bht/U4262/Q (AO221X1)                      0.0360    0.0702     0.2938 f
  core/fe/pc_gen/bp_fe_bht/n728 (net)           1       2.7891              0.0000     0.2938 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_133__0_/D (DFFX1)              0.0360    0.0000 &   0.2939 f
  data arrival time                                                                    0.2939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  clock reconvergence pessimism                                             0.0000     0.4319
  core/fe/pc_gen/bp_fe_bht/mem_reg_133__0_/CLK (DFFX1)                      0.0000     0.4319 r
  library hold time                                                         0.0170     0.4489
  data required time                                                                   0.4489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4489
  data arrival time                                                                   -0.2939
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1551


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_67__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4404/IN5 (AO221X1)                    0.1246    0.0014 @   0.2242 f
  core/fe/pc_gen/bp_fe_bht/U4404/Q (AO221X1)                      0.0357    0.0700     0.2943 f
  core/fe/pc_gen/bp_fe_bht/n662 (net)           1       2.6967              0.0000     0.2943 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_67__0_/D (DFFX1)               0.0357    0.0000 &   0.2943 f
  data arrival time                                                                    0.2943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4323     0.4323
  clock reconvergence pessimism                                             0.0000     0.4323
  core/fe/pc_gen/bp_fe_bht/mem_reg_67__0_/CLK (DFFX1)                       0.0000     0.4323 r
  library hold time                                                         0.0171     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.2943
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1551


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_66__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4406/IN5 (AO221X1)                    0.1246    0.0013 @   0.2241 f
  core/fe/pc_gen/bp_fe_bht/U4406/Q (AO221X1)                      0.0358    0.0701     0.2943 f
  core/fe/pc_gen/bp_fe_bht/n661 (net)           1       2.7326              0.0000     0.2943 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_66__0_/D (DFFX1)               0.0358    0.0000 &   0.2943 f
  data arrival time                                                                    0.2943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_66__0_/CLK (DFFX1)                       0.0000     0.4322 r
  library hold time                                                         0.0171     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.2943
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1550


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_129__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4270/IN5 (AO221X1)                    0.1246    0.0009 @   0.2237 f
  core/fe/pc_gen/bp_fe_bht/U4270/Q (AO221X1)                      0.0358    0.0701     0.2938 f
  core/fe/pc_gen/bp_fe_bht/n724 (net)           1       2.7304              0.0000     0.2938 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_129__0_/D (DFFX1)              0.0358    0.0000 &   0.2939 f
  data arrival time                                                                    0.2939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4318     0.4318
  clock reconvergence pessimism                                             0.0000     0.4318
  core/fe/pc_gen/bp_fe_bht/mem_reg_129__0_/CLK (DFFX1)                      0.0000     0.4318 r
  library hold time                                                         0.0171     0.4489
  data required time                                                                   0.4489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4489
  data arrival time                                                                   -0.2939
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1550


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_25__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U4492/IN5 (AO221X1)                    0.1053    0.0014 @   0.2092 f
  core/fe/pc_gen/bp_fe_bht/U4492/Q (AO221X1)                      0.0354    0.0682     0.2774 f
  core/fe/pc_gen/bp_fe_bht/n620 (net)           1       2.8749              0.0000     0.2774 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_25__0_/D (DFFX1)               0.0354    0.0000 &   0.2774 f
  data arrival time                                                                    0.2774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_25__0_/CLK (DFFX1)                       0.0000     0.4118 r
  library hold time                                                         0.0204     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.2774
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1549


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U4488/IN5 (AO221X1)                    0.1053    0.0007 @   0.2085 f
  core/fe/pc_gen/bp_fe_bht/U4488/Q (AO221X1)                      0.0364    0.0689     0.2774 f
  core/fe/pc_gen/bp_fe_bht/n622 (net)           1       3.2093              0.0000     0.2774 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_27__0_/D (DFFX1)               0.0364    0.0000 &   0.2774 f
  data arrival time                                                                    0.2774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_27__0_/CLK (DFFX1)                       0.0000     0.4118 r
  library hold time                                                         0.0203     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.2774
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1547


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_322__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U3858/IN5 (AO221X1)                    0.1246    0.0015 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U3858/Q (AO221X1)                      0.0361    0.0703     0.2947 f
  core/fe/pc_gen/bp_fe_bht/n917 (net)           1       2.8250              0.0000     0.2947 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_322__0_/D (DFFX1)              0.0361    0.0000 &   0.2948 f
  data arrival time                                                                    0.2948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4323     0.4323
  clock reconvergence pessimism                                             0.0000     0.4323
  core/fe/pc_gen/bp_fe_bht/mem_reg_322__0_/CLK (DFFX1)                      0.0000     0.4323 r
  library hold time                                                         0.0170     0.4493
  data required time                                                                   0.4493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4493
  data arrival time                                                                   -0.2948
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1546


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_20__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U4502/IN5 (AO221X1)                    0.1053    0.0018 @   0.2096 f
  core/fe/pc_gen/bp_fe_bht/U4502/Q (AO221X1)                      0.0354    0.0682     0.2778 f
  core/fe/pc_gen/bp_fe_bht/n615 (net)           1       2.8658              0.0000     0.2778 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_20__0_/D (DFFX1)               0.0354    0.0000 &   0.2778 f
  data arrival time                                                                    0.2778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_20__0_/CLK (DFFX1)                       0.0000     0.4118 r
  library hold time                                                         0.0205     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.2778
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1545


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_131__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4266/IN5 (AO221X1)                    0.1246    0.0014 @   0.2243 f
  core/fe/pc_gen/bp_fe_bht/U4266/Q (AO221X1)                      0.0362    0.0704     0.2947 f
  core/fe/pc_gen/bp_fe_bht/n726 (net)           1       2.8550              0.0000     0.2947 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_131__0_/D (DFFX1)              0.0362    0.0000 &   0.2947 f
  data arrival time                                                                    0.2947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_131__0_/CLK (DFFX1)                      0.0000     0.4322 r
  library hold time                                                         0.0170     0.4492
  data required time                                                                   0.4492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4492
  data arrival time                                                                   -0.2947
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1545


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4515/IN5 (AO221X1)                    0.1246    0.0003 @   0.2232 f
  core/fe/pc_gen/bp_fe_bht/U4515/Q (AO221X1)                      0.0363    0.0705     0.2937 f
  core/fe/pc_gen/bp_fe_bht/n609 (net)           1       2.8910              0.0000     0.2937 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_14__0_/D (DFFX1)               0.0363    0.0000 &   0.2937 f
  data arrival time                                                                    0.2937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4310     0.4310
  clock reconvergence pessimism                                             0.0000     0.4310
  core/fe/pc_gen/bp_fe_bht/mem_reg_14__0_/CLK (DFFX1)                       0.0000     0.4310 r
  library hold time                                                         0.0170     0.4480
  data required time                                                                   0.4480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4480
  data arrival time                                                                   -0.2937
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1543


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_323__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U3856/IN5 (AO221X1)                    0.1246    0.0015 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U3856/Q (AO221X1)                      0.0365    0.0707     0.2951 f
  core/fe/pc_gen/bp_fe_bht/n918 (net)           1       2.9834              0.0000     0.2951 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_323__0_/D (DFFX1)              0.0365    0.0000 &   0.2951 f
  data arrival time                                                                    0.2951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_323__0_/CLK (DFFX1)                      0.0000     0.4322 r
  library hold time                                                         0.0169     0.4491
  data required time                                                                   0.4491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4491
  data arrival time                                                                   -0.2951
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1540


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_256__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U4000/IN5 (AO221X1)                    0.1246    0.0009 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/U4000/Q (AO221X1)                      0.0374    0.0714     0.2952 f
  core/fe/pc_gen/bp_fe_bht/n851 (net)           1       3.3003              0.0000     0.2952 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_256__0_/D (DFFX1)              0.0374    0.0000 &   0.2952 f
  data arrival time                                                                    0.2952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_256__0_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0167     0.4492
  data required time                                                                   0.4492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4492
  data arrival time                                                                   -0.2952
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1540


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_260__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3991/IN5 (AO221X1)                    0.1284    0.0006 @   0.2245 f
  core/fe/pc_gen/bp_fe_bht/U3991/Q (AO221X1)                      0.0364    0.0709     0.2954 f
  core/fe/pc_gen/bp_fe_bht/n855 (net)           1       2.8908              0.0000     0.2954 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_260__0_/D (DFFX1)              0.0364    0.0000 &   0.2955 f
  data arrival time                                                                    0.2955

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_260__0_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0169     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.2955
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1539


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_257__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1246    0.1098 @   0.2229 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.6512              0.0000     0.2229 f
  core/fe/pc_gen/bp_fe_bht/U3998/IN5 (AO221X1)                    0.1246    0.0010 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3998/Q (AO221X1)                      0.0376    0.0715     0.2953 f
  core/fe/pc_gen/bp_fe_bht/n852 (net)           1       3.3587              0.0000     0.2953 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_257__0_/D (DFFX1)              0.0376    0.0000 &   0.2953 f
  data arrival time                                                                    0.2953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_257__0_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0167     0.4492
  data required time                                                                   0.4492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4492
  data arrival time                                                                   -0.2953
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1538


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_258__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3996/IN5 (AO221X1)                    0.1284    0.0006 @   0.2245 f
  core/fe/pc_gen/bp_fe_bht/U3996/Q (AO221X1)                      0.0366    0.0710     0.2956 f
  core/fe/pc_gen/bp_fe_bht/n853 (net)           1       2.9558              0.0000     0.2956 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_258__0_/D (DFFX1)              0.0366    0.0000 &   0.2956 f
  data arrival time                                                                    0.2956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_258__0_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0169     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.2956
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1538


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_342__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3815/IN5 (AO221X1)                    0.1053    0.0040 @   0.2118 f
  core/fe/pc_gen/bp_fe_bht/U3815/Q (AO221X1)                      0.0351    0.0679     0.2798 f
  core/fe/pc_gen/bp_fe_bht/n937 (net)           1       2.7647              0.0000     0.2798 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_342__0_/D (DFFX1)              0.0351   -0.0013 &   0.2785 f
  data arrival time                                                                    0.2785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_342__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0205     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.2785
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1535


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_320__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3862/IN5 (AO221X1)                    0.1284    0.0013 @   0.2253 f
  core/fe/pc_gen/bp_fe_bht/U3862/Q (AO221X1)                      0.0362    0.0707     0.2960 f
  core/fe/pc_gen/bp_fe_bht/n915 (net)           1       2.7959              0.0000     0.2960 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_320__0_/D (DFFX1)              0.0362    0.0000 &   0.2960 f
  data arrival time                                                                    0.2960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_320__0_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0170     0.4495
  data required time                                                                   0.4495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4495
  data arrival time                                                                   -0.2960
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1535


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_343__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3813/IN5 (AO221X1)                    0.1053    0.0040 @   0.2118 f
  core/fe/pc_gen/bp_fe_bht/U3813/Q (AO221X1)                      0.0344    0.0674     0.2792 f
  core/fe/pc_gen/bp_fe_bht/n938 (net)           1       2.5072              0.0000     0.2792 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_343__0_/D (DFFX1)              0.0344    0.0000 &   0.2792 f
  data arrival time                                                                    0.2792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_343__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0207     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.2792
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1529


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_259__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3994/IN5 (AO221X1)                    0.1284    0.0025 @   0.2265 f
  core/fe/pc_gen/bp_fe_bht/U3994/Q (AO221X1)                      0.0366    0.0711     0.2976 f
  core/fe/pc_gen/bp_fe_bht/n854 (net)           1       2.9712              0.0000     0.2976 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_259__0_/D (DFFX1)              0.0366    0.0000 &   0.2976 f
  data arrival time                                                                    0.2976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_259__0_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0169     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.2976
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1518


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_324__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3854/IN5 (AO221X1)                    0.1284    0.0020 @   0.2260 f
  core/fe/pc_gen/bp_fe_bht/U3854/Q (AO221X1)                      0.0370    0.0713     0.2973 f
  core/fe/pc_gen/bp_fe_bht/n919 (net)           1       3.0867              0.0000     0.2973 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_324__0_/D (DFFX1)              0.0370    0.0000 &   0.2974 f
  data arrival time                                                                    0.2974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  clock reconvergence pessimism                                             0.0000     0.4321
  core/fe/pc_gen/bp_fe_bht/mem_reg_324__0_/CLK (DFFX1)                      0.0000     0.4321 r
  library hold time                                                         0.0168     0.4489
  data required time                                                                   0.4489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4489
  data arrival time                                                                   -0.2974
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1516


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_273__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3963/IN5 (AO221X1)                    0.1053    0.0042 @   0.2120 f
  core/fe/pc_gen/bp_fe_bht/U3963/Q (AO221X1)                      0.0355    0.0682     0.2802 f
  core/fe/pc_gen/bp_fe_bht/n868 (net)           1       2.8853              0.0000     0.2802 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_273__0_/D (DFFX1)              0.0355    0.0000 &   0.2802 f
  data arrival time                                                                    0.2802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_273__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0204     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.2802
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1515


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_68__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4400/IN5 (AO221X1)                    0.1077    0.0007 @   0.2138 f
  core/fe/pc_gen/bp_fe_bht/U4400/Q (AO221X1)                      0.0345    0.0677     0.2815 f
  core/fe/pc_gen/bp_fe_bht/n663 (net)           1       2.5251              0.0000     0.2815 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_68__0_/D (DFFX1)               0.0345    0.0000 &   0.2815 f
  data arrival time                                                                    0.2815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  clock reconvergence pessimism                                             0.0000     0.4124
  core/fe/pc_gen/bp_fe_bht/mem_reg_68__0_/CLK (DFFX1)                       0.0000     0.4124 r
  library hold time                                                         0.0206     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.2815
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1515


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_262__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3987/IN5 (AO221X1)                    0.1284    0.0027 @   0.2267 f
  core/fe/pc_gen/bp_fe_bht/U3987/Q (AO221X1)                      0.0369    0.0713     0.2980 f
  core/fe/pc_gen/bp_fe_bht/n857 (net)           1       3.0624              0.0000     0.2980 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_262__0_/D (DFFX1)              0.0369    0.0000 &   0.2980 f
  data arrival time                                                                    0.2980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_262__0_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0168     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.2980
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1514


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_339__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3822/IN5 (AO221X1)                    0.1053    0.0042 @   0.2120 f
  core/fe/pc_gen/bp_fe_bht/U3822/Q (AO221X1)                      0.0357    0.0684     0.2804 f
  core/fe/pc_gen/bp_fe_bht/n934 (net)           1       2.9612              0.0000     0.2804 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_339__0_/D (DFFX1)              0.0357    0.0000 &   0.2804 f
  data arrival time                                                                    0.2804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_339__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0204     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.2804
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1513


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_275__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3959/IN5 (AO221X1)                    0.1053    0.0041 @   0.2119 f
  core/fe/pc_gen/bp_fe_bht/U3959/Q (AO221X1)                      0.0360    0.0686     0.2806 f
  core/fe/pc_gen/bp_fe_bht/n870 (net)           1       3.0710              0.0000     0.2806 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_275__0_/D (DFFX1)              0.0360    0.0000 &   0.2806 f
  data arrival time                                                                    0.2806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_275__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0203     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.2806
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1512


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4540/IN5 (AO221X1)                    0.1077    0.0026 @   0.2157 f
  core/fe/pc_gen/bp_fe_bht/U4540/Q (AO221X1)                      0.0332    0.0667     0.2824 f
  core/fe/pc_gen/bp_fe_bht/n597 (net)           1       2.0676              0.0000     0.2824 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_2__0_/D (DFFX1)                0.0332    0.0000 &   0.2824 f
  data arrival time                                                                    0.2824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe/pc_gen/bp_fe_bht/mem_reg_2__0_/CLK (DFFX1)                        0.0000     0.4120 r
  library hold time                                                         0.0210     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.2824
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1506


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_71__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4394/IN5 (AO221X1)                    0.1077    0.0021 @   0.2153 f
  core/fe/pc_gen/bp_fe_bht/U4394/Q (AO221X1)                      0.0346    0.0677     0.2830 f
  core/fe/pc_gen/bp_fe_bht/n666 (net)           1       2.5367              0.0000     0.2830 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_71__0_/D (DFFX1)               0.0346    0.0000 &   0.2830 f
  data arrival time                                                                    0.2830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/fe/pc_gen/bp_fe_bht/mem_reg_71__0_/CLK (DFFX1)                       0.0000     0.4126 r
  library hold time                                                         0.0206     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.2830
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1502


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_274__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3961/IN5 (AO221X1)                    0.1053    0.0041 @   0.2120 f
  core/fe/pc_gen/bp_fe_bht/U3961/Q (AO221X1)                      0.0370    0.0694     0.2814 f
  core/fe/pc_gen/bp_fe_bht/n869 (net)           1       3.4321              0.0000     0.2814 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_274__0_/D (DFFX1)              0.0370    0.0000 &   0.2814 f
  data arrival time                                                                    0.2814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_274__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0201     0.4314
  data required time                                                                   0.4314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4314
  data arrival time                                                                   -0.2814
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1500


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4538/IN5 (AO221X1)                    0.1077    0.0025 @   0.2157 f
  core/fe/pc_gen/bp_fe_bht/U4538/Q (AO221X1)                      0.0358    0.0687     0.2844 f
  core/fe/pc_gen/bp_fe_bht/n598 (net)           1       2.9741              0.0000     0.2844 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_3__0_/D (DFFX1)                0.0358   -0.0015 &   0.2829 f
  data arrival time                                                                    0.2829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  clock reconvergence pessimism                                             0.0000     0.4123
  core/fe/pc_gen/bp_fe_bht/mem_reg_3__0_/CLK (DFFX1)                        0.0000     0.4123 r
  library hold time                                                         0.0203     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.2829
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1498


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4544/IN5 (AO221X1)                    0.1077    0.0022 @   0.2154 f
  core/fe/pc_gen/bp_fe_bht/U4544/Q (AO221X1)                      0.0352    0.0682     0.2836 f
  core/fe/pc_gen/bp_fe_bht/n595 (net)           1       2.7546              0.0000     0.2836 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_0__0_/D (DFFX1)                0.0352    0.0000 &   0.2836 f
  data arrival time                                                                    0.2836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/fe/pc_gen/bp_fe_bht/mem_reg_0__0_/CLK (DFFX1)                        0.0000     0.4126 r
  library hold time                                                         0.0205     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.2836
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1494


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4530/IN5 (AO221X1)                    0.1077    0.0025 @   0.2156 f
  core/fe/pc_gen/bp_fe_bht/U4530/Q (AO221X1)                      0.0348    0.0679     0.2836 f
  core/fe/pc_gen/bp_fe_bht/n602 (net)           1       2.6310              0.0000     0.2836 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_7__0_/D (DFFX1)                0.0348    0.0000 &   0.2836 f
  data arrival time                                                                    0.2836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe/pc_gen/bp_fe_bht/mem_reg_7__0_/CLK (DFFX1)                        0.0000     0.4120 r
  library hold time                                                         0.0206     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.2836
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1491


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4532/IN5 (AO221X1)                    0.1077    0.0024 @   0.2156 f
  core/fe/pc_gen/bp_fe_bht/U4532/Q (AO221X1)                      0.0360    0.0689     0.2845 f
  core/fe/pc_gen/bp_fe_bht/n601 (net)           1       3.0520              0.0000     0.2845 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_6__0_/D (DFFX1)                0.0360   -0.0006 &   0.2838 f
  data arrival time                                                                    0.2838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/fe/pc_gen/bp_fe_bht/mem_reg_6__0_/CLK (DFFX1)                        0.0000     0.4125 r
  library hold time                                                         0.0203     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.2838
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1490


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_390__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U3714/IN5 (AO221X1)                    0.1077    0.0026 @   0.2157 f
  core/fe/pc_gen/bp_fe_bht/U3714/Q (AO221X1)                      0.0341    0.0674     0.2831 f
  core/fe/pc_gen/bp_fe_bht/n985 (net)           1       2.3689              0.0000     0.2831 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_390__0_/D (DFFX1)              0.0341    0.0000 &   0.2831 f
  data arrival time                                                                    0.2831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/fe/pc_gen/bp_fe_bht/mem_reg_390__0_/CLK (DFFX1)                      0.0000     0.4110 r
  library hold time                                                         0.0207     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.2831
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1486


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_504__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U3468/IN5 (AO221X1)                    0.1220    0.0016 @   0.2164 f
  core/fe/pc_gen/bp_fe_bht/U3468/Q (AO221X1)                      0.0348    0.0691     0.2855 f
  core/fe/pc_gen/bp_fe_bht/n1099 (net)          1       2.4195              0.0000     0.2855 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_504__0_/D (DFFX1)              0.0348    0.0000 &   0.2855 f
  data arrival time                                                                    0.2855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/fe/pc_gen/bp_fe_bht/mem_reg_504__0_/CLK (DFFX1)                      0.0000     0.4128 r
  library hold time                                                         0.0212     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.2855
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1485


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_223__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4070/IN5 (AO221X1)                    0.1220    0.0007 @   0.2155 f
  core/fe/pc_gen/bp_fe_bht/U4070/Q (AO221X1)                      0.0356    0.0698     0.2852 f
  core/fe/pc_gen/bp_fe_bht/n818 (net)           1       2.7076              0.0000     0.2852 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_223__0_/D (DFFX1)              0.0356    0.0000 &   0.2853 f
  data arrival time                                                                    0.2853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  clock reconvergence pessimism                                             0.0000     0.4123
  core/fe/pc_gen/bp_fe_bht/mem_reg_223__0_/CLK (DFFX1)                      0.0000     0.4123 r
  library hold time                                                         0.0211     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.2853
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1482


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_122__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4285/IN5 (AO221X1)                    0.1220    0.0011 @   0.2159 f
  core/fe/pc_gen/bp_fe_bht/U4285/Q (AO221X1)                      0.0356    0.0698     0.2856 f
  core/fe/pc_gen/bp_fe_bht/n717 (net)           1       2.7043              0.0000     0.2856 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_122__0_/D (DFFX1)              0.0356    0.0000 &   0.2857 f
  data arrival time                                                                    0.2857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_122__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0211     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.2857
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1481


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_385__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U3724/IN5 (AO221X1)                    0.1077    0.0026 @   0.2157 f
  core/fe/pc_gen/bp_fe_bht/U3724/Q (AO221X1)                      0.0349    0.0680     0.2837 f
  core/fe/pc_gen/bp_fe_bht/n980 (net)           1       2.6532              0.0000     0.2837 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_385__0_/D (DFFX1)              0.0349    0.0000 &   0.2837 f
  data arrival time                                                                    0.2837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/fe/pc_gen/bp_fe_bht/mem_reg_385__0_/CLK (DFFX1)                      0.0000     0.4110 r
  library hold time                                                         0.0206     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.2837
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1478


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_23__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U4496/IN5 (AO221X1)                    0.1053    0.0037 @   0.2115 f
  core/fe/pc_gen/bp_fe_bht/U4496/Q (AO221X1)                      0.0340    0.0671     0.2786 f
  core/fe/pc_gen/bp_fe_bht/n618 (net)           1       2.3868              0.0000     0.2786 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_23__0_/D (DFFX1)               0.0340    0.0000 &   0.2786 f
  data arrival time                                                                    0.2786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4062     0.4062
  clock reconvergence pessimism                                             0.0000     0.4062
  core/fe/pc_gen/bp_fe_bht/mem_reg_23__0_/CLK (DFFX1)                       0.0000     0.4062 r
  library hold time                                                         0.0202     0.4264
  data required time                                                                   0.4264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4264
  data arrival time                                                                   -0.2786
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1477


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_123__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4283/IN5 (AO221X1)                    0.1220    0.0009 @   0.2157 f
  core/fe/pc_gen/bp_fe_bht/U4283/Q (AO221X1)                      0.0357    0.0698     0.2855 f
  core/fe/pc_gen/bp_fe_bht/n718 (net)           1       2.7291              0.0000     0.2855 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_123__0_/D (DFFX1)              0.0357    0.0000 &   0.2855 f
  data arrival time                                                                    0.2855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  clock reconvergence pessimism                                             0.0000     0.4122
  core/fe/pc_gen/bp_fe_bht/mem_reg_123__0_/CLK (DFFX1)                      0.0000     0.4122 r
  library hold time                                                         0.0211     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.2855
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1477


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_272__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3965/IN5 (AO221X1)                    0.1053    0.0042 @   0.2120 f
  core/fe/pc_gen/bp_fe_bht/U3965/Q (AO221X1)                      0.0393    0.0712     0.2832 f
  core/fe/pc_gen/bp_fe_bht/n867 (net)           1       4.2352              0.0000     0.2832 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_272__0_/D (DFFX1)              0.0393    0.0001 &   0.2832 f
  data arrival time                                                                    0.2832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/fe/pc_gen/bp_fe_bht/mem_reg_272__0_/CLK (DFFX1)                      0.0000     0.4111 r
  library hold time                                                         0.0196     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.2832
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1475


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_511__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U3454/IN5 (AO221X1)                    0.1220    0.0015 @   0.2163 f
  core/fe/pc_gen/bp_fe_bht/U3454/Q (AO221X1)                      0.0359    0.0700     0.2862 f
  core/fe/pc_gen/bp_fe_bht/n1106 (net)          1       2.8070              0.0000     0.2862 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_511__0_/D (DFFX1)              0.0359    0.0000 &   0.2863 f
  data arrival time                                                                    0.2863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/fe/pc_gen/bp_fe_bht/mem_reg_511__0_/CLK (DFFX1)                      0.0000     0.4128 r
  library hold time                                                         0.0210     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.2863
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1475


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_505__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U3466/IN5 (AO221X1)                    0.1220    0.0015 @   0.2163 f
  core/fe/pc_gen/bp_fe_bht/U3466/Q (AO221X1)                      0.0365    0.0704     0.2867 f
  core/fe/pc_gen/bp_fe_bht/n1100 (net)          1       2.9937              0.0000     0.2867 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_505__0_/D (DFFX1)              0.0365    0.0000 &   0.2867 f
  data arrival time                                                                    0.2867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/fe/pc_gen/bp_fe_bht/mem_reg_505__0_/CLK (DFFX1)                      0.0000     0.4132 r
  library hold time                                                         0.0209     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.2867
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1474


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_509__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U3458/IN5 (AO221X1)                    0.1220    0.0006 @   0.2155 f
  core/fe/pc_gen/bp_fe_bht/U3458/Q (AO221X1)                      0.0371    0.0709     0.2864 f
  core/fe/pc_gen/bp_fe_bht/n1104 (net)          1       3.2268              0.0000     0.2864 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_509__0_/D (DFFX1)              0.0371    0.0000 &   0.2864 f
  data arrival time                                                                    0.2864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/fe/pc_gen/bp_fe_bht/mem_reg_509__0_/CLK (DFFX1)                      0.0000     0.4131 r
  library hold time                                                         0.0207     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.2864
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1474


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_60__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4418/IN5 (AO221X1)                    0.1220    0.0010 @   0.2158 f
  core/fe/pc_gen/bp_fe_bht/U4418/Q (AO221X1)                      0.0360    0.0701     0.2858 f
  core/fe/pc_gen/bp_fe_bht/n655 (net)           1       2.8481              0.0000     0.2858 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_60__0_/D (DFFX1)               0.0360    0.0000 &   0.2859 f
  data arrival time                                                                    0.2859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  clock reconvergence pessimism                                             0.0000     0.4122
  core/fe/pc_gen/bp_fe_bht/mem_reg_60__0_/CLK (DFFX1)                       0.0000     0.4122 r
  library hold time                                                         0.0210     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.2859
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1474


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_217__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4082/IN5 (AO221X1)                    0.1220    0.0007 @   0.2155 f
  core/fe/pc_gen/bp_fe_bht/U4082/Q (AO221X1)                      0.0367    0.0706     0.2860 f
  core/fe/pc_gen/bp_fe_bht/n812 (net)           1       3.0703              0.0000     0.2860 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_217__0_/D (DFFX1)              0.0367    0.0000 &   0.2861 f
  data arrival time                                                                    0.2861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/fe/pc_gen/bp_fe_bht/mem_reg_217__0_/CLK (DFFX1)                      0.0000     0.4125 r
  library hold time                                                         0.0209     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.2861
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1473


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_278__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3953/IN5 (AO221X1)                    0.1053    0.0038 @   0.2116 f
  core/fe/pc_gen/bp_fe_bht/U3953/Q (AO221X1)                      0.0346    0.0675     0.2791 f
  core/fe/pc_gen/bp_fe_bht/n873 (net)           1       2.5642              0.0000     0.2791 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_278__0_/D (DFFX1)              0.0346    0.0000 &   0.2792 f
  data arrival time                                                                    0.2792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4062     0.4062
  clock reconvergence pessimism                                             0.0000     0.4062
  core/fe/pc_gen/bp_fe_bht/mem_reg_278__0_/CLK (DFFX1)                      0.0000     0.4062 r
  library hold time                                                         0.0201     0.4263
  data required time                                                                   0.4263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4263
  data arrival time                                                                   -0.2792
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1471


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_18__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U4507/IN5 (AO221X1)                    0.1053    0.0029 @   0.2107 f
  core/fe/pc_gen/bp_fe_bht/U4507/Q (AO221X1)                      0.0353    0.0681     0.2788 f
  core/fe/pc_gen/bp_fe_bht/n613 (net)           1       2.8418              0.0000     0.2788 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_18__0_/D (DFFX1)               0.0353    0.0000 &   0.2788 f
  data arrival time                                                                    0.2788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4061     0.4061
  clock reconvergence pessimism                                             0.0000     0.4061
  core/fe/pc_gen/bp_fe_bht/mem_reg_18__0_/CLK (DFFX1)                       0.0000     0.4061 r
  library hold time                                                         0.0199     0.4259
  data required time                                                                   0.4259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4259
  data arrival time                                                                   -0.2788
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1471


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_279__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U3951/IN5 (AO221X1)                    0.1053    0.0039 @   0.2117 f
  core/fe/pc_gen/bp_fe_bht/U3951/Q (AO221X1)                      0.0345    0.0675     0.2792 f
  core/fe/pc_gen/bp_fe_bht/n874 (net)           1       2.5604              0.0000     0.2792 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_279__0_/D (DFFX1)              0.0345    0.0000 &   0.2792 f
  data arrival time                                                                    0.2792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4062     0.4062
  clock reconvergence pessimism                                             0.0000     0.4062
  core/fe/pc_gen/bp_fe_bht/mem_reg_279__0_/CLK (DFFX1)                      0.0000     0.4062 r
  library hold time                                                         0.0201     0.4263
  data required time                                                                   0.4263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4263
  data arrival time                                                                   -0.2792
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1471


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_510__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U3456/IN5 (AO221X1)                    0.1220    0.0011 @   0.2159 f
  core/fe/pc_gen/bp_fe_bht/U3456/Q (AO221X1)                      0.0369    0.0708     0.2867 f
  core/fe/pc_gen/bp_fe_bht/n1105 (net)          1       3.1683              0.0000     0.2867 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_510__0_/D (DFFX1)              0.0369    0.0000 &   0.2867 f
  data arrival time                                                                    0.2867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                             0.0000     0.4129
  core/fe/pc_gen/bp_fe_bht/mem_reg_510__0_/CLK (DFFX1)                      0.0000     0.4129 r
  library hold time                                                         0.0208     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.2867
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1470


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_507__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U3462/IN5 (AO221X1)                    0.1220    0.0009 @   0.2157 f
  core/fe/pc_gen/bp_fe_bht/U3462/Q (AO221X1)                      0.0379    0.0715     0.2872 f
  core/fe/pc_gen/bp_fe_bht/n1102 (net)          1       3.5160              0.0000     0.2872 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_507__0_/D (DFFX1)              0.0379   -0.0007 &   0.2865 f
  data arrival time                                                                    0.2865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/fe/pc_gen/bp_fe_bht/mem_reg_507__0_/CLK (DFFX1)                      0.0000     0.4128 r
  library hold time                                                         0.0206     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.2865
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1468


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_16__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U4511/IN5 (AO221X1)                    0.1053    0.0034 @   0.2112 f
  core/fe/pc_gen/bp_fe_bht/U4511/Q (AO221X1)                      0.0353    0.0681     0.2793 f
  core/fe/pc_gen/bp_fe_bht/n611 (net)           1       2.8146              0.0000     0.2793 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_16__0_/D (DFFX1)               0.0353    0.0000 &   0.2793 f
  data arrival time                                                                    0.2793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/fe/pc_gen/bp_fe_bht/mem_reg_16__0_/CLK (DFFX1)                       0.0000     0.4060 r
  library hold time                                                         0.0199     0.4259
  data required time                                                                   0.4259
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4259
  data arrival time                                                                   -0.2793
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1466


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_460__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3564/IN5 (AO221X1)                    0.1284    0.0005 @   0.2245 f
  core/fe/pc_gen/bp_fe_bht/U3564/Q (AO221X1)                      0.0364    0.0709     0.2954 f
  core/fe/pc_gen/bp_fe_bht/n1055 (net)          1       2.8874              0.0000     0.2954 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_460__0_/D (DFFX1)              0.0364    0.0000 &   0.2954 f
  data arrival time                                                                    0.2954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                             0.0000     0.4253
  core/fe/pc_gen/bp_fe_bht/mem_reg_460__0_/CLK (DFFX1)                      0.0000     0.4253 r
  library hold time                                                         0.0167     0.4420
  data required time                                                                   0.4420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4420
  data arrival time                                                                   -0.2954
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1466


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_506__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U3464/IN5 (AO221X1)                    0.1220    0.0009 @   0.2157 f
  core/fe/pc_gen/bp_fe_bht/U3464/Q (AO221X1)                      0.0378    0.0714     0.2871 f
  core/fe/pc_gen/bp_fe_bht/n1101 (net)          1       3.4707              0.0000     0.2871 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_506__0_/D (DFFX1)              0.0378    0.0000 &   0.2871 f
  data arrival time                                                                    0.2871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                             0.0000     0.4129
  core/fe/pc_gen/bp_fe_bht/mem_reg_506__0_/CLK (DFFX1)                      0.0000     0.4129 r
  library hold time                                                         0.0206     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.2871
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1463


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_126__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4277/IN5 (AO221X1)                    0.1220    0.0016 @   0.2164 f
  core/fe/pc_gen/bp_fe_bht/U4277/Q (AO221X1)                      0.0376    0.0713     0.2877 f
  core/fe/pc_gen/bp_fe_bht/n721 (net)           1       3.4055              0.0000     0.2877 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_126__0_/D (DFFX1)              0.0376    0.0000 &   0.2877 f
  data arrival time                                                                    0.2877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/fe/pc_gen/bp_fe_bht/mem_reg_126__0_/CLK (DFFX1)                      0.0000     0.4134 r
  library hold time                                                         0.0206     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.2877
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1463


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_384__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0481    0.0131 @   0.1131 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1077    0.1000 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.8160              0.0000     0.2131 f
  core/fe/pc_gen/bp_fe_bht/U3726/IN5 (AO221X1)                    0.1077    0.0026 @   0.2157 f
  core/fe/pc_gen/bp_fe_bht/U3726/Q (AO221X1)                      0.0377    0.0701     0.2858 f
  core/fe/pc_gen/bp_fe_bht/n979 (net)           1       3.6253              0.0000     0.2858 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_384__0_/D (DFFX1)              0.0377    0.0000 &   0.2859 f
  data arrival time                                                                    0.2859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe/pc_gen/bp_fe_bht/mem_reg_384__0_/CLK (DFFX1)                      0.0000     0.4120 r
  library hold time                                                         0.0200     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.2859
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1462


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_22__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U4498/IN5 (AO221X1)                    0.1053    0.0036 @   0.2114 f
  core/fe/pc_gen/bp_fe_bht/U4498/Q (AO221X1)                      0.0357    0.0684     0.2798 f
  core/fe/pc_gen/bp_fe_bht/n617 (net)           1       2.9690              0.0000     0.2798 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_22__0_/D (DFFX1)               0.0357    0.0000 &   0.2798 f
  data arrival time                                                                    0.2798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4062     0.4062
  clock reconvergence pessimism                                             0.0000     0.4062
  core/fe/pc_gen/bp_fe_bht/mem_reg_22__0_/CLK (DFFX1)                       0.0000     0.4062 r
  library hold time                                                         0.0198     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.2798
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1461


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_17__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0473    0.0108 @   0.1108 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1053    0.0970 @   0.2078 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      61.5194              0.0000     0.2078 f
  core/fe/pc_gen/bp_fe_bht/U4509/IN5 (AO221X1)                    0.1053    0.0034 @   0.2112 f
  core/fe/pc_gen/bp_fe_bht/U4509/Q (AO221X1)                      0.0365    0.0690     0.2802 f
  core/fe/pc_gen/bp_fe_bht/n612 (net)           1       3.2611              0.0000     0.2802 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_17__0_/D (DFFX1)               0.0365    0.0000 &   0.2803 f
  data arrival time                                                                    0.2803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4061     0.4061
  clock reconvergence pessimism                                             0.0000     0.4061
  core/fe/pc_gen/bp_fe_bht/mem_reg_17__0_/CLK (DFFX1)                       0.0000     0.4061 r
  library hold time                                                         0.0196     0.4258
  data required time                                                                   0.4258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4258
  data arrival time                                                                   -0.2803
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1455


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_125__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4279/IN5 (AO221X1)                    0.1220    0.0015 @   0.2163 f
  core/fe/pc_gen/bp_fe_bht/U4279/Q (AO221X1)                      0.0403    0.0734     0.2897 f
  core/fe/pc_gen/bp_fe_bht/n720 (net)           1       4.3482              0.0000     0.2897 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_125__0_/D (DFFX1)              0.0403   -0.0017 &   0.2880 f
  data arrival time                                                                    0.2880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/fe/pc_gen/bp_fe_bht/mem_reg_125__0_/CLK (DFFX1)                      0.0000     0.4134 r
  library hold time                                                         0.0200     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.2880
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1454


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_454__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3576/IN5 (AO221X1)                    0.1284    0.0035 @   0.2275 f
  core/fe/pc_gen/bp_fe_bht/U3576/Q (AO221X1)                      0.0348    0.0696     0.2971 f
  core/fe/pc_gen/bp_fe_bht/n1049 (net)          1       2.3030              0.0000     0.2971 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_454__0_/D (DFFX1)              0.0348    0.0000 &   0.2971 f
  data arrival time                                                                    0.2971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4250     0.4250
  clock reconvergence pessimism                                             0.0000     0.4250
  core/fe/pc_gen/bp_fe_bht/mem_reg_454__0_/CLK (DFFX1)                      0.0000     0.4250 r
  library hold time                                                         0.0171     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.2971
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1450


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_121__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4287/IN5 (AO221X1)                    0.1220    0.0016 @   0.2164 f
  core/fe/pc_gen/bp_fe_bht/U4287/Q (AO221X1)                      0.0390    0.0724     0.2888 f
  core/fe/pc_gen/bp_fe_bht/n716 (net)           1       3.8947              0.0000     0.2888 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_121__0_/D (DFFX1)              0.0390    0.0001 &   0.2889 f
  data arrival time                                                                    0.2889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/fe/pc_gen/bp_fe_bht/mem_reg_121__0_/CLK (DFFX1)                      0.0000     0.4133 r
  library hold time                                                         0.0203     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.2889
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1447


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_464__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U3554/IN5 (AO221X1)                    0.1291    0.0010 @   0.2189 f
  core/fe/pc_gen/bp_fe_bht/U3554/Q (AO221X1)                      0.0365    0.0710     0.2899 f
  core/fe/pc_gen/bp_fe_bht/n1059 (net)          1       2.9053              0.0000     0.2899 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_464__0_/D (DFFX1)              0.0365   -0.0011 &   0.2888 f
  data arrival time                                                                    0.2888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_464__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0209     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.2888
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1447


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_482__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3517/IN5 (AO221X1)                    0.1281    0.0003 @   0.2241 f
  core/fe/pc_gen/bp_fe_bht/U3517/Q (AO221X1)                      0.0353    0.0700     0.2942 f
  core/fe/pc_gen/bp_fe_bht/n1077 (net)          1       2.5139              0.0000     0.2942 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_482__0_/D (DFFX1)              0.0353    0.0000 &   0.2942 f
  data arrival time                                                                    0.2942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_482__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0169     0.4385
  data required time                                                                   0.4385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4385
  data arrival time                                                                   -0.2942
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1443


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_508__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U3460/IN5 (AO221X1)                    0.1220    0.0012 @   0.2160 f
  core/fe/pc_gen/bp_fe_bht/U3460/Q (AO221X1)                      0.0399    0.0730     0.2890 f
  core/fe/pc_gen/bp_fe_bht/n1103 (net)          1       4.1948              0.0000     0.2890 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_508__0_/D (DFFX1)              0.0399    0.0001 &   0.2891 f
  data arrival time                                                                    0.2891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/fe/pc_gen/bp_fe_bht/mem_reg_508__0_/CLK (DFFX1)                      0.0000     0.4132 r
  library hold time                                                         0.0201     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.2891
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1442


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_127__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4275/IN5 (AO221X1)                    0.1220    0.0016 @   0.2164 f
  core/fe/pc_gen/bp_fe_bht/U4275/Q (AO221X1)                      0.0411    0.0740     0.2904 f
  core/fe/pc_gen/bp_fe_bht/n722 (net)           1       4.6376              0.0000     0.2904 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_127__0_/D (DFFX1)              0.0411   -0.0009 &   0.2895 f
  data arrival time                                                                    0.2895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/fe/pc_gen/bp_fe_bht/mem_reg_127__0_/CLK (DFFX1)                      0.0000     0.4134 r
  library hold time                                                         0.0199     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.2895
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1438


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_144__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4238/IN5 (AO221X1)                    0.1291    0.0010 @   0.2189 f
  core/fe/pc_gen/bp_fe_bht/U4238/Q (AO221X1)                      0.0365    0.0710     0.2899 f
  core/fe/pc_gen/bp_fe_bht/n739 (net)           1       2.9266              0.0000     0.2899 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_144__0_/D (DFFX1)              0.0365    0.0000 &   0.2900 f
  data arrival time                                                                    0.2900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_144__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0209     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.2900
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1436


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_124__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0437    0.0076 @   0.1076 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1220    0.1072 @   0.2148 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      75.5887              0.0000     0.2148 f
  core/fe/pc_gen/bp_fe_bht/U4281/IN5 (AO221X1)                    0.1220    0.0015 @   0.2164 f
  core/fe/pc_gen/bp_fe_bht/U4281/Q (AO221X1)                      0.0415    0.0743     0.2906 f
  core/fe/pc_gen/bp_fe_bht/n719 (net)           1       4.7746              0.0000     0.2906 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_124__0_/D (DFFX1)              0.0415   -0.0009 &   0.2898 f
  data arrival time                                                                    0.2898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/fe/pc_gen/bp_fe_bht/mem_reg_124__0_/CLK (DFFX1)                      0.0000     0.4132 r
  library hold time                                                         0.0198     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.2898
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1432


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_448__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3590/IN5 (AO221X1)                    0.1284    0.0033 @   0.2273 f
  core/fe/pc_gen/bp_fe_bht/U3590/Q (AO221X1)                      0.0352    0.0700     0.2972 f
  core/fe/pc_gen/bp_fe_bht/n1043 (net)          1       2.4757              0.0000     0.2972 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_448__0_/D (DFFX1)              0.0352    0.0000 &   0.2973 f
  data arrival time                                                                    0.2973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4235     0.4235
  clock reconvergence pessimism                                             0.0000     0.4235
  core/fe/pc_gen/bp_fe_bht/mem_reg_448__0_/CLK (DFFX1)                      0.0000     0.4235 r
  library hold time                                                         0.0170     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.2973
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1432


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_465__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U3552/IN5 (AO221X1)                    0.1291    0.0011 @   0.2191 f
  core/fe/pc_gen/bp_fe_bht/U3552/Q (AO221X1)                      0.0370    0.0714     0.2905 f
  core/fe/pc_gen/bp_fe_bht/n1060 (net)          1       3.0997              0.0000     0.2905 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_465__0_/D (DFFX1)              0.0370    0.0000 &   0.2905 f
  data arrival time                                                                    0.2905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_465__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0207     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.2905
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1429


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_467__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U3548/IN5 (AO221X1)                    0.1291    0.0012 @   0.2191 f
  core/fe/pc_gen/bp_fe_bht/U3548/Q (AO221X1)                      0.0371    0.0714     0.2906 f
  core/fe/pc_gen/bp_fe_bht/n1062 (net)          1       3.1160              0.0000     0.2906 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_467__0_/D (DFFX1)              0.0371    0.0000 &   0.2906 f
  data arrival time                                                                    0.2906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_467__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0207     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.2906
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1429


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_166__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U4191/IN5 (AO221X1)                    0.1281    0.0002 @   0.2241 f
  core/fe/pc_gen/bp_fe_bht/U4191/Q (AO221X1)                      0.0374    0.0716     0.2957 f
  core/fe/pc_gen/bp_fe_bht/n761 (net)           1       3.2468              0.0000     0.2957 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_166__0_/D (DFFX1)              0.0374    0.0000 &   0.2957 f
  data arrival time                                                                    0.2957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/pc_gen/bp_fe_bht/mem_reg_166__0_/CLK (DFFX1)                      0.0000     0.4221 r
  library hold time                                                         0.0165     0.4386
  data required time                                                                   0.4386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4386
  data arrival time                                                                   -0.2957
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1428


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_471__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U3540/IN5 (AO221X1)                    0.1291    0.0012 @   0.2191 f
  core/fe/pc_gen/bp_fe_bht/U3540/Q (AO221X1)                      0.0374    0.0717     0.2908 f
  core/fe/pc_gen/bp_fe_bht/n1066 (net)          1       3.2228              0.0000     0.2908 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_471__0_/D (DFFX1)              0.0374    0.0000 &   0.2908 f
  data arrival time                                                                    0.2908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_471__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0207     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.2908
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1426


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_466__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U3550/IN5 (AO221X1)                    0.1291    0.0012 @   0.2191 f
  core/fe/pc_gen/bp_fe_bht/U3550/Q (AO221X1)                      0.0376    0.0718     0.2910 f
  core/fe/pc_gen/bp_fe_bht/n1061 (net)          1       3.3062              0.0000     0.2910 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_466__0_/D (DFFX1)              0.0376    0.0000 &   0.2910 f
  data arrival time                                                                    0.2910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_466__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0206     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.2910
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1423


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_455__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3574/IN5 (AO221X1)                    0.1284    0.0036 @   0.2275 f
  core/fe/pc_gen/bp_fe_bht/U3574/Q (AO221X1)                      0.0369    0.0713     0.2988 f
  core/fe/pc_gen/bp_fe_bht/n1050 (net)          1       3.0711              0.0000     0.2988 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_455__0_/D (DFFX1)              0.0369   -0.0010 &   0.2978 f
  data arrival time                                                                    0.2978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                             0.0000     0.4234
  core/fe/pc_gen/bp_fe_bht/mem_reg_455__0_/CLK (DFFX1)                      0.0000     0.4234 r
  library hold time                                                         0.0166     0.4400
  data required time                                                                   0.4400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4400
  data arrival time                                                                   -0.2978
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1421


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_449__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3588/IN5 (AO221X1)                    0.1284    0.0031 @   0.2271 f
  core/fe/pc_gen/bp_fe_bht/U3588/Q (AO221X1)                      0.0375    0.0717     0.2988 f
  core/fe/pc_gen/bp_fe_bht/n1044 (net)          1       3.2817              0.0000     0.2988 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_449__0_/D (DFFX1)              0.0375   -0.0006 &   0.2982 f
  data arrival time                                                                    0.2982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4235     0.4235
  clock reconvergence pessimism                                             0.0000     0.4235
  core/fe/pc_gen/bp_fe_bht/mem_reg_449__0_/CLK (DFFX1)                      0.0000     0.4235 r
  library hold time                                                         0.0164     0.4399
  data required time                                                                   0.4399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4399
  data arrival time                                                                   -0.2982
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1417


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_451__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3584/IN5 (AO221X1)                    0.1284    0.0036 @   0.2276 f
  core/fe/pc_gen/bp_fe_bht/U3584/Q (AO221X1)                      0.0363    0.0708     0.2984 f
  core/fe/pc_gen/bp_fe_bht/n1046 (net)          1       2.8582              0.0000     0.2984 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_451__0_/D (DFFX1)              0.0363    0.0000 &   0.2985 f
  data arrival time                                                                    0.2985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                             0.0000     0.4234
  core/fe/pc_gen/bp_fe_bht/mem_reg_451__0_/CLK (DFFX1)                      0.0000     0.4234 r
  library hold time                                                         0.0167     0.4402
  data required time                                                                   0.4402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4402
  data arrival time                                                                   -0.2985
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1417


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_483__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3515/IN5 (AO221X1)                    0.1281    0.0003 @   0.2241 f
  core/fe/pc_gen/bp_fe_bht/U3515/Q (AO221X1)                      0.0373    0.0715     0.2957 f
  core/fe/pc_gen/bp_fe_bht/n1078 (net)          1       3.1943              0.0000     0.2957 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_483__0_/D (DFFX1)              0.0373    0.0000 &   0.2957 f
  data arrival time                                                                    0.2957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                             0.0000     0.4205
  core/fe/pc_gen/bp_fe_bht/mem_reg_483__0_/CLK (DFFX1)                      0.0000     0.4205 r
  library hold time                                                         0.0165     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.2957
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1413


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_450__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3586/IN5 (AO221X1)                    0.1284    0.0036 @   0.2276 f
  core/fe/pc_gen/bp_fe_bht/U3586/Q (AO221X1)                      0.0373    0.0716     0.2991 f
  core/fe/pc_gen/bp_fe_bht/n1045 (net)          1       3.2045              0.0000     0.2991 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_450__0_/D (DFFX1)              0.0373    0.0000 &   0.2992 f
  data arrival time                                                                    0.2992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                             0.0000     0.4233
  core/fe/pc_gen/bp_fe_bht/mem_reg_450__0_/CLK (DFFX1)                      0.0000     0.4233 r
  library hold time                                                         0.0165     0.4398
  data required time                                                                   0.4398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4398
  data arrival time                                                                   -0.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1407


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_163__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U4198/IN5 (AO221X1)                    0.1281    0.0029 @   0.2268 f
  core/fe/pc_gen/bp_fe_bht/U4198/Q (AO221X1)                      0.0356    0.0702     0.2970 f
  core/fe/pc_gen/bp_fe_bht/n758 (net)           1       2.6054              0.0000     0.2970 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_163__0_/D (DFFX1)              0.0356    0.0000 &   0.2970 f
  data arrival time                                                                    0.2970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                             0.0000     0.4208
  core/fe/pc_gen/bp_fe_bht/mem_reg_163__0_/CLK (DFFX1)                      0.0000     0.4208 r
  library hold time                                                         0.0169     0.4377
  data required time                                                                   0.4377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4377
  data arrival time                                                                   -0.2970
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1406


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_357__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3782/IN5 (AO221X1)                    0.1325    0.0004 @   0.2274 f
  core/fe/pc_gen/bp_fe_bht/U3782/Q (AO221X1)                      0.0371    0.0716     0.2990 f
  core/fe/pc_gen/bp_fe_bht/n952 (net)           1       3.0887              0.0000     0.2990 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_357__0_/D (DFFX1)              0.0371    0.0000 &   0.2990 f
  data arrival time                                                                    0.2990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4230     0.4230
  clock reconvergence pessimism                                             0.0000     0.4230
  core/fe/pc_gen/bp_fe_bht/mem_reg_357__0_/CLK (DFFX1)                      0.0000     0.4230 r
  library hold time                                                         0.0165     0.4395
  data required time                                                                   0.4395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4395
  data arrival time                                                                   -0.2990
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1405


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_437__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3613/IN5 (AO221X1)                    0.1281    0.0023 @   0.2262 f
  core/fe/pc_gen/bp_fe_bht/U3613/Q (AO221X1)                      0.0350    0.0698     0.2959 f
  core/fe/pc_gen/bp_fe_bht/n1032 (net)          1       2.3908              0.0000     0.2959 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_437__0_/D (DFFX1)              0.0350    0.0000 &   0.2959 f
  data arrival time                                                                    0.2959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                             0.0000     0.4189
  core/fe/pc_gen/bp_fe_bht/mem_reg_437__0_/CLK (DFFX1)                      0.0000     0.4189 r
  library hold time                                                         0.0170     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.2959
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1400


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_429__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3629/IN5 (AO221X1)                    0.1309    0.0021 @   0.2287 f
  core/fe/pc_gen/bp_fe_bht/U3629/Q (AO221X1)                      0.0358    0.0705     0.2992 f
  core/fe/pc_gen/bp_fe_bht/n1024 (net)          1       2.6251              0.0000     0.2992 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_429__0_/D (DFFX1)              0.0358    0.0000 &   0.2992 f
  data arrival time                                                                    0.2992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/pc_gen/bp_fe_bht/mem_reg_429__0_/CLK (DFFX1)                      0.0000     0.4221 r
  library hold time                                                         0.0160     0.4381
  data required time                                                                   0.4381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4381
  data arrival time                                                                   -0.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1389


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_422__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3645/IN5 (AO221X1)                    0.1281    0.0028 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3645/Q (AO221X1)                      0.0356    0.0703     0.2969 f
  core/fe/pc_gen/bp_fe_bht/n1017 (net)          1       2.6080              0.0000     0.2969 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_422__0_/D (DFFX1)              0.0356    0.0000 &   0.2969 f
  data arrival time                                                                    0.2969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  clock reconvergence pessimism                                             0.0000     0.4188
  core/fe/pc_gen/bp_fe_bht/mem_reg_422__0_/CLK (DFFX1)                      0.0000     0.4188 r
  library hold time                                                         0.0169     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.2969
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1388


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_430__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3627/IN5 (AO221X1)                    0.1309    0.0003 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3627/Q (AO221X1)                      0.0353    0.0702     0.2971 f
  core/fe/pc_gen/bp_fe_bht/n1025 (net)          1       2.4745              0.0000     0.2971 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_430__0_/D (DFFX1)              0.0353    0.0000 &   0.2971 f
  data arrival time                                                                    0.2971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4198     0.4198
  clock reconvergence pessimism                                             0.0000     0.4198
  core/fe/pc_gen/bp_fe_bht/mem_reg_430__0_/CLK (DFFX1)                      0.0000     0.4198 r
  library hold time                                                         0.0161     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.2971
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1387


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_434__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3619/IN5 (AO221X1)                    0.1281    0.0030 @   0.2268 f
  core/fe/pc_gen/bp_fe_bht/U3619/Q (AO221X1)                      0.0355    0.0701     0.2969 f
  core/fe/pc_gen/bp_fe_bht/n1029 (net)          1       2.5599              0.0000     0.2969 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_434__0_/D (DFFX1)              0.0355    0.0000 &   0.2969 f
  data arrival time                                                                    0.2969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4187     0.4187
  clock reconvergence pessimism                                             0.0000     0.4187
  core/fe/pc_gen/bp_fe_bht/mem_reg_434__0_/CLK (DFFX1)                      0.0000     0.4187 r
  library hold time                                                         0.0169     0.4356
  data required time                                                                   0.4356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4356
  data arrival time                                                                   -0.2969
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1387


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_34__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U4472/IN5 (AO221X1)                    0.1325    0.0004 @   0.2274 f
  core/fe/pc_gen/bp_fe_bht/U4472/Q (AO221X1)                      0.0369    0.0715     0.2988 f
  core/fe/pc_gen/bp_fe_bht/n629 (net)           1       3.0148              0.0000     0.2988 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_34__0_/D (DFFX1)               0.0369    0.0000 &   0.2989 f
  data arrival time                                                                    0.2989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                             0.0000     0.4205
  core/fe/pc_gen/bp_fe_bht/mem_reg_34__0_/CLK (DFFX1)                       0.0000     0.4205 r
  library hold time                                                         0.0166     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.2989
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1382


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_424__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3641/IN5 (AO221X1)                    0.1309    0.0020 @   0.2286 f
  core/fe/pc_gen/bp_fe_bht/U3641/Q (AO221X1)                      0.0366    0.0711     0.2997 f
  core/fe/pc_gen/bp_fe_bht/n1019 (net)          1       2.9166              0.0000     0.2997 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_424__0_/D (DFFX1)              0.0366   -0.0007 &   0.2991 f
  data arrival time                                                                    0.2991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_424__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0158     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.2991
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1382


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_419__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3651/IN5 (AO221X1)                    0.1281    0.0028 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3651/Q (AO221X1)                      0.0362    0.0707     0.2973 f
  core/fe/pc_gen/bp_fe_bht/n1014 (net)          1       2.8327              0.0000     0.2973 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_419__0_/D (DFFX1)              0.0362    0.0000 &   0.2974 f
  data arrival time                                                                    0.2974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  clock reconvergence pessimism                                             0.0000     0.4188
  core/fe/pc_gen/bp_fe_bht/mem_reg_419__0_/CLK (DFFX1)                      0.0000     0.4188 r
  library hold time                                                         0.0167     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.2974
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1381


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_420__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3649/IN5 (AO221X1)                    0.1325    0.0016 @   0.2285 f
  core/fe/pc_gen/bp_fe_bht/U3649/Q (AO221X1)                      0.0358    0.0706     0.2991 f
  core/fe/pc_gen/bp_fe_bht/n1015 (net)          1       2.6136              0.0000     0.2991 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_420__0_/D (DFFX1)              0.0358    0.0000 &   0.2991 f
  data arrival time                                                                    0.2991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4203     0.4203
  clock reconvergence pessimism                                             0.0000     0.4203
  core/fe/pc_gen/bp_fe_bht/mem_reg_420__0_/CLK (DFFX1)                      0.0000     0.4203 r
  library hold time                                                         0.0168     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.2991
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1380


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_300__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3906/IN5 (AO221X1)                    0.1309    0.0029 @   0.2295 f
  core/fe/pc_gen/bp_fe_bht/U3906/Q (AO221X1)                      0.0358    0.0705     0.3001 f
  core/fe/pc_gen/bp_fe_bht/n895 (net)           1       2.6424              0.0000     0.3001 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_300__0_/D (DFFX1)              0.0358    0.0000 &   0.3001 f
  data arrival time                                                                    0.3001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_300__0_/CLK (DFFX1)                      0.0000     0.4220 r
  library hold time                                                         0.0160     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.3001
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1379


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_234__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U4047/IN5 (AO221X1)                    0.1309    0.0021 @   0.2288 f
  core/fe/pc_gen/bp_fe_bht/U4047/Q (AO221X1)                      0.0370    0.0714     0.3002 f
  core/fe/pc_gen/bp_fe_bht/n829 (net)           1       3.0454              0.0000     0.3002 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_234__0_/D (DFFX1)              0.0370    0.0000 &   0.3002 f
  data arrival time                                                                    0.3002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                             0.0000     0.4222
  core/fe/pc_gen/bp_fe_bht/mem_reg_234__0_/CLK (DFFX1)                      0.0000     0.4222 r
  library hold time                                                         0.0157     0.4379
  data required time                                                                   0.4379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4379
  data arrival time                                                                   -0.3002
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1377


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_416__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3657/IN5 (AO221X1)                    0.1281    0.0029 @   0.2268 f
  core/fe/pc_gen/bp_fe_bht/U3657/Q (AO221X1)                      0.0385    0.0725     0.2993 f
  core/fe/pc_gen/bp_fe_bht/n1011 (net)          1       3.6425              0.0000     0.2993 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_416__0_/D (DFFX1)              0.0385    0.0000 &   0.2993 f
  data arrival time                                                                    0.2993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                             0.0000     0.4208
  core/fe/pc_gen/bp_fe_bht/mem_reg_416__0_/CLK (DFFX1)                      0.0000     0.4208 r
  library hold time                                                         0.0162     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.2993
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1377


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_427__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3635/IN5 (AO221X1)                    0.1309    0.0019 @   0.2286 f
  core/fe/pc_gen/bp_fe_bht/U3635/Q (AO221X1)                      0.0368    0.0713     0.2999 f
  core/fe/pc_gen/bp_fe_bht/n1022 (net)          1       2.9965              0.0000     0.2999 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_427__0_/D (DFFX1)              0.0368    0.0000 &   0.2999 f
  data arrival time                                                                    0.2999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                             0.0000     0.4218
  core/fe/pc_gen/bp_fe_bht/mem_reg_427__0_/CLK (DFFX1)                      0.0000     0.4218 r
  library hold time                                                         0.0157     0.4375
  data required time                                                                   0.4375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4375
  data arrival time                                                                   -0.2999
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1376


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_428__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3631/IN5 (AO221X1)                    0.1309    0.0021 @   0.2288 f
  core/fe/pc_gen/bp_fe_bht/U3631/Q (AO221X1)                      0.0370    0.0714     0.3002 f
  core/fe/pc_gen/bp_fe_bht/n1023 (net)          1       3.0621              0.0000     0.3002 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_428__0_/D (DFFX1)              0.0370    0.0000 &   0.3002 f
  data arrival time                                                                    0.3002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                             0.0000     0.4222
  core/fe/pc_gen/bp_fe_bht/mem_reg_428__0_/CLK (DFFX1)                      0.0000     0.4222 r
  library hold time                                                         0.0157     0.4379
  data required time                                                                   0.4379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4379
  data arrival time                                                                   -0.3002
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1376


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_426__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3637/IN5 (AO221X1)                    0.1309    0.0024 @   0.2291 f
  core/fe/pc_gen/bp_fe_bht/U3637/Q (AO221X1)                      0.0365    0.0711     0.3001 f
  core/fe/pc_gen/bp_fe_bht/n1021 (net)          1       2.8878              0.0000     0.3001 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_426__0_/D (DFFX1)              0.0365    0.0000 &   0.3002 f
  data arrival time                                                                    0.3002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_426__0_/CLK (DFFX1)                      0.0000     0.4220 r
  library hold time                                                         0.0158     0.4378
  data required time                                                                   0.4378
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4378
  data arrival time                                                                   -0.3002
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1376


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_303__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3899/IN5 (AO221X1)                    0.1309    0.0029 @   0.2295 f
  core/fe/pc_gen/bp_fe_bht/U3899/Q (AO221X1)                      0.0362    0.0708     0.3004 f
  core/fe/pc_gen/bp_fe_bht/n898 (net)           1       2.7748              0.0000     0.3004 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_303__0_/D (DFFX1)              0.0362    0.0000 &   0.3004 f
  data arrival time                                                                    0.3004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_303__0_/CLK (DFFX1)                      0.0000     0.4220 r
  library hold time                                                         0.0159     0.4379
  data required time                                                                   0.4379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4379
  data arrival time                                                                   -0.3004
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1376


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_425__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3639/IN5 (AO221X1)                    0.1309    0.0020 @   0.2287 f
  core/fe/pc_gen/bp_fe_bht/U3639/Q (AO221X1)                      0.0366    0.0711     0.2998 f
  core/fe/pc_gen/bp_fe_bht/n1020 (net)          1       2.9224              0.0000     0.2998 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_425__0_/D (DFFX1)              0.0366    0.0000 &   0.2998 f
  data arrival time                                                                    0.2998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_425__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0158     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.2998
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1375


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_77__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4381/IN5 (AO221X1)                    0.1534    0.0021 @   0.2394 f
  core/fe/pc_gen/bp_fe_bht/U4381/Q (AO221X1)                      0.0361    0.0717     0.3111 f
  core/fe/pc_gen/bp_fe_bht/n672 (net)           1       2.4492              0.0000     0.3111 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_77__0_/D (DFFX1)               0.0361    0.0000 &   0.3111 f
  data arrival time                                                                    0.3111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/fe/pc_gen/bp_fe_bht/mem_reg_77__0_/CLK (DFFX1)                       0.0000     0.4316 r
  library hold time                                                         0.0170     0.4486
  data required time                                                                   0.4486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4486
  data arrival time                                                                   -0.3111
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1375


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_301__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3904/IN5 (AO221X1)                    0.1309    0.0024 @   0.2290 f
  core/fe/pc_gen/bp_fe_bht/U3904/Q (AO221X1)                      0.0367    0.0712     0.3002 f
  core/fe/pc_gen/bp_fe_bht/n896 (net)           1       2.9567              0.0000     0.3002 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_301__0_/D (DFFX1)              0.0367    0.0000 &   0.3003 f
  data arrival time                                                                    0.3003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_301__0_/CLK (DFFX1)                      0.0000     0.4220 r
  library hold time                                                         0.0158     0.4377
  data required time                                                                   0.4377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4377
  data arrival time                                                                   -0.3003
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1375


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_354__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3790/IN5 (AO221X1)                    0.1325    0.0004 @   0.2274 f
  core/fe/pc_gen/bp_fe_bht/U3790/Q (AO221X1)                      0.0368    0.0713     0.2987 f
  core/fe/pc_gen/bp_fe_bht/n949 (net)           1       2.9570              0.0000     0.2987 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_354__0_/D (DFFX1)              0.0368    0.0000 &   0.2988 f
  data arrival time                                                                    0.2988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4196     0.4196
  clock reconvergence pessimism                                             0.0000     0.4196
  core/fe/pc_gen/bp_fe_bht/mem_reg_354__0_/CLK (DFFX1)                      0.0000     0.4196 r
  library hold time                                                         0.0166     0.4362
  data required time                                                                   0.4362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4362
  data arrival time                                                                   -0.2988
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1375


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_370__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3755/IN5 (AO221X1)                    0.1281    0.0025 @   0.2263 f
  core/fe/pc_gen/bp_fe_bht/U3755/Q (AO221X1)                      0.0375    0.0717     0.2980 f
  core/fe/pc_gen/bp_fe_bht/n965 (net)           1       3.2847              0.0000     0.2980 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_370__0_/D (DFFX1)              0.0375    0.0000 &   0.2981 f
  data arrival time                                                                    0.2981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                             0.0000     0.4191
  core/fe/pc_gen/bp_fe_bht/mem_reg_370__0_/CLK (DFFX1)                      0.0000     0.4191 r
  library hold time                                                         0.0164     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.2981
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1375


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_371__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3753/IN5 (AO221X1)                    0.1281    0.0025 @   0.2264 f
  core/fe/pc_gen/bp_fe_bht/U3753/Q (AO221X1)                      0.0354    0.0701     0.2964 f
  core/fe/pc_gen/bp_fe_bht/n966 (net)           1       2.5239              0.0000     0.2964 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_371__0_/D (DFFX1)              0.0354    0.0000 &   0.2964 f
  data arrival time                                                                    0.2964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/fe/pc_gen/bp_fe_bht/mem_reg_371__0_/CLK (DFFX1)                      0.0000     0.4170 r
  library hold time                                                         0.0169     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.2964
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1375


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_469__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U3544/IN5 (AO221X1)                    0.1291    0.0012 @   0.2191 f
  core/fe/pc_gen/bp_fe_bht/U3544/Q (AO221X1)                      0.0392    0.0731     0.2922 f
  core/fe/pc_gen/bp_fe_bht/n1064 (net)          1       3.8703              0.0000     0.2922 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_469__0_/D (DFFX1)              0.0392    0.0001 &   0.2923 f
  data arrival time                                                                    0.2923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  clock reconvergence pessimism                                             0.0000     0.4138
  core/fe/pc_gen/bp_fe_bht/mem_reg_469__0_/CLK (DFFX1)                      0.0000     0.4138 r
  library hold time                                                         0.0157     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.2923
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1372


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_206__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4106/IN5 (AO221X1)                    0.1534    0.0005 @   0.2378 f
  core/fe/pc_gen/bp_fe_bht/U4106/Q (AO221X1)                      0.0371    0.0725     0.3102 f
  core/fe/pc_gen/bp_fe_bht/n801 (net)           1       2.7822              0.0000     0.3102 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_206__0_/D (DFFX1)              0.0371    0.0000 &   0.3102 f
  data arrival time                                                                    0.3102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4306     0.4306
  clock reconvergence pessimism                                             0.0000     0.4306
  core/fe/pc_gen/bp_fe_bht/mem_reg_206__0_/CLK (DFFX1)                      0.0000     0.4306 r
  library hold time                                                         0.0168     0.4474
  data required time                                                                   0.4474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4474
  data arrival time                                                                   -0.3102
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1372


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_418__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3653/IN5 (AO221X1)                    0.1281    0.0026 @   0.2264 f
  core/fe/pc_gen/bp_fe_bht/U3653/Q (AO221X1)                      0.0373    0.0715     0.2979 f
  core/fe/pc_gen/bp_fe_bht/n1013 (net)          1       3.1910              0.0000     0.2979 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_418__0_/D (DFFX1)              0.0373    0.0000 &   0.2980 f
  data arrival time                                                                    0.2980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4186     0.4186
  clock reconvergence pessimism                                             0.0000     0.4186
  core/fe/pc_gen/bp_fe_bht/mem_reg_418__0_/CLK (DFFX1)                      0.0000     0.4186 r
  library hold time                                                         0.0165     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.2980
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1371


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_399__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U3694/IN5 (AO221X1)                    0.1534    0.0024 @   0.2397 f
  core/fe/pc_gen/bp_fe_bht/U3694/Q (AO221X1)                      0.0376    0.0729     0.3126 f
  core/fe/pc_gen/bp_fe_bht/n994 (net)           1       2.9727              0.0000     0.3126 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_399__0_/D (DFFX1)              0.0376    0.0000 &   0.3126 f
  data arrival time                                                                    0.3126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4330     0.4330
  clock reconvergence pessimism                                             0.0000     0.4330
  core/fe/pc_gen/bp_fe_bht/mem_reg_399__0_/CLK (DFFX1)                      0.0000     0.4330 r
  library hold time                                                         0.0167     0.4496
  data required time                                                                   0.4496
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4496
  data arrival time                                                                   -0.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1371


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_296__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3914/IN5 (AO221X1)                    0.1309    0.0034 @   0.2301 f
  core/fe/pc_gen/bp_fe_bht/U3914/Q (AO221X1)                      0.0363    0.0709     0.3010 f
  core/fe/pc_gen/bp_fe_bht/n891 (net)           1       2.8016              0.0000     0.3010 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_296__0_/D (DFFX1)              0.0363    0.0000 &   0.3010 f
  data arrival time                                                                    0.3010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/pc_gen/bp_fe_bht/mem_reg_296__0_/CLK (DFFX1)                      0.0000     0.4221 r
  library hold time                                                         0.0159     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.3010
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1370


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_149__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4228/IN5 (AO221X1)                    0.1291    0.0011 @   0.2190 f
  core/fe/pc_gen/bp_fe_bht/U4228/Q (AO221X1)                      0.0366    0.0711     0.2901 f
  core/fe/pc_gen/bp_fe_bht/n744 (net)           1       2.9503              0.0000     0.2901 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_149__0_/D (DFFX1)              0.0366   -0.0009 &   0.2892 f
  data arrival time                                                                    0.2892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/fe/pc_gen/bp_fe_bht/mem_reg_149__0_/CLK (DFFX1)                      0.0000     0.4066 r
  library hold time                                                         0.0196     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.2892
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1370


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_150__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4225/IN5 (AO221X1)                    0.1291    0.0014 @   0.2194 f
  core/fe/pc_gen/bp_fe_bht/U4225/Q (AO221X1)                      0.0365    0.0709     0.2903 f
  core/fe/pc_gen/bp_fe_bht/n745 (net)           1       2.8948              0.0000     0.2903 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_150__0_/D (DFFX1)              0.0365   -0.0009 &   0.2894 f
  data arrival time                                                                    0.2894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/fe/pc_gen/bp_fe_bht/mem_reg_150__0_/CLK (DFFX1)                      0.0000     0.4067 r
  library hold time                                                         0.0196     0.4263
  data required time                                                                   0.4263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4263
  data arrival time                                                                   -0.2894
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1369


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_297__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3912/IN5 (AO221X1)                    0.1309    0.0032 @   0.2299 f
  core/fe/pc_gen/bp_fe_bht/U3912/Q (AO221X1)                      0.0366    0.0711     0.3010 f
  core/fe/pc_gen/bp_fe_bht/n892 (net)           1       2.9231              0.0000     0.3010 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_297__0_/D (DFFX1)              0.0366    0.0000 &   0.3011 f
  data arrival time                                                                    0.3011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/pc_gen/bp_fe_bht/mem_reg_297__0_/CLK (DFFX1)                      0.0000     0.4221 r
  library hold time                                                         0.0158     0.4379
  data required time                                                                   0.4379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4379
  data arrival time                                                                   -0.3011
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1369


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_169__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U4185/IN5 (AO221X1)                    0.1309    0.0033 @   0.2300 f
  core/fe/pc_gen/bp_fe_bht/U4185/Q (AO221X1)                      0.0366    0.0711     0.3011 f
  core/fe/pc_gen/bp_fe_bht/n764 (net)           1       2.9262              0.0000     0.3011 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_169__0_/D (DFFX1)              0.0366    0.0000 &   0.3012 f
  data arrival time                                                                    0.3012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/pc_gen/bp_fe_bht/mem_reg_169__0_/CLK (DFFX1)                      0.0000     0.4221 r
  library hold time                                                         0.0158     0.4379
  data required time                                                                   0.4379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4379
  data arrival time                                                                   -0.3012
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1368


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_423__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3643/IN5 (AO221X1)                    0.1281    0.0022 @   0.2260 f
  core/fe/pc_gen/bp_fe_bht/U3643/Q (AO221X1)                      0.0376    0.0718     0.2979 f
  core/fe/pc_gen/bp_fe_bht/n1018 (net)          1       3.3263              0.0000     0.2979 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_423__0_/D (DFFX1)              0.0376    0.0000 &   0.2979 f
  data arrival time                                                                    0.2979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                             0.0000     0.4181
  core/fe/pc_gen/bp_fe_bht/mem_reg_423__0_/CLK (DFFX1)                      0.0000     0.4181 r
  library hold time                                                         0.0164     0.4346
  data required time                                                                   0.4346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4346
  data arrival time                                                                   -0.2979
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1367


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_76__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4383/IN5 (AO221X1)                    0.1534    0.0013 @   0.2385 f
  core/fe/pc_gen/bp_fe_bht/U4383/Q (AO221X1)                      0.0377    0.0729     0.3115 f
  core/fe/pc_gen/bp_fe_bht/n671 (net)           1       3.0029              0.0000     0.3115 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_76__0_/D (DFFX1)               0.0377    0.0000 &   0.3115 f
  data arrival time                                                                    0.3115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  clock reconvergence pessimism                                             0.0000     0.4315
  core/fe/pc_gen/bp_fe_bht/mem_reg_76__0_/CLK (DFFX1)                       0.0000     0.4315 r
  library hold time                                                         0.0166     0.4482
  data required time                                                                   0.4482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4482
  data arrival time                                                                   -0.3115
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1367


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_397__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U3698/IN5 (AO221X1)                    0.1534    0.0031 @   0.2404 f
  core/fe/pc_gen/bp_fe_bht/U3698/Q (AO221X1)                      0.0375    0.0728     0.3133 f
  core/fe/pc_gen/bp_fe_bht/n992 (net)           1       2.9538              0.0000     0.3133 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_397__0_/D (DFFX1)              0.0375    0.0000 &   0.3133 f
  data arrival time                                                                    0.3133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  clock reconvergence pessimism                                             0.0000     0.4332
  core/fe/pc_gen/bp_fe_bht/mem_reg_397__0_/CLK (DFFX1)                      0.0000     0.4332 r
  library hold time                                                         0.0167     0.4499
  data required time                                                                   0.4499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4499
  data arrival time                                                                   -0.3133
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1366


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_355__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3788/IN5 (AO221X1)                    0.1325    0.0016 @   0.2285 f
  core/fe/pc_gen/bp_fe_bht/U3788/Q (AO221X1)                      0.0362    0.0709     0.2994 f
  core/fe/pc_gen/bp_fe_bht/n950 (net)           1       2.7526              0.0000     0.2994 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_355__0_/D (DFFX1)              0.0362    0.0000 &   0.2994 f
  data arrival time                                                                    0.2994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4192     0.4192
  clock reconvergence pessimism                                             0.0000     0.4192
  core/fe/pc_gen/bp_fe_bht/mem_reg_355__0_/CLK (DFFX1)                      0.0000     0.4192 r
  library hold time                                                         0.0168     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.2994
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1365


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_207__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4104/IN5 (AO221X1)                    0.1534    0.0005 @   0.2378 f
  core/fe/pc_gen/bp_fe_bht/U4104/Q (AO221X1)                      0.0375    0.0728     0.3106 f
  core/fe/pc_gen/bp_fe_bht/n802 (net)           1       2.9466              0.0000     0.3106 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_207__0_/D (DFFX1)              0.0375    0.0000 &   0.3106 f
  data arrival time                                                                    0.3106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4304     0.4304
  clock reconvergence pessimism                                             0.0000     0.4304
  core/fe/pc_gen/bp_fe_bht/mem_reg_207__0_/CLK (DFFX1)                      0.0000     0.4304 r
  library hold time                                                         0.0167     0.4471
  data required time                                                                   0.4471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4471
  data arrival time                                                                   -0.3106
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1365


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_369__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3757/IN5 (AO221X1)                    0.1281    0.0026 @   0.2264 f
  core/fe/pc_gen/bp_fe_bht/U3757/Q (AO221X1)                      0.0369    0.0712     0.2977 f
  core/fe/pc_gen/bp_fe_bht/n964 (net)           1       3.0597              0.0000     0.2977 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_369__0_/D (DFFX1)              0.0369    0.0000 &   0.2977 f
  data arrival time                                                                    0.2977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_369__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0166     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.2977
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1364


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_435__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3617/IN5 (AO221X1)                    0.1281    0.0029 @   0.2267 f
  core/fe/pc_gen/bp_fe_bht/U3617/Q (AO221X1)                      0.0379    0.0720     0.2987 f
  core/fe/pc_gen/bp_fe_bht/n1030 (net)          1       3.4073              0.0000     0.2987 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_435__0_/D (DFFX1)              0.0379    0.0000 &   0.2987 f
  data arrival time                                                                    0.2987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  clock reconvergence pessimism                                             0.0000     0.4188
  core/fe/pc_gen/bp_fe_bht/mem_reg_435__0_/CLK (DFFX1)                      0.0000     0.4188 r
  library hold time                                                         0.0164     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.2987
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1364


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_168__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U4187/IN5 (AO221X1)                    0.1309    0.0035 @   0.2302 f
  core/fe/pc_gen/bp_fe_bht/U4187/Q (AO221X1)                      0.0362    0.0708     0.3010 f
  core/fe/pc_gen/bp_fe_bht/n763 (net)           1       2.7691              0.0000     0.3010 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_168__0_/D (DFFX1)              0.0362    0.0000 &   0.3010 f
  data arrival time                                                                    0.3010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_168__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0159     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.3010
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1363


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_368__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3759/IN5 (AO221X1)                    0.1281    0.0026 @   0.2264 f
  core/fe/pc_gen/bp_fe_bht/U3759/Q (AO221X1)                      0.0370    0.0713     0.2978 f
  core/fe/pc_gen/bp_fe_bht/n963 (net)           1       3.1008              0.0000     0.2978 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_368__0_/D (DFFX1)              0.0370    0.0000 &   0.2978 f
  data arrival time                                                                    0.2978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_368__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0166     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.2978
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1363


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_396__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U3700/IN5 (AO221X1)                    0.1534    0.0032 @   0.2404 f
  core/fe/pc_gen/bp_fe_bht/U3700/Q (AO221X1)                      0.0378    0.0730     0.3135 f
  core/fe/pc_gen/bp_fe_bht/n991 (net)           1       3.0458              0.0000     0.3135 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_396__0_/D (DFFX1)              0.0378    0.0000 &   0.3135 f
  data arrival time                                                                    0.3135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  clock reconvergence pessimism                                             0.0000     0.4332
  core/fe/pc_gen/bp_fe_bht/mem_reg_396__0_/CLK (DFFX1)                      0.0000     0.4332 r
  library hold time                                                         0.0166     0.4498
  data required time                                                                   0.4498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4498
  data arrival time                                                                   -0.3135
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1363


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_151__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4223/IN5 (AO221X1)                    0.1291    0.0015 @   0.2195 f
  core/fe/pc_gen/bp_fe_bht/U4223/Q (AO221X1)                      0.0362    0.0707     0.2902 f
  core/fe/pc_gen/bp_fe_bht/n746 (net)           1       2.7980              0.0000     0.2902 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_151__0_/D (DFFX1)              0.0362    0.0000 &   0.2902 f
  data arrival time                                                                    0.2902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/fe/pc_gen/bp_fe_bht/mem_reg_151__0_/CLK (DFFX1)                      0.0000     0.4067 r
  library hold time                                                         0.0197     0.4264
  data required time                                                                   0.4264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4264
  data arrival time                                                                   -0.2902
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1362


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_468__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U3546/IN5 (AO221X1)                    0.1291    0.0012 @   0.2191 f
  core/fe/pc_gen/bp_fe_bht/U3546/Q (AO221X1)                      0.0357    0.0703     0.2894 f
  core/fe/pc_gen/bp_fe_bht/n1063 (net)          1       2.6137              0.0000     0.2894 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_468__0_/D (DFFX1)              0.0357    0.0000 &   0.2895 f
  data arrival time                                                                    0.2895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/fe/pc_gen/bp_fe_bht/mem_reg_468__0_/CLK (DFFX1)                      0.0000     0.4059 r
  library hold time                                                         0.0198     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.2895
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1362


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_491__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3498/IN5 (AO221X1)                    0.1309    0.0001 @   0.2268 f
  core/fe/pc_gen/bp_fe_bht/U3498/Q (AO221X1)                      0.0377    0.0720     0.2988 f
  core/fe/pc_gen/bp_fe_bht/n1086 (net)          1       3.3243              0.0000     0.2988 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_491__0_/D (DFFX1)              0.0377    0.0000 &   0.2988 f
  data arrival time                                                                    0.2988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4194     0.4194
  clock reconvergence pessimism                                             0.0000     0.4194
  core/fe/pc_gen/bp_fe_bht/mem_reg_491__0_/CLK (DFFX1)                      0.0000     0.4194 r
  library hold time                                                         0.0155     0.4349
  data required time                                                                   0.4349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4349
  data arrival time                                                                   -0.2988
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1361


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_170__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U4183/IN5 (AO221X1)                    0.1309    0.0035 @   0.2302 f
  core/fe/pc_gen/bp_fe_bht/U4183/Q (AO221X1)                      0.0364    0.0710     0.3012 f
  core/fe/pc_gen/bp_fe_bht/n765 (net)           1       2.8502              0.0000     0.3012 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_170__0_/D (DFFX1)              0.0364    0.0000 &   0.3012 f
  data arrival time                                                                    0.3012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4214     0.4214
  clock reconvergence pessimism                                             0.0000     0.4214
  core/fe/pc_gen/bp_fe_bht/mem_reg_170__0_/CLK (DFFX1)                      0.0000     0.4214 r
  library hold time                                                         0.0158     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.3012
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1361


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_35__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U4470/IN5 (AO221X1)                    0.1325    0.0004 @   0.2273 f
  core/fe/pc_gen/bp_fe_bht/U4470/Q (AO221X1)                      0.0395    0.0735     0.3008 f
  core/fe/pc_gen/bp_fe_bht/n630 (net)           1       3.9312              0.0000     0.3008 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_35__0_/D (DFFX1)               0.0395    0.0001 &   0.3009 f
  data arrival time                                                                    0.3009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                             0.0000     0.4208
  core/fe/pc_gen/bp_fe_bht/mem_reg_35__0_/CLK (DFFX1)                       0.0000     0.4208 r
  library hold time                                                         0.0160     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.3009
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1359


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_302__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3901/IN5 (AO221X1)                    0.1309    0.0037 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3901/Q (AO221X1)                      0.0362    0.0709     0.3012 f
  core/fe/pc_gen/bp_fe_bht/n897 (net)           1       2.7934              0.0000     0.3012 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_302__0_/D (DFFX1)              0.0362    0.0000 &   0.3012 f
  data arrival time                                                                    0.3012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4212     0.4212
  clock reconvergence pessimism                                             0.0000     0.4212
  core/fe/pc_gen/bp_fe_bht/mem_reg_302__0_/CLK (DFFX1)                      0.0000     0.4212 r
  library hold time                                                         0.0159     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.3012
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1359


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_417__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3655/IN5 (AO221X1)                    0.1281    0.0029 @   0.2267 f
  core/fe/pc_gen/bp_fe_bht/U3655/Q (AO221X1)                      0.0384    0.0724     0.2991 f
  core/fe/pc_gen/bp_fe_bht/n1012 (net)          1       3.5991              0.0000     0.2991 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_417__0_/D (DFFX1)              0.0384    0.0000 &   0.2992 f
  data arrival time                                                                    0.2992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  clock reconvergence pessimism                                             0.0000     0.4188
  core/fe/pc_gen/bp_fe_bht/mem_reg_417__0_/CLK (DFFX1)                      0.0000     0.4188 r
  library hold time                                                         0.0162     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1359


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2268 f
  clint/cmd_buffer/reset_i (net)                       38.2130              0.0000     0.2268 f
  clint/cmd_buffer/U17/IN1 (AND3X1)                               0.2085   -0.0325 &   0.1943 f
  clint/cmd_buffer/U17/Q (AND3X1)                                 0.0376    0.1004     0.2946 f
  clint/cmd_buffer/n4 (net)                     1       3.1119              0.0000     0.2946 f
  clint/cmd_buffer/full_r_reg/D (DFFX1)                           0.0376    0.0000 &   0.2947 f
  data arrival time                                                                    0.2947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4144     0.4144
  clock reconvergence pessimism                                             0.0000     0.4144
  clint/cmd_buffer/full_r_reg/CLK (DFFX1)                                   0.0000     0.4144 r
  library hold time                                                         0.0161     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.2947
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1358


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_213__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4090/IN5 (AO221X1)                    0.1291    0.0014 @   0.2194 f
  core/fe/pc_gen/bp_fe_bht/U4090/Q (AO221X1)                      0.0369    0.0713     0.2907 f
  core/fe/pc_gen/bp_fe_bht/n808 (net)           1       3.0571              0.0000     0.2907 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_213__0_/D (DFFX1)              0.0369    0.0000 &   0.2907 f
  data arrival time                                                                    0.2907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/fe/pc_gen/bp_fe_bht/mem_reg_213__0_/CLK (DFFX1)                      0.0000     0.4069 r
  library hold time                                                         0.0195     0.4264
  data required time                                                                   0.4264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4264
  data arrival time                                                                   -0.2907
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1357


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_173__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U4177/IN5 (AO221X1)                    0.1309    0.0031 @   0.2298 f
  core/fe/pc_gen/bp_fe_bht/U4177/Q (AO221X1)                      0.0379    0.0722     0.3019 f
  core/fe/pc_gen/bp_fe_bht/n768 (net)           1       3.3908              0.0000     0.3019 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_173__0_/D (DFFX1)              0.0379    0.0000 &   0.3020 f
  data arrival time                                                                    0.3020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/pc_gen/bp_fe_bht/mem_reg_173__0_/CLK (DFFX1)                      0.0000     0.4221 r
  library hold time                                                         0.0155     0.4376
  data required time                                                                   0.4376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4376
  data arrival time                                                                   -0.3020
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1357


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_212__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4092/IN5 (AO221X1)                    0.1291    0.0014 @   0.2193 f
  core/fe/pc_gen/bp_fe_bht/U4092/Q (AO221X1)                      0.0371    0.0714     0.2907 f
  core/fe/pc_gen/bp_fe_bht/n807 (net)           1       3.1083              0.0000     0.2907 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_212__0_/D (DFFX1)              0.0371    0.0000 &   0.2908 f
  data arrival time                                                                    0.2908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/fe/pc_gen/bp_fe_bht/mem_reg_212__0_/CLK (DFFX1)                      0.0000     0.4069 r
  library hold time                                                         0.0195     0.4264
  data required time                                                                   0.4264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4264
  data arrival time                                                                   -0.2908
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1356


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_171__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U4181/IN5 (AO221X1)                    0.1309    0.0035 @   0.2301 f
  core/fe/pc_gen/bp_fe_bht/U4181/Q (AO221X1)                      0.0370    0.0715     0.3016 f
  core/fe/pc_gen/bp_fe_bht/n766 (net)           1       3.0743              0.0000     0.3016 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_171__0_/D (DFFX1)              0.0370    0.0000 &   0.3017 f
  data arrival time                                                                    0.3017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_171__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0157     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.3017
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1355


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_86__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4362/IN5 (AO221X1)                    0.1291    0.0022 @   0.2202 f
  core/fe/pc_gen/bp_fe_bht/U4362/Q (AO221X1)                      0.0354    0.0701     0.2903 f
  core/fe/pc_gen/bp_fe_bht/n681 (net)           1       2.5235              0.0000     0.2903 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_86__0_/D (DFFX1)               0.0354    0.0000 &   0.2903 f
  data arrival time                                                                    0.2903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/fe/pc_gen/bp_fe_bht/mem_reg_86__0_/CLK (DFFX1)                       0.0000     0.4060 r
  library hold time                                                         0.0198     0.4258
  data required time                                                                   0.4258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4258
  data arrival time                                                                   -0.2903
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1355


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_145__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4236/IN5 (AO221X1)                    0.1291    0.0012 @   0.2191 f
  core/fe/pc_gen/bp_fe_bht/U4236/Q (AO221X1)                      0.0380    0.0722     0.2913 f
  core/fe/pc_gen/bp_fe_bht/n740 (net)           1       3.4587              0.0000     0.2913 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_145__0_/D (DFFX1)              0.0380   -0.0006 &   0.2907 f
  data arrival time                                                                    0.2907

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                             0.0000     0.4070
  core/fe/pc_gen/bp_fe_bht/mem_reg_145__0_/CLK (DFFX1)                      0.0000     0.4070 r
  library hold time                                                         0.0192     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.2907
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1355


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_172__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U4179/IN5 (AO221X1)                    0.1309    0.0032 @   0.2298 f
  core/fe/pc_gen/bp_fe_bht/U4179/Q (AO221X1)                      0.0381    0.0723     0.3021 f
  core/fe/pc_gen/bp_fe_bht/n767 (net)           1       3.4563              0.0000     0.3021 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_172__0_/D (DFFX1)              0.0381    0.0000 &   0.3022 f
  data arrival time                                                                    0.3022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/pc_gen/bp_fe_bht/mem_reg_172__0_/CLK (DFFX1)                      0.0000     0.4221 r
  library hold time                                                         0.0154     0.4376
  data required time                                                                   0.4376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4376
  data arrival time                                                                   -0.3022
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1354


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_211__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4096/IN5 (AO221X1)                    0.1291    0.0024 @   0.2203 f
  core/fe/pc_gen/bp_fe_bht/U4096/Q (AO221X1)                      0.0363    0.0708     0.2911 f
  core/fe/pc_gen/bp_fe_bht/n806 (net)           1       2.8347              0.0000     0.2911 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_211__0_/D (DFFX1)              0.0363    0.0000 &   0.2912 f
  data arrival time                                                                    0.2912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/fe/pc_gen/bp_fe_bht/mem_reg_211__0_/CLK (DFFX1)                      0.0000     0.4067 r
  library hold time                                                         0.0197     0.4264
  data required time                                                                   0.4264
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4264
  data arrival time                                                                   -0.2912
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1353


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_209__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4100/IN5 (AO221X1)                    0.1291    0.0022 @   0.2202 f
  core/fe/pc_gen/bp_fe_bht/U4100/Q (AO221X1)                      0.0356    0.0703     0.2905 f
  core/fe/pc_gen/bp_fe_bht/n804 (net)           1       2.6096              0.0000     0.2905 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_209__0_/D (DFFX1)              0.0356    0.0000 &   0.2905 f
  data arrival time                                                                    0.2905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/fe/pc_gen/bp_fe_bht/mem_reg_209__0_/CLK (DFFX1)                      0.0000     0.4060 r
  library hold time                                                         0.0198     0.4257
  data required time                                                                   0.4257
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4257
  data arrival time                                                                   -0.2905
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1352


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2268 f
  clint/resp_buffer/reset_i (net)                      38.2130              0.0000     0.2268 f
  clint/resp_buffer/U17/IN1 (AND3X1)                              0.2085   -0.0317 &   0.1951 f
  clint/resp_buffer/U17/Q (AND3X1)                                0.0347    0.0979     0.2930 f
  clint/resp_buffer/n17 (net)                   1       2.0831              0.0000     0.2930 f
  clint/resp_buffer/full_r_reg/D (DFFX1)                          0.0347    0.0000 &   0.2930 f
  data arrival time                                                                    0.2930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                             0.0000     0.4114
  clint/resp_buffer/full_r_reg/CLK (DFFX1)                                  0.0000     0.4114 r
  library hold time                                                         0.0169     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.2930
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1352


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_160__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4204/IN5 (AO221X1)                    0.1439    0.0016 @   0.2325 f
  core/fe/pc_gen/bp_fe_bht/U4204/Q (AO221X1)                      0.0356    0.0709     0.3034 f
  core/fe/pc_gen/bp_fe_bht/n755 (net)           1       2.3924              0.0000     0.3034 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_160__0_/D (DFFX1)              0.0356    0.0000 &   0.3035 f
  data arrival time                                                                    0.3035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/pc_gen/bp_fe_bht/mem_reg_160__0_/CLK (DFFX1)                      0.0000     0.4217 r
  library hold time                                                         0.0169     0.4386
  data required time                                                                   0.4386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4386
  data arrival time                                                                   -0.3035
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1352


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_299__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0484    0.0152 @   0.1152 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1309    0.1114 @   0.2266 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.3199              0.0000     0.2266 f
  core/fe/pc_gen/bp_fe_bht/U3908/IN5 (AO221X1)                    0.1309    0.0036 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3908/Q (AO221X1)                      0.0371    0.0715     0.3018 f
  core/fe/pc_gen/bp_fe_bht/n894 (net)           1       3.1024              0.0000     0.3018 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_299__0_/D (DFFX1)              0.0371    0.0000 &   0.3019 f
  data arrival time                                                                    0.3019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                             0.0000     0.4213
  core/fe/pc_gen/bp_fe_bht/mem_reg_299__0_/CLK (DFFX1)                      0.0000     0.4213 r
  library hold time                                                         0.0157     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.3019
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1351


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_201__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4116/IN5 (AO221X1)                    0.1534    0.0037 @   0.2410 f
  core/fe/pc_gen/bp_fe_bht/U4116/Q (AO221X1)                      0.0370    0.0724     0.3134 f
  core/fe/pc_gen/bp_fe_bht/n796 (net)           1       2.7503              0.0000     0.3134 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_201__0_/D (DFFX1)              0.0370    0.0000 &   0.3134 f
  data arrival time                                                                    0.3134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/fe/pc_gen/bp_fe_bht/mem_reg_201__0_/CLK (DFFX1)                      0.0000     0.4317 r
  library hold time                                                         0.0168     0.4485
  data required time                                                                   0.4485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4485
  data arrival time                                                                   -0.3134
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1351


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_421__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U3647/IN5 (AO221X1)                    0.1439    0.0004 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3647/Q (AO221X1)                      0.0368    0.0718     0.3031 f
  core/fe/pc_gen/bp_fe_bht/n1016 (net)          1       2.8035              0.0000     0.3031 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_421__0_/D (DFFX1)              0.0368    0.0000 &   0.3031 f
  data arrival time                                                                    0.3031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                             0.0000     0.4216
  core/fe/pc_gen/bp_fe_bht/mem_reg_421__0_/CLK (DFFX1)                      0.0000     0.4216 r
  library hold time                                                         0.0166     0.4382
  data required time                                                                   0.4382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4382
  data arrival time                                                                   -0.3031
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1350


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_148__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4230/IN5 (AO221X1)                    0.1291    0.0013 @   0.2193 f
  core/fe/pc_gen/bp_fe_bht/U4230/Q (AO221X1)                      0.0377    0.0719     0.2912 f
  core/fe/pc_gen/bp_fe_bht/n743 (net)           1       3.3218              0.0000     0.2912 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_148__0_/D (DFFX1)              0.0377    0.0000 &   0.2912 f
  data arrival time                                                                    0.2912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/fe/pc_gen/bp_fe_bht/mem_reg_148__0_/CLK (DFFX1)                      0.0000     0.4069 r
  library hold time                                                         0.0193     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.2912
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1350


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_436__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3615/IN5 (AO221X1)                    0.1281    0.0026 @   0.2264 f
  core/fe/pc_gen/bp_fe_bht/U3615/Q (AO221X1)                      0.0357    0.0703     0.2967 f
  core/fe/pc_gen/bp_fe_bht/n1031 (net)          1       2.6227              0.0000     0.2967 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_436__0_/D (DFFX1)              0.0357    0.0000 &   0.2967 f
  data arrival time                                                                    0.2967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4149     0.4149
  clock reconvergence pessimism                                             0.0000     0.4149
  core/fe/pc_gen/bp_fe_bht/mem_reg_436__0_/CLK (DFFX1)                      0.0000     0.4149 r
  library hold time                                                         0.0169     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.2967
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1350


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2268 f
  clint/cmd_buffer/reset_i (net)                       38.2130              0.0000     0.2268 f
  clint/cmd_buffer/U11/IN1 (NAND2X0)                              0.2085   -0.0325 &   0.1943 f
  clint/cmd_buffer/U11/QN (NAND2X0)                               0.0552    0.0533     0.2476 r
  clint/cmd_buffer/n5 (net)                     1       2.6850              0.0000     0.2476 r
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                          0.0552    0.0000 &   0.2476 r
  data arrival time                                                                    0.2476

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4143     0.4143
  clock reconvergence pessimism                                             0.0000     0.4143
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                                  0.0000     0.4143 r
  library hold time                                                        -0.0319     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.2476
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1348


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_204__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4110/IN5 (AO221X1)                    0.1534    0.0037 @   0.2410 f
  core/fe/pc_gen/bp_fe_bht/U4110/Q (AO221X1)                      0.0372    0.0726     0.3136 f
  core/fe/pc_gen/bp_fe_bht/n799 (net)           1       2.8436              0.0000     0.3136 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_204__0_/D (DFFX1)              0.0372    0.0000 &   0.3136 f
  data arrival time                                                                    0.3136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/fe/pc_gen/bp_fe_bht/mem_reg_204__0_/CLK (DFFX1)                      0.0000     0.4317 r
  library hold time                                                         0.0167     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.3136
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1348


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_87__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4360/IN5 (AO221X1)                    0.1291    0.0023 @   0.2202 f
  core/fe/pc_gen/bp_fe_bht/U4360/Q (AO221X1)                      0.0363    0.0708     0.2910 f
  core/fe/pc_gen/bp_fe_bht/n682 (net)           1       2.8440              0.0000     0.2910 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_87__0_/D (DFFX1)               0.0363    0.0000 &   0.2911 f
  data arrival time                                                                    0.2911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/fe/pc_gen/bp_fe_bht/mem_reg_87__0_/CLK (DFFX1)                       0.0000     0.4060 r
  library hold time                                                         0.0196     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.2911
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1345


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_147__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4232/IN5 (AO221X1)                    0.1291    0.0024 @   0.2203 f
  core/fe/pc_gen/bp_fe_bht/U4232/Q (AO221X1)                      0.0370    0.0714     0.2917 f
  core/fe/pc_gen/bp_fe_bht/n742 (net)           1       3.0843              0.0000     0.2917 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_147__0_/D (DFFX1)              0.0370    0.0000 &   0.2917 f
  data arrival time                                                                    0.2917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/fe/pc_gen/bp_fe_bht/mem_reg_147__0_/CLK (DFFX1)                      0.0000     0.4067 r
  library hold time                                                         0.0195     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.2917
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1345


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_456__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U3572/IN5 (AO221X1)                    0.1534    0.0040 @   0.2413 f
  core/fe/pc_gen/bp_fe_bht/U3572/Q (AO221X1)                      0.0373    0.0726     0.3140 f
  core/fe/pc_gen/bp_fe_bht/n1051 (net)          1       2.8638              0.0000     0.3140 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_456__0_/D (DFFX1)              0.0373    0.0000 &   0.3140 f
  data arrival time                                                                    0.3140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/fe/pc_gen/bp_fe_bht/mem_reg_456__0_/CLK (DFFX1)                      0.0000     0.4317 r
  library hold time                                                         0.0167     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.3140
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1344


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_202__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4114/IN5 (AO221X1)                    0.1534    0.0037 @   0.2410 f
  core/fe/pc_gen/bp_fe_bht/U4114/Q (AO221X1)                      0.0376    0.0729     0.3139 f
  core/fe/pc_gen/bp_fe_bht/n797 (net)           1       2.9622              0.0000     0.3139 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_202__0_/D (DFFX1)              0.0376    0.0000 &   0.3139 f
  data arrival time                                                                    0.3139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/fe/pc_gen/bp_fe_bht/mem_reg_202__0_/CLK (DFFX1)                      0.0000     0.4317 r
  library hold time                                                         0.0167     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.3139
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1344


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_210__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4098/IN5 (AO221X1)                    0.1291    0.0023 @   0.2202 f
  core/fe/pc_gen/bp_fe_bht/U4098/Q (AO221X1)                      0.0372    0.0715     0.2917 f
  core/fe/pc_gen/bp_fe_bht/n805 (net)           1       3.1427              0.0000     0.2917 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_210__0_/D (DFFX1)              0.0372    0.0000 &   0.2918 f
  data arrival time                                                                    0.2918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/fe/pc_gen/bp_fe_bht/mem_reg_210__0_/CLK (DFFX1)                      0.0000     0.4067 r
  library hold time                                                         0.0195     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.2918
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1344


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_458__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U3568/IN5 (AO221X1)                    0.1534    0.0040 @   0.2413 f
  core/fe/pc_gen/bp_fe_bht/U3568/Q (AO221X1)                      0.0374    0.0727     0.3140 f
  core/fe/pc_gen/bp_fe_bht/n1053 (net)          1       2.8976              0.0000     0.3140 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_458__0_/D (DFFX1)              0.0374    0.0000 &   0.3141 f
  data arrival time                                                                    0.3141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/fe/pc_gen/bp_fe_bht/mem_reg_458__0_/CLK (DFFX1)                      0.0000     0.4317 r
  library hold time                                                         0.0167     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.3141
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1344


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_452__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3581/IN5 (AO221X1)                    0.1284    0.0037 @   0.2276 f
  core/fe/pc_gen/bp_fe_bht/U3581/Q (AO221X1)                      0.0355    0.0702     0.2978 f
  core/fe/pc_gen/bp_fe_bht/n1047 (net)          1       2.5597              0.0000     0.2978 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_452__0_/D (DFFX1)              0.0355    0.0000 &   0.2978 f
  data arrival time                                                                    0.2978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_452__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0204     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.2978
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1344


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_457__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U3570/IN5 (AO221X1)                    0.1534    0.0040 @   0.2413 f
  core/fe/pc_gen/bp_fe_bht/U3570/Q (AO221X1)                      0.0376    0.0729     0.3142 f
  core/fe/pc_gen/bp_fe_bht/n1052 (net)          1       2.9831              0.0000     0.3142 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_457__0_/D (DFFX1)              0.0376    0.0000 &   0.3143 f
  data arrival time                                                                    0.3143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/fe/pc_gen/bp_fe_bht/mem_reg_457__0_/CLK (DFFX1)                      0.0000     0.4317 r
  library hold time                                                         0.0166     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.3143
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1341


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_161__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4202/IN5 (AO221X1)                    0.1439    0.0027 @   0.2336 f
  core/fe/pc_gen/bp_fe_bht/U4202/Q (AO221X1)                      0.0361    0.0713     0.3049 f
  core/fe/pc_gen/bp_fe_bht/n756 (net)           1       2.5576              0.0000     0.3049 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_161__0_/D (DFFX1)              0.0361    0.0000 &   0.3049 f
  data arrival time                                                                    0.3049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                             0.0000     0.4218
  core/fe/pc_gen/bp_fe_bht/mem_reg_161__0_/CLK (DFFX1)                      0.0000     0.4218 r
  library hold time                                                         0.0168     0.4386
  data required time                                                                   0.4386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4386
  data arrival time                                                                   -0.3049
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1337


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_146__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4234/IN5 (AO221X1)                    0.1291    0.0024 @   0.2203 f
  core/fe/pc_gen/bp_fe_bht/U4234/Q (AO221X1)                      0.0381    0.0722     0.2926 f
  core/fe/pc_gen/bp_fe_bht/n741 (net)           1       3.4897              0.0000     0.2926 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_146__0_/D (DFFX1)              0.0381    0.0000 &   0.2926 f
  data arrival time                                                                    0.2926

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/fe/pc_gen/bp_fe_bht/mem_reg_146__0_/CLK (DFFX1)                      0.0000     0.4067 r
  library hold time                                                         0.0193     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.2926
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1334


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_208__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4102/IN5 (AO221X1)                    0.1291    0.0022 @   0.2202 f
  core/fe/pc_gen/bp_fe_bht/U4102/Q (AO221X1)                      0.0383    0.0724     0.2925 f
  core/fe/pc_gen/bp_fe_bht/n803 (net)           1       3.5460              0.0000     0.2925 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_208__0_/D (DFFX1)              0.0383   -0.0008 &   0.2918 f
  data arrival time                                                                    0.2918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/fe/pc_gen/bp_fe_bht/mem_reg_208__0_/CLK (DFFX1)                      0.0000     0.4060 r
  library hold time                                                         0.0192     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.2918
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1334


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_162__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4200/IN5 (AO221X1)                    0.1439    0.0016 @   0.2325 f
  core/fe/pc_gen/bp_fe_bht/U4200/Q (AO221X1)                      0.0375    0.0724     0.3049 f
  core/fe/pc_gen/bp_fe_bht/n757 (net)           1       3.0776              0.0000     0.3049 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_162__0_/D (DFFX1)              0.0375    0.0000 &   0.3050 f
  data arrival time                                                                    0.3050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/pc_gen/bp_fe_bht/mem_reg_162__0_/CLK (DFFX1)                      0.0000     0.4217 r
  library hold time                                                         0.0164     0.4381
  data required time                                                                   0.4381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4381
  data arrival time                                                                   -0.3050
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1332


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_83__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1291    0.1106 @   0.2180 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      80.1858              0.0000     0.2180 f
  core/fe/pc_gen/bp_fe_bht/U4368/IN5 (AO221X1)                    0.1291    0.0022 @   0.2202 f
  core/fe/pc_gen/bp_fe_bht/U4368/Q (AO221X1)                      0.0378    0.0720     0.2922 f
  core/fe/pc_gen/bp_fe_bht/n678 (net)           1       3.3838              0.0000     0.2922 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_83__0_/D (DFFX1)               0.0378    0.0000 &   0.2922 f
  data arrival time                                                                    0.2922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/fe/pc_gen/bp_fe_bht/mem_reg_83__0_/CLK (DFFX1)                       0.0000     0.4060 r
  library hold time                                                         0.0193     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.2922
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1330


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_291__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U3925/IN5 (AO221X1)                    0.1439    0.0027 @   0.2336 f
  core/fe/pc_gen/bp_fe_bht/U3925/Q (AO221X1)                      0.0367    0.0718     0.3054 f
  core/fe/pc_gen/bp_fe_bht/n886 (net)           1       2.7961              0.0000     0.3054 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_291__0_/D (DFFX1)              0.0367    0.0000 &   0.3054 f
  data arrival time                                                                    0.3054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                             0.0000     0.4216
  core/fe/pc_gen/bp_fe_bht/mem_reg_291__0_/CLK (DFFX1)                      0.0000     0.4216 r
  library hold time                                                         0.0166     0.4383
  data required time                                                                   0.4383
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4383
  data arrival time                                                                   -0.3054
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1328


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_226__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4063/IN5 (AO221X1)                    0.1439    0.0027 @   0.2336 f
  core/fe/pc_gen/bp_fe_bht/U4063/Q (AO221X1)                      0.0380    0.0727     0.3063 f
  core/fe/pc_gen/bp_fe_bht/n821 (net)           1       3.2256              0.0000     0.3063 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_226__0_/D (DFFX1)              0.0380    0.0000 &   0.3064 f
  data arrival time                                                                    0.3064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                             0.0000     0.4216
  core/fe/pc_gen/bp_fe_bht/mem_reg_226__0_/CLK (DFFX1)                      0.0000     0.4216 r
  library hold time                                                         0.0163     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.3064
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1316


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_238__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4038/IN5 (AO221X1)                    0.1439    0.0046 @   0.2356 f
  core/fe/pc_gen/bp_fe_bht/U4038/Q (AO221X1)                      0.0353    0.0707     0.3062 f
  core/fe/pc_gen/bp_fe_bht/n833 (net)           1       2.2806              0.0000     0.3062 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_238__0_/D (DFFX1)              0.0353    0.0000 &   0.3063 f
  data arrival time                                                                    0.3063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_238__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0161     0.4376
  data required time                                                                   0.4376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4376
  data arrival time                                                                   -0.3063
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1314


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_398__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3696/IN5 (AO221X1)                    0.1619    0.0030 @   0.2456 f
  core/fe/pc_gen/bp_fe_bht/U3696/Q (AO221X1)                      0.0374    0.0731     0.3186 f
  core/fe/pc_gen/bp_fe_bht/n993 (net)           1       2.7816              0.0000     0.3186 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_398__0_/D (DFFX1)              0.0374    0.0000 &   0.3187 f
  data arrival time                                                                    0.3187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4332     0.4332
  clock reconvergence pessimism                                             0.0000     0.4332
  core/fe/pc_gen/bp_fe_bht/mem_reg_398__0_/CLK (DFFX1)                      0.0000     0.4332 r
  library hold time                                                         0.0167     0.4499
  data required time                                                                   0.4499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4499
  data arrival time                                                                   -0.3187
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1313


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_237__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4040/IN5 (AO221X1)                    0.1439    0.0045 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U4040/Q (AO221X1)                      0.0364    0.0716     0.3070 f
  core/fe/pc_gen/bp_fe_bht/n832 (net)           1       2.6903              0.0000     0.3070 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_237__0_/D (DFFX1)              0.0364    0.0000 &   0.3070 f
  data arrival time                                                                    0.3070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                             0.0000     0.4218
  core/fe/pc_gen/bp_fe_bht/mem_reg_237__0_/CLK (DFFX1)                      0.0000     0.4218 r
  library hold time                                                         0.0159     0.4377
  data required time                                                                   0.4377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4377
  data arrival time                                                                   -0.3070
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1307


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_236__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4042/IN5 (AO221X1)                    0.1439    0.0046 @   0.2355 f
  core/fe/pc_gen/bp_fe_bht/U4042/Q (AO221X1)                      0.0367    0.0717     0.3073 f
  core/fe/pc_gen/bp_fe_bht/n831 (net)           1       2.7662              0.0000     0.3073 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_236__0_/D (DFFX1)              0.0367    0.0000 &   0.3073 f
  data arrival time                                                                    0.3073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4222     0.4222
  clock reconvergence pessimism                                             0.0000     0.4222
  core/fe/pc_gen/bp_fe_bht/mem_reg_236__0_/CLK (DFFX1)                      0.0000     0.4222 r
  library hold time                                                         0.0158     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.3073
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1307


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_233__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4049/IN5 (AO221X1)                    0.1439    0.0046 @   0.2355 f
  core/fe/pc_gen/bp_fe_bht/U4049/Q (AO221X1)                      0.0364    0.0715     0.3070 f
  core/fe/pc_gen/bp_fe_bht/n828 (net)           1       2.6723              0.0000     0.3070 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_233__0_/D (DFFX1)              0.0364    0.0000 &   0.3070 f
  data arrival time                                                                    0.3070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                             0.0000     0.4219
  core/fe/pc_gen/bp_fe_bht/mem_reg_233__0_/CLK (DFFX1)                      0.0000     0.4219 r
  library hold time                                                         0.0158     0.4377
  data required time                                                                   0.4377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4377
  data arrival time                                                                   -0.3070
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1307


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_225__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4065/IN5 (AO221X1)                    0.1439    0.0044 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U4065/Q (AO221X1)                      0.0367    0.0717     0.3071 f
  core/fe/pc_gen/bp_fe_bht/n820 (net)           1       2.7669              0.0000     0.3071 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_225__0_/D (DFFX1)              0.0367    0.0000 &   0.3071 f
  data arrival time                                                                    0.3071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                             0.0000     0.4219
  core/fe/pc_gen/bp_fe_bht/mem_reg_225__0_/CLK (DFFX1)                      0.0000     0.4219 r
  library hold time                                                         0.0158     0.4377
  data required time                                                                   0.4377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4377
  data arrival time                                                                   -0.3071
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1306


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_290__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U3927/IN5 (AO221X1)                    0.1439    0.0045 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U3927/Q (AO221X1)                      0.0369    0.0719     0.3073 f
  core/fe/pc_gen/bp_fe_bht/n885 (net)           1       2.8407              0.0000     0.3073 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_290__0_/D (DFFX1)              0.0369    0.0000 &   0.3073 f
  data arrival time                                                                    0.3073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_290__0_/CLK (DFFX1)                      0.0000     0.4220 r
  library hold time                                                         0.0157     0.4377
  data required time                                                                   0.4377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4377
  data arrival time                                                                   -0.3073
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1304


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_214__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4088/IN5 (AO221X1)                    0.1549    0.0004 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4088/Q (AO221X1)                      0.0385    0.0737     0.3046 f
  core/fe/pc_gen/bp_fe_bht/n809 (net)           1       3.2807              0.0000     0.3046 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_214__0_/D (DFFX1)              0.0385   -0.0019 &   0.3027 f
  data arrival time                                                                    0.3027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/fe/pc_gen/bp_fe_bht/mem_reg_214__0_/CLK (DFFX1)                      0.0000     0.4126 r
  library hold time                                                         0.0204     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3027
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1304


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U6/IN1 (NOR2X0)                  0.0328    0.0069 @   0.1069 r
  clint/clint_slice/mtimecmp_reg/U6/QN (NOR2X0)                   0.0547    0.0416     0.1485 f
  clint/clint_slice/mtimecmp_reg/n3 (net)       2       6.3101              0.0000     0.1485 f
  clint/clint_slice/mtimecmp_reg/icc_place10/INP (NBUFFX2)        0.0547   -0.0009 &   0.1476 f
  clint/clint_slice/mtimecmp_reg/icc_place10/Z (NBUFFX2)          0.1345    0.1131 @   0.2607 f
  clint/clint_slice/mtimecmp_reg/n15 (net)     28      81.2268              0.0000     0.2607 f
  clint/clint_slice/mtimecmp_reg/U55/IN3 (AO22X1)                 0.1345    0.0037 @   0.2644 f
  clint/clint_slice/mtimecmp_reg/U55/Q (AO22X1)                   0.0325    0.0825     0.3469 f
  clint/clint_slice/mtimecmp_reg/n42 (net)      1       2.3234              0.0000     0.3469 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_20_/D (DFFX1)         0.0325   -0.0005 &   0.3464 f
  data arrival time                                                                    0.3464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  clock reconvergence pessimism                                             0.0000     0.4582
  clint/clint_slice/mtimecmp_reg/data_r_reg_20_/CLK (DFFX1)                 0.0000     0.4582 r
  library hold time                                                         0.0185     0.4767
  data required time                                                                   0.4767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4767
  data arrival time                                                                   -0.3464
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1303


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_224__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4067/IN5 (AO221X1)                    0.1439    0.0045 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U4067/Q (AO221X1)                      0.0369    0.0720     0.3074 f
  core/fe/pc_gen/bp_fe_bht/n819 (net)           1       2.8693              0.0000     0.3074 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_224__0_/D (DFFX1)              0.0369    0.0000 &   0.3074 f
  data arrival time                                                                    0.3074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4219     0.4219
  clock reconvergence pessimism                                             0.0000     0.4219
  core/fe/pc_gen/bp_fe_bht/mem_reg_224__0_/CLK (DFFX1)                      0.0000     0.4219 r
  library hold time                                                         0.0157     0.4377
  data required time                                                                   0.4377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4377
  data arrival time                                                                   -0.3074
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1303


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_239__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4036/IN5 (AO221X1)                    0.1439    0.0046 @   0.2355 f
  core/fe/pc_gen/bp_fe_bht/U4036/Q (AO221X1)                      0.0370    0.0720     0.3075 f
  core/fe/pc_gen/bp_fe_bht/n834 (net)           1       2.8924              0.0000     0.3075 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_239__0_/D (DFFX1)              0.0370    0.0000 &   0.3076 f
  data arrival time                                                                    0.3076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                             0.0000     0.4218
  core/fe/pc_gen/bp_fe_bht/mem_reg_239__0_/CLK (DFFX1)                      0.0000     0.4218 r
  library hold time                                                         0.0157     0.4375
  data required time                                                                   0.4375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4375
  data arrival time                                                                   -0.3076
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1299


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_255__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4002/IN5 (AO221X1)                    0.1357    0.0016 @   0.2338 f
  core/fe/pc_gen/bp_fe_bht/U4002/Q (AO221X1)                      0.0352    0.0703     0.3041 f
  core/fe/pc_gen/bp_fe_bht/n850 (net)           1       2.3613              0.0000     0.3041 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_255__0_/D (DFFX1)              0.0352    0.0000 &   0.3041 f
  data arrival time                                                                    0.3041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/fe/pc_gen/bp_fe_bht/mem_reg_255__0_/CLK (DFFX1)                      0.0000     0.4128 r
  library hold time                                                         0.0211     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.3041
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1298


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_318__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U3868/IN5 (AO221X1)                    0.1357    0.0018 @   0.2340 f
  core/fe/pc_gen/bp_fe_bht/U3868/Q (AO221X1)                      0.0352    0.0703     0.3043 f
  core/fe/pc_gen/bp_fe_bht/n913 (net)           1       2.3785              0.0000     0.3043 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_318__0_/D (DFFX1)              0.0352    0.0000 &   0.3043 f
  data arrival time                                                                    0.3043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_318__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0211     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.3043
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1296


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_229__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4057/IN5 (AO221X1)                    0.1439    0.0041 @   0.2350 f
  core/fe/pc_gen/bp_fe_bht/U4057/Q (AO221X1)                      0.0365    0.0717     0.3067 f
  core/fe/pc_gen/bp_fe_bht/n824 (net)           1       2.7291              0.0000     0.3067 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_229__0_/D (DFFX1)              0.0365    0.0000 &   0.3067 f
  data arrival time                                                                    0.3067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                             0.0000     0.4205
  core/fe/pc_gen/bp_fe_bht/mem_reg_229__0_/CLK (DFFX1)                      0.0000     0.4205 r
  library hold time                                                         0.0158     0.4363
  data required time                                                                   0.4363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4363
  data arrival time                                                                   -0.3067
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1296


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U6/IN1 (NOR2X0)                  0.0328    0.0069 @   0.1069 r
  clint/clint_slice/mtimecmp_reg/U6/QN (NOR2X0)                   0.0547    0.0416     0.1485 f
  clint/clint_slice/mtimecmp_reg/n3 (net)       2       6.3101              0.0000     0.1485 f
  clint/clint_slice/mtimecmp_reg/icc_place10/INP (NBUFFX2)        0.0547   -0.0009 &   0.1476 f
  clint/clint_slice/mtimecmp_reg/icc_place10/Z (NBUFFX2)          0.1345    0.1131 @   0.2607 f
  clint/clint_slice/mtimecmp_reg/n15 (net)     28      81.2268              0.0000     0.2607 f
  clint/clint_slice/mtimecmp_reg/U53/IN3 (AO22X1)                 0.1345    0.0037 @   0.2644 f
  clint/clint_slice/mtimecmp_reg/U53/Q (AO22X1)                   0.0330    0.0828     0.3472 f
  clint/clint_slice/mtimecmp_reg/n46 (net)      1       2.4777              0.0000     0.3472 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_22_/D (DFFX1)         0.0330    0.0000 &   0.3472 f
  data arrival time                                                                    0.3472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  clock reconvergence pessimism                                             0.0000     0.4581
  clint/clint_slice/mtimecmp_reg/data_r_reg_22_/CLK (DFFX1)                 0.0000     0.4581 r
  library hold time                                                         0.0185     0.4766
  data required time                                                                   0.4766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4766
  data arrival time                                                                   -0.3472
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1294


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_252__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4008/IN5 (AO221X1)                    0.1357    0.0017 @   0.2339 f
  core/fe/pc_gen/bp_fe_bht/U4008/Q (AO221X1)                      0.0356    0.0706     0.3045 f
  core/fe/pc_gen/bp_fe_bht/n847 (net)           1       2.5037              0.0000     0.3045 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_252__0_/D (DFFX1)              0.0356    0.0000 &   0.3045 f
  data arrival time                                                                    0.3045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                             0.0000     0.4129
  core/fe/pc_gen/bp_fe_bht/mem_reg_252__0_/CLK (DFFX1)                      0.0000     0.4129 r
  library hold time                                                         0.0211     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.3045
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1294


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_319__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U3866/IN5 (AO221X1)                    0.1357    0.0017 @   0.2339 f
  core/fe/pc_gen/bp_fe_bht/U3866/Q (AO221X1)                      0.0355    0.0705     0.3044 f
  core/fe/pc_gen/bp_fe_bht/n914 (net)           1       2.4706              0.0000     0.3044 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_319__0_/D (DFFX1)              0.0355    0.0000 &   0.3044 f
  data arrival time                                                                    0.3044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_319__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0211     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.3044
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1294


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_251__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4010/IN5 (AO221X1)                    0.1357    0.0031 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U4010/Q (AO221X1)                      0.0368    0.0715     0.3069 f
  core/fe/pc_gen/bp_fe_bht/n846 (net)           1       2.9440              0.0000     0.3069 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_251__0_/D (DFFX1)              0.0368   -0.0017 &   0.3052 f
  data arrival time                                                                    0.3052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4206     0.4206
  clock reconvergence pessimism                                             0.0000     0.4206
  core/fe/pc_gen/bp_fe_bht/mem_reg_251__0_/CLK (DFFX1)                      0.0000     0.4206 r
  library hold time                                                         0.0140     0.4345
  data required time                                                                   0.4345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4345
  data arrival time                                                                   -0.3052
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1294


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2268 f
  clint/cmd_buffer/reset_i (net)                       38.2130              0.0000     0.2268 f
  clint/cmd_buffer/U13/IN5 (OA221X1)                              0.2085   -0.0325 &   0.1943 f
  clint/cmd_buffer/U13/Q (OA221X1)                                0.0367    0.1113     0.3056 f
  clint/cmd_buffer/n11 (net)                    1       3.0117              0.0000     0.3056 f
  clint/cmd_buffer/head_r_reg/D (DFFX1)                           0.0367    0.0000 &   0.3056 f
  data arrival time                                                                    0.3056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  clock reconvergence pessimism                                             0.0000     0.4180
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                                   0.0000     0.4180 r
  library hold time                                                         0.0169     0.4349
  data required time                                                                   0.4349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4349
  data arrival time                                                                   -0.3056
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1293


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_196__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4127/IN5 (AO221X1)                    0.1423    0.0006 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4127/Q (AO221X1)                      0.0364    0.0715     0.3024 f
  core/fe/pc_gen/bp_fe_bht/n791 (net)           1       2.6943              0.0000     0.3024 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_196__0_/D (DFFX1)              0.0364    0.0000 &   0.3024 f
  data arrival time                                                                    0.3024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                             0.0000     0.4114
  core/fe/pc_gen/bp_fe_bht/mem_reg_196__0_/CLK (DFFX1)                      0.0000     0.4114 r
  library hold time                                                         0.0202     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3024
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1293


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_232__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4051/IN5 (AO221X1)                    0.1439    0.0046 @   0.2356 f
  core/fe/pc_gen/bp_fe_bht/U4051/Q (AO221X1)                      0.0377    0.0725     0.3081 f
  core/fe/pc_gen/bp_fe_bht/n827 (net)           1       3.1214              0.0000     0.3081 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_232__0_/D (DFFX1)              0.0377    0.0000 &   0.3081 f
  data arrival time                                                                    0.3081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/pc_gen/bp_fe_bht/mem_reg_232__0_/CLK (DFFX1)                      0.0000     0.4217 r
  library hold time                                                         0.0156     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.3081
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1292


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_197__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4125/IN5 (AO221X1)                    0.1423    0.0001 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4125/Q (AO221X1)                      0.0364    0.0714     0.3019 f
  core/fe/pc_gen/bp_fe_bht/n792 (net)           1       2.6789              0.0000     0.3019 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_197__0_/D (DFFX1)              0.0364    0.0000 &   0.3019 f
  data arrival time                                                                    0.3019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/fe/pc_gen/bp_fe_bht/mem_reg_197__0_/CLK (DFFX1)                      0.0000     0.4108 r
  library hold time                                                         0.0203     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3019
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1291


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_193__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4133/IN5 (AO221X1)                    0.1423    0.0004 @   0.2308 f
  core/fe/pc_gen/bp_fe_bht/U4133/Q (AO221X1)                      0.0358    0.0710     0.3018 f
  core/fe/pc_gen/bp_fe_bht/n788 (net)           1       2.4994              0.0000     0.3018 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_193__0_/D (DFFX1)              0.0358    0.0000 &   0.3018 f
  data arrival time                                                                    0.3018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/fe/pc_gen/bp_fe_bht/mem_reg_193__0_/CLK (DFFX1)                      0.0000     0.4105 r
  library hold time                                                         0.0204     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3018
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1290


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_194__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4131/IN5 (AO221X1)                    0.1423    0.0005 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4131/Q (AO221X1)                      0.0368    0.0718     0.3026 f
  core/fe/pc_gen/bp_fe_bht/n789 (net)           1       2.8251              0.0000     0.3026 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_194__0_/D (DFFX1)              0.0368    0.0000 &   0.3027 f
  data arrival time                                                                    0.3027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_194__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0202     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.3027
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1289


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_30__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4482/IN5 (AO221X1)                    0.1423    0.0008 @   0.2311 f
  core/fe/pc_gen/bp_fe_bht/U4482/Q (AO221X1)                      0.0382    0.0729     0.3040 f
  core/fe/pc_gen/bp_fe_bht/n625 (net)           1       3.3411              0.0000     0.3040 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_30__0_/D (DFFX1)               0.0382   -0.0019 &   0.3021 f
  data arrival time                                                                    0.3021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/fe/pc_gen/bp_fe_bht/mem_reg_30__0_/CLK (DFFX1)                       0.0000     0.4111 r
  library hold time                                                         0.0199     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3021
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1288


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_407__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3677/IN5 (AO221X1)                    0.1415    0.0007 @   0.2255 f
  core/fe/pc_gen/bp_fe_bht/U3677/Q (AO221X1)                      0.0352    0.0705     0.2960 f
  core/fe/pc_gen/bp_fe_bht/n1002 (net)          1       2.2805              0.0000     0.2960 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_407__0_/D (DFFX1)              0.0352    0.0000 &   0.2961 f
  data arrival time                                                                    0.2961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                             0.0000     0.4050
  core/fe/pc_gen/bp_fe_bht/mem_reg_407__0_/CLK (DFFX1)                      0.0000     0.4050 r
  library hold time                                                         0.0199     0.4248
  data required time                                                                   0.4248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4248
  data arrival time                                                                   -0.2961
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1288


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_473__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3536/IN5 (AO221X1)                    0.1549    0.0006 @   0.2312 f
  core/fe/pc_gen/bp_fe_bht/U3536/Q (AO221X1)                      0.0372    0.0726     0.3038 f
  core/fe/pc_gen/bp_fe_bht/n1068 (net)          1       2.8068              0.0000     0.3038 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_473__0_/D (DFFX1)              0.0372    0.0000 &   0.3038 f
  data arrival time                                                                    0.3038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_473__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0208     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3038
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1288


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_227__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4061/IN5 (AO221X1)                    0.1439    0.0043 @   0.2352 f
  core/fe/pc_gen/bp_fe_bht/U4061/Q (AO221X1)                      0.0373    0.0722     0.3075 f
  core/fe/pc_gen/bp_fe_bht/n822 (net)           1       2.9856              0.0000     0.3075 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_227__0_/D (DFFX1)              0.0373    0.0000 &   0.3075 f
  data arrival time                                                                    0.3075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4206     0.4206
  clock reconvergence pessimism                                             0.0000     0.4206
  core/fe/pc_gen/bp_fe_bht/mem_reg_227__0_/CLK (DFFX1)                      0.0000     0.4206 r
  library hold time                                                         0.0156     0.4362
  data required time                                                                   0.4362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4362
  data arrival time                                                                   -0.3075
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1287


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_474__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3534/IN5 (AO221X1)                    0.1549    0.0007 @   0.2312 f
  core/fe/pc_gen/bp_fe_bht/U3534/Q (AO221X1)                      0.0368    0.0723     0.3035 f
  core/fe/pc_gen/bp_fe_bht/n1069 (net)          1       2.6551              0.0000     0.3035 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_474__0_/D (DFFX1)              0.0368    0.0000 &   0.3035 f
  data arrival time                                                                    0.3035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_474__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0209     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.3035
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1287


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_228__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4059/IN5 (AO221X1)                    0.1439    0.0041 @   0.2350 f
  core/fe/pc_gen/bp_fe_bht/U4059/Q (AO221X1)                      0.0375    0.0724     0.3074 f
  core/fe/pc_gen/bp_fe_bht/n823 (net)           1       3.0743              0.0000     0.3074 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_228__0_/D (DFFX1)              0.0375    0.0000 &   0.3075 f
  data arrival time                                                                    0.3075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                             0.0000     0.4204
  core/fe/pc_gen/bp_fe_bht/mem_reg_228__0_/CLK (DFFX1)                      0.0000     0.4204 r
  library hold time                                                         0.0156     0.4360
  data required time                                                                   0.4360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4360
  data arrival time                                                                   -0.3075
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1285


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_186__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4149/IN5 (AO221X1)                    0.1357    0.0031 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U4149/Q (AO221X1)                      0.0360    0.0708     0.3062 f
  core/fe/pc_gen/bp_fe_bht/n781 (net)           1       2.6293              0.0000     0.3062 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_186__0_/D (DFFX1)              0.0360    0.0000 &   0.3062 f
  data arrival time                                                                    0.3062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                             0.0000     0.4205
  core/fe/pc_gen/bp_fe_bht/mem_reg_186__0_/CLK (DFFX1)                      0.0000     0.4205 r
  library hold time                                                         0.0142     0.4346
  data required time                                                                   0.4346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4346
  data arrival time                                                                   -0.3062
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1284


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_386__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3722/IN5 (AO221X1)                    0.1423    0.0003 @   0.2307 f
  core/fe/pc_gen/bp_fe_bht/U3722/Q (AO221X1)                      0.0361    0.0712     0.3019 f
  core/fe/pc_gen/bp_fe_bht/n981 (net)           1       2.5760              0.0000     0.3019 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_386__0_/D (DFFX1)              0.0361    0.0000 &   0.3019 f
  data arrival time                                                                    0.3019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  clock reconvergence pessimism                                             0.0000     0.4100
  core/fe/pc_gen/bp_fe_bht/mem_reg_386__0_/CLK (DFFX1)                      0.0000     0.4100 r
  library hold time                                                         0.0203     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.3019
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1284


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_29__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4484/IN5 (AO221X1)                    0.1423    0.0007 @   0.2310 f
  core/fe/pc_gen/bp_fe_bht/U4484/Q (AO221X1)                      0.0363    0.0714     0.3024 f
  core/fe/pc_gen/bp_fe_bht/n624 (net)           1       2.6723              0.0000     0.3024 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_29__0_/D (DFFX1)               0.0363    0.0000 &   0.3024 f
  data arrival time                                                                    0.3024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/fe/pc_gen/bp_fe_bht/mem_reg_29__0_/CLK (DFFX1)                       0.0000     0.4105 r
  library hold time                                                         0.0203     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3024
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1283


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_387__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3720/IN5 (AO221X1)                    0.1423    0.0004 @   0.2307 f
  core/fe/pc_gen/bp_fe_bht/U3720/Q (AO221X1)                      0.0381    0.0728     0.3035 f
  core/fe/pc_gen/bp_fe_bht/n982 (net)           1       3.2886              0.0000     0.3035 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_387__0_/D (DFFX1)              0.0381   -0.0013 &   0.3022 f
  data arrival time                                                                    0.3022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/fe/pc_gen/bp_fe_bht/mem_reg_387__0_/CLK (DFFX1)                      0.0000     0.4106 r
  library hold time                                                         0.0199     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3022
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1283


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_230__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4055/IN5 (AO221X1)                    0.1439    0.0042 @   0.2352 f
  core/fe/pc_gen/bp_fe_bht/U4055/Q (AO221X1)                      0.0390    0.0736     0.3088 f
  core/fe/pc_gen/bp_fe_bht/n825 (net)           1       3.6120              0.0000     0.3088 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_230__0_/D (DFFX1)              0.0390    0.0000 &   0.3088 f
  data arrival time                                                                    0.3088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                             0.0000     0.4218
  core/fe/pc_gen/bp_fe_bht/mem_reg_230__0_/CLK (DFFX1)                      0.0000     0.4218 r
  library hold time                                                         0.0153     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.3088
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1283


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_470__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3542/IN5 (AO221X1)                    0.1549    0.0004 @   0.2310 f
  core/fe/pc_gen/bp_fe_bht/U3542/Q (AO221X1)                      0.0393    0.0743     0.3052 f
  core/fe/pc_gen/bp_fe_bht/n1065 (net)          1       3.5683              0.0000     0.3052 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_470__0_/D (DFFX1)              0.0393   -0.0007 &   0.3046 f
  data arrival time                                                                    0.3046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/fe/pc_gen/bp_fe_bht/mem_reg_470__0_/CLK (DFFX1)                      0.0000     0.4126 r
  library hold time                                                         0.0202     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3046
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1283


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_19__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U4505/IN5 (AO221X1)                    0.1415    0.0012 @   0.2261 f
  core/fe/pc_gen/bp_fe_bht/U4505/Q (AO221X1)                      0.0360    0.0711     0.2973 f
  core/fe/pc_gen/bp_fe_bht/n614 (net)           1       2.5678              0.0000     0.2973 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_19__0_/D (DFFX1)               0.0360    0.0000 &   0.2973 f
  data arrival time                                                                    0.2973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                             0.0000     0.4058
  core/fe/pc_gen/bp_fe_bht/mem_reg_19__0_/CLK (DFFX1)                       0.0000     0.4058 r
  library hold time                                                         0.0197     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.2973
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1282


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_28__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4486/IN5 (AO221X1)                    0.1423    0.0008 @   0.2311 f
  core/fe/pc_gen/bp_fe_bht/U4486/Q (AO221X1)                      0.0381    0.0728     0.3039 f
  core/fe/pc_gen/bp_fe_bht/n623 (net)           1       3.2932              0.0000     0.3039 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_28__0_/D (DFFX1)               0.0381   -0.0016 &   0.3023 f
  data arrival time                                                                    0.3023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/fe/pc_gen/bp_fe_bht/mem_reg_28__0_/CLK (DFFX1)                       0.0000     0.4107 r
  library hold time                                                         0.0199     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3023
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1282


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_80__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U4374/IN5 (AO221X1)                    0.1415    0.0021 @   0.2269 f
  core/fe/pc_gen/bp_fe_bht/U4374/Q (AO221X1)                      0.0352    0.0705     0.2974 f
  core/fe/pc_gen/bp_fe_bht/n675 (net)           1       2.2690              0.0000     0.2974 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_80__0_/D (DFFX1)               0.0352    0.0000 &   0.2974 f
  data arrival time                                                                    0.2974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                             0.0000     0.4057
  core/fe/pc_gen/bp_fe_bht/mem_reg_80__0_/CLK (DFFX1)                       0.0000     0.4057 r
  library hold time                                                         0.0199     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.2974
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1282


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_337__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3827/IN5 (AO221X1)                    0.1423    0.0018 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/U3827/Q (AO221X1)                      0.0354    0.0707     0.3029 f
  core/fe/pc_gen/bp_fe_bht/n932 (net)           1       2.3448              0.0000     0.3029 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_337__0_/D (DFFX1)              0.0354    0.0000 &   0.3029 f
  data arrival time                                                                    0.3029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/fe/pc_gen/bp_fe_bht/mem_reg_337__0_/CLK (DFFX1)                      0.0000     0.4106 r
  library hold time                                                         0.0204     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3029
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1282


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_231__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4053/IN5 (AO221X1)                    0.1439    0.0043 @   0.2352 f
  core/fe/pc_gen/bp_fe_bht/U4053/Q (AO221X1)                      0.0391    0.0736     0.3089 f
  core/fe/pc_gen/bp_fe_bht/n826 (net)           1       3.6366              0.0000     0.3089 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_231__0_/D (DFFX1)              0.0391   -0.0013 &   0.3076 f
  data arrival time                                                                    0.3076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                             0.0000     0.4205
  core/fe/pc_gen/bp_fe_bht/mem_reg_231__0_/CLK (DFFX1)                      0.0000     0.4205 r
  library hold time                                                         0.0152     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.3076
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1282


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U6/IN1 (NOR2X0)                  0.0328    0.0069 @   0.1069 r
  clint/clint_slice/mtimecmp_reg/U6/QN (NOR2X0)                   0.0547    0.0416     0.1485 f
  clint/clint_slice/mtimecmp_reg/n3 (net)       2       6.3101              0.0000     0.1485 f
  clint/clint_slice/mtimecmp_reg/icc_place10/INP (NBUFFX2)        0.0547   -0.0009 &   0.1476 f
  clint/clint_slice/mtimecmp_reg/icc_place10/Z (NBUFFX2)          0.1345    0.1131 @   0.2607 f
  clint/clint_slice/mtimecmp_reg/n15 (net)     28      81.2268              0.0000     0.2607 f
  clint/clint_slice/mtimecmp_reg/U54/IN3 (AO22X1)                 0.1345    0.0037 @   0.2644 f
  clint/clint_slice/mtimecmp_reg/U54/Q (AO22X1)                   0.0342    0.0838     0.3482 f
  clint/clint_slice/mtimecmp_reg/n44 (net)      1       2.9135              0.0000     0.3482 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_21_/D (DFFX1)         0.0342    0.0000 &   0.3482 f
  data arrival time                                                                    0.3482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  clock reconvergence pessimism                                             0.0000     0.4581
  clint/clint_slice/mtimecmp_reg/data_r_reg_21_/CLK (DFFX1)                 0.0000     0.4581 r
  library hold time                                                         0.0182     0.4763
  data required time                                                                   0.4763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4763
  data arrival time                                                                   -0.3482
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1282


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_21__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4500/IN5 (AO221X1)                    0.1423    0.0009 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4500/Q (AO221X1)                      0.0376    0.0724     0.3036 f
  core/fe/pc_gen/bp_fe_bht/n616 (net)           1       3.1074              0.0000     0.3036 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_21__0_/D (DFFX1)               0.0376    0.0000 &   0.3037 f
  data arrival time                                                                    0.3037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_21__0_/CLK (DFFX1)                       0.0000     0.4118 r
  library hold time                                                         0.0200     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.3037
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1282


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_447__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U3592/IN5 (AO221X1)                    0.1357    0.0016 @   0.2338 f
  core/fe/pc_gen/bp_fe_bht/U3592/Q (AO221X1)                      0.0367    0.0714     0.3052 f
  core/fe/pc_gen/bp_fe_bht/n1042 (net)          1       2.8916              0.0000     0.3052 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_447__0_/D (DFFX1)              0.0367    0.0000 &   0.3053 f
  data arrival time                                                                    0.3053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/fe/pc_gen/bp_fe_bht/mem_reg_447__0_/CLK (DFFX1)                      0.0000     0.4126 r
  library hold time                                                         0.0208     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.3053
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1281


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_401__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3690/IN5 (AO221X1)                    0.1415    0.0009 @   0.2257 f
  core/fe/pc_gen/bp_fe_bht/U3690/Q (AO221X1)                      0.0365    0.0715     0.2972 f
  core/fe/pc_gen/bp_fe_bht/n996 (net)           1       2.7269              0.0000     0.2972 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_401__0_/D (DFFX1)              0.0365    0.0000 &   0.2972 f
  data arrival time                                                                    0.2972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                             0.0000     0.4058
  core/fe/pc_gen/bp_fe_bht/mem_reg_401__0_/CLK (DFFX1)                      0.0000     0.4058 r
  library hold time                                                         0.0196     0.4254
  data required time                                                                   0.4254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4254
  data arrival time                                                                   -0.2972
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1281


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_26__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U4490/IN5 (AO221X1)                    0.1415    0.0013 @   0.2261 f
  core/fe/pc_gen/bp_fe_bht/U4490/Q (AO221X1)                      0.0363    0.0713     0.2975 f
  core/fe/pc_gen/bp_fe_bht/n621 (net)           1       2.6644              0.0000     0.2975 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_26__0_/D (DFFX1)               0.0363    0.0000 &   0.2975 f
  data arrival time                                                                    0.2975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/fe/pc_gen/bp_fe_bht/mem_reg_26__0_/CLK (DFFX1)                       0.0000     0.4060 r
  library hold time                                                         0.0196     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.2975
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1281


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_283__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3943/IN5 (AO221X1)                    0.1415    0.0007 @   0.2256 f
  core/fe/pc_gen/bp_fe_bht/U3943/Q (AO221X1)                      0.0361    0.0712     0.2968 f
  core/fe/pc_gen/bp_fe_bht/n878 (net)           1       2.6085              0.0000     0.2968 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_283__0_/D (DFFX1)              0.0361    0.0000 &   0.2968 f
  data arrival time                                                                    0.2968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                             0.0000     0.4052
  core/fe/pc_gen/bp_fe_bht/mem_reg_283__0_/CLK (DFFX1)                      0.0000     0.4052 r
  library hold time                                                         0.0197     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.2968
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1281


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_347__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3804/IN5 (AO221X1)                    0.1423    0.0006 @   0.2310 f
  core/fe/pc_gen/bp_fe_bht/U3804/Q (AO221X1)                      0.0368    0.0717     0.3027 f
  core/fe/pc_gen/bp_fe_bht/n942 (net)           1       2.8219              0.0000     0.3027 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_347__0_/D (DFFX1)              0.0368    0.0000 &   0.3027 f
  data arrival time                                                                    0.3027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/fe/pc_gen/bp_fe_bht/mem_reg_347__0_/CLK (DFFX1)                      0.0000     0.4105 r
  library hold time                                                         0.0201     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3027
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1279


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_490__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1439    0.1171 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      88.4284              0.0000     0.2309 f
  core/fe/pc_gen/bp_fe_bht/U3500/IN5 (AO221X1)                    0.1439    0.0047 @   0.2356 f
  core/fe/pc_gen/bp_fe_bht/U3500/Q (AO221X1)                      0.0372    0.0722     0.3078 f
  core/fe/pc_gen/bp_fe_bht/n1085 (net)          1       2.9663              0.0000     0.3078 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_490__0_/D (DFFX1)              0.0372    0.0000 &   0.3078 f
  data arrival time                                                                    0.3078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                             0.0000     0.4200
  core/fe/pc_gen/bp_fe_bht/mem_reg_490__0_/CLK (DFFX1)                      0.0000     0.4200 r
  library hold time                                                         0.0156     0.4356
  data required time                                                                   0.4356
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4356
  data arrival time                                                                   -0.3078
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1278


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_478__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3525/IN5 (AO221X1)                    0.1549    0.0007 @   0.2312 f
  core/fe/pc_gen/bp_fe_bht/U3525/Q (AO221X1)                      0.0381    0.0734     0.3045 f
  core/fe/pc_gen/bp_fe_bht/n1073 (net)          1       3.1413              0.0000     0.3045 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_478__0_/D (DFFX1)              0.0381    0.0000 &   0.3046 f
  data arrival time                                                                    0.3046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_478__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0205     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3046
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1278


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_253__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4006/IN5 (AO221X1)                    0.1357    0.0029 @   0.2352 f
  core/fe/pc_gen/bp_fe_bht/U4006/Q (AO221X1)                      0.0367    0.0714     0.3066 f
  core/fe/pc_gen/bp_fe_bht/n848 (net)           1       2.8886              0.0000     0.3066 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_253__0_/D (DFFX1)              0.0367    0.0000 &   0.3066 f
  data arrival time                                                                    0.3066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                             0.0000     0.4204
  core/fe/pc_gen/bp_fe_bht/mem_reg_253__0_/CLK (DFFX1)                      0.0000     0.4204 r
  library hold time                                                         0.0140     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.3066
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1278


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_411__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3669/IN5 (AO221X1)                    0.1415    0.0004 @   0.2253 f
  core/fe/pc_gen/bp_fe_bht/U3669/Q (AO221X1)                      0.0371    0.0720     0.2973 f
  core/fe/pc_gen/bp_fe_bht/n1006 (net)          1       2.9431              0.0000     0.2973 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_411__0_/D (DFFX1)              0.0371    0.0000 &   0.2973 f
  data arrival time                                                                    0.2973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                             0.0000     0.4055
  core/fe/pc_gen/bp_fe_bht/mem_reg_411__0_/CLK (DFFX1)                      0.0000     0.4055 r
  library hold time                                                         0.0195     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.2973
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1276


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_24__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U4494/IN5 (AO221X1)                    0.1415    0.0012 @   0.2261 f
  core/fe/pc_gen/bp_fe_bht/U4494/Q (AO221X1)                      0.0367    0.0717     0.2978 f
  core/fe/pc_gen/bp_fe_bht/n619 (net)           1       2.8156              0.0000     0.2978 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_24__0_/D (DFFX1)               0.0367    0.0000 &   0.2978 f
  data arrival time                                                                    0.2978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                             0.0000     0.4058
  core/fe/pc_gen/bp_fe_bht/mem_reg_24__0_/CLK (DFFX1)                       0.0000     0.4058 r
  library hold time                                                         0.0196     0.4254
  data required time                                                                   0.4254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4254
  data arrival time                                                                   -0.2978
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1276


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_404__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3683/IN5 (AO221X1)                    0.1415    0.0019 @   0.2268 f
  core/fe/pc_gen/bp_fe_bht/U3683/Q (AO221X1)                      0.0360    0.0711     0.2979 f
  core/fe/pc_gen/bp_fe_bht/n999 (net)           1       2.5664              0.0000     0.2979 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_404__0_/D (DFFX1)              0.0360    0.0000 &   0.2980 f
  data arrival time                                                                    0.2980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                             0.0000     0.4058
  core/fe/pc_gen/bp_fe_bht/mem_reg_404__0_/CLK (DFFX1)                      0.0000     0.4058 r
  library hold time                                                         0.0197     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.2980
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1276


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_280__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3949/IN5 (AO221X1)                    0.1415    0.0011 @   0.2260 f
  core/fe/pc_gen/bp_fe_bht/U3949/Q (AO221X1)                      0.0369    0.0718     0.2978 f
  core/fe/pc_gen/bp_fe_bht/n875 (net)           1       2.8951              0.0000     0.2978 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_280__0_/D (DFFX1)              0.0369    0.0000 &   0.2979 f
  data arrival time                                                                    0.2979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/fe/pc_gen/bp_fe_bht/mem_reg_280__0_/CLK (DFFX1)                      0.0000     0.4059 r
  library hold time                                                         0.0195     0.4254
  data required time                                                                   0.4254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4254
  data arrival time                                                                   -0.2979
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1275


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_410__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3671/IN5 (AO221X1)                    0.1415    0.0005 @   0.2254 f
  core/fe/pc_gen/bp_fe_bht/U3671/Q (AO221X1)                      0.0371    0.0720     0.2974 f
  core/fe/pc_gen/bp_fe_bht/n1005 (net)          1       2.9622              0.0000     0.2974 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_410__0_/D (DFFX1)              0.0371    0.0000 &   0.2974 f
  data arrival time                                                                    0.2974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                             0.0000     0.4054
  core/fe/pc_gen/bp_fe_bht/mem_reg_410__0_/CLK (DFFX1)                      0.0000     0.4054 r
  library hold time                                                         0.0195     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.2974
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1274


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_195__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4129/IN5 (AO221X1)                    0.1423    0.0003 @   0.2306 f
  core/fe/pc_gen/bp_fe_bht/U4129/Q (AO221X1)                      0.0376    0.0724     0.3030 f
  core/fe/pc_gen/bp_fe_bht/n790 (net)           1       3.1153              0.0000     0.3030 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_195__0_/D (DFFX1)              0.0376    0.0000 &   0.3030 f
  data arrival time                                                                    0.3030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/fe/pc_gen/bp_fe_bht/mem_reg_195__0_/CLK (DFFX1)                      0.0000     0.4104 r
  library hold time                                                         0.0200     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3030
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1274


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2268 f
  clint/resp_buffer/reset_i (net)                      38.2130              0.0000     0.2268 f
  clint/resp_buffer/U9/IN1 (NAND2X0)                              0.2085   -0.0316 &   0.1953 f
  clint/resp_buffer/U9/QN (NAND2X0)                               0.0581    0.0561     0.2513 r
  clint/resp_buffer/n16 (net)                   1       3.0834              0.0000     0.2513 r
  clint/resp_buffer/empty_r_reg/D (DFFX1)                         0.0581    0.0000 &   0.2513 r
  data arrival time                                                                    0.2513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                             0.0000     0.4114
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                                 0.0000     0.4114 r
  library hold time                                                        -0.0327     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.2513
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1273


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_190__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4139/IN5 (AO221X1)                    0.1357    0.0040 @   0.2362 f
  core/fe/pc_gen/bp_fe_bht/U4139/Q (AO221X1)                      0.0357    0.0707     0.3069 f
  core/fe/pc_gen/bp_fe_bht/n785 (net)           1       2.5477              0.0000     0.3069 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_190__0_/D (DFFX1)              0.0357    0.0000 &   0.3069 f
  data arrival time                                                                    0.3069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/fe/pc_gen/bp_fe_bht/mem_reg_190__0_/CLK (DFFX1)                      0.0000     0.4132 r
  library hold time                                                         0.0210     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.3069
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1273


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_281__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3947/IN5 (AO221X1)                    0.1415    0.0010 @   0.2259 f
  core/fe/pc_gen/bp_fe_bht/U3947/Q (AO221X1)                      0.0373    0.0721     0.2981 f
  core/fe/pc_gen/bp_fe_bht/n876 (net)           1       3.0326              0.0000     0.2981 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_281__0_/D (DFFX1)              0.0373    0.0000 &   0.2981 f
  data arrival time                                                                    0.2981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/fe/pc_gen/bp_fe_bht/mem_reg_281__0_/CLK (DFFX1)                      0.0000     0.4059 r
  library hold time                                                         0.0194     0.4253
  data required time                                                                   0.4253
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4253
  data arrival time                                                                   -0.2981
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1272


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_388__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3718/IN5 (AO221X1)                    0.1423    0.0004 @   0.2308 f
  core/fe/pc_gen/bp_fe_bht/U3718/Q (AO221X1)                      0.0377    0.0725     0.3033 f
  core/fe/pc_gen/bp_fe_bht/n983 (net)           1       3.1683              0.0000     0.3033 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_388__0_/D (DFFX1)              0.0377    0.0000 &   0.3033 f
  data arrival time                                                                    0.3033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/fe/pc_gen/bp_fe_bht/mem_reg_388__0_/CLK (DFFX1)                      0.0000     0.4105 r
  library hold time                                                         0.0200     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3033
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1272


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_389__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3716/IN5 (AO221X1)                    0.1423    0.0017 @   0.2321 f
  core/fe/pc_gen/bp_fe_bht/U3716/Q (AO221X1)                      0.0365    0.0715     0.3036 f
  core/fe/pc_gen/bp_fe_bht/n984 (net)           1       2.7201              0.0000     0.3036 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_389__0_/D (DFFX1)              0.0365    0.0000 &   0.3036 f
  data arrival time                                                                    0.3036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                             0.0000     0.4105
  core/fe/pc_gen/bp_fe_bht/mem_reg_389__0_/CLK (DFFX1)                      0.0000     0.4105 r
  library hold time                                                         0.0203     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3036
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1272


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_254__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4004/IN5 (AO221X1)                    0.1357    0.0028 @   0.2350 f
  core/fe/pc_gen/bp_fe_bht/U4004/Q (AO221X1)                      0.0368    0.0715     0.3065 f
  core/fe/pc_gen/bp_fe_bht/n849 (net)           1       2.9363              0.0000     0.3065 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_254__0_/D (DFFX1)              0.0368    0.0000 &   0.3065 f
  data arrival time                                                                    0.3065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                             0.0000     0.4129
  core/fe/pc_gen/bp_fe_bht/mem_reg_254__0_/CLK (DFFX1)                      0.0000     0.4129 r
  library hold time                                                         0.0208     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.3065
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1271


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_338__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3824/IN5 (AO221X1)                    0.1423    0.0019 @   0.2323 f
  core/fe/pc_gen/bp_fe_bht/U3824/Q (AO221X1)                      0.0369    0.0718     0.3041 f
  core/fe/pc_gen/bp_fe_bht/n933 (net)           1       2.8630              0.0000     0.3041 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_338__0_/D (DFFX1)              0.0369    0.0000 &   0.3041 f
  data arrival time                                                                    0.3041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/fe/pc_gen/bp_fe_bht/mem_reg_338__0_/CLK (DFFX1)                      0.0000     0.4111 r
  library hold time                                                         0.0201     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3041
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1271


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_184__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4153/IN5 (AO221X1)                    0.1357    0.0040 @   0.2362 f
  core/fe/pc_gen/bp_fe_bht/U4153/Q (AO221X1)                      0.0359    0.0708     0.3070 f
  core/fe/pc_gen/bp_fe_bht/n779 (net)           1       2.5936              0.0000     0.3070 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_184__0_/D (DFFX1)              0.0359    0.0000 &   0.3070 f
  data arrival time                                                                    0.3070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/fe/pc_gen/bp_fe_bht/mem_reg_184__0_/CLK (DFFX1)                      0.0000     0.4131 r
  library hold time                                                         0.0210     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.3070
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1271


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_192__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4135/IN5 (AO221X1)                    0.1423    0.0016 @   0.2320 f
  core/fe/pc_gen/bp_fe_bht/U4135/Q (AO221X1)                      0.0368    0.0717     0.3037 f
  core/fe/pc_gen/bp_fe_bht/n787 (net)           1       2.8222              0.0000     0.3037 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_192__0_/D (DFFX1)              0.0368    0.0000 &   0.3038 f
  data arrival time                                                                    0.3038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/fe/pc_gen/bp_fe_bht/mem_reg_192__0_/CLK (DFFX1)                      0.0000     0.4106 r
  library hold time                                                         0.0201     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3038
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1270


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_446__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U3594/IN5 (AO221X1)                    0.1357    0.0018 @   0.2340 f
  core/fe/pc_gen/bp_fe_bht/U3594/Q (AO221X1)                      0.0380    0.0724     0.3064 f
  core/fe/pc_gen/bp_fe_bht/n1041 (net)          1       3.3425              0.0000     0.3064 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_446__0_/D (DFFX1)              0.0380    0.0000 &   0.3064 f
  data arrival time                                                                    0.3064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  clock reconvergence pessimism                                             0.0000     0.4129
  core/fe/pc_gen/bp_fe_bht/mem_reg_446__0_/CLK (DFFX1)                      0.0000     0.4129 r
  library hold time                                                         0.0205     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.3064
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1270


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_248__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4016/IN5 (AO221X1)                    0.1357    0.0033 @   0.2355 f
  core/fe/pc_gen/bp_fe_bht/U4016/Q (AO221X1)                      0.0365    0.0712     0.3068 f
  core/fe/pc_gen/bp_fe_bht/n843 (net)           1       2.8140              0.0000     0.3068 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_248__0_/D (DFFX1)              0.0365    0.0000 &   0.3068 f
  data arrival time                                                                    0.3068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  clock reconvergence pessimism                                             0.0000     0.4197
  core/fe/pc_gen/bp_fe_bht/mem_reg_248__0_/CLK (DFFX1)                      0.0000     0.4197 r
  library hold time                                                         0.0140     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.3068
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1269


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_400__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3692/IN5 (AO221X1)                    0.1415    0.0020 @   0.2269 f
  core/fe/pc_gen/bp_fe_bht/U3692/Q (AO221X1)                      0.0375    0.0723     0.2992 f
  core/fe/pc_gen/bp_fe_bht/n995 (net)           1       3.0944              0.0000     0.2992 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_400__0_/D (DFFX1)              0.0375   -0.0006 &   0.2986 f
  data arrival time                                                                    0.2986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4061     0.4061
  clock reconvergence pessimism                                             0.0000     0.4061
  core/fe/pc_gen/bp_fe_bht/mem_reg_400__0_/CLK (DFFX1)                      0.0000     0.4061 r
  library hold time                                                         0.0194     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.2986
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1269


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_391__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3712/IN5 (AO221X1)                    0.1423    0.0014 @   0.2318 f
  core/fe/pc_gen/bp_fe_bht/U3712/Q (AO221X1)                      0.0372    0.0721     0.3038 f
  core/fe/pc_gen/bp_fe_bht/n986 (net)           1       2.9646              0.0000     0.3038 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_391__0_/D (DFFX1)              0.0372    0.0000 &   0.3039 f
  data arrival time                                                                    0.3039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/fe/pc_gen/bp_fe_bht/mem_reg_391__0_/CLK (DFFX1)                      0.0000     0.4107 r
  library hold time                                                         0.0201     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3039
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1269


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_187__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4147/IN5 (AO221X1)                    0.1357    0.0030 @   0.2353 f
  core/fe/pc_gen/bp_fe_bht/U4147/Q (AO221X1)                      0.0369    0.0715     0.3068 f
  core/fe/pc_gen/bp_fe_bht/n782 (net)           1       2.9454              0.0000     0.3068 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_187__0_/D (DFFX1)              0.0369    0.0000 &   0.3068 f
  data arrival time                                                                    0.3068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  clock reconvergence pessimism                                             0.0000     0.4197
  core/fe/pc_gen/bp_fe_bht/mem_reg_187__0_/CLK (DFFX1)                      0.0000     0.4197 r
  library hold time                                                         0.0140     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.3068
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1269


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2268 f
  clint/cmd_buffer/reset_i (net)                       38.2130              0.0000     0.2268 f
  clint/cmd_buffer/U15/IN5 (OA221X1)                              0.2085   -0.0326 &   0.1943 f
  clint/cmd_buffer/U15/Q (OA221X1)                                0.0353    0.1101     0.3044 f
  clint/cmd_buffer/n8 (net)                     1       2.5045              0.0000     0.3044 f
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                           0.0353    0.0000 &   0.3044 f
  data arrival time                                                                    0.3044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  clock reconvergence pessimism                                             0.0000     0.4146
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                                   0.0000     0.4146 r
  library hold time                                                         0.0166     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3044
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1268


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_198__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4123/IN5 (AO221X1)                    0.1423    0.0016 @   0.2320 f
  core/fe/pc_gen/bp_fe_bht/U4123/Q (AO221X1)                      0.0370    0.0719     0.3039 f
  core/fe/pc_gen/bp_fe_bht/n793 (net)           1       2.9047              0.0000     0.3039 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_198__0_/D (DFFX1)              0.0370    0.0000 &   0.3039 f
  data arrival time                                                                    0.3039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/fe/pc_gen/bp_fe_bht/mem_reg_198__0_/CLK (DFFX1)                      0.0000     0.4106 r
  library hold time                                                         0.0201     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3039
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1268


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_84__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U4366/IN5 (AO221X1)                    0.1415    0.0020 @   0.2269 f
  core/fe/pc_gen/bp_fe_bht/U4366/Q (AO221X1)                      0.0368    0.0718     0.2986 f
  core/fe/pc_gen/bp_fe_bht/n679 (net)           1       2.8652              0.0000     0.2986 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_84__0_/D (DFFX1)               0.0368   -0.0005 &   0.2982 f
  data arrival time                                                                    0.2982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                             0.0000     0.4054
  core/fe/pc_gen/bp_fe_bht/mem_reg_84__0_/CLK (DFFX1)                       0.0000     0.4054 r
  library hold time                                                         0.0195     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.2982
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1267


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_282__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3945/IN5 (AO221X1)                    0.1415    0.0012 @   0.2261 f
  core/fe/pc_gen/bp_fe_bht/U3945/Q (AO221X1)                      0.0373    0.0721     0.2982 f
  core/fe/pc_gen/bp_fe_bht/n877 (net)           1       3.0321              0.0000     0.2982 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_282__0_/D (DFFX1)              0.0373    0.0000 &   0.2983 f
  data arrival time                                                                    0.2983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                             0.0000     0.4055
  core/fe/pc_gen/bp_fe_bht/mem_reg_282__0_/CLK (DFFX1)                      0.0000     0.4055 r
  library hold time                                                         0.0195     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.2983
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1267


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_120__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4289/IN5 (AO221X1)                    0.1357    0.0040 @   0.2362 f
  core/fe/pc_gen/bp_fe_bht/U4289/Q (AO221X1)                      0.0364    0.0712     0.3074 f
  core/fe/pc_gen/bp_fe_bht/n715 (net)           1       2.7740              0.0000     0.3074 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_120__0_/D (DFFX1)              0.0364    0.0000 &   0.3074 f
  data arrival time                                                                    0.3074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/fe/pc_gen/bp_fe_bht/mem_reg_120__0_/CLK (DFFX1)                      0.0000     0.4131 r
  library hold time                                                         0.0209     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.3074
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1266


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_373__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3749/IN5 (AO221X1)                    0.1281    0.0026 @   0.2264 f
  core/fe/pc_gen/bp_fe_bht/U3749/Q (AO221X1)                      0.0361    0.0706     0.2970 f
  core/fe/pc_gen/bp_fe_bht/n968 (net)           1       2.7663              0.0000     0.2970 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_373__0_/D (DFFX1)              0.0361    0.0000 &   0.2971 f
  data arrival time                                                                    0.2971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  clock reconvergence pessimism                                             0.0000     0.4040
  core/fe/pc_gen/bp_fe_bht/mem_reg_373__0_/CLK (DFFX1)                      0.0000     0.4040 r
  library hold time                                                         0.0197     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.2971
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1266


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_185__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4151/IN5 (AO221X1)                    0.1357    0.0038 @   0.2361 f
  core/fe/pc_gen/bp_fe_bht/U4151/Q (AO221X1)                      0.0370    0.0717     0.3077 f
  core/fe/pc_gen/bp_fe_bht/n780 (net)           1       3.0009              0.0000     0.3077 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_185__0_/D (DFFX1)              0.0370    0.0000 &   0.3077 f
  data arrival time                                                                    0.3077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/fe/pc_gen/bp_fe_bht/mem_reg_185__0_/CLK (DFFX1)                      0.0000     0.4133 r
  library hold time                                                         0.0208     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.3077
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1263


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_406__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3679/IN5 (AO221X1)                    0.1415    0.0019 @   0.2268 f
  core/fe/pc_gen/bp_fe_bht/U3679/Q (AO221X1)                      0.0371    0.0720     0.2988 f
  core/fe/pc_gen/bp_fe_bht/n1001 (net)          1       2.9498              0.0000     0.2988 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_406__0_/D (DFFX1)              0.0371    0.0000 &   0.2988 f
  data arrival time                                                                    0.2988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                             0.0000     0.4056
  core/fe/pc_gen/bp_fe_bht/mem_reg_406__0_/CLK (DFFX1)                      0.0000     0.4056 r
  library hold time                                                         0.0195     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.2988
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1263


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_82__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U4370/IN5 (AO221X1)                    0.1415    0.0021 @   0.2269 f
  core/fe/pc_gen/bp_fe_bht/U4370/Q (AO221X1)                      0.0373    0.0721     0.2991 f
  core/fe/pc_gen/bp_fe_bht/n677 (net)           1       3.0321              0.0000     0.2991 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_82__0_/D (DFFX1)               0.0373    0.0000 &   0.2991 f
  data arrival time                                                                    0.2991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/fe/pc_gen/bp_fe_bht/mem_reg_82__0_/CLK (DFFX1)                       0.0000     0.4059 r
  library hold time                                                         0.0195     0.4254
  data required time                                                                   0.4254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4254
  data arrival time                                                                   -0.2991
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1263


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_403__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3686/IN5 (AO221X1)                    0.1415    0.0020 @   0.2269 f
  core/fe/pc_gen/bp_fe_bht/U3686/Q (AO221X1)                      0.0374    0.0722     0.2991 f
  core/fe/pc_gen/bp_fe_bht/n998 (net)           1       3.0468              0.0000     0.2991 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_403__0_/D (DFFX1)              0.0374    0.0000 &   0.2991 f
  data arrival time                                                                    0.2991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                             0.0000     0.4058
  core/fe/pc_gen/bp_fe_bht/mem_reg_403__0_/CLK (DFFX1)                      0.0000     0.4058 r
  library hold time                                                         0.0194     0.4253
  data required time                                                                   0.4253
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4253
  data arrival time                                                                   -0.2991
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1262


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_336__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3829/IN5 (AO221X1)                    0.1423    0.0019 @   0.2323 f
  core/fe/pc_gen/bp_fe_bht/U3829/Q (AO221X1)                      0.0374    0.0722     0.3045 f
  core/fe/pc_gen/bp_fe_bht/n931 (net)           1       3.0457              0.0000     0.3045 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_336__0_/D (DFFX1)              0.0374    0.0000 &   0.3045 f
  data arrival time                                                                    0.3045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/fe/pc_gen/bp_fe_bht/mem_reg_336__0_/CLK (DFFX1)                      0.0000     0.4106 r
  library hold time                                                         0.0200     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3045
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1261


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_188__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4143/IN5 (AO221X1)                    0.1357    0.0040 @   0.2362 f
  core/fe/pc_gen/bp_fe_bht/U4143/Q (AO221X1)                      0.0370    0.0717     0.3079 f
  core/fe/pc_gen/bp_fe_bht/n783 (net)           1       3.0109              0.0000     0.3079 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_188__0_/D (DFFX1)              0.0370    0.0000 &   0.3079 f
  data arrival time                                                                    0.3079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/fe/pc_gen/bp_fe_bht/mem_reg_188__0_/CLK (DFFX1)                      0.0000     0.4132 r
  library hold time                                                         0.0207     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.3079
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1260


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_249__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4014/IN5 (AO221X1)                    0.1357    0.0032 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U4014/Q (AO221X1)                      0.0376    0.0721     0.3075 f
  core/fe/pc_gen/bp_fe_bht/n844 (net)           1       3.1983              0.0000     0.3075 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_249__0_/D (DFFX1)              0.0376    0.0000 &   0.3075 f
  data arrival time                                                                    0.3075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4196     0.4196
  clock reconvergence pessimism                                             0.0000     0.4196
  core/fe/pc_gen/bp_fe_bht/mem_reg_249__0_/CLK (DFFX1)                      0.0000     0.4196 r
  library hold time                                                         0.0138     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3075
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1258


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_81__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U4372/IN5 (AO221X1)                    0.1415    0.0021 @   0.2269 f
  core/fe/pc_gen/bp_fe_bht/U4372/Q (AO221X1)                      0.0376    0.0724     0.2993 f
  core/fe/pc_gen/bp_fe_bht/n676 (net)           1       3.1423              0.0000     0.2993 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_81__0_/D (DFFX1)               0.0376    0.0000 &   0.2994 f
  data arrival time                                                                    0.2994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                             0.0000     0.4057
  core/fe/pc_gen/bp_fe_bht/mem_reg_81__0_/CLK (DFFX1)                       0.0000     0.4057 r
  library hold time                                                         0.0194     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.2994
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1257


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_85__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U4364/IN5 (AO221X1)                    0.1415    0.0020 @   0.2269 f
  core/fe/pc_gen/bp_fe_bht/U4364/Q (AO221X1)                      0.0378    0.0725     0.2994 f
  core/fe/pc_gen/bp_fe_bht/n680 (net)           1       3.2050              0.0000     0.2994 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_85__0_/D (DFFX1)               0.0378    0.0000 &   0.2995 f
  data arrival time                                                                    0.2995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                             0.0000     0.4058
  core/fe/pc_gen/bp_fe_bht/mem_reg_85__0_/CLK (DFFX1)                       0.0000     0.4058 r
  library hold time                                                         0.0193     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.2995
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1256


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_189__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4141/IN5 (AO221X1)                    0.1357    0.0036 @   0.2358 f
  core/fe/pc_gen/bp_fe_bht/U4141/Q (AO221X1)                      0.0378    0.0723     0.3081 f
  core/fe/pc_gen/bp_fe_bht/n784 (net)           1       3.2756              0.0000     0.3081 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_189__0_/D (DFFX1)              0.0378    0.0000 &   0.3081 f
  data arrival time                                                                    0.3081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4199     0.4199
  clock reconvergence pessimism                                             0.0000     0.4199
  core/fe/pc_gen/bp_fe_bht/mem_reg_189__0_/CLK (DFFX1)                      0.0000     0.4199 r
  library hold time                                                         0.0137     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.3081
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1255


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_405__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3681/IN5 (AO221X1)                    0.1415    0.0018 @   0.2267 f
  core/fe/pc_gen/bp_fe_bht/U3681/Q (AO221X1)                      0.0380    0.0726     0.2994 f
  core/fe/pc_gen/bp_fe_bht/n1000 (net)          1       3.2573              0.0000     0.2994 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_405__0_/D (DFFX1)              0.0380    0.0000 &   0.2994 f
  data arrival time                                                                    0.2994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                             0.0000     0.4056
  core/fe/pc_gen/bp_fe_bht/mem_reg_405__0_/CLK (DFFX1)                      0.0000     0.4056 r
  library hold time                                                         0.0193     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.2994
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1255


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_199__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4121/IN5 (AO221X1)                    0.1423    0.0016 @   0.2320 f
  core/fe/pc_gen/bp_fe_bht/U4121/Q (AO221X1)                      0.0383    0.0730     0.3050 f
  core/fe/pc_gen/bp_fe_bht/n794 (net)           1       3.3808              0.0000     0.3050 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_199__0_/D (DFFX1)              0.0383    0.0000 &   0.3050 f
  data arrival time                                                                    0.3050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/fe/pc_gen/bp_fe_bht/mem_reg_199__0_/CLK (DFFX1)                      0.0000     0.4106 r
  library hold time                                                         0.0198     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.3050
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1254


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_402__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0438    0.0074 @   0.1074 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1415    0.1174 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      89.3275              0.0000     0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3688/IN5 (AO221X1)                    0.1415    0.0016 @   0.2265 f
  core/fe/pc_gen/bp_fe_bht/U3688/Q (AO221X1)                      0.0377    0.0724     0.2989 f
  core/fe/pc_gen/bp_fe_bht/n997 (net)           1       3.1600              0.0000     0.2989 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_402__0_/D (DFFX1)              0.0377    0.0000 &   0.2989 f
  data arrival time                                                                    0.2989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                             0.0000     0.4050
  core/fe/pc_gen/bp_fe_bht/mem_reg_402__0_/CLK (DFFX1)                      0.0000     0.4050 r
  library hold time                                                         0.0193     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.2989
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1254


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_191__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4137/IN5 (AO221X1)                    0.1357    0.0039 @   0.2361 f
  core/fe/pc_gen/bp_fe_bht/U4137/Q (AO221X1)                      0.0389    0.0732     0.3093 f
  core/fe/pc_gen/bp_fe_bht/n786 (net)           1       3.6877              0.0000     0.3093 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_191__0_/D (DFFX1)              0.0389   -0.0010 &   0.3083 f
  data arrival time                                                                    0.3083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/fe/pc_gen/bp_fe_bht/mem_reg_191__0_/CLK (DFFX1)                      0.0000     0.4133 r
  library hold time                                                         0.0203     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.3083
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1253


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_74__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4387/IN5 (AO221X1)                    0.1534    0.0031 @   0.2404 f
  core/fe/pc_gen/bp_fe_bht/U4387/Q (AO221X1)                      0.0367    0.0722     0.3126 f
  core/fe/pc_gen/bp_fe_bht/n669 (net)           1       2.6434              0.0000     0.3126 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_74__0_/D (DFFX1)               0.0367    0.0000 &   0.3126 f
  data arrival time                                                                    0.3126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_74__0_/CLK (DFFX1)                       0.0000     0.4220 r
  library hold time                                                         0.0158     0.4378
  data required time                                                                   0.4378
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4378
  data arrival time                                                                   -0.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1251


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_346__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3806/IN5 (AO221X1)                    0.1423    0.0008 @   0.2312 f
  core/fe/pc_gen/bp_fe_bht/U3806/Q (AO221X1)                      0.0400    0.0742     0.3054 f
  core/fe/pc_gen/bp_fe_bht/n941 (net)           1       3.9601              0.0000     0.3054 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_346__0_/D (DFFX1)              0.0400    0.0001 &   0.3055 f
  data arrival time                                                                    0.3055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/fe/pc_gen/bp_fe_bht/mem_reg_346__0_/CLK (DFFX1)                      0.0000     0.4108 r
  library hold time                                                         0.0195     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.3055
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1249


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_88__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4358/IN5 (AO221X1)                    0.1549    0.0040 @   0.2345 f
  core/fe/pc_gen/bp_fe_bht/U4358/Q (AO221X1)                      0.0361    0.0717     0.3063 f
  core/fe/pc_gen/bp_fe_bht/n683 (net)           1       2.4067              0.0000     0.3063 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_88__0_/D (DFFX1)               0.0361    0.0000 &   0.3063 f
  data arrival time                                                                    0.3063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_88__0_/CLK (DFFX1)                       0.0000     0.4093 r
  library hold time                                                         0.0209     0.4302
  data required time                                                                   0.4302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4302
  data arrival time                                                                   -0.3063
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1240


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_250__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0627    0.0154 @   0.1154 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1357    0.1168 @   0.2322 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.4074              0.0000     0.2322 f
  core/fe/pc_gen/bp_fe_bht/U4012/IN5 (AO221X1)                    0.1357    0.0031 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U4012/Q (AO221X1)                      0.0402    0.0742     0.3095 f
  core/fe/pc_gen/bp_fe_bht/n845 (net)           1       4.1467              0.0000     0.3095 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_250__0_/D (DFFX1)              0.0402    0.0001 &   0.3096 f
  data arrival time                                                                    0.3096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4203     0.4203
  clock reconvergence pessimism                                             0.0000     0.4203
  core/fe/pc_gen/bp_fe_bht/mem_reg_250__0_/CLK (DFFX1)                      0.0000     0.4203 r
  library hold time                                                         0.0131     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.3096
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1239


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_395__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U3702/IN5 (AO221X1)                    0.1534    0.0032 @   0.2405 f
  core/fe/pc_gen/bp_fe_bht/U3702/Q (AO221X1)                      0.0380    0.0732     0.3136 f
  core/fe/pc_gen/bp_fe_bht/n990 (net)           1       3.1170              0.0000     0.3136 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_395__0_/D (DFFX1)              0.0380    0.0000 &   0.3137 f
  data arrival time                                                                    0.3137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_395__0_/CLK (DFFX1)                      0.0000     0.4220 r
  library hold time                                                         0.0155     0.4375
  data required time                                                                   0.4375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4375
  data arrival time                                                                   -0.3137
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1238


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_72__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4392/IN5 (AO221X1)                    0.1534    0.0033 @   0.2406 f
  core/fe/pc_gen/bp_fe_bht/U4392/Q (AO221X1)                      0.0376    0.0729     0.3135 f
  core/fe/pc_gen/bp_fe_bht/n667 (net)           1       2.9834              0.0000     0.3135 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_72__0_/D (DFFX1)               0.0376    0.0000 &   0.3136 f
  data arrival time                                                                    0.3136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                             0.0000     0.4216
  core/fe/pc_gen/bp_fe_bht/mem_reg_72__0_/CLK (DFFX1)                       0.0000     0.4216 r
  library hold time                                                         0.0155     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.3136
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1236


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_216__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4084/IN5 (AO221X1)                    0.1549    0.0040 @   0.2346 f
  core/fe/pc_gen/bp_fe_bht/U4084/Q (AO221X1)                      0.0364    0.0720     0.3065 f
  core/fe/pc_gen/bp_fe_bht/n811 (net)           1       2.5160              0.0000     0.3065 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_216__0_/D (DFFX1)              0.0364    0.0000 &   0.3065 f
  data arrival time                                                                    0.3065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/fe/pc_gen/bp_fe_bht/mem_reg_216__0_/CLK (DFFX1)                      0.0000     0.4092 r
  library hold time                                                         0.0209     0.4301
  data required time                                                                   0.4301
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4301
  data arrival time                                                                   -0.3065
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1236


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_415__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3661/IN5 (AO221X1)                    0.1549    0.0031 @   0.2336 f
  core/fe/pc_gen/bp_fe_bht/U3661/Q (AO221X1)                      0.0384    0.0736     0.3072 f
  core/fe/pc_gen/bp_fe_bht/n1010 (net)          1       3.2511              0.0000     0.3072 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_415__0_/D (DFFX1)              0.0384    0.0000 &   0.3072 f
  data arrival time                                                                    0.3072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/fe/pc_gen/bp_fe_bht/mem_reg_415__0_/CLK (DFFX1)                      0.0000     0.4103 r
  library hold time                                                         0.0204     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3072
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1235


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_75__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4385/IN5 (AO221X1)                    0.1534    0.0032 @   0.2405 f
  core/fe/pc_gen/bp_fe_bht/U4385/Q (AO221X1)                      0.0383    0.0734     0.3139 f
  core/fe/pc_gen/bp_fe_bht/n670 (net)           1       3.2076              0.0000     0.3139 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_75__0_/D (DFFX1)               0.0383    0.0000 &   0.3139 f
  data arrival time                                                                    0.3139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_75__0_/CLK (DFFX1)                       0.0000     0.4220 r
  library hold time                                                         0.0154     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.3139
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1235


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mipi_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                           0.0000     0.2268 f
  clint/clint_slice/reset_i (net)                      38.2130              0.0000     0.2268 f
  clint/clint_slice/mipi_reg/reset_i (bsg_dff_reset_en_width_p1_7)          0.0000     0.2268 f
  clint/clint_slice/mipi_reg/reset_i (net)             38.2130              0.0000     0.2268 f
  clint/clint_slice/mipi_reg/U5/IN5 (OA221X1)                     0.2085   -0.0308 &   0.1960 f
  clint/clint_slice/mipi_reg/U5/Q (OA221X1)                       0.0351    0.1100     0.3060 f
  clint/clint_slice/mipi_reg/n2 (net)           1       2.4509              0.0000     0.3060 f
  clint/clint_slice/mipi_reg/data_r_reg_0_/D (DFFX1)              0.0351    0.0000 &   0.3060 f
  data arrival time                                                                    0.3060

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  clint/clint_slice/mipi_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0168     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.3060
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1234


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_499__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3480/IN5 (AO221X1)                    0.1325    0.0005 @   0.2275 f
  core/fe/pc_gen/bp_fe_bht/U3480/Q (AO221X1)                      0.0369    0.0715     0.2990 f
  core/fe/pc_gen/bp_fe_bht/n1094 (net)          1       3.0207              0.0000     0.2990 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_499__0_/D (DFFX1)              0.0369    0.0000 &   0.2990 f
  data arrival time                                                                    0.2990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  clock reconvergence pessimism                                             0.0000     0.4029
  core/fe/pc_gen/bp_fe_bht/mem_reg_499__0_/CLK (DFFX1)                      0.0000     0.4029 r
  library hold time                                                         0.0195     0.4223
  data required time                                                                   0.4223
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4223
  data arrival time                                                                   -0.2990
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1233


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_90__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4354/IN5 (AO221X1)                    0.1549    0.0036 @   0.2342 f
  core/fe/pc_gen/bp_fe_bht/U4354/Q (AO221X1)                      0.0372    0.0726     0.3067 f
  core/fe/pc_gen/bp_fe_bht/n685 (net)           1       2.7950              0.0000     0.3067 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_90__0_/D (DFFX1)               0.0372    0.0000 &   0.3068 f
  data arrival time                                                                    0.3068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_90__0_/CLK (DFFX1)                       0.0000     0.4093 r
  library hold time                                                         0.0207     0.4300
  data required time                                                                   0.4300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4300
  data arrival time                                                                   -0.3068
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1233


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_73__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0484    0.0144 @   0.1144 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1534    0.1229 @   0.2373 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.8724              0.0000     0.2373 f
  core/fe/pc_gen/bp_fe_bht/U4390/IN5 (AO221X1)                    0.1534    0.0039 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4390/Q (AO221X1)                      0.0375    0.0728     0.3140 f
  core/fe/pc_gen/bp_fe_bht/n668 (net)           1       2.9526              0.0000     0.3140 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_73__0_/D (DFFX1)               0.0375    0.0000 &   0.3140 f
  data arrival time                                                                    0.3140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                             0.0000     0.4216
  core/fe/pc_gen/bp_fe_bht/mem_reg_73__0_/CLK (DFFX1)                       0.0000     0.4216 r
  library hold time                                                         0.0156     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.3140
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1232


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_359__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3778/IN5 (AO221X1)                    0.1325    0.0003 @   0.2272 f
  core/fe/pc_gen/bp_fe_bht/U3778/Q (AO221X1)                      0.0372    0.0717     0.2989 f
  core/fe/pc_gen/bp_fe_bht/n954 (net)           1       3.1023              0.0000     0.2989 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_359__0_/D (DFFX1)              0.0372    0.0000 &   0.2989 f
  data arrival time                                                                    0.2989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  clock reconvergence pessimism                                             0.0000     0.4026
  core/fe/pc_gen/bp_fe_bht/mem_reg_359__0_/CLK (DFFX1)                      0.0000     0.4026 r
  library hold time                                                         0.0194     0.4220
  data required time                                                                   0.4220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4220
  data arrival time                                                                   -0.2989
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1231


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_358__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3780/IN5 (AO221X1)                    0.1325    0.0002 @   0.2272 f
  core/fe/pc_gen/bp_fe_bht/U3780/Q (AO221X1)                      0.0373    0.0718     0.2989 f
  core/fe/pc_gen/bp_fe_bht/n953 (net)           1       3.1588              0.0000     0.2989 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_358__0_/D (DFFX1)              0.0373    0.0000 &   0.2990 f
  data arrival time                                                                    0.2990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  clock reconvergence pessimism                                             0.0000     0.4026
  core/fe/pc_gen/bp_fe_bht/mem_reg_358__0_/CLK (DFFX1)                      0.0000     0.4026 r
  library hold time                                                         0.0194     0.4220
  data required time                                                                   0.4220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4220
  data arrival time                                                                   -0.2990
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1230


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_498__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3482/IN5 (AO221X1)                    0.1325    0.0005 @   0.2274 f
  core/fe/pc_gen/bp_fe_bht/U3482/Q (AO221X1)                      0.0373    0.0718     0.2992 f
  core/fe/pc_gen/bp_fe_bht/n1093 (net)          1       3.1535              0.0000     0.2992 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_498__0_/D (DFFX1)              0.0373    0.0000 &   0.2992 f
  data arrival time                                                                    0.2992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  clock reconvergence pessimism                                             0.0000     0.4029
  core/fe/pc_gen/bp_fe_bht/mem_reg_498__0_/CLK (DFFX1)                      0.0000     0.4029 r
  library hold time                                                         0.0194     0.4222
  data required time                                                                   0.4222
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4222
  data arrival time                                                                   -0.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1230


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_39__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U4462/IN5 (AO221X1)                    0.1325    0.0004 @   0.2273 f
  core/fe/pc_gen/bp_fe_bht/U4462/Q (AO221X1)                      0.0374    0.0718     0.2992 f
  core/fe/pc_gen/bp_fe_bht/n634 (net)           1       3.1835              0.0000     0.2992 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_39__0_/D (DFFX1)               0.0374    0.0000 &   0.2992 f
  data arrival time                                                                    0.2992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  clock reconvergence pessimism                                             0.0000     0.4026
  core/fe/pc_gen/bp_fe_bht/mem_reg_39__0_/CLK (DFFX1)                       0.0000     0.4026 r
  library hold time                                                         0.0194     0.4220
  data required time                                                                   0.4220
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4220
  data arrival time                                                                   -0.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1228


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_501__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3474/IN5 (AO221X1)                    0.1325    0.0004 @   0.2274 f
  core/fe/pc_gen/bp_fe_bht/U3474/Q (AO221X1)                      0.0384    0.0726     0.3000 f
  core/fe/pc_gen/bp_fe_bht/n1096 (net)          1       3.5385              0.0000     0.3000 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_501__0_/D (DFFX1)              0.0384   -0.0009 &   0.2991 f
  data arrival time                                                                    0.2991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  clock reconvergence pessimism                                             0.0000     0.4026
  core/fe/pc_gen/bp_fe_bht/mem_reg_501__0_/CLK (DFFX1)                      0.0000     0.4026 r
  library hold time                                                         0.0191     0.4217
  data required time                                                                   0.4217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4217
  data arrival time                                                                   -0.2991
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1226


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_38__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U4464/IN5 (AO221X1)                    0.1325    0.0004 @   0.2273 f
  core/fe/pc_gen/bp_fe_bht/U4464/Q (AO221X1)                      0.0376    0.0720     0.2993 f
  core/fe/pc_gen/bp_fe_bht/n633 (net)           1       3.2654              0.0000     0.2993 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_38__0_/D (DFFX1)               0.0376    0.0000 &   0.2994 f
  data arrival time                                                                    0.2994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  clock reconvergence pessimism                                             0.0000     0.4026
  core/fe/pc_gen/bp_fe_bht/mem_reg_38__0_/CLK (DFFX1)                       0.0000     0.4026 r
  library hold time                                                         0.0193     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.2994
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1225


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_503__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3470/IN5 (AO221X1)                    0.1325    0.0012 @   0.2282 f
  core/fe/pc_gen/bp_fe_bht/U3470/Q (AO221X1)                      0.0365    0.0712     0.2994 f
  core/fe/pc_gen/bp_fe_bht/n1098 (net)          1       2.8813              0.0000     0.2994 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_503__0_/D (DFFX1)              0.0365    0.0000 &   0.2994 f
  data arrival time                                                                    0.2994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4022     0.4022
  clock reconvergence pessimism                                             0.0000     0.4022
  core/fe/pc_gen/bp_fe_bht/mem_reg_503__0_/CLK (DFFX1)                      0.0000     0.4022 r
  library hold time                                                         0.0195     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.2994
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1224


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_365__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3766/IN5 (AO221X1)                    0.1619    0.0002 @   0.2427 f
  core/fe/pc_gen/bp_fe_bht/U3766/Q (AO221X1)                      0.0364    0.0723     0.3150 f
  core/fe/pc_gen/bp_fe_bht/n960 (net)           1       2.4335              0.0000     0.3150 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_365__0_/D (DFFX1)              0.0364    0.0000 &   0.3150 f
  data arrival time                                                                    0.3150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_365__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0158     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.3150
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1224


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_242__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0650    0.0171 @   0.1171 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1224    0.1105 @   0.2275 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      74.1991              0.0000     0.2275 f
  core/fe/pc_gen/bp_fe_bht/U4030/IN5 (AO221X1)                    0.1224    0.0034 @   0.2309 f
  core/fe/pc_gen/bp_fe_bht/U4030/Q (AO221X1)                      0.0360    0.0701     0.3010 f
  core/fe/pc_gen/bp_fe_bht/n837 (net)           1       2.8356              0.0000     0.3010 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_242__0_/D (DFFX1)              0.0360    0.0000 &   0.3010 f
  data arrival time                                                                    0.3010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  clock reconvergence pessimism                                             0.0000     0.4037
  core/fe/pc_gen/bp_fe_bht/mem_reg_242__0_/CLK (DFFX1)                      0.0000     0.4037 r
  library hold time                                                         0.0197     0.4233
  data required time                                                                   0.4233
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4233
  data arrival time                                                                   -0.3010
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1223


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/plic_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                           0.0000     0.2268 f
  clint/clint_slice/reset_i (net)                      38.2130              0.0000     0.2268 f
  clint/clint_slice/plic_reg/reset_i (bsg_dff_reset_en_width_p1_13)         0.0000     0.2268 f
  clint/clint_slice/plic_reg/reset_i (net)             38.2130              0.0000     0.2268 f
  clint/clint_slice/plic_reg/U5/IN5 (OA221X1)                     0.2085   -0.0309 &   0.1960 f
  clint/clint_slice/plic_reg/U5/Q (OA221X1)                       0.0362    0.1108     0.3068 f
  clint/clint_slice/plic_reg/n4 (net)           1       2.8083              0.0000     0.3068 f
  clint/clint_slice/plic_reg/data_r_reg_0_/D (DFFX1)              0.0362    0.0000 &   0.3068 f
  data arrival time                                                                    0.3068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  clint/clint_slice/plic_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.4125 r
  library hold time                                                         0.0165     0.4290
  data required time                                                                   0.4290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4290
  data arrival time                                                                   -0.3068
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1222


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_477__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3527/IN5 (AO221X1)                    0.1549    0.0040 @   0.2345 f
  core/fe/pc_gen/bp_fe_bht/U3527/Q (AO221X1)                      0.0413    0.0758     0.3104 f
  core/fe/pc_gen/bp_fe_bht/n1072 (net)          1       4.2727              0.0000     0.3104 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_477__0_/D (DFFX1)              0.0413   -0.0029 &   0.3075 f
  data arrival time                                                                    0.3075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/fe/pc_gen/bp_fe_bht/mem_reg_477__0_/CLK (DFFX1)                      0.0000     0.4092 r
  library hold time                                                         0.0198     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.3075
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1216


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_276__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3957/IN5 (AO221X1)                    0.1423    0.0008 @   0.2311 f
  core/fe/pc_gen/bp_fe_bht/U3957/Q (AO221X1)                      0.0442    0.0775     0.3087 f
  core/fe/pc_gen/bp_fe_bht/n871 (net)           1       5.4696              0.0000     0.3087 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_276__0_/D (DFFX1)              0.0442   -0.0007 &   0.3080 f
  data arrival time                                                                    0.3080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/fe/pc_gen/bp_fe_bht/mem_reg_276__0_/CLK (DFFX1)                      0.0000     0.4109 r
  library hold time                                                         0.0186     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.3080
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1215


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_502__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0478    0.0129 @   0.1129 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1325    0.1140 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      83.4002              0.0000     0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3472/IN5 (AO221X1)                    0.1325    0.0006 @   0.2275 f
  core/fe/pc_gen/bp_fe_bht/U3472/Q (AO221X1)                      0.0387    0.0728     0.3003 f
  core/fe/pc_gen/bp_fe_bht/n1097 (net)          1       3.6397              0.0000     0.3003 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_502__0_/D (DFFX1)              0.0387    0.0000 &   0.3004 f
  data arrival time                                                                    0.3004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  clock reconvergence pessimism                                             0.0000     0.4026
  core/fe/pc_gen/bp_fe_bht/mem_reg_502__0_/CLK (DFFX1)                      0.0000     0.4026 r
  library hold time                                                         0.0191     0.4217
  data required time                                                                   0.4217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4217
  data arrival time                                                                   -0.3004
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1213


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_219__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4078/IN5 (AO221X1)                    0.1549    0.0036 @   0.2342 f
  core/fe/pc_gen/bp_fe_bht/U4078/Q (AO221X1)                      0.0399    0.0747     0.3089 f
  core/fe/pc_gen/bp_fe_bht/n814 (net)           1       3.7654              0.0000     0.3089 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_219__0_/D (DFFX1)              0.0399    0.0000 &   0.3089 f
  data arrival time                                                                    0.3089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                             0.0000     0.4101
  core/fe/pc_gen/bp_fe_bht/mem_reg_219__0_/CLK (DFFX1)                      0.0000     0.4101 r
  library hold time                                                         0.0201     0.4302
  data required time                                                                   0.4302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4302
  data arrival time                                                                   -0.3089
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1213


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_453__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1284    0.1102 @   0.2240 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      78.7307              0.0000     0.2240 f
  core/fe/pc_gen/bp_fe_bht/U3579/IN5 (AO221X1)                    0.1284    0.0037 @   0.2277 f
  core/fe/pc_gen/bp_fe_bht/U3579/Q (AO221X1)                      0.0388    0.0727     0.3004 f
  core/fe/pc_gen/bp_fe_bht/n1048 (net)          1       3.7200              0.0000     0.3004 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_453__0_/D (DFFX1)              0.0388    0.0000 &   0.3004 f
  data arrival time                                                                    0.3004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  clock reconvergence pessimism                                             0.0000     0.4026
  core/fe/pc_gen/bp_fe_bht/mem_reg_453__0_/CLK (DFFX1)                      0.0000     0.4026 r
  library hold time                                                         0.0191     0.4217
  data required time                                                                   0.4217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4217
  data arrival time                                                                   -0.3004
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1213


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_341__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3817/IN5 (AO221X1)                    0.1423    0.0020 @   0.2324 f
  core/fe/pc_gen/bp_fe_bht/U3817/Q (AO221X1)                      0.0422    0.0760     0.3083 f
  core/fe/pc_gen/bp_fe_bht/n936 (net)           1       4.7460              0.0000     0.3083 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_341__0_/D (DFFX1)              0.0422    0.0001 &   0.3084 f
  data arrival time                                                                    0.3084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/fe/pc_gen/bp_fe_bht/mem_reg_341__0_/CLK (DFFX1)                      0.0000     0.4107 r
  library hold time                                                         0.0190     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.3084
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1212


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_367__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3762/IN5 (AO221X1)                    0.1619    0.0010 @   0.2435 f
  core/fe/pc_gen/bp_fe_bht/U3762/Q (AO221X1)                      0.0367    0.0725     0.3161 f
  core/fe/pc_gen/bp_fe_bht/n962 (net)           1       2.5423              0.0000     0.3161 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_367__0_/D (DFFX1)              0.0367    0.0000 &   0.3161 f
  data arrival time                                                                    0.3161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_367__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0158     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.3161
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1212


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2268 f
  clint/resp_buffer/reset_i (net)                      38.2130              0.0000     0.2268 f
  clint/resp_buffer/U15/IN5 (OA221X1)                             0.2085   -0.0314 &   0.1954 f
  clint/resp_buffer/U15/Q (OA221X1)                               0.0367    0.1112     0.3066 f
  clint/resp_buffer/n15 (net)                   1       2.9724              0.0000     0.3066 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0367    0.0000 &   0.3066 f
  data arrival time                                                                    0.3066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.4113 r
  library hold time                                                         0.0165     0.4277
  data required time                                                                   0.4277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4277
  data arrival time                                                                   -0.3066
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1211


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_340__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0475    0.0113 @   0.1113 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1423    0.1190 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      90.2144              0.0000     0.2303 f
  core/fe/pc_gen/bp_fe_bht/U3819/IN5 (AO221X1)                    0.1423    0.0020 @   0.2324 f
  core/fe/pc_gen/bp_fe_bht/U3819/Q (AO221X1)                      0.0436    0.0771     0.3095 f
  core/fe/pc_gen/bp_fe_bht/n935 (net)           1       5.2481              0.0000     0.3095 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_340__0_/D (DFFX1)              0.0436   -0.0009 &   0.3085 f
  data arrival time                                                                    0.3085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/fe/pc_gen/bp_fe_bht/mem_reg_340__0_/CLK (DFFX1)                      0.0000     0.4107 r
  library hold time                                                         0.0187     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.3085
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1209


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_362__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3772/IN5 (AO221X1)                    0.1619    0.0009 @   0.2435 f
  core/fe/pc_gen/bp_fe_bht/U3772/Q (AO221X1)                      0.0371    0.0729     0.3163 f
  core/fe/pc_gen/bp_fe_bht/n957 (net)           1       2.6866              0.0000     0.3163 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_362__0_/D (DFFX1)              0.0371    0.0000 &   0.3163 f
  data arrival time                                                                    0.3163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_362__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0157     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.3163
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1208


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_243__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0650    0.0171 @   0.1171 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1224    0.1105 @   0.2275 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      74.1991              0.0000     0.2275 f
  core/fe/pc_gen/bp_fe_bht/U4028/IN5 (AO221X1)                    0.1224    0.0034 @   0.2310 f
  core/fe/pc_gen/bp_fe_bht/U4028/Q (AO221X1)                      0.0373    0.0711     0.3021 f
  core/fe/pc_gen/bp_fe_bht/n838 (net)           1       3.2915              0.0000     0.3021 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_243__0_/D (DFFX1)              0.0373    0.0000 &   0.3021 f
  data arrival time                                                                    0.3021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  clock reconvergence pessimism                                             0.0000     0.4035
  core/fe/pc_gen/bp_fe_bht/mem_reg_243__0_/CLK (DFFX1)                      0.0000     0.4035 r
  library hold time                                                         0.0194     0.4229
  data required time                                                                   0.4229
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4229
  data arrival time                                                                   -0.3021
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1208


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_366__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3764/IN5 (AO221X1)                    0.1619    0.0015 @   0.2441 f
  core/fe/pc_gen/bp_fe_bht/U3764/Q (AO221X1)                      0.0367    0.0725     0.3166 f
  core/fe/pc_gen/bp_fe_bht/n961 (net)           1       2.5353              0.0000     0.3166 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_366__0_/D (DFFX1)              0.0367    0.0000 &   0.3166 f
  data arrival time                                                                    0.3166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                             0.0000     0.4216
  core/fe/pc_gen/bp_fe_bht/mem_reg_366__0_/CLK (DFFX1)                      0.0000     0.4216 r
  library hold time                                                         0.0158     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.3166
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1207


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U3/IN2 (NOR2X0)                  0.0328    0.0069 @   0.1069 r
  clint/clint_slice/mtimecmp_reg/U3/QN (NOR2X0)                   0.0566    0.0420     0.1489 f
  clint/clint_slice/mtimecmp_reg/n9 (net)       2       4.7765              0.0000     0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/INP (NBUFFX2)         0.0566    0.0000 &   0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/Z (NBUFFX2)           0.1349    0.1117 @   0.2606 f
  clint/clint_slice/mtimecmp_reg/n11 (net)     28      81.4787              0.0000     0.2606 f
  clint/clint_slice/mtimecmp_reg/U55/IN1 (AO22X1)                 0.1349    0.0060 @   0.2666 f
  clint/clint_slice/mtimecmp_reg/U55/Q (AO22X1)                   0.0325    0.0899     0.3565 f
  clint/clint_slice/mtimecmp_reg/n42 (net)      1       2.3234              0.0000     0.3565 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_20_/D (DFFX1)         0.0325   -0.0005 &   0.3560 f
  data arrival time                                                                    0.3560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4582     0.4582
  clock reconvergence pessimism                                             0.0000     0.4582
  clint/clint_slice/mtimecmp_reg/data_r_reg_20_/CLK (DFFX1)                 0.0000     0.4582 r
  library hold time                                                         0.0185     0.4767
  data required time                                                                   0.4767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4767
  data arrival time                                                                   -0.3560
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1207


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0328    0.0068 @   0.1068 r
  clint/icc_place3/ZN (INVX0)                                     0.2085    0.1200     0.2268 f
  clint/n4 (net)                               11      38.2130              0.0000     0.2268 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2268 f
  clint/resp_buffer/reset_i (net)                      38.2130              0.0000     0.2268 f
  clint/resp_buffer/U13/IN5 (OA221X1)                             0.2085   -0.0313 &   0.1955 f
  clint/resp_buffer/U13/Q (OA221X1)                               0.0370    0.1115     0.3070 f
  clint/resp_buffer/n14 (net)                   1       3.1040              0.0000     0.3070 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0370    0.0000 &   0.3070 f
  data arrival time                                                                    0.3070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.4113 r
  library hold time                                                         0.0164     0.4277
  data required time                                                                   0.4277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4277
  data arrival time                                                                   -0.3070
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1206


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_408__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3675/IN5 (AO221X1)                    0.1549    0.0033 @   0.2338 f
  core/fe/pc_gen/bp_fe_bht/U3675/Q (AO221X1)                      0.0358    0.0715     0.3053 f
  core/fe/pc_gen/bp_fe_bht/n1003 (net)          1       2.3142              0.0000     0.3053 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_408__0_/D (DFFX1)              0.0358    0.0000 &   0.3053 f
  data arrival time                                                                    0.3053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4062     0.4062
  clock reconvergence pessimism                                             0.0000     0.4062
  core/fe/pc_gen/bp_fe_bht/mem_reg_408__0_/CLK (DFFX1)                      0.0000     0.4062 r
  library hold time                                                         0.0198     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.3053
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1206


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_414__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3663/IN5 (AO221X1)                    0.1549    0.0030 @   0.2336 f
  core/fe/pc_gen/bp_fe_bht/U3663/Q (AO221X1)                      0.0360    0.0717     0.3052 f
  core/fe/pc_gen/bp_fe_bht/n1009 (net)          1       2.3759              0.0000     0.3052 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_414__0_/D (DFFX1)              0.0360    0.0000 &   0.3053 f
  data arrival time                                                                    0.3053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4061     0.4061
  clock reconvergence pessimism                                             0.0000     0.4061
  core/fe/pc_gen/bp_fe_bht/mem_reg_414__0_/CLK (DFFX1)                      0.0000     0.4061 r
  library hold time                                                         0.0197     0.4258
  data required time                                                                   0.4258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4258
  data arrival time                                                                   -0.3053
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1206


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_364__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3768/IN5 (AO221X1)                    0.1619    0.0009 @   0.2435 f
  core/fe/pc_gen/bp_fe_bht/U3768/Q (AO221X1)                      0.0375    0.0732     0.3166 f
  core/fe/pc_gen/bp_fe_bht/n959 (net)           1       2.8212              0.0000     0.3166 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_364__0_/D (DFFX1)              0.0375    0.0000 &   0.3166 f
  data arrival time                                                                    0.3166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4214     0.4214
  clock reconvergence pessimism                                             0.0000     0.4214
  core/fe/pc_gen/bp_fe_bht/mem_reg_364__0_/CLK (DFFX1)                      0.0000     0.4214 r
  library hold time                                                         0.0156     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.3166
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1204


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_361__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3774/IN5 (AO221X1)                    0.1619    0.0011 @   0.2436 f
  core/fe/pc_gen/bp_fe_bht/U3774/Q (AO221X1)                      0.0377    0.0733     0.3169 f
  core/fe/pc_gen/bp_fe_bht/n956 (net)           1       2.8762              0.0000     0.3169 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_361__0_/D (DFFX1)              0.0377    0.0000 &   0.3169 f
  data arrival time                                                                    0.3169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4217     0.4217
  clock reconvergence pessimism                                             0.0000     0.4217
  core/fe/pc_gen/bp_fe_bht/mem_reg_361__0_/CLK (DFFX1)                      0.0000     0.4217 r
  library hold time                                                         0.0155     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.3169
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1203


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_360__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3776/IN5 (AO221X1)                    0.1619    0.0011 @   0.2436 f
  core/fe/pc_gen/bp_fe_bht/U3776/Q (AO221X1)                      0.0376    0.0732     0.3169 f
  core/fe/pc_gen/bp_fe_bht/n955 (net)           1       2.8620              0.0000     0.3169 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_360__0_/D (DFFX1)              0.0376    0.0000 &   0.3169 f
  data arrival time                                                                    0.3169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                             0.0000     0.4216
  core/fe/pc_gen/bp_fe_bht/mem_reg_360__0_/CLK (DFFX1)                      0.0000     0.4216 r
  library hold time                                                         0.0156     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.3169
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1202


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_363__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3770/IN5 (AO221X1)                    0.1619    0.0010 @   0.2436 f
  core/fe/pc_gen/bp_fe_bht/U3770/Q (AO221X1)                      0.0379    0.0735     0.3170 f
  core/fe/pc_gen/bp_fe_bht/n958 (net)           1       2.9634              0.0000     0.3170 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_363__0_/D (DFFX1)              0.0379    0.0000 &   0.3171 f
  data arrival time                                                                    0.3171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4216     0.4216
  clock reconvergence pessimism                                             0.0000     0.4216
  core/fe/pc_gen/bp_fe_bht/mem_reg_363__0_/CLK (DFFX1)                      0.0000     0.4216 r
  library hold time                                                         0.0155     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.3171
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1200


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_269__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U2806/IN2 (NOR2X0)                     0.1124    0.0012 @   0.2114 r
  core/fe/pc_gen/bp_fe_bht/U2806/QN (NOR2X0)                      0.0625    0.0477     0.2591 f
  core/fe/pc_gen/bp_fe_bht/n3116 (net)          1       1.9160              0.0000     0.2591 f
  core/fe/pc_gen/bp_fe_bht/U2807/IN3 (OA22X1)                     0.0625    0.0000 &   0.2591 f
  core/fe/pc_gen/bp_fe_bht/U2807/Q (OA22X1)                       0.0321    0.0696     0.3287 f
  core/fe/pc_gen/bp_fe_bht/n1646 (net)          1       2.8302              0.0000     0.3287 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__1_/D (DFFX1)              0.0321    0.0000 &   0.3287 f
  data arrival time                                                                    0.3287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4307     0.4307
  clock reconvergence pessimism                                             0.0000     0.4307
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__1_/CLK (DFFX1)                      0.0000     0.4307 r
  library hold time                                                         0.0179     0.4487
  data required time                                                                   0.4487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4487
  data arrival time                                                                   -0.3287
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1199


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U3/IN2 (NOR2X0)                  0.0328    0.0069 @   0.1069 r
  clint/clint_slice/mtimecmp_reg/U3/QN (NOR2X0)                   0.0566    0.0420     0.1489 f
  clint/clint_slice/mtimecmp_reg/n9 (net)       2       4.7765              0.0000     0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/INP (NBUFFX2)         0.0566    0.0000 &   0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/Z (NBUFFX2)           0.1349    0.1117 @   0.2606 f
  clint/clint_slice/mtimecmp_reg/n11 (net)     28      81.4787              0.0000     0.2606 f
  clint/clint_slice/mtimecmp_reg/U53/IN1 (AO22X1)                 0.1349    0.0061 @   0.2667 f
  clint/clint_slice/mtimecmp_reg/U53/Q (AO22X1)                   0.0330    0.0902     0.3569 f
  clint/clint_slice/mtimecmp_reg/n46 (net)      1       2.4777              0.0000     0.3569 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_22_/D (DFFX1)         0.0330    0.0000 &   0.3570 f
  data arrival time                                                                    0.3570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  clock reconvergence pessimism                                             0.0000     0.4581
  clint/clint_slice/mtimecmp_reg/data_r_reg_22_/CLK (DFFX1)                 0.0000     0.4581 r
  library hold time                                                         0.0185     0.4766
  data required time                                                                   0.4766
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4766
  data arrival time                                                                   -0.3570
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1196


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_215__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4086/IN5 (AO221X1)                    0.1549    0.0024 @   0.2329 f
  core/fe/pc_gen/bp_fe_bht/U4086/Q (AO221X1)                      0.0376    0.0730     0.3059 f
  core/fe/pc_gen/bp_fe_bht/n810 (net)           1       2.9650              0.0000     0.3059 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_215__0_/D (DFFX1)              0.0376    0.0000 &   0.3059 f
  data arrival time                                                                    0.3059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/fe/pc_gen/bp_fe_bht/mem_reg_215__0_/CLK (DFFX1)                      0.0000     0.4059 r
  library hold time                                                         0.0193     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.3059
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1193


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_412__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3667/IN5 (AO221X1)                    0.1549    0.0034 @   0.2339 f
  core/fe/pc_gen/bp_fe_bht/U3667/Q (AO221X1)                      0.0372    0.0726     0.3065 f
  core/fe/pc_gen/bp_fe_bht/n1007 (net)          1       2.8183              0.0000     0.3065 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_412__0_/D (DFFX1)              0.0372    0.0000 &   0.3066 f
  data arrival time                                                                    0.3066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4062     0.4062
  clock reconvergence pessimism                                             0.0000     0.4062
  core/fe/pc_gen/bp_fe_bht/mem_reg_412__0_/CLK (DFFX1)                      0.0000     0.4062 r
  library hold time                                                         0.0195     0.4257
  data required time                                                                   0.4257
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4257
  data arrival time                                                                   -0.3066
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1191


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_111__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4309/IN5 (AO221X1)                    0.1619    0.0035 @   0.2461 f
  core/fe/pc_gen/bp_fe_bht/U4309/Q (AO221X1)                      0.0366    0.0724     0.3185 f
  core/fe/pc_gen/bp_fe_bht/n706 (net)           1       2.4957              0.0000     0.3185 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_111__0_/D (DFFX1)              0.0366    0.0000 &   0.3185 f
  data arrival time                                                                    0.3185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4218     0.4218
  clock reconvergence pessimism                                             0.0000     0.4218
  core/fe/pc_gen/bp_fe_bht/mem_reg_111__0_/CLK (DFFX1)                      0.0000     0.4218 r
  library hold time                                                         0.0158     0.4376
  data required time                                                                   0.4376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4376
  data arrival time                                                                   -0.3185
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1191


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_205__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4108/IN5 (AO221X1)                    0.1762    0.0012 @   0.2499 f
  core/fe/pc_gen/bp_fe_bht/U4108/Q (AO221X1)                      0.0368    0.0733     0.3231 f
  core/fe/pc_gen/bp_fe_bht/n800 (net)           1       2.3960              0.0000     0.3231 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_205__0_/D (DFFX1)              0.0368    0.0000 &   0.3231 f
  data arrival time                                                                    0.3231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                             0.0000     0.4253
  core/fe/pc_gen/bp_fe_bht/mem_reg_205__0_/CLK (DFFX1)                      0.0000     0.4253 r
  library hold time                                                         0.0166     0.4419
  data required time                                                                   0.4419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4419
  data arrival time                                                                   -0.3231
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1187


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_267__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U2812/IN2 (NOR2X0)                     0.1124    0.0013 @   0.2114 r
  core/fe/pc_gen/bp_fe_bht/U2812/QN (NOR2X0)                      0.0644    0.0492     0.2607 f
  core/fe/pc_gen/bp_fe_bht/n3118 (net)          1       2.2594              0.0000     0.2607 f
  core/fe/pc_gen/bp_fe_bht/U2813/IN3 (OA22X1)                     0.0644   -0.0014 &   0.2592 f
  core/fe/pc_gen/bp_fe_bht/U2813/Q (OA22X1)                       0.0319    0.0696     0.3289 f
  core/fe/pc_gen/bp_fe_bht/n1642 (net)          1       2.7503              0.0000     0.3289 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__1_/D (DFFX1)              0.0319    0.0000 &   0.3289 f
  data arrival time                                                                    0.3289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4296     0.4296
  clock reconvergence pessimism                                             0.0000     0.4296
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__1_/CLK (DFFX1)                      0.0000     0.4296 r
  library hold time                                                         0.0180     0.4476
  data required time                                                                   0.4476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4476
  data arrival time                                                                   -0.3289
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1187


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_41__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4458/IN5 (AO221X1)                    0.1619    0.0030 @   0.2456 f
  core/fe/pc_gen/bp_fe_bht/U4458/Q (AO221X1)                      0.0372    0.0729     0.3185 f
  core/fe/pc_gen/bp_fe_bht/n636 (net)           1       2.7036              0.0000     0.3185 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_41__0_/D (DFFX1)               0.0372    0.0000 &   0.3185 f
  data arrival time                                                                    0.3185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                             0.0000     0.4213
  core/fe/pc_gen/bp_fe_bht/mem_reg_41__0_/CLK (DFFX1)                       0.0000     0.4213 r
  library hold time                                                         0.0157     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.3185
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1185


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_413__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3665/IN5 (AO221X1)                    0.1549    0.0034 @   0.2339 f
  core/fe/pc_gen/bp_fe_bht/U3665/Q (AO221X1)                      0.0379    0.0732     0.3071 f
  core/fe/pc_gen/bp_fe_bht/n1008 (net)          1       3.0591              0.0000     0.3071 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_413__0_/D (DFFX1)              0.0379    0.0000 &   0.3071 f
  data arrival time                                                                    0.3071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4063     0.4063
  clock reconvergence pessimism                                             0.0000     0.4063
  core/fe/pc_gen/bp_fe_bht/mem_reg_413__0_/CLK (DFFX1)                      0.0000     0.4063 r
  library hold time                                                         0.0193     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.3071
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1185


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 352.1794              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        352.1794              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U3/IN2 (NOR2X0)                  0.0328    0.0069 @   0.1069 r
  clint/clint_slice/mtimecmp_reg/U3/QN (NOR2X0)                   0.0566    0.0420     0.1489 f
  clint/clint_slice/mtimecmp_reg/n9 (net)       2       4.7765              0.0000     0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/INP (NBUFFX2)         0.0566    0.0000 &   0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/Z (NBUFFX2)           0.1349    0.1117 @   0.2606 f
  clint/clint_slice/mtimecmp_reg/n11 (net)     28      81.4787              0.0000     0.2606 f
  clint/clint_slice/mtimecmp_reg/U54/IN1 (AO22X1)                 0.1349    0.0060 @   0.2666 f
  clint/clint_slice/mtimecmp_reg/U54/Q (AO22X1)                   0.0342    0.0912     0.3579 f
  clint/clint_slice/mtimecmp_reg/n44 (net)      1       2.9135              0.0000     0.3579 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_21_/D (DFFX1)         0.0342    0.0000 &   0.3579 f
  data arrival time                                                                    0.3579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4581     0.4581
  clock reconvergence pessimism                                             0.0000     0.4581
  clint/clint_slice/mtimecmp_reg/data_r_reg_21_/CLK (DFFX1)                 0.0000     0.4581 r
  library hold time                                                         0.0182     0.4763
  data required time                                                                   0.4763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4763
  data arrival time                                                                   -0.3579
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1185


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_47__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4445/IN5 (AO221X1)                    0.1619    0.0026 @   0.2452 f
  core/fe/pc_gen/bp_fe_bht/U4445/Q (AO221X1)                      0.0383    0.0738     0.3189 f
  core/fe/pc_gen/bp_fe_bht/n642 (net)           1       3.0911              0.0000     0.3189 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_47__0_/D (DFFX1)               0.0383    0.0000 &   0.3189 f
  data arrival time                                                                    0.3189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_47__0_/CLK (DFFX1)                       0.0000     0.4220 r
  library hold time                                                         0.0154     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.3189
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1184


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_270__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U2797/IN2 (NOR2X0)                     0.1124    0.0012 @   0.2114 r
  core/fe/pc_gen/bp_fe_bht/U2797/QN (NOR2X0)                      0.0630    0.0481     0.2595 f
  core/fe/pc_gen/bp_fe_bht/n3113 (net)          1       2.0074              0.0000     0.2595 f
  core/fe/pc_gen/bp_fe_bht/U2798/IN3 (OA22X1)                     0.0630    0.0000 &   0.2595 f
  core/fe/pc_gen/bp_fe_bht/U2798/Q (OA22X1)                       0.0325    0.0700     0.3295 f
  core/fe/pc_gen/bp_fe_bht/n1648 (net)          1       2.9822              0.0000     0.3295 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__1_/D (DFFX1)              0.0325    0.0000 &   0.3296 f
  data arrival time                                                                    0.3296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4301     0.4301
  clock reconvergence pessimism                                             0.0000     0.4301
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__1_/CLK (DFFX1)                      0.0000     0.4301 r
  library hold time                                                         0.0178     0.4479
  data required time                                                                   0.4479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4479
  data arrival time                                                                   -0.3296
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1184


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_472__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3538/IN5 (AO221X1)                    0.1549    0.0040 @   0.2345 f
  core/fe/pc_gen/bp_fe_bht/U3538/Q (AO221X1)                      0.0417    0.0761     0.3106 f
  core/fe/pc_gen/bp_fe_bht/n1067 (net)          1       4.4018              0.0000     0.3106 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_472__0_/D (DFFX1)              0.0417    0.0001 &   0.3107 f
  data arrival time                                                                    0.3107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_472__0_/CLK (DFFX1)                      0.0000     0.4093 r
  library hold time                                                         0.0197     0.4290
  data required time                                                                   0.4290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4290
  data arrival time                                                                   -0.3107
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1183


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_394__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3704/IN5 (AO221X1)                    0.1619    0.0030 @   0.2455 f
  core/fe/pc_gen/bp_fe_bht/U3704/Q (AO221X1)                      0.0383    0.0738     0.3193 f
  core/fe/pc_gen/bp_fe_bht/n989 (net)           1       3.1076              0.0000     0.3193 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_394__0_/D (DFFX1)              0.0383    0.0000 &   0.3194 f
  data arrival time                                                                    0.3194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4220     0.4220
  clock reconvergence pessimism                                             0.0000     0.4220
  core/fe/pc_gen/bp_fe_bht/mem_reg_394__0_/CLK (DFFX1)                      0.0000     0.4220 r
  library hold time                                                         0.0154     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.3194
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1180


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_44__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4451/IN5 (AO221X1)                    0.1619    0.0037 @   0.2463 f
  core/fe/pc_gen/bp_fe_bht/U4451/Q (AO221X1)                      0.0371    0.0728     0.3191 f
  core/fe/pc_gen/bp_fe_bht/n639 (net)           1       2.6674              0.0000     0.3191 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_44__0_/D (DFFX1)               0.0371    0.0000 &   0.3191 f
  data arrival time                                                                    0.3191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                             0.0000     0.4213
  core/fe/pc_gen/bp_fe_bht/mem_reg_44__0_/CLK (DFFX1)                       0.0000     0.4213 r
  library hold time                                                         0.0157     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.3191
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1179


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_409__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3673/IN5 (AO221X1)                    0.1549    0.0032 @   0.2338 f
  core/fe/pc_gen/bp_fe_bht/U3673/Q (AO221X1)                      0.0385    0.0736     0.3074 f
  core/fe/pc_gen/bp_fe_bht/n1004 (net)          1       3.2720              0.0000     0.3074 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_409__0_/D (DFFX1)              0.0385    0.0000 &   0.3074 f
  data arrival time                                                                    0.3074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/fe/pc_gen/bp_fe_bht/mem_reg_409__0_/CLK (DFFX1)                      0.0000     0.4060 r
  library hold time                                                         0.0192     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.3074
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1178


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_107__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4317/IN5 (AO221X1)                    0.1619    0.0042 @   0.2468 f
  core/fe/pc_gen/bp_fe_bht/U4317/Q (AO221X1)                      0.0370    0.0728     0.3195 f
  core/fe/pc_gen/bp_fe_bht/n702 (net)           1       2.6343              0.0000     0.3195 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_107__0_/D (DFFX1)              0.0370    0.0000 &   0.3195 f
  data arrival time                                                                    0.3195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_107__0_/CLK (DFFX1)                      0.0000     0.4215 r
  library hold time                                                         0.0157     0.4372
  data required time                                                                   0.4372
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4372
  data arrival time                                                                   -0.3195
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1176


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_40__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4460/IN5 (AO221X1)                    0.1619    0.0039 @   0.2464 f
  core/fe/pc_gen/bp_fe_bht/U4460/Q (AO221X1)                      0.0373    0.0730     0.3194 f
  core/fe/pc_gen/bp_fe_bht/n635 (net)           1       2.7450              0.0000     0.3194 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_40__0_/D (DFFX1)               0.0373    0.0000 &   0.3194 f
  data arrival time                                                                    0.3194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                             0.0000     0.4213
  core/fe/pc_gen/bp_fe_bht/mem_reg_40__0_/CLK (DFFX1)                       0.0000     0.4213 r
  library hold time                                                         0.0156     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.3194
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1175


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_91__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0438    0.0075 @   0.1075 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1549    0.1231 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      97.3180              0.0000     0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4352/IN5 (AO221X1)                    0.1549    0.0035 @   0.2340 f
  core/fe/pc_gen/bp_fe_bht/U4352/Q (AO221X1)                      0.0387    0.0738     0.3078 f
  core/fe/pc_gen/bp_fe_bht/n686 (net)           1       3.3398              0.0000     0.3078 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_91__0_/D (DFFX1)               0.0387    0.0000 &   0.3078 f
  data arrival time                                                                    0.3078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4061     0.4061
  clock reconvergence pessimism                                             0.0000     0.4061
  core/fe/pc_gen/bp_fe_bht/mem_reg_91__0_/CLK (DFFX1)                       0.0000     0.4061 r
  library hold time                                                         0.0191     0.4253
  data required time                                                                   0.4253
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4253
  data arrival time                                                                   -0.3078
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1174


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_46__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4447/IN5 (AO221X1)                    0.1619    0.0035 @   0.2460 f
  core/fe/pc_gen/bp_fe_bht/U4447/Q (AO221X1)                      0.0378    0.0734     0.3194 f
  core/fe/pc_gen/bp_fe_bht/n641 (net)           1       2.9246              0.0000     0.3194 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_46__0_/D (DFFX1)               0.0378    0.0000 &   0.3195 f
  data arrival time                                                                    0.3195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                             0.0000     0.4213
  core/fe/pc_gen/bp_fe_bht/mem_reg_46__0_/CLK (DFFX1)                       0.0000     0.4213 r
  library hold time                                                         0.0155     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.3195
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1174


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_43__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4454/IN5 (AO221X1)                    0.1619    0.0041 @   0.2467 f
  core/fe/pc_gen/bp_fe_bht/U4454/Q (AO221X1)                      0.0373    0.0730     0.3197 f
  core/fe/pc_gen/bp_fe_bht/n638 (net)           1       2.7582              0.0000     0.3197 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_43__0_/D (DFFX1)               0.0373    0.0000 &   0.3197 f
  data arrival time                                                                    0.3197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_43__0_/CLK (DFFX1)                       0.0000     0.4215 r
  library hold time                                                         0.0156     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.3197
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1174


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_45__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4449/IN5 (AO221X1)                    0.1619    0.0036 @   0.2461 f
  core/fe/pc_gen/bp_fe_bht/U4449/Q (AO221X1)                      0.0376    0.0732     0.3194 f
  core/fe/pc_gen/bp_fe_bht/n640 (net)           1       2.8621              0.0000     0.3194 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_45__0_/D (DFFX1)               0.0376    0.0000 &   0.3194 f
  data arrival time                                                                    0.3194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4212     0.4212
  clock reconvergence pessimism                                             0.0000     0.4212
  core/fe/pc_gen/bp_fe_bht/mem_reg_45__0_/CLK (DFFX1)                       0.0000     0.4212 r
  library hold time                                                         0.0156     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.3194
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1174


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_153__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4218/IN5 (AO221X1)                    0.1673    0.0008 @   0.2419 f
  core/fe/pc_gen/bp_fe_bht/U4218/Q (AO221X1)                      0.0365    0.0726     0.3145 f
  core/fe/pc_gen/bp_fe_bht/n748 (net)           1       2.4002              0.0000     0.3145 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_153__0_/D (DFFX1)              0.0365    0.0000 &   0.3145 f
  data arrival time                                                                    0.3145

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_153__0_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0202     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.3145
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1173


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_42__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4456/IN5 (AO221X1)                    0.1619    0.0041 @   0.2466 f
  core/fe/pc_gen/bp_fe_bht/U4456/Q (AO221X1)                      0.0377    0.0733     0.3199 f
  core/fe/pc_gen/bp_fe_bht/n637 (net)           1       2.8988              0.0000     0.3199 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_42__0_/D (DFFX1)               0.0377    0.0000 &   0.3200 f
  data arrival time                                                                    0.3200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4215     0.4215
  clock reconvergence pessimism                                             0.0000     0.4215
  core/fe/pc_gen/bp_fe_bht/mem_reg_42__0_/CLK (DFFX1)                       0.0000     0.4215 r
  library hold time                                                         0.0155     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.3200
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1171


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_110__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4311/IN5 (AO221X1)                    0.1619    0.0036 @   0.2462 f
  core/fe/pc_gen/bp_fe_bht/U4311/Q (AO221X1)                      0.0379    0.0735     0.3197 f
  core/fe/pc_gen/bp_fe_bht/n705 (net)           1       2.9721              0.0000     0.3197 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_110__0_/D (DFFX1)              0.0379    0.0000 &   0.3197 f
  data arrival time                                                                    0.3197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4212     0.4212
  clock reconvergence pessimism                                             0.0000     0.4212
  core/fe/pc_gen/bp_fe_bht/mem_reg_110__0_/CLK (DFFX1)                      0.0000     0.4212 r
  library hold time                                                         0.0155     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.3197
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1170


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_335__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3003/IN2 (NOR2X0)                     0.1126    0.0017 @   0.2119 r
  core/fe/pc_gen/bp_fe_bht/U3003/QN (NOR2X0)                      0.0676    0.0518     0.2637 f
  core/fe/pc_gen/bp_fe_bht/n3191 (net)          1       2.8387              0.0000     0.2637 f
  core/fe/pc_gen/bp_fe_bht/U3004/IN3 (OA22X1)                     0.0676    0.0000 &   0.2637 f
  core/fe/pc_gen/bp_fe_bht/U3004/Q (OA22X1)                       0.0307    0.0690     0.3328 f
  core/fe/pc_gen/bp_fe_bht/n1778 (net)          1       2.3465              0.0000     0.3328 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_335__1_/D (DFFX1)              0.0307    0.0000 &   0.3328 f
  data arrival time                                                                    0.3328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  clock reconvergence pessimism                                             0.0000     0.4315
  core/fe/pc_gen/bp_fe_bht/mem_reg_335__1_/CLK (DFFX1)                      0.0000     0.4315 r
  library hold time                                                         0.0182     0.4497
  data required time                                                                   0.4497
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4497
  data arrival time                                                                   -0.3328
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1169


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_157__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4210/IN5 (AO221X1)                    0.1673    0.0004 @   0.2415 f
  core/fe/pc_gen/bp_fe_bht/U4210/Q (AO221X1)                      0.0377    0.0735     0.3150 f
  core/fe/pc_gen/bp_fe_bht/n752 (net)           1       2.8126              0.0000     0.3150 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_157__0_/D (DFFX1)              0.0377    0.0000 &   0.3151 f
  data arrival time                                                                    0.3151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/fe/pc_gen/bp_fe_bht/mem_reg_157__0_/CLK (DFFX1)                      0.0000     0.4116 r
  library hold time                                                         0.0199     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3151
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1165


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_104__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4323/IN5 (AO221X1)                    0.1619    0.0047 @   0.2472 f
  core/fe/pc_gen/bp_fe_bht/U4323/Q (AO221X1)                      0.0374    0.0731     0.3203 f
  core/fe/pc_gen/bp_fe_bht/n699 (net)           1       2.7822              0.0000     0.3203 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_104__0_/D (DFFX1)              0.0374    0.0000 &   0.3203 f
  data arrival time                                                                    0.3203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4212     0.4212
  clock reconvergence pessimism                                             0.0000     0.4212
  core/fe/pc_gen/bp_fe_bht/mem_reg_104__0_/CLK (DFFX1)                      0.0000     0.4212 r
  library hold time                                                         0.0156     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.3203
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1165


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_108__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4315/IN5 (AO221X1)                    0.1619    0.0048 @   0.2473 f
  core/fe/pc_gen/bp_fe_bht/U4315/Q (AO221X1)                      0.0373    0.0730     0.3203 f
  core/fe/pc_gen/bp_fe_bht/n703 (net)           1       2.7348              0.0000     0.3203 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_108__0_/D (DFFX1)              0.0373    0.0000 &   0.3203 f
  data arrival time                                                                    0.3203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4212     0.4212
  clock reconvergence pessimism                                             0.0000     0.4212
  core/fe/pc_gen/bp_fe_bht/mem_reg_108__0_/CLK (DFFX1)                      0.0000     0.4212 r
  library hold time                                                         0.0156     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.3203
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1165


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_298__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3910/IN5 (AO221X1)                    0.1619    0.0049 @   0.2474 f
  core/fe/pc_gen/bp_fe_bht/U3910/Q (AO221X1)                      0.0372    0.0729     0.3203 f
  core/fe/pc_gen/bp_fe_bht/n893 (net)           1       2.7207              0.0000     0.3203 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_298__0_/D (DFFX1)              0.0372    0.0000 &   0.3204 f
  data arrival time                                                                    0.3204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4211     0.4211
  clock reconvergence pessimism                                             0.0000     0.4211
  core/fe/pc_gen/bp_fe_bht/mem_reg_298__0_/CLK (DFFX1)                      0.0000     0.4211 r
  library hold time                                                         0.0156     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.3204
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1164


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_200__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4118/IN5 (AO221X1)                    0.1762    0.0015 @   0.2501 f
  core/fe/pc_gen/bp_fe_bht/U4118/Q (AO221X1)                      0.0391    0.0750     0.3251 f
  core/fe/pc_gen/bp_fe_bht/n795 (net)           1       3.1926              0.0000     0.3251 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_200__0_/D (DFFX1)              0.0391    0.0000 &   0.3251 f
  data arrival time                                                                    0.3251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                             0.0000     0.4253
  core/fe/pc_gen/bp_fe_bht/mem_reg_200__0_/CLK (DFFX1)                      0.0000     0.4253 r
  library hold time                                                         0.0161     0.4413
  data required time                                                                   0.4413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4413
  data arrival time                                                                   -0.3251
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1162


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_174__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4175/IN5 (AO221X1)                    0.1619    0.0049 @   0.2474 f
  core/fe/pc_gen/bp_fe_bht/U4175/Q (AO221X1)                      0.0371    0.0729     0.3203 f
  core/fe/pc_gen/bp_fe_bht/n769 (net)           1       2.6934              0.0000     0.3203 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_174__0_/D (DFFX1)              0.0371    0.0000 &   0.3203 f
  data arrival time                                                                    0.3203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  core/fe/pc_gen/bp_fe_bht/mem_reg_174__0_/CLK (DFFX1)                      0.0000     0.4209 r
  library hold time                                                         0.0157     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.3203
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1162


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_109__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4313/IN5 (AO221X1)                    0.1619    0.0050 @   0.2475 f
  core/fe/pc_gen/bp_fe_bht/U4313/Q (AO221X1)                      0.0368    0.0726     0.3201 f
  core/fe/pc_gen/bp_fe_bht/n704 (net)           1       2.5696              0.0000     0.3201 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_109__0_/D (DFFX1)              0.0368    0.0000 &   0.3202 f
  data arrival time                                                                    0.3202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4206     0.4206
  clock reconvergence pessimism                                             0.0000     0.4206
  core/fe/pc_gen/bp_fe_bht/mem_reg_109__0_/CLK (DFFX1)                      0.0000     0.4206 r
  library hold time                                                         0.0157     0.4363
  data required time                                                                   0.4363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4363
  data arrival time                                                                   -0.3202
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1161


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_261__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3989/IN5 (AO221X1)                    0.1762    0.0029 @   0.2515 f
  core/fe/pc_gen/bp_fe_bht/U3989/Q (AO221X1)                      0.0380    0.0741     0.3256 f
  core/fe/pc_gen/bp_fe_bht/n856 (net)           1       2.7977              0.0000     0.3256 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_261__0_/D (DFFX1)              0.0380    0.0000 &   0.3256 f
  data arrival time                                                                    0.3256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  clock reconvergence pessimism                                             0.0000     0.4252
  core/fe/pc_gen/bp_fe_bht/mem_reg_261__0_/CLK (DFFX1)                      0.0000     0.4252 r
  library hold time                                                         0.0163     0.4416
  data required time                                                                   0.4416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4416
  data arrival time                                                                   -0.3256
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1159


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_175__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4173/IN5 (AO221X1)                    0.1619    0.0050 @   0.2475 f
  core/fe/pc_gen/bp_fe_bht/U4173/Q (AO221X1)                      0.0371    0.0729     0.3204 f
  core/fe/pc_gen/bp_fe_bht/n770 (net)           1       2.6914              0.0000     0.3204 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_175__0_/D (DFFX1)              0.0371    0.0000 &   0.3204 f
  data arrival time                                                                    0.3204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4206     0.4206
  clock reconvergence pessimism                                             0.0000     0.4206
  core/fe/pc_gen/bp_fe_bht/mem_reg_175__0_/CLK (DFFX1)                      0.0000     0.4206 r
  library hold time                                                         0.0157     0.4362
  data required time                                                                   0.4362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4362
  data arrival time                                                                   -0.3204
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1158


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_263__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3985/IN5 (AO221X1)                    0.1762    0.0023 @   0.2509 f
  core/fe/pc_gen/bp_fe_bht/U3985/Q (AO221X1)                      0.0387    0.0747     0.3257 f
  core/fe/pc_gen/bp_fe_bht/n858 (net)           1       3.0642              0.0000     0.3257 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_263__0_/D (DFFX1)              0.0387    0.0000 &   0.3257 f
  data arrival time                                                                    0.3257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                             0.0000     0.4253
  core/fe/pc_gen/bp_fe_bht/mem_reg_263__0_/CLK (DFFX1)                      0.0000     0.4253 r
  library hold time                                                         0.0162     0.4414
  data required time                                                                   0.4414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4414
  data arrival time                                                                   -0.3257
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1157


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_105__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4321/IN5 (AO221X1)                    0.1619    0.0047 @   0.2473 f
  core/fe/pc_gen/bp_fe_bht/U4321/Q (AO221X1)                      0.0383    0.0737     0.3210 f
  core/fe/pc_gen/bp_fe_bht/n700 (net)           1       3.0897              0.0000     0.3210 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_105__0_/D (DFFX1)              0.0383    0.0000 &   0.3210 f
  data arrival time                                                                    0.3210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4212     0.4212
  clock reconvergence pessimism                                             0.0000     0.4212
  core/fe/pc_gen/bp_fe_bht/mem_reg_105__0_/CLK (DFFX1)                      0.0000     0.4212 r
  library hold time                                                         0.0154     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.3210
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1156


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_345__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3808/IN5 (AO221X1)                    0.1673    0.0017 @   0.2428 f
  core/fe/pc_gen/bp_fe_bht/U3808/Q (AO221X1)                      0.0373    0.0733     0.3160 f
  core/fe/pc_gen/bp_fe_bht/n940 (net)           1       2.6908              0.0000     0.3160 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_345__0_/D (DFFX1)              0.0373    0.0000 &   0.3161 f
  data arrival time                                                                    0.3161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_345__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0201     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3161
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1155


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_106__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U4319/IN5 (AO221X1)                    0.1619    0.0043 @   0.2468 f
  core/fe/pc_gen/bp_fe_bht/U4319/Q (AO221X1)                      0.0393    0.0746     0.3214 f
  core/fe/pc_gen/bp_fe_bht/n701 (net)           1       3.4735              0.0000     0.3214 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_106__0_/D (DFFX1)              0.0393    0.0000 &   0.3215 f
  data arrival time                                                                    0.3215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4214     0.4214
  clock reconvergence pessimism                                             0.0000     0.4214
  core/fe/pc_gen/bp_fe_bht/mem_reg_106__0_/CLK (DFFX1)                      0.0000     0.4214 r
  library hold time                                                         0.0151     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.3215
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1151


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_486__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3509/IN5 (AO221X1)                    0.1762    0.0030 @   0.2516 f
  core/fe/pc_gen/bp_fe_bht/U3509/Q (AO221X1)                      0.0387    0.0747     0.3263 f
  core/fe/pc_gen/bp_fe_bht/n1081 (net)          1       3.0521              0.0000     0.3263 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_486__0_/D (DFFX1)              0.0387    0.0000 &   0.3264 f
  data arrival time                                                                    0.3264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  clock reconvergence pessimism                                             0.0000     0.4252
  core/fe/pc_gen/bp_fe_bht/mem_reg_486__0_/CLK (DFFX1)                      0.0000     0.4252 r
  library hold time                                                         0.0162     0.4414
  data required time                                                                   0.4414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4414
  data arrival time                                                                   -0.3264
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1150


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_352__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3794/IN5 (AO221X1)                    0.1762    0.0017 @   0.2503 f
  core/fe/pc_gen/bp_fe_bht/U3794/Q (AO221X1)                      0.0380    0.0742     0.3245 f
  core/fe/pc_gen/bp_fe_bht/n947 (net)           1       2.8247              0.0000     0.3245 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_352__0_/D (DFFX1)              0.0380    0.0000 &   0.3245 f
  data arrival time                                                                    0.3245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                             0.0000     0.4231
  core/fe/pc_gen/bp_fe_bht/mem_reg_352__0_/CLK (DFFX1)                      0.0000     0.4231 r
  library hold time                                                         0.0163     0.4394
  data required time                                                                   0.4394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4394
  data arrival time                                                                   -0.3245
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1149


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_481__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3519/IN5 (AO221X1)                    0.1762    0.0044 @   0.2530 f
  core/fe/pc_gen/bp_fe_bht/U3519/Q (AO221X1)                      0.0377    0.0739     0.3269 f
  core/fe/pc_gen/bp_fe_bht/n1076 (net)          1       2.7052              0.0000     0.3269 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_481__0_/D (DFFX1)              0.0377    0.0000 &   0.3270 f
  data arrival time                                                                    0.3270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                             0.0000     0.4253
  core/fe/pc_gen/bp_fe_bht/mem_reg_481__0_/CLK (DFFX1)                      0.0000     0.4253 r
  library hold time                                                         0.0164     0.4417
  data required time                                                                   0.4417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4417
  data arrival time                                                                   -0.3270
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1147


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_100__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4333/IN5 (AO221X1)                    0.1762    0.0017 @   0.2503 f
  core/fe/pc_gen/bp_fe_bht/U4333/Q (AO221X1)                      0.0382    0.0743     0.3246 f
  core/fe/pc_gen/bp_fe_bht/n695 (net)           1       2.8694              0.0000     0.3246 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_100__0_/D (DFFX1)              0.0382    0.0000 &   0.3246 f
  data arrival time                                                                    0.3246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                             0.0000     0.4231
  core/fe/pc_gen/bp_fe_bht/mem_reg_100__0_/CLK (DFFX1)                      0.0000     0.4231 r
  library hold time                                                         0.0163     0.4393
  data required time                                                                   0.4393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4393
  data arrival time                                                                   -0.3246
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1147


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_203__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4112/IN5 (AO221X1)                    0.1762    0.0014 @   0.2500 f
  core/fe/pc_gen/bp_fe_bht/U4112/Q (AO221X1)                      0.0386    0.0746     0.3246 f
  core/fe/pc_gen/bp_fe_bht/n798 (net)           1       3.0033              0.0000     0.3246 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_203__0_/D (DFFX1)              0.0386    0.0000 &   0.3247 f
  data arrival time                                                                    0.3247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                             0.0000     0.4231
  core/fe/pc_gen/bp_fe_bht/mem_reg_203__0_/CLK (DFFX1)                      0.0000     0.4231 r
  library hold time                                                         0.0162     0.4393
  data required time                                                                   0.4393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4393
  data arrival time                                                                   -0.3247
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1146


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_152__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4220/IN5 (AO221X1)                    0.1673    0.0010 @   0.2421 f
  core/fe/pc_gen/bp_fe_bht/U4220/Q (AO221X1)                      0.0390    0.0746     0.3167 f
  core/fe/pc_gen/bp_fe_bht/n747 (net)           1       3.2966              0.0000     0.3167 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_152__0_/D (DFFX1)              0.0390    0.0000 &   0.3168 f
  data arrival time                                                                    0.3168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_152__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0197     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3168
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1145


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_485__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3511/IN5 (AO221X1)                    0.1762    0.0036 @   0.2522 f
  core/fe/pc_gen/bp_fe_bht/U3511/Q (AO221X1)                      0.0384    0.0744     0.3267 f
  core/fe/pc_gen/bp_fe_bht/n1080 (net)          1       2.9362              0.0000     0.3267 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_485__0_/D (DFFX1)              0.0384    0.0000 &   0.3267 f
  data arrival time                                                                    0.3267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4249     0.4249
  clock reconvergence pessimism                                             0.0000     0.4249
  core/fe/pc_gen/bp_fe_bht/mem_reg_485__0_/CLK (DFFX1)                      0.0000     0.4249 r
  library hold time                                                         0.0162     0.4411
  data required time                                                                   0.4411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4411
  data arrival time                                                                   -0.3267
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1144


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_348__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3802/IN5 (AO221X1)                    0.1673    0.0017 @   0.2428 f
  core/fe/pc_gen/bp_fe_bht/U3802/Q (AO221X1)                      0.0381    0.0739     0.3167 f
  core/fe/pc_gen/bp_fe_bht/n943 (net)           1       2.9755              0.0000     0.3167 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_348__0_/D (DFFX1)              0.0381    0.0000 &   0.3167 f
  data arrival time                                                                    0.3167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_348__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0199     0.4311
  data required time                                                                   0.4311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4311
  data arrival time                                                                   -0.3167
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1144


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_156__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4212/IN5 (AO221X1)                    0.1673    0.0028 @   0.2439 f
  core/fe/pc_gen/bp_fe_bht/U4212/Q (AO221X1)                      0.0375    0.0734     0.3172 f
  core/fe/pc_gen/bp_fe_bht/n751 (net)           1       2.7476              0.0000     0.3172 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_156__0_/D (DFFX1)              0.0375    0.0000 &   0.3173 f
  data arrival time                                                                    0.3173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_156__0_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0200     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3173
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1144


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_32__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4476/IN5 (AO221X1)                    0.1762    0.0036 @   0.2523 f
  core/fe/pc_gen/bp_fe_bht/U4476/Q (AO221X1)                      0.0388    0.0748     0.3270 f
  core/fe/pc_gen/bp_fe_bht/n627 (net)           1       3.0836              0.0000     0.3270 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_32__0_/D (DFFX1)               0.0388   -0.0007 &   0.3264 f
  data arrival time                                                                    0.3264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4244     0.4244
  clock reconvergence pessimism                                             0.0000     0.4244
  core/fe/pc_gen/bp_fe_bht/mem_reg_32__0_/CLK (DFFX1)                       0.0000     0.4244 r
  library hold time                                                         0.0162     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.3264
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1142


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_33__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4474/IN5 (AO221X1)                    0.1762    0.0036 @   0.2522 f
  core/fe/pc_gen/bp_fe_bht/U4474/Q (AO221X1)                      0.0365    0.0730     0.3252 f
  core/fe/pc_gen/bp_fe_bht/n628 (net)           1       2.2880              0.0000     0.3252 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_33__0_/D (DFFX1)               0.0365    0.0000 &   0.3253 f
  data arrival time                                                                    0.3253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4227     0.4227
  clock reconvergence pessimism                                             0.0000     0.4227
  core/fe/pc_gen/bp_fe_bht/mem_reg_33__0_/CLK (DFFX1)                       0.0000     0.4227 r
  library hold time                                                         0.0167     0.4394
  data required time                                                                   0.4394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4394
  data arrival time                                                                   -0.3253
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1141


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_487__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3507/IN5 (AO221X1)                    0.1762    0.0043 @   0.2530 f
  core/fe/pc_gen/bp_fe_bht/U3507/Q (AO221X1)                      0.0384    0.0745     0.3274 f
  core/fe/pc_gen/bp_fe_bht/n1082 (net)          1       2.9536              0.0000     0.3274 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_487__0_/D (DFFX1)              0.0384    0.0000 &   0.3275 f
  data arrival time                                                                    0.3275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  clock reconvergence pessimism                                             0.0000     0.4252
  core/fe/pc_gen/bp_fe_bht/mem_reg_487__0_/CLK (DFFX1)                      0.0000     0.4252 r
  library hold time                                                         0.0162     0.4414
  data required time                                                                   0.4414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4414
  data arrival time                                                                   -0.3275
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1140


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_351__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3796/IN5 (AO221X1)                    0.1673    0.0017 @   0.2428 f
  core/fe/pc_gen/bp_fe_bht/U3796/Q (AO221X1)                      0.0380    0.0738     0.3166 f
  core/fe/pc_gen/bp_fe_bht/n946 (net)           1       2.9413              0.0000     0.3166 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_351__0_/D (DFFX1)              0.0380    0.0000 &   0.3166 f
  data arrival time                                                                    0.3166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/fe/pc_gen/bp_fe_bht/mem_reg_351__0_/CLK (DFFX1)                      0.0000     0.4106 r
  library hold time                                                         0.0199     0.4305
  data required time                                                                   0.4305
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4305
  data arrival time                                                                   -0.3166
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1138


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_350__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3798/IN5 (AO221X1)                    0.1673    0.0017 @   0.2428 f
  core/fe/pc_gen/bp_fe_bht/U3798/Q (AO221X1)                      0.0381    0.0739     0.3167 f
  core/fe/pc_gen/bp_fe_bht/n945 (net)           1       2.9771              0.0000     0.3167 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_350__0_/D (DFFX1)              0.0381    0.0000 &   0.3167 f
  data arrival time                                                                    0.3167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                             0.0000     0.4106
  core/fe/pc_gen/bp_fe_bht/mem_reg_350__0_/CLK (DFFX1)                      0.0000     0.4106 r
  library hold time                                                         0.0198     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.3167
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1137


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_431__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0484    0.0150 @   0.1150 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1619    0.1275 @   0.2425 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.0138              0.0000     0.2425 f
  core/fe/pc_gen/bp_fe_bht/U3625/IN5 (AO221X1)                    0.1619    0.0050 @   0.2476 f
  core/fe/pc_gen/bp_fe_bht/U3625/Q (AO221X1)                      0.0383    0.0738     0.3213 f
  core/fe/pc_gen/bp_fe_bht/n1026 (net)          1       3.1043              0.0000     0.3213 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_431__0_/D (DFFX1)              0.0383    0.0000 &   0.3214 f
  data arrival time                                                                    0.3214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  clock reconvergence pessimism                                             0.0000     0.4197
  core/fe/pc_gen/bp_fe_bht/mem_reg_431__0_/CLK (DFFX1)                      0.0000     0.4197 r
  library hold time                                                         0.0154     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.3214
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1137


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_349__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3800/IN5 (AO221X1)                    0.1673    0.0017 @   0.2428 f
  core/fe/pc_gen/bp_fe_bht/U3800/Q (AO221X1)                      0.0390    0.0746     0.3174 f
  core/fe/pc_gen/bp_fe_bht/n944 (net)           1       3.2989              0.0000     0.3174 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_349__0_/D (DFFX1)              0.0390    0.0000 &   0.3175 f
  data arrival time                                                                    0.3175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_349__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0197     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3175
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1135


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_480__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3521/IN5 (AO221X1)                    0.1762    0.0044 @   0.2530 f
  core/fe/pc_gen/bp_fe_bht/U3521/Q (AO221X1)                      0.0390    0.0750     0.3279 f
  core/fe/pc_gen/bp_fe_bht/n1075 (net)          1       3.1696              0.0000     0.3279 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_480__0_/D (DFFX1)              0.0390    0.0000 &   0.3280 f
  data arrival time                                                                    0.3280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  clock reconvergence pessimism                                             0.0000     0.4253
  core/fe/pc_gen/bp_fe_bht/mem_reg_480__0_/CLK (DFFX1)                      0.0000     0.4253 r
  library hold time                                                         0.0161     0.4413
  data required time                                                                   0.4413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4413
  data arrival time                                                                   -0.3280
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1134


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_36__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4468/IN5 (AO221X1)                    0.1762    0.0037 @   0.2524 f
  core/fe/pc_gen/bp_fe_bht/U4468/Q (AO221X1)                      0.0389    0.0748     0.3272 f
  core/fe/pc_gen/bp_fe_bht/n631 (net)           1       3.1138              0.0000     0.3272 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_36__0_/D (DFFX1)               0.0389   -0.0011 &   0.3261 f
  data arrival time                                                                    0.3261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4233     0.4233
  clock reconvergence pessimism                                             0.0000     0.4233
  core/fe/pc_gen/bp_fe_bht/mem_reg_36__0_/CLK (DFFX1)                       0.0000     0.4233 r
  library hold time                                                         0.0161     0.4394
  data required time                                                                   0.4394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4394
  data arrival time                                                                   -0.3261
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1133


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_353__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3792/IN5 (AO221X1)                    0.1762    0.0017 @   0.2503 f
  core/fe/pc_gen/bp_fe_bht/U3792/Q (AO221X1)                      0.0399    0.0757     0.3260 f
  core/fe/pc_gen/bp_fe_bht/n948 (net)           1       3.4910              0.0000     0.3260 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_353__0_/D (DFFX1)              0.0399    0.0000 &   0.3260 f
  data arrival time                                                                    0.3260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                             0.0000     0.4231
  core/fe/pc_gen/bp_fe_bht/mem_reg_353__0_/CLK (DFFX1)                      0.0000     0.4231 r
  library hold time                                                         0.0159     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.3260
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1129


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_101__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4331/IN5 (AO221X1)                    0.1762    0.0042 @   0.2528 f
  core/fe/pc_gen/bp_fe_bht/U4331/Q (AO221X1)                      0.0380    0.0741     0.3270 f
  core/fe/pc_gen/bp_fe_bht/n696 (net)           1       2.8004              0.0000     0.3270 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_101__0_/D (DFFX1)              0.0380    0.0000 &   0.3270 f
  data arrival time                                                                    0.3270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                             0.0000     0.4236
  core/fe/pc_gen/bp_fe_bht/mem_reg_101__0_/CLK (DFFX1)                      0.0000     0.4236 r
  library hold time                                                         0.0163     0.4399
  data required time                                                                   0.4399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4399
  data arrival time                                                                   -0.3270
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1129


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_344__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3810/IN5 (AO221X1)                    0.1673    0.0017 @   0.2428 f
  core/fe/pc_gen/bp_fe_bht/U3810/Q (AO221X1)                      0.0399    0.0753     0.3181 f
  core/fe/pc_gen/bp_fe_bht/n939 (net)           1       3.6075              0.0000     0.3181 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_344__0_/D (DFFX1)              0.0399    0.0000 &   0.3181 f
  data arrival time                                                                    0.3181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_344__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0195     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3181
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1129


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_103__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4327/IN5 (AO221X1)                    0.1762    0.0042 @   0.2529 f
  core/fe/pc_gen/bp_fe_bht/U4327/Q (AO221X1)                      0.0381    0.0742     0.3271 f
  core/fe/pc_gen/bp_fe_bht/n698 (net)           1       2.8426              0.0000     0.3271 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_103__0_/D (DFFX1)              0.0381    0.0000 &   0.3271 f
  data arrival time                                                                    0.3271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4236     0.4236
  clock reconvergence pessimism                                             0.0000     0.4236
  core/fe/pc_gen/bp_fe_bht/mem_reg_103__0_/CLK (DFFX1)                      0.0000     0.4236 r
  library hold time                                                         0.0163     0.4399
  data required time                                                                   0.4399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4399
  data arrival time                                                                   -0.3271
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_484__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3513/IN5 (AO221X1)                    0.1762    0.0037 @   0.2523 f
  core/fe/pc_gen/bp_fe_bht/U3513/Q (AO221X1)                      0.0403    0.0759     0.3282 f
  core/fe/pc_gen/bp_fe_bht/n1079 (net)          1       3.6209              0.0000     0.3282 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_484__0_/D (DFFX1)              0.0403    0.0000 &   0.3283 f
  data arrival time                                                                    0.3283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4249     0.4249
  clock reconvergence pessimism                                             0.0000     0.4249
  core/fe/pc_gen/bp_fe_bht/mem_reg_484__0_/CLK (DFFX1)                      0.0000     0.4249 r
  library hold time                                                         0.0158     0.4407
  data required time                                                                   0.4407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4407
  data arrival time                                                                   -0.3283
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1125


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_37__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U4466/IN5 (AO221X1)                    0.1762    0.0038 @   0.2524 f
  core/fe/pc_gen/bp_fe_bht/U4466/Q (AO221X1)                      0.0389    0.0748     0.3272 f
  core/fe/pc_gen/bp_fe_bht/n632 (net)           1       3.1133              0.0000     0.3272 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_37__0_/D (DFFX1)               0.0389    0.0000 &   0.3272 f
  data arrival time                                                                    0.3272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4231     0.4231
  clock reconvergence pessimism                                             0.0000     0.4231
  core/fe/pc_gen/bp_fe_bht/mem_reg_37__0_/CLK (DFFX1)                       0.0000     0.4231 r
  library hold time                                                         0.0161     0.4392
  data required time                                                                   0.4392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4392
  data arrival time                                                                   -0.3272
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1120


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_356__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0481    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1762    0.1348 @   0.2486 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     111.9258              0.0000     0.2486 f
  core/fe/pc_gen/bp_fe_bht/U3784/IN5 (AO221X1)                    0.1762    0.0038 @   0.2524 f
  core/fe/pc_gen/bp_fe_bht/U3784/Q (AO221X1)                      0.0386    0.0747     0.3271 f
  core/fe/pc_gen/bp_fe_bht/n951 (net)           1       3.0370              0.0000     0.3271 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_356__0_/D (DFFX1)              0.0386    0.0000 &   0.3271 f
  data arrival time                                                                    0.3271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                             0.0000     0.4229
  core/fe/pc_gen/bp_fe_bht/mem_reg_356__0_/CLK (DFFX1)                      0.0000     0.4229 r
  library hold time                                                         0.0162     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.3271
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1119


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1273    0.1038 @   0.2172 r
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      73.9393              0.0000     0.2172 r
  core/fe/pc_gen/bp_fe_bht/U2025/IN2 (NOR2X0)                     0.1274    0.0003 @   0.2175 r
  core/fe/pc_gen/bp_fe_bht/U2025/QN (NOR2X0)                      0.0628    0.0515     0.2691 f
  core/fe/pc_gen/bp_fe_bht/n2829 (net)          1       2.2025              0.0000     0.2691 f
  core/fe/pc_gen/bp_fe_bht/U2026/IN3 (OA22X1)                     0.0628    0.0000 &   0.2691 f
  core/fe/pc_gen/bp_fe_bht/U2026/Q (OA22X1)                       0.0316    0.0692     0.3382 f
  core/fe/pc_gen/bp_fe_bht/n1110 (net)          1       2.6099              0.0000     0.3382 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__1_/D (DFFX1)                0.0316    0.0000 &   0.3383 f
  data arrival time                                                                    0.3383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  clock reconvergence pessimism                                             0.0000     0.4320
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__1_/CLK (DFFX1)                        0.0000     0.4320 r
  library hold time                                                         0.0180     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.3383
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1118


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_31__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4480/IN5 (AO221X1)                    0.1673    0.0064 @   0.2475 f
  core/fe/pc_gen/bp_fe_bht/U4480/Q (AO221X1)                      0.0373    0.0732     0.3207 f
  core/fe/pc_gen/bp_fe_bht/n626 (net)           1       2.6793              0.0000     0.3207 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_31__0_/D (DFFX1)               0.0373    0.0000 &   0.3207 f
  data arrival time                                                                    0.3207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_31__0_/CLK (DFFX1)                       0.0000     0.4117 r
  library hold time                                                         0.0201     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.3207
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1111


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0322    0.0067 @   0.1067 f
  clint/icc_place3/ZN (INVX0)                                     0.2430    0.1185     0.2252 r
  clint/n4 (net)                               11      37.9515              0.0000     0.2252 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2252 r
  clint/cmd_buffer/reset_i (net)                       37.9515              0.0000     0.2252 r
  clint/cmd_buffer/U13/IN5 (OA221X1)                              0.2430   -0.0379 &   0.1873 r
  clint/cmd_buffer/U13/Q (OA221X1)                                0.0394    0.0923     0.2797 r
  clint/cmd_buffer/n11 (net)                    1       3.1841              0.0000     0.2797 r
  clint/cmd_buffer/head_r_reg/D (DFFX1)                           0.0394    0.0000 &   0.2797 r
  data arrival time                                                                    0.2797

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4180     0.4180
  clock reconvergence pessimism                                             0.0000     0.4180
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                                   0.0000     0.4180 r
  library hold time                                                        -0.0273     0.3907
  data required time                                                                   0.3907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3907
  data arrival time                                                                   -0.2797
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1110


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_284__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3939/IN5 (AO221X1)                    0.1673    0.0064 @   0.2475 f
  core/fe/pc_gen/bp_fe_bht/U3939/Q (AO221X1)                      0.0375    0.0734     0.3209 f
  core/fe/pc_gen/bp_fe_bht/n879 (net)           1       2.7461              0.0000     0.3209 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_284__0_/D (DFFX1)              0.0375    0.0000 &   0.3209 f
  data arrival time                                                                    0.3209

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_284__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0200     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.3209
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1109


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_286__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3935/IN5 (AO221X1)                    0.1673    0.0064 @   0.2475 f
  core/fe/pc_gen/bp_fe_bht/U3935/Q (AO221X1)                      0.0380    0.0738     0.3213 f
  core/fe/pc_gen/bp_fe_bht/n881 (net)           1       2.9324              0.0000     0.3213 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_286__0_/D (DFFX1)              0.0380    0.0000 &   0.3213 f
  data arrival time                                                                    0.3213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_286__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0199     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.3213
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1104


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_328__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0491    0.0148 @   0.1148 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1303    0.1028 @   0.2176 r
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      74.5927              0.0000     0.2176 r
  core/fe/pc_gen/bp_fe_bht/U3019/IN2 (NOR2X0)                     0.1306    0.0023 @   0.2199 r
  core/fe/pc_gen/bp_fe_bht/U3019/QN (NOR2X0)                      0.0670    0.0502     0.2701 f
  core/fe/pc_gen/bp_fe_bht/n3198 (net)          1       1.8290              0.0000     0.2701 f
  core/fe/pc_gen/bp_fe_bht/U3020/IN3 (OA22X1)                     0.0670    0.0000 &   0.2701 f
  core/fe/pc_gen/bp_fe_bht/U3020/Q (OA22X1)                       0.0326    0.0704     0.3406 f
  core/fe/pc_gen/bp_fe_bht/n1764 (net)          1       3.0176              0.0000     0.3406 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_328__1_/D (DFFX1)              0.0326    0.0000 &   0.3406 f
  data arrival time                                                                    0.3406

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4329     0.4329
  clock reconvergence pessimism                                             0.0000     0.4329
  core/fe/pc_gen/bp_fe_bht/mem_reg_328__1_/CLK (DFFX1)                      0.0000     0.4329 r
  library hold time                                                         0.0178     0.4507
  data required time                                                                   0.4507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4507
  data arrival time                                                                   -0.3406
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1101


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_459__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U3566/IN5 (AO221X1)                    0.1966    0.0034 @   0.2632 f
  core/fe/pc_gen/bp_fe_bht/U3566/Q (AO221X1)                      0.0393    0.0760     0.3392 f
  core/fe/pc_gen/bp_fe_bht/n1054 (net)          1       2.9891              0.0000     0.3392 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_459__0_/D (DFFX1)              0.0393   -0.0012 &   0.3380 f
  data arrival time                                                                    0.3380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/fe/pc_gen/bp_fe_bht/mem_reg_459__0_/CLK (DFFX1)                      0.0000     0.4317 r
  library hold time                                                         0.0163     0.4479
  data required time                                                                   0.4479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4479
  data arrival time                                                                   -0.3380
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1100


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_287__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3933/IN5 (AO221X1)                    0.1673    0.0065 @   0.2476 f
  core/fe/pc_gen/bp_fe_bht/U3933/Q (AO221X1)                      0.0385    0.0742     0.3217 f
  core/fe/pc_gen/bp_fe_bht/n882 (net)           1       3.1095              0.0000     0.3217 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_287__0_/D (DFFX1)              0.0385    0.0000 &   0.3218 f
  data arrival time                                                                    0.3218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_287__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0198     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3218
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1098


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0322    0.0067 @   0.1067 f
  clint/icc_place3/ZN (INVX0)                                     0.2430    0.1185     0.2252 r
  clint/n4 (net)                               11      37.9515              0.0000     0.2252 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2252 r
  clint/cmd_buffer/reset_i (net)                       37.9515              0.0000     0.2252 r
  clint/cmd_buffer/U15/IN5 (OA221X1)                              0.2430   -0.0379 &   0.1873 r
  clint/cmd_buffer/U15/Q (OA221X1)                                0.0365    0.0912     0.2785 r
  clint/cmd_buffer/n8 (net)                     1       2.6769              0.0000     0.2785 r
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                           0.0365    0.0000 &   0.2785 r
  data arrival time                                                                    0.2785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  clock reconvergence pessimism                                             0.0000     0.4146
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                                   0.0000     0.4146 r
  library hold time                                                        -0.0263     0.3882
  data required time                                                                   0.3882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3882
  data arrival time                                                                   -0.2785
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1097


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U4377/IN5 (AO221X1)                    0.1126    0.0018 @   0.2119 r
  core/fe/pc_gen/bp_fe_bht/U4377/Q (AO221X1)                      0.0356    0.0829     0.2949 r
  core/fe/pc_gen/bp_fe_bht/n674 (net)           1       2.4664              0.0000     0.2949 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/D (DFFX1)               0.0356    0.0000 &   0.2949 r
  data arrival time                                                                    0.2949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4308     0.4308
  clock reconvergence pessimism                                             0.0000     0.4308
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/CLK (DFFX1)                       0.0000     0.4308 r
  library hold time                                                        -0.0262     0.4046
  data required time                                                                   0.4046
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4046
  data arrival time                                                                   -0.2949
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1097


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      15.3246              0.0000     0.1000 f
  U3205/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3205/Q (AO222X1)                                               0.1408    0.1209 @   0.2210 f
  mem_resp_li[631] (net)                        1      39.2716              0.0000     0.2210 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2210 f
  uce_1__uce/mem_resp_i[61] (net)                      39.2716              0.0000     0.2210 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1408   -0.0262 @   0.1948 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0658    0.0973     0.2922 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      14.8400              0.0000     0.2922 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2922 f
  data_mem_pkt_li[527] (net)                           14.8400              0.0000     0.2922 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2922 f
  core/data_mem_pkt_i[528] (net)                       14.8400              0.0000     0.2922 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2922 f
  core/be/data_mem_pkt_i[5] (net)                      14.8400              0.0000     0.2922 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2922 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               14.8400              0.0000     0.2922 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2922 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        14.8400              0.0000     0.2922 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0658   -0.0021 &   0.2901 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0376    0.0720     0.3621 f
  core/be/be_mem/dcache/n2314 (net)             1       3.0606              0.0000     0.3621 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0376   -0.0012 &   0.3609 f
  data arrival time                                                                    0.3609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4536     0.4536
  clock reconvergence pessimism                                             0.0000     0.4536
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4536 r
  library hold time                                                         0.0169     0.4705
  data required time                                                                   0.4705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4705
  data arrival time                                                                   -0.3609
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1096


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3972/IN5 (AO221X1)                    0.1125    0.0019 @   0.2120 r
  core/fe/pc_gen/bp_fe_bht/U3972/Q (AO221X1)                      0.0368    0.0838     0.2958 r
  core/fe/pc_gen/bp_fe_bht/n864 (net)           1       2.9178              0.0000     0.2958 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/D (DFFX1)              0.0368    0.0000 &   0.2958 r
  data arrival time                                                                    0.2958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  clock reconvergence pessimism                                             0.0000     0.4319
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/CLK (DFFX1)                      0.0000     0.4319 r
  library hold time                                                        -0.0266     0.4053
  data required time                                                                   0.4053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4053
  data arrival time                                                                   -0.2958
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1095


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3968/IN5 (AO221X1)                    0.1128    0.0016 @   0.2117 r
  core/fe/pc_gen/bp_fe_bht/U3968/Q (AO221X1)                      0.0370    0.0839     0.2957 r
  core/fe/pc_gen/bp_fe_bht/n866 (net)           1       2.9757              0.0000     0.2957 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/D (DFFX1)              0.0370    0.0000 &   0.2957 r
  data arrival time                                                                    0.2957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/CLK (DFFX1)                      0.0000     0.4316 r
  library hold time                                                        -0.0266     0.4050
  data required time                                                                   0.4050
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4050
  data arrival time                                                                   -0.2957
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1093


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3976/IN5 (AO221X1)                    0.1126    0.0018 @   0.2119 r
  core/fe/pc_gen/bp_fe_bht/U3976/Q (AO221X1)                      0.0371    0.0839     0.2959 r
  core/fe/pc_gen/bp_fe_bht/n862 (net)           1       2.9943              0.0000     0.2959 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/D (DFFX1)              0.0371    0.0000 &   0.2959 r
  data arrival time                                                                    0.2959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4318     0.4318
  clock reconvergence pessimism                                             0.0000     0.4318
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/CLK (DFFX1)                      0.0000     0.4318 r
  library hold time                                                        -0.0266     0.4051
  data required time                                                                   0.4051
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4051
  data arrival time                                                                   -0.2959
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1093


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_329__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0491    0.0148 @   0.1148 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1303    0.1028 @   0.2176 r
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      74.5927              0.0000     0.2176 r
  core/fe/pc_gen/bp_fe_bht/U3022/IN2 (NOR2X0)                     0.1305    0.0013 @   0.2189 r
  core/fe/pc_gen/bp_fe_bht/U3022/QN (NOR2X0)                      0.0644    0.0529     0.2719 f
  core/fe/pc_gen/bp_fe_bht/n3199 (net)          1       2.4208              0.0000     0.2719 f
  core/fe/pc_gen/bp_fe_bht/U3023/IN3 (OA22X1)                     0.0644    0.0000 &   0.2719 f
  core/fe/pc_gen/bp_fe_bht/U3023/Q (OA22X1)                       0.0324    0.0701     0.3420 f
  core/fe/pc_gen/bp_fe_bht/n1766 (net)          1       2.9635              0.0000     0.3420 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_329__1_/D (DFFX1)              0.0324   -0.0006 &   0.3414 f
  data arrival time                                                                    0.3414

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4326     0.4326
  clock reconvergence pessimism                                             0.0000     0.4326
  core/fe/pc_gen/bp_fe_bht/mem_reg_329__1_/CLK (DFFX1)                      0.0000     0.4326 r
  library hold time                                                         0.0179     0.4505
  data required time                                                                   0.4505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4505
  data arrival time                                                                   -0.3414
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1091


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3978/IN5 (AO221X1)                    0.1126    0.0021 @   0.2123 r
  core/fe/pc_gen/bp_fe_bht/U3978/Q (AO221X1)                      0.0372    0.0840     0.2963 r
  core/fe/pc_gen/bp_fe_bht/n861 (net)           1       3.0457              0.0000     0.2963 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/D (DFFX1)              0.0372    0.0000 &   0.2964 r
  data arrival time                                                                    0.2964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  clock reconvergence pessimism                                             0.0000     0.4320
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/CLK (DFFX1)                      0.0000     0.4320 r
  library hold time                                                        -0.0266     0.4054
  data required time                                                                   0.4054
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4054
  data arrival time                                                                   -0.2964
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1090


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3980/IN5 (AO221X1)                    0.1128    0.0024 @   0.2126 r
  core/fe/pc_gen/bp_fe_bht/U3980/Q (AO221X1)                      0.0372    0.0841     0.2966 r
  core/fe/pc_gen/bp_fe_bht/n860 (net)           1       3.0320              0.0000     0.2966 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/D (DFFX1)              0.0372    0.0000 &   0.2967 r
  data arrival time                                                                    0.2967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/CLK (DFFX1)                      0.0000     0.4322 r
  library hold time                                                        -0.0266     0.4056
  data required time                                                                   0.4056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4056
  data arrival time                                                                   -0.2967
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1089


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3982/IN5 (AO221X1)                    0.1128    0.0024 @   0.2126 r
  core/fe/pc_gen/bp_fe_bht/U3982/Q (AO221X1)                      0.0372    0.0841     0.2966 r
  core/fe/pc_gen/bp_fe_bht/n859 (net)           1       3.0370              0.0000     0.2966 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/D (DFFX1)              0.0372    0.0000 &   0.2967 r
  data arrival time                                                                    0.2967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/CLK (DFFX1)                      0.0000     0.4322 r
  library hold time                                                        -0.0266     0.4056
  data required time                                                                   0.4056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4056
  data arrival time                                                                   -0.2967
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1089


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3974/IN5 (AO221X1)                    0.1126    0.0022 @   0.2123 r
  core/fe/pc_gen/bp_fe_bht/U3974/Q (AO221X1)                      0.0378    0.0844     0.2968 r
  core/fe/pc_gen/bp_fe_bht/n863 (net)           1       3.2650              0.0000     0.2968 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/D (DFFX1)              0.0378    0.0000 &   0.2968 r
  data arrival time                                                                    0.2968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4321     0.4321
  clock reconvergence pessimism                                             0.0000     0.4321
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/CLK (DFFX1)                      0.0000     0.4321 r
  library hold time                                                        -0.0268     0.4052
  data required time                                                                   0.4052
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4052
  data arrival time                                                                   -0.2968
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1084


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U3970/IN5 (AO221X1)                    0.1127    0.0017 @   0.2118 r
  core/fe/pc_gen/bp_fe_bht/U3970/Q (AO221X1)                      0.0372    0.0841     0.2959 r
  core/fe/pc_gen/bp_fe_bht/n865 (net)           1       3.0478              0.0000     0.2959 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/D (DFFX1)              0.0372    0.0000 &   0.2959 r
  data arrival time                                                                    0.2959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4309     0.4309
  clock reconvergence pessimism                                             0.0000     0.4309
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/CLK (DFFX1)                      0.0000     0.4309 r
  library hold time                                                        -0.0266     0.4043
  data required time                                                                   0.4043
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4043
  data arrival time                                                                   -0.2959
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1084


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U4379/IN5 (AO221X1)                    0.1126    0.0018 @   0.2119 r
  core/fe/pc_gen/bp_fe_bht/U4379/Q (AO221X1)                      0.0370    0.0839     0.2958 r
  core/fe/pc_gen/bp_fe_bht/n673 (net)           1       2.9722              0.0000     0.2958 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/D (DFFX1)               0.0370    0.0000 &   0.2958 r
  data arrival time                                                                    0.2958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4308     0.4308
  clock reconvergence pessimism                                             0.0000     0.4308
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/CLK (DFFX1)                       0.0000     0.4308 r
  library hold time                                                        -0.0266     0.4042
  data required time                                                                   0.4042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4042
  data arrival time                                                                   -0.2958
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1083


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[82] (net)                           2      13.5979              0.0000     0.1000 f
  U3228/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3228/Q (AO222X1)                                               0.1367    0.1186 @   0.2186 f
  mem_resp_li[652] (net)                        1      37.8100              0.0000     0.2186 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2186 f
  uce_1__uce/mem_resp_i[82] (net)                      37.8100              0.0000     0.2186 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1367   -0.0212 @   0.1974 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0667    0.0974     0.2948 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      15.1496              0.0000     0.2948 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.2948 f
  data_mem_pkt_li[548] (net)                           15.1496              0.0000     0.2948 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.2948 f
  core/data_mem_pkt_i[549] (net)                       15.1496              0.0000     0.2948 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.2948 f
  core/be/data_mem_pkt_i[26] (net)                     15.1496              0.0000     0.2948 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.2948 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              15.1496              0.0000     0.2948 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.2948 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       15.1496              0.0000     0.2948 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0667   -0.0016 &   0.2932 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0349    0.0700     0.3632 f
  core/be/be_mem/dcache/n2293 (net)             1       2.1293              0.0000     0.3632 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0349    0.0000 &   0.3632 f
  data arrival time                                                                    0.3632

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4538     0.4538
  clock reconvergence pessimism                                             0.0000     0.4538
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4538 r
  library hold time                                                         0.0175     0.4714
  data required time                                                                   0.4714
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4714
  data arrival time                                                                   -0.3632
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1081


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U4523/IN5 (AO221X1)                    0.1124    0.0027 @   0.2128 r
  core/fe/pc_gen/bp_fe_bht/U4523/Q (AO221X1)                      0.0370    0.0839     0.2967 r
  core/fe/pc_gen/bp_fe_bht/n605 (net)           1       2.9858              0.0000     0.2967 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/D (DFFX1)               0.0370    0.0000 &   0.2967 r
  data arrival time                                                                    0.2967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4310     0.4310
  clock reconvergence pessimism                                             0.0000     0.4310
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/CLK (DFFX1)                       0.0000     0.4310 r
  library hold time                                                        -0.0266     0.4044
  data required time                                                                   0.4044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4044
  data arrival time                                                                   -0.2967
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1077


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U4527/IN5 (AO221X1)                    0.1128    0.0024 @   0.2126 r
  core/fe/pc_gen/bp_fe_bht/U4527/Q (AO221X1)                      0.0372    0.0840     0.2966 r
  core/fe/pc_gen/bp_fe_bht/n603 (net)           1       3.0266              0.0000     0.2966 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/D (DFFX1)                0.0372    0.0000 &   0.2966 r
  data arrival time                                                                    0.2966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4308     0.4308
  clock reconvergence pessimism                                             0.0000     0.4308
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/CLK (DFFX1)                        0.0000     0.4308 r
  library hold time                                                        -0.0266     0.4041
  data required time                                                                   0.4041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4041
  data arrival time                                                                   -0.2966
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1075


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_140__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0491    0.0148 @   0.1148 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1303    0.1028 @   0.2176 r
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      74.5927              0.0000     0.2176 r
  core/fe/pc_gen/bp_fe_bht/U2392/IN2 (NOR2X0)                     0.1307    0.0045 @   0.2221 r
  core/fe/pc_gen/bp_fe_bht/U2392/QN (NOR2X0)                      0.0613    0.0519     0.2740 f
  core/fe/pc_gen/bp_fe_bht/n2964 (net)          1       2.1995              0.0000     0.2740 f
  core/fe/pc_gen/bp_fe_bht/U2393/IN3 (OA22X1)                     0.0613    0.0000 &   0.2741 f
  core/fe/pc_gen/bp_fe_bht/U2393/Q (OA22X1)                       0.0307    0.0684     0.3425 f
  core/fe/pc_gen/bp_fe_bht/n1388 (net)          1       2.3482              0.0000     0.3425 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_140__1_/D (DFFX1)              0.0307    0.0000 &   0.3425 f
  data arrival time                                                                    0.3425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4318     0.4318
  clock reconvergence pessimism                                             0.0000     0.4318
  core/fe/pc_gen/bp_fe_bht/mem_reg_140__1_/CLK (DFFX1)                      0.0000     0.4318 r
  library hold time                                                         0.0182     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.3425
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1075


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_139__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0491    0.0148 @   0.1148 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1303    0.1028 @   0.2176 r
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      74.5927              0.0000     0.2176 r
  core/fe/pc_gen/bp_fe_bht/U2401/IN2 (NOR2X0)                     0.1307    0.0042 @   0.2218 r
  core/fe/pc_gen/bp_fe_bht/U2401/QN (NOR2X0)                      0.0682    0.0512     0.2731 f
  core/fe/pc_gen/bp_fe_bht/n2967 (net)          1       2.0388              0.0000     0.2731 f
  core/fe/pc_gen/bp_fe_bht/U2402/IN3 (OA22X1)                     0.0682    0.0000 &   0.2731 f
  core/fe/pc_gen/bp_fe_bht/U2402/Q (OA22X1)                       0.0322    0.0702     0.3433 f
  core/fe/pc_gen/bp_fe_bht/n1386 (net)          1       2.8767              0.0000     0.3433 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_139__1_/D (DFFX1)              0.0322    0.0000 &   0.3433 f
  data arrival time                                                                    0.3433

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4327     0.4327
  clock reconvergence pessimism                                             0.0000     0.4327
  core/fe/pc_gen/bp_fe_bht/mem_reg_139__1_/CLK (DFFX1)                      0.0000     0.4327 r
  library hold time                                                         0.0179     0.4506
  data required time                                                                   0.4506
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4506
  data arrival time                                                                   -0.3433
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1073


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_245__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0650    0.0171 @   0.1171 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1224    0.1105 @   0.2275 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      74.1991              0.0000     0.2275 f
  core/fe/pc_gen/bp_fe_bht/U4024/IN5 (AO221X1)                    0.1224    0.0035 @   0.2311 f
  core/fe/pc_gen/bp_fe_bht/U4024/Q (AO221X1)                      0.0526    0.0826     0.3137 f
  core/fe/pc_gen/bp_fe_bht/n840 (net)           1       8.7414              0.0000     0.3137 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_245__0_/D (DFFX1)              0.0526   -0.0014 &   0.3122 f
  data arrival time                                                                    0.3122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  clock reconvergence pessimism                                             0.0000     0.4035
  core/fe/pc_gen/bp_fe_bht/mem_reg_245__0_/CLK (DFFX1)                      0.0000     0.4035 r
  library hold time                                                         0.0160     0.4195
  data required time                                                                   0.4195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4195
  data arrival time                                                                   -0.3122
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1072


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U4525/IN5 (AO221X1)                    0.1129    0.0024 @   0.2126 r
  core/fe/pc_gen/bp_fe_bht/U4525/Q (AO221X1)                      0.0380    0.0846     0.2972 r
  core/fe/pc_gen/bp_fe_bht/n604 (net)           1       3.3186              0.0000     0.2972 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/D (DFFX1)                0.0380    0.0000 &   0.2972 r
  data arrival time                                                                    0.2972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4308     0.4308
  clock reconvergence pessimism                                             0.0000     0.4308
  core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/CLK (DFFX1)                        0.0000     0.4308 r
  library hold time                                                        -0.0269     0.4039
  data required time                                                                   0.4039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4039
  data arrival time                                                                   -0.2972
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1067


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U4517/IN5 (AO221X1)                    0.1124    0.0027 @   0.2128 r
  core/fe/pc_gen/bp_fe_bht/U4517/Q (AO221X1)                      0.0384    0.0848     0.2977 r
  core/fe/pc_gen/bp_fe_bht/n608 (net)           1       3.4987              0.0000     0.2977 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/D (DFFX1)               0.0384    0.0000 &   0.2977 r
  data arrival time                                                                    0.2977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4314     0.4314
  clock reconvergence pessimism                                             0.0000     0.4314
  core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/CLK (DFFX1)                       0.0000     0.4314 r
  library hold time                                                        -0.0270     0.4044
  data required time                                                                   0.4044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4044
  data arrival time                                                                   -0.2977
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1067


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mipi_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0322    0.0067 @   0.1067 f
  clint/icc_place3/ZN (INVX0)                                     0.2430    0.1185     0.2252 r
  clint/n4 (net)                               11      37.9515              0.0000     0.2252 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                           0.0000     0.2252 r
  clint/clint_slice/reset_i (net)                      37.9515              0.0000     0.2252 r
  clint/clint_slice/mipi_reg/reset_i (bsg_dff_reset_en_width_p1_7)          0.0000     0.2252 r
  clint/clint_slice/mipi_reg/reset_i (net)             37.9515              0.0000     0.2252 r
  clint/clint_slice/mipi_reg/U5/IN5 (OA221X1)                     0.2430   -0.0361 &   0.1890 r
  clint/clint_slice/mipi_reg/U5/Q (OA221X1)                       0.0363    0.0911     0.2802 r
  clint/clint_slice/mipi_reg/n2 (net)           1       2.6233              0.0000     0.2802 r
  clint/clint_slice/mipi_reg/data_r_reg_0_/D (DFFX1)              0.0363    0.0000 &   0.2802 r
  data arrival time                                                                    0.2802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  clint/clint_slice/mipi_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                        -0.0263     0.3864
  data required time                                                                   0.3864
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3864
  data arrival time                                                                   -0.2802
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1062


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1122    0.0968 @   0.2102 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      63.4034              0.0000     0.2102 r
  core/fe/pc_gen/bp_fe_bht/U4519/IN5 (AO221X1)                    0.1124    0.0026 @   0.2128 r
  core/fe/pc_gen/bp_fe_bht/U4519/Q (AO221X1)                      0.0391    0.0853     0.2981 r
  core/fe/pc_gen/bp_fe_bht/n607 (net)           1       3.7503              0.0000     0.2981 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/D (DFFX1)               0.0391    0.0000 &   0.2981 r
  data arrival time                                                                    0.2981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4307     0.4307
  clock reconvergence pessimism                                             0.0000     0.4307
  core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/CLK (DFFX1)                       0.0000     0.4307 r
  library hold time                                                        -0.0272     0.4035
  data required time                                                                   0.4035
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4035
  data arrival time                                                                   -0.2981
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1054


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_382__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place86/INP (NBUFFX2)              0.0650    0.0171 @   0.1171 f
  core/fe/pc_gen/bp_fe_bht/icc_place86/Z (NBUFFX2)                0.1656    0.1322 @   0.2493 f
  core/fe/pc_gen/bp_fe_bht/n449 (net)          28     103.7070              0.0000     0.2493 f
  core/fe/pc_gen/bp_fe_bht/U3730/IN5 (AO221X1)                    0.1656    0.0027 @   0.2520 f
  core/fe/pc_gen/bp_fe_bht/U3730/Q (AO221X1)                      0.0377    0.0735     0.3255 f
  core/fe/pc_gen/bp_fe_bht/n977 (net)           1       2.8522              0.0000     0.3255 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_382__0_/D (DFFX1)              0.0377    0.0000 &   0.3255 f
  data arrival time                                                                    0.3255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  clock reconvergence pessimism                                             0.0000     0.4100
  core/fe/pc_gen/bp_fe_bht/mem_reg_382__0_/CLK (DFFX1)                      0.0000     0.4100 r
  library hold time                                                         0.0206     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3255
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1051


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/plic_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0322    0.0067 @   0.1067 f
  clint/icc_place3/ZN (INVX0)                                     0.2430    0.1185     0.2252 r
  clint/n4 (net)                               11      37.9515              0.0000     0.2252 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                           0.0000     0.2252 r
  clint/clint_slice/reset_i (net)                      37.9515              0.0000     0.2252 r
  clint/clint_slice/plic_reg/reset_i (bsg_dff_reset_en_width_p1_13)         0.0000     0.2252 r
  clint/clint_slice/plic_reg/reset_i (net)             37.9515              0.0000     0.2252 r
  clint/clint_slice/plic_reg/U5/IN5 (OA221X1)                     0.2430   -0.0362 &   0.1890 r
  clint/clint_slice/plic_reg/U5/Q (OA221X1)                       0.0374    0.0919     0.2809 r
  clint/clint_slice/plic_reg/n4 (net)           1       2.9807              0.0000     0.2809 r
  clint/clint_slice/plic_reg/data_r_reg_0_/D (DFFX1)              0.0374    0.0000 &   0.2809 r
  data arrival time                                                                    0.2809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  clint/clint_slice/plic_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.4125 r
  library hold time                                                        -0.0266     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.2809
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1050


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[79] (net)                           2       9.5931              0.0000     0.1000 f
  U3225/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3225/Q (AO222X1)                                               0.1403    0.1194 @   0.2195 f
  mem_resp_li[649] (net)                        1      38.5460              0.0000     0.2195 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2195 f
  uce_1__uce/mem_resp_i[79] (net)                      38.5460              0.0000     0.2195 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1406   -0.0264 @   0.1931 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0906    0.1120     0.3050 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      23.7073              0.0000     0.3050 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3050 f
  data_mem_pkt_li[545] (net)                           23.7073              0.0000     0.3050 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3050 f
  core/data_mem_pkt_i[546] (net)                       23.7073              0.0000     0.3050 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3050 f
  core/be/data_mem_pkt_i[23] (net)                     23.7073              0.0000     0.3050 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3050 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              23.7073              0.0000     0.3050 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3050 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       23.7073              0.0000     0.3050 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0906   -0.0156 &   0.2894 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0406    0.0771     0.3665 f
  core/be/be_mem/dcache/n2296 (net)             1       3.6118              0.0000     0.3665 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0406   -0.0011 &   0.3655 f
  data arrival time                                                                    0.3655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4539     0.4539
  clock reconvergence pessimism                                             0.0000     0.4539
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4539 r
  library hold time                                                         0.0162     0.4701
  data required time                                                                   0.4701
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4701
  data arrival time                                                                   -0.3655
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1046


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_460__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0488    0.0140 @   0.1140 r
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1451    0.1110 @   0.2250 r
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      85.3169              0.0000     0.2250 r
  core/fe/pc_gen/bp_fe_bht/U3408/IN2 (NOR2X0)                     0.1452    0.0006 @   0.2256 r
  core/fe/pc_gen/bp_fe_bht/U3408/QN (NOR2X0)                      0.0564    0.0531     0.2787 f
  core/fe/pc_gen/bp_fe_bht/n3405 (net)          1       2.0518              0.0000     0.2787 f
  core/fe/pc_gen/bp_fe_bht/U3409/IN3 (OA22X1)                     0.0564    0.0000 &   0.2787 f
  core/fe/pc_gen/bp_fe_bht/U3409/Q (OA22X1)                       0.0305    0.0676     0.3463 f
  core/fe/pc_gen/bp_fe_bht/n2028 (net)          1       2.2490              0.0000     0.3463 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_460__1_/D (DFFX1)              0.0305    0.0000 &   0.3463 f
  data arrival time                                                                    0.3463

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4325     0.4325
  clock reconvergence pessimism                                             0.0000     0.4325
  core/fe/pc_gen/bp_fe_bht/mem_reg_460__1_/CLK (DFFX1)                      0.0000     0.4325 r
  library hold time                                                         0.0183     0.4508
  data required time                                                                   0.4508
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4508
  data arrival time                                                                   -0.3463
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1045


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      11.0839              0.0000     0.1000 f
  U3214/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3214/Q (AO222X1)                                               0.1566    0.1295 @   0.2296 f
  mem_resp_li[639] (net)                        1      44.8291              0.0000     0.2296 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2296 f
  uce_1__uce/mem_resp_i[69] (net)                      44.8291              0.0000     0.2296 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1566   -0.0324 @   0.1971 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0659    0.0986     0.2957 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      14.4694              0.0000     0.2957 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2957 f
  data_mem_pkt_li[535] (net)                           14.4694              0.0000     0.2957 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2957 f
  core/data_mem_pkt_i[536] (net)                       14.4694              0.0000     0.2957 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2957 f
  core/be/data_mem_pkt_i[13] (net)                     14.4694              0.0000     0.2957 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2957 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              14.4694              0.0000     0.2957 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2957 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       14.4694              0.0000     0.2957 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0659   -0.0015 &   0.2942 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0379    0.0723     0.3665 f
  core/be/be_mem/dcache/n2306 (net)             1       3.1774              0.0000     0.3665 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0379    0.0000 &   0.3665 f
  data arrival time                                                                    0.3665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4540     0.4540
  clock reconvergence pessimism                                             0.0000     0.4540
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4540 r
  library hold time                                                         0.0168     0.4709
  data required time                                                                   0.4709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4709
  data arrival time                                                                   -0.3665
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1043


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0322    0.0067 @   0.1067 f
  clint/icc_place3/ZN (INVX0)                                     0.2430    0.1185     0.2252 r
  clint/n4 (net)                               11      37.9515              0.0000     0.2252 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2252 r
  clint/resp_buffer/reset_i (net)                      37.9515              0.0000     0.2252 r
  clint/resp_buffer/U15/IN5 (OA221X1)                             0.2430   -0.0368 &   0.1884 r
  clint/resp_buffer/U15/Q (OA221X1)                               0.0380    0.0923     0.2807 r
  clint/resp_buffer/n15 (net)                   1       3.1448              0.0000     0.2807 r
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0380    0.0000 &   0.2807 r
  data arrival time                                                                    0.2807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.4113 r
  library hold time                                                        -0.0268     0.3845
  data required time                                                                   0.3845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3845
  data arrival time                                                                   -0.2807
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1038


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_159__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4206/IN5 (AO221X1)                    0.1673    0.0034 @   0.2445 f
  core/fe/pc_gen/bp_fe_bht/U4206/Q (AO221X1)                      0.0382    0.0739     0.3184 f
  core/fe/pc_gen/bp_fe_bht/n754 (net)           1       2.9902              0.0000     0.3184 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_159__0_/D (DFFX1)              0.0382    0.0000 &   0.3184 f
  data arrival time                                                                    0.3184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  clock reconvergence pessimism                                             0.0000     0.4023
  core/fe/pc_gen/bp_fe_bht/mem_reg_159__0_/CLK (DFFX1)                      0.0000     0.4023 r
  library hold time                                                         0.0192     0.4215
  data required time                                                                   0.4215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4215
  data arrival time                                                                   -0.3184
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1031


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 347.2532              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0322    0.0067 @   0.1067 f
  clint/icc_place3/ZN (INVX0)                                     0.2430    0.1185     0.2252 r
  clint/n4 (net)                               11      37.9515              0.0000     0.2252 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2252 r
  clint/resp_buffer/reset_i (net)                      37.9515              0.0000     0.2252 r
  clint/resp_buffer/U13/IN5 (OA221X1)                             0.2430   -0.0367 &   0.1885 r
  clint/resp_buffer/U13/Q (OA221X1)                               0.0391    0.0926     0.2811 r
  clint/resp_buffer/n14 (net)                   1       3.2764              0.0000     0.2811 r
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0391    0.0000 &   0.2811 r
  data arrival time                                                                    0.2811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.4113 r
  library hold time                                                        -0.0271     0.3842
  data required time                                                                   0.3842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3842
  data arrival time                                                                   -0.2811
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1031


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_102__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U4329/IN5 (AO221X1)                    0.1966    0.0018 @   0.2615 f
  core/fe/pc_gen/bp_fe_bht/U4329/Q (AO221X1)                      0.0385    0.0754     0.3369 f
  core/fe/pc_gen/bp_fe_bht/n697 (net)           1       2.7061              0.0000     0.3369 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_102__0_/D (DFFX1)              0.0385    0.0000 &   0.3370 f
  data arrival time                                                                    0.3370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4235     0.4235
  clock reconvergence pessimism                                             0.0000     0.4235
  core/fe/pc_gen/bp_fe_bht/mem_reg_102__0_/CLK (DFFX1)                      0.0000     0.4235 r
  library hold time                                                         0.0162     0.4397
  data required time                                                                   0.4397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4397
  data arrival time                                                                   -0.3370
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1028


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_158__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4208/IN5 (AO221X1)                    0.1673    0.0044 @   0.2455 f
  core/fe/pc_gen/bp_fe_bht/U4208/Q (AO221X1)                      0.0359    0.0721     0.3176 f
  core/fe/pc_gen/bp_fe_bht/n753 (net)           1       2.1729              0.0000     0.3176 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_158__0_/D (DFFX1)              0.0359    0.0000 &   0.3176 f
  data arrival time                                                                    0.3176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  clock reconvergence pessimism                                             0.0000     0.4007
  core/fe/pc_gen/bp_fe_bht/mem_reg_158__0_/CLK (DFFX1)                      0.0000     0.4007 r
  library hold time                                                         0.0197     0.4204
  data required time                                                                   0.4204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4204
  data arrival time                                                                   -0.3176
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1027


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_15__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0488    0.0133 @   0.1133 r
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1425    0.1119 @   0.2253 r
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      85.5908              0.0000     0.2253 r
  core/fe/pc_gen/bp_fe_bht/U1979/IN2 (NOR2X0)                     0.1425    0.0000 @   0.2253 r
  core/fe/pc_gen/bp_fe_bht/U1979/QN (NOR2X0)                      0.0668    0.0530     0.2783 f
  core/fe/pc_gen/bp_fe_bht/n2813 (net)          1       2.1195              0.0000     0.2783 f
  core/fe/pc_gen/bp_fe_bht/U1980/IN3 (OA22X1)                     0.0668    0.0000 &   0.2783 f
  core/fe/pc_gen/bp_fe_bht/U1980/Q (OA22X1)                       0.0307    0.0690     0.3473 f
  core/fe/pc_gen/bp_fe_bht/n1138 (net)          1       2.3373              0.0000     0.3473 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_15__1_/D (DFFX1)               0.0307    0.0000 &   0.3473 f
  data arrival time                                                                    0.3473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/fe/pc_gen/bp_fe_bht/mem_reg_15__1_/CLK (DFFX1)                       0.0000     0.4316 r
  library hold time                                                         0.0183     0.4499
  data required time                                                                   0.4499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4499
  data arrival time                                                                   -0.3473
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1026


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_11__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0488    0.0133 @   0.1133 r
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1425    0.1119 @   0.2253 r
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      85.5908              0.0000     0.2253 r
  core/fe/pc_gen/bp_fe_bht/U1991/IN2 (NOR2X0)                     0.1425    0.0003 @   0.2255 r
  core/fe/pc_gen/bp_fe_bht/U1991/QN (NOR2X0)                      0.0665    0.0526     0.2781 f
  core/fe/pc_gen/bp_fe_bht/n2817 (net)          1       2.0215              0.0000     0.2781 f
  core/fe/pc_gen/bp_fe_bht/U1992/IN3 (OA22X1)                     0.0665    0.0000 &   0.2781 f
  core/fe/pc_gen/bp_fe_bht/U1992/Q (OA22X1)                       0.0311    0.0692     0.3473 f
  core/fe/pc_gen/bp_fe_bht/n1130 (net)          1       2.4768              0.0000     0.3473 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_11__1_/D (DFFX1)               0.0311    0.0000 &   0.3474 f
  data arrival time                                                                    0.3474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4318     0.4318
  clock reconvergence pessimism                                             0.0000     0.4318
  core/fe/pc_gen/bp_fe_bht/mem_reg_11__1_/CLK (DFFX1)                       0.0000     0.4318 r
  library hold time                                                         0.0182     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.3474
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1026


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_99__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U4335/IN5 (AO221X1)                    0.1966    0.0017 @   0.2615 f
  core/fe/pc_gen/bp_fe_bht/U4335/Q (AO221X1)                      0.0389    0.0757     0.3372 f
  core/fe/pc_gen/bp_fe_bht/n694 (net)           1       2.8402              0.0000     0.3372 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_99__0_/D (DFFX1)               0.0389    0.0000 &   0.3372 f
  data arrival time                                                                    0.3372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                             0.0000     0.4234
  core/fe/pc_gen/bp_fe_bht/mem_reg_99__0_/CLK (DFFX1)                       0.0000     0.4234 r
  library hold time                                                         0.0161     0.4395
  data required time                                                                   0.4395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4395
  data arrival time                                                                   -0.3372
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1023


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_461__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0488    0.0140 @   0.1140 r
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1451    0.1110 @   0.2250 r
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      85.3169              0.0000     0.2250 r
  core/fe/pc_gen/bp_fe_bht/U3411/IN2 (NOR2X0)                     0.1452    0.0003 @   0.2253 r
  core/fe/pc_gen/bp_fe_bht/U3411/QN (NOR2X0)                      0.0680    0.0536     0.2789 f
  core/fe/pc_gen/bp_fe_bht/n3408 (net)          1       2.1582              0.0000     0.2789 f
  core/fe/pc_gen/bp_fe_bht/U3412/IN3 (OA22X1)                     0.0680    0.0000 &   0.2789 f
  core/fe/pc_gen/bp_fe_bht/U3412/Q (OA22X1)                       0.0312    0.0694     0.3483 f
  core/fe/pc_gen/bp_fe_bht/n2030 (net)          1       2.5171              0.0000     0.3483 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_461__1_/D (DFFX1)              0.0312    0.0000 &   0.3484 f
  data arrival time                                                                    0.3484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4324     0.4324
  clock reconvergence pessimism                                             0.0000     0.4324
  core/fe/pc_gen/bp_fe_bht/mem_reg_461__1_/CLK (DFFX1)                      0.0000     0.4324 r
  library hold time                                                         0.0181     0.4505
  data required time                                                                   0.4505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4505
  data arrival time                                                                   -0.3484
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1022


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_294__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U3919/IN5 (AO221X1)                    0.1966    0.0015 @   0.2613 f
  core/fe/pc_gen/bp_fe_bht/U3919/Q (AO221X1)                      0.0387    0.0756     0.3368 f
  core/fe/pc_gen/bp_fe_bht/n889 (net)           1       2.7797              0.0000     0.3368 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_294__0_/D (DFFX1)              0.0387    0.0000 &   0.3368 f
  data arrival time                                                                    0.3368

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                             0.0000     0.4228
  core/fe/pc_gen/bp_fe_bht/mem_reg_294__0_/CLK (DFFX1)                      0.0000     0.4228 r
  library hold time                                                         0.0162     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.3368
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1021


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_154__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4216/IN5 (AO221X1)                    0.1673    0.0042 @   0.2453 f
  core/fe/pc_gen/bp_fe_bht/U4216/Q (AO221X1)                      0.0383    0.0740     0.3193 f
  core/fe/pc_gen/bp_fe_bht/n749 (net)           1       3.0264              0.0000     0.3193 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_154__0_/D (DFFX1)              0.0383    0.0000 &   0.3193 f
  data arrival time                                                                    0.3193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  clock reconvergence pessimism                                             0.0000     0.4021
  core/fe/pc_gen/bp_fe_bht/mem_reg_154__0_/CLK (DFFX1)                      0.0000     0.4021 r
  library hold time                                                         0.0192     0.4213
  data required time                                                                   0.4213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4213
  data arrival time                                                                   -0.3193
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1020


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_21__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0480    0.0110 @   0.1110 r
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1229    0.0989 @   0.2099 r
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      69.3421              0.0000     0.2099 r
  core/fe/pc_gen/bp_fe_bht/U1954/IN2 (NOR2X0)                     0.1233    0.0020 @   0.2119 r
  core/fe/pc_gen/bp_fe_bht/U1954/QN (NOR2X0)                      0.0667    0.0505     0.2624 f
  core/fe/pc_gen/bp_fe_bht/n2804 (net)          1       2.1291              0.0000     0.2624 f
  core/fe/pc_gen/bp_fe_bht/U1955/IN3 (OA22X1)                     0.0667    0.0000 &   0.2624 f
  core/fe/pc_gen/bp_fe_bht/U1955/Q (OA22X1)                       0.0308    0.0690     0.3314 f
  core/fe/pc_gen/bp_fe_bht/n1150 (net)          1       2.3619              0.0000     0.3314 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_21__1_/D (DFFX1)               0.0308    0.0000 &   0.3314 f
  data arrival time                                                                    0.3314

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_21__1_/CLK (DFFX1)                       0.0000     0.4118 r
  library hold time                                                         0.0215     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3314
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1019


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_130__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0488    0.0133 @   0.1133 r
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1425    0.1119 @   0.2253 r
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      85.5908              0.0000     0.2253 r
  core/fe/pc_gen/bp_fe_bht/U2423/IN2 (NOR2X0)                     0.1429    0.0009 @   0.2261 r
  core/fe/pc_gen/bp_fe_bht/U2423/QN (NOR2X0)                      0.0651    0.0523     0.2785 f
  core/fe/pc_gen/bp_fe_bht/n2975 (net)          1       1.9553              0.0000     0.2785 f
  core/fe/pc_gen/bp_fe_bht/U2424/IN3 (OA22X1)                     0.0651    0.0000 &   0.2785 f
  core/fe/pc_gen/bp_fe_bht/U2424/Q (OA22X1)                       0.0319    0.0697     0.3481 f
  core/fe/pc_gen/bp_fe_bht/n1368 (net)          1       2.7323              0.0000     0.3481 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_130__1_/D (DFFX1)              0.0319    0.0000 &   0.3481 f
  data arrival time                                                                    0.3481

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  clock reconvergence pessimism                                             0.0000     0.4320
  core/fe/pc_gen/bp_fe_bht/mem_reg_130__1_/CLK (DFFX1)                      0.0000     0.4320 r
  library hold time                                                         0.0180     0.4500
  data required time                                                                   0.4500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4500
  data arrival time                                                                   -0.3481
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1018


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_155__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4214/IN5 (AO221X1)                    0.1673    0.0047 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4214/Q (AO221X1)                      0.0365    0.0726     0.3184 f
  core/fe/pc_gen/bp_fe_bht/n750 (net)           1       2.3968              0.0000     0.3184 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_155__0_/D (DFFX1)              0.0365    0.0000 &   0.3185 f
  data arrival time                                                                    0.3185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  clock reconvergence pessimism                                             0.0000     0.4006
  core/fe/pc_gen/bp_fe_bht/mem_reg_155__0_/CLK (DFFX1)                      0.0000     0.4006 r
  library hold time                                                         0.0195     0.4202
  data required time                                                                   0.4202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4202
  data arrival time                                                                   -0.3185
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1017


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_165__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U4193/IN5 (AO221X1)                    0.1966    0.0012 @   0.2610 f
  core/fe/pc_gen/bp_fe_bht/U4193/Q (AO221X1)                      0.0394    0.0761     0.3371 f
  core/fe/pc_gen/bp_fe_bht/n760 (net)           1       3.0311              0.0000     0.3371 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_165__0_/D (DFFX1)              0.0394    0.0000 &   0.3372 f
  data arrival time                                                                    0.3372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                             0.0000     0.4228
  core/fe/pc_gen/bp_fe_bht/mem_reg_165__0_/CLK (DFFX1)                      0.0000     0.4228 r
  library hold time                                                         0.0160     0.4388
  data required time                                                                   0.4388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4388
  data arrival time                                                                   -0.3372
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1017


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_95__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4343/IN5 (AO221X1)                    0.1673    0.0051 @   0.2462 f
  core/fe/pc_gen/bp_fe_bht/U4343/Q (AO221X1)                      0.0361    0.0723     0.3185 f
  core/fe/pc_gen/bp_fe_bht/n690 (net)           1       2.2625              0.0000     0.3185 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_95__0_/D (DFFX1)               0.0361    0.0000 &   0.3185 f
  data arrival time                                                                    0.3185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  clock reconvergence pessimism                                             0.0000     0.4004
  core/fe/pc_gen/bp_fe_bht/mem_reg_95__0_/CLK (DFFX1)                       0.0000     0.4004 r
  library hold time                                                         0.0196     0.4200
  data required time                                                                   0.4200
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4200
  data arrival time                                                                   -0.3185
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1015


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_164__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U4195/IN5 (AO221X1)                    0.1966    0.0013 @   0.2611 f
  core/fe/pc_gen/bp_fe_bht/U4195/Q (AO221X1)                      0.0395    0.0762     0.3373 f
  core/fe/pc_gen/bp_fe_bht/n759 (net)           1       3.0599              0.0000     0.3373 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_164__0_/D (DFFX1)              0.0395    0.0000 &   0.3373 f
  data arrival time                                                                    0.3373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                             0.0000     0.4228
  core/fe/pc_gen/bp_fe_bht/mem_reg_164__0_/CLK (DFFX1)                      0.0000     0.4228 r
  library hold time                                                         0.0160     0.4388
  data required time                                                                   0.4388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4388
  data arrival time                                                                   -0.3373
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1015


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_96__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U4341/IN5 (AO221X1)                    0.1966    0.0029 @   0.2627 f
  core/fe/pc_gen/bp_fe_bht/U4341/Q (AO221X1)                      0.0388    0.0757     0.3383 f
  core/fe/pc_gen/bp_fe_bht/n691 (net)           1       2.8266              0.0000     0.3383 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_96__0_/D (DFFX1)               0.0388    0.0000 &   0.3384 f
  data arrival time                                                                    0.3384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                             0.0000     0.4237
  core/fe/pc_gen/bp_fe_bht/mem_reg_96__0_/CLK (DFFX1)                       0.0000     0.4237 r
  library hold time                                                         0.0161     0.4398
  data required time                                                                   0.4398
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4398
  data arrival time                                                                   -0.3384
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1014


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_495__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U3488/IN5 (AO221X1)                    0.1966    0.0034 @   0.2631 f
  core/fe/pc_gen/bp_fe_bht/U3488/Q (AO221X1)                      0.0385    0.0754     0.3385 f
  core/fe/pc_gen/bp_fe_bht/n1090 (net)          1       2.7053              0.0000     0.3385 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_495__0_/D (DFFX1)              0.0385    0.0000 &   0.3386 f
  data arrival time                                                                    0.3386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                             0.0000     0.4237
  core/fe/pc_gen/bp_fe_bht/mem_reg_495__0_/CLK (DFFX1)                      0.0000     0.4237 r
  library hold time                                                         0.0162     0.4399
  data required time                                                                   0.4399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4399
  data arrival time                                                                   -0.3386
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1013


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_98__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U4337/IN5 (AO221X1)                    0.1966    0.0027 @   0.2625 f
  core/fe/pc_gen/bp_fe_bht/U4337/Q (AO221X1)                      0.0400    0.0766     0.3391 f
  core/fe/pc_gen/bp_fe_bht/n693 (net)           1       3.2578              0.0000     0.3391 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_98__0_/D (DFFX1)               0.0400   -0.0009 &   0.3382 f
  data arrival time                                                                    0.3382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                             0.0000     0.4234
  core/fe/pc_gen/bp_fe_bht/mem_reg_98__0_/CLK (DFFX1)                       0.0000     0.4234 r
  library hold time                                                         0.0159     0.4393
  data required time                                                                   0.4393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4393
  data arrival time                                                                   -0.3382
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1011


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1273    0.1038 @   0.2172 r
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      73.9393              0.0000     0.2172 r
  core/fe/pc_gen/bp_fe_bht/U4536/IN5 (AO221X1)                    0.1274    0.0004 @   0.2176 r
  core/fe/pc_gen/bp_fe_bht/U4536/Q (AO221X1)                      0.0376    0.0870     0.3046 r
  core/fe/pc_gen/bp_fe_bht/n599 (net)           1       2.8215              0.0000     0.3046 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/D (DFFX1)                0.0376    0.0000 &   0.3046 r
  data arrival time                                                                    0.3046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4322     0.4322
  clock reconvergence pessimism                                             0.0000     0.4322
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/CLK (DFFX1)                        0.0000     0.4322 r
  library hold time                                                        -0.0268     0.4055
  data required time                                                                   0.4055
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4055
  data arrival time                                                                   -0.3046
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1008


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_285__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3937/IN5 (AO221X1)                    0.1673    0.0059 @   0.2470 f
  core/fe/pc_gen/bp_fe_bht/U3937/Q (AO221X1)                      0.0363    0.0725     0.3195 f
  core/fe/pc_gen/bp_fe_bht/n880 (net)           1       2.3311              0.0000     0.3195 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_285__0_/D (DFFX1)              0.0363    0.0000 &   0.3195 f
  data arrival time                                                                    0.3195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  clock reconvergence pessimism                                             0.0000     0.4006
  core/fe/pc_gen/bp_fe_bht/mem_reg_285__0_/CLK (DFFX1)                      0.0000     0.4006 r
  library hold time                                                         0.0196     0.4202
  data required time                                                                   0.4202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4202
  data arrival time                                                                   -0.3195
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1007


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_167__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U4189/IN5 (AO221X1)                    0.1966    0.0010 @   0.2608 f
  core/fe/pc_gen/bp_fe_bht/U4189/Q (AO221X1)                      0.0407    0.0771     0.3379 f
  core/fe/pc_gen/bp_fe_bht/n762 (net)           1       3.4742              0.0000     0.3379 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_167__0_/D (DFFX1)              0.0407   -0.0006 &   0.3373 f
  data arrival time                                                                    0.3373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4223     0.4223
  clock reconvergence pessimism                                             0.0000     0.4223
  core/fe/pc_gen/bp_fe_bht/mem_reg_167__0_/CLK (DFFX1)                      0.0000     0.4223 r
  library hold time                                                         0.0157     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.3373
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1007


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_432__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3623/IN5 (AO221X1)                    0.1281    0.0031 @   0.2270 f
  core/fe/pc_gen/bp_fe_bht/U3623/Q (AO221X1)                      0.0349    0.0697     0.2967 f
  core/fe/pc_gen/bp_fe_bht/n1027 (net)          1       2.3731              0.0000     0.2967 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_432__0_/D (DFFX1)              0.0349    0.0000 &   0.2967 f
  data arrival time                                                                    0.2967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  clock reconvergence pessimism                                             0.0000     0.3807
  core/fe/pc_gen/bp_fe_bht/mem_reg_432__0_/CLK (DFFX1)                      0.0000     0.3807 r
  library hold time                                                         0.0164     0.3971
  data required time                                                                   0.3971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3971
  data arrival time                                                                   -0.2967
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1004


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_4__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0488    0.0133 @   0.1133 r
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1425    0.1119 @   0.2253 r
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      85.5908              0.0000     0.2253 r
  core/fe/pc_gen/bp_fe_bht/U2010/IN2 (NOR2X0)                     0.1427    0.0010 @   0.2263 r
  core/fe/pc_gen/bp_fe_bht/U2010/QN (NOR2X0)                      0.0712    0.0534     0.2797 f
  core/fe/pc_gen/bp_fe_bht/n2822 (net)          1       2.1892              0.0000     0.2797 f
  core/fe/pc_gen/bp_fe_bht/U2011/IN3 (OA22X1)                     0.0712    0.0000 &   0.2797 f
  core/fe/pc_gen/bp_fe_bht/U2011/Q (OA22X1)                       0.0322    0.0704     0.3501 f
  core/fe/pc_gen/bp_fe_bht/n1116 (net)          1       2.8361              0.0000     0.3501 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__1_/D (DFFX1)                0.0322   -0.0005 &   0.3496 f
  data arrival time                                                                    0.3496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4319     0.4319
  clock reconvergence pessimism                                             0.0000     0.4319
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__1_/CLK (DFFX1)                        0.0000     0.4319 r
  library hold time                                                         0.0179     0.4498
  data required time                                                                   0.4498
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4498
  data arrival time                                                                   -0.3496
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1002


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     352.1794              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     352.1794              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  352.1794              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              352.1794              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0488    0.0134 @   0.1134 r
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1273    0.1038 @   0.2172 r
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      73.9393              0.0000     0.2172 r
  core/fe/pc_gen/bp_fe_bht/U4410/IN5 (AO221X1)                    0.1274    0.0008 @   0.2180 r
  core/fe/pc_gen/bp_fe_bht/U4410/Q (AO221X1)                      0.0376    0.0871     0.3051 r
  core/fe/pc_gen/bp_fe_bht/n659 (net)           1       2.8223              0.0000     0.3051 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/D (DFFX1)               0.0376    0.0000 &   0.3051 r
  data arrival time                                                                    0.3051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4320     0.4320
  clock reconvergence pessimism                                             0.0000     0.4320
  core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/CLK (DFFX1)                       0.0000     0.4320 r
  library hold time                                                        -0.0268     0.4053
  data required time                                                                   0.4053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4053
  data arrival time                                                                   -0.3051
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1002


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_97__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0479    0.0137 @   0.1137 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1966    0.1461 @   0.2598 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     126.8095              0.0000     0.2598 f
  core/fe/pc_gen/bp_fe_bht/U4339/IN5 (AO221X1)                    0.1966    0.0028 @   0.2626 f
  core/fe/pc_gen/bp_fe_bht/U4339/Q (AO221X1)                      0.0400    0.0766     0.3392 f
  core/fe/pc_gen/bp_fe_bht/n692 (net)           1       3.2490              0.0000     0.3392 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_97__0_/D (DFFX1)               0.0400    0.0000 &   0.3393 f
  data arrival time                                                                    0.3393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4234     0.4234
  clock reconvergence pessimism                                             0.0000     0.4234
  core/fe/pc_gen/bp_fe_bht/mem_reg_97__0_/CLK (DFFX1)                       0.0000     0.4234 r
  library hold time                                                         0.0159     0.4393
  data required time                                                                   0.4393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4393
  data arrival time                                                                   -0.3393
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1000


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_433__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0479    0.0138 @   0.1138 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1281    0.1100 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      78.5160              0.0000     0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3621/IN5 (AO221X1)                    0.1281    0.0030 @   0.2269 f
  core/fe/pc_gen/bp_fe_bht/U3621/Q (AO221X1)                      0.0355    0.0702     0.2971 f
  core/fe/pc_gen/bp_fe_bht/n1028 (net)          1       2.5868              0.0000     0.2971 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_433__0_/D (DFFX1)              0.0355    0.0000 &   0.2971 f
  data arrival time                                                                    0.2971

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  clock reconvergence pessimism                                             0.0000     0.3807
  core/fe/pc_gen/bp_fe_bht/mem_reg_433__0_/CLK (DFFX1)                      0.0000     0.3807 r
  library hold time                                                         0.0162     0.3970
  data required time                                                                   0.3970
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3970
  data arrival time                                                                   -0.2971
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0999


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      14.2671              0.0000     0.1000 f
  U3216/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3216/Q (AO222X1)                                               0.1656    0.1338 @   0.2340 f
  mem_resp_li[641] (net)                        1      47.6495              0.0000     0.2340 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2340 f
  uce_1__uce/mem_resp_i[71] (net)                      47.6495              0.0000     0.2340 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1656   -0.0266 @   0.2075 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0599    0.0955     0.3030 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      12.1176              0.0000     0.3030 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3030 f
  data_mem_pkt_li[537] (net)                           12.1176              0.0000     0.3030 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3030 f
  core/data_mem_pkt_i[538] (net)                       12.1176              0.0000     0.3030 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3030 f
  core/be/data_mem_pkt_i[15] (net)                     12.1176              0.0000     0.3030 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3030 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              12.1176              0.0000     0.3030 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3030 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       12.1176              0.0000     0.3030 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0599    0.0002 &   0.3032 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0353    0.0693     0.3724 f
  core/be/be_mem/dcache/n2304 (net)             1       2.3625              0.0000     0.3724 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0353    0.0000 &   0.3724 f
  data arrival time                                                                    0.3724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4541     0.4541
  clock reconvergence pessimism                                             0.0000     0.4541
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4541 r
  library hold time                                                         0.0174     0.4715
  data required time                                                                   0.4715
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4715
  data arrival time                                                                   -0.3724
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0990


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_89__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     347.2532              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     347.2532              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  347.2532              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              347.2532              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0477    0.0120 @   0.1120 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1673    0.1291 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     104.6935              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4356/IN5 (AO221X1)                    0.1673    0.0051 @   0.2462 f
  core/fe/pc_gen/bp_fe_bht/U4356/Q (AO221X1)                      0.0391    0.0747     0.3208 f
  core/fe/pc_gen/bp_fe_bht/n684 (net)           1       3.3332              0.0000     0.3208 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_89__0_/D (DFFX1)               0.0391   -0.0008 &   0.3201 f
  data arrival time                                                                    0.3201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  clock reconvergence pessimism                                             0.0000     0.4001
  core/fe/pc_gen/bp_fe_bht/mem_reg_89__0_/CLK (DFFX1)                       0.0000     0.4001 r
  library hold time                                                         0.0190     0.4191
  data required time                                                                   0.4191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4191
  data arrival time                                                                   -0.3201
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0990


1
