#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Sep  7 15:37:01 2025
# Process ID         : 10708
# Current directory  : C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog
# Command line       : xsim.exe -mode tcl -source {xsim.dir/fmm_reduce_kernel/xsim_script.tcl}
# Log file           : C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/xsim.log
# Journal file       : C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog\xsim.jou
# Running On         : TUF15
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16779 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25369 MB
# Available Virtual  : 5435 MB
#-----------------------------------------------------------
source xsim.dir/fmm_reduce_kernel/xsim_script.tcl
# xsim {fmm_reduce_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=fmm_reduce_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {fmm_reduce_kernel.tcl}
Time resolution is 1 ps
source fmm_reduce_kernel.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
-----------------------------------------------------------------------------------------------
Name                               Type                                 Size  Value            
-----------------------------------------------------------------------------------------------
uvm_test_top                       fmm_reduce_kernel_test_lib           -     @373             
  top_env                          fmm_reduce_kernel_env                -     @384             
    axi_lite_control               uvm_env                              -     @501             
      item_rtr_port                uvm_analysis_port                    -     @520             
      item_wtr_port                uvm_analysis_port                    -     @510             
      master                       uvm_agent                            -     @953             
        ardrv                      uvm_driver #(REQ,RSP)                -     @1628            
          item_read_imp            uvm_analysis_port                    -     @1657            
          rsp_port                 uvm_analysis_port                    -     @1647            
          seq_item_port            uvm_seq_item_pull_port               -     @1637            
          m_num_sent               integral                             32    'h0              
        arsqr                      axi_sequencer                        -     @1667            
          rsp_export               uvm_analysis_export                  -     @1676            
          seq_item_export          uvm_seq_item_pull_imp                -     @1794            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        awdrv                      uvm_driver #(REQ,RSP)                -     @1100            
          item_read_imp            uvm_analysis_port                    -     @1129            
          rsp_port                 uvm_analysis_port                    -     @1119            
          seq_item_port            uvm_seq_item_pull_port               -     @1109            
          m_num_sent               integral                             32    'h0              
        awsqr                      axi_sequencer                        -     @1139            
          rsp_export               uvm_analysis_export                  -     @1148            
          seq_item_export          uvm_seq_item_pull_imp                -     @1266            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        bdrv                       uvm_driver #(REQ,RSP)                -     @1452            
          item_read_imp            uvm_analysis_port                    -     @1481            
          rsp_port                 uvm_analysis_port                    -     @1471            
          seq_item_port            uvm_seq_item_pull_port               -     @1461            
          m_num_sent               integral                             32    'h0              
        bsqr                       axi_sequencer                        -     @1491            
          rsp_export               uvm_analysis_export                  -     @1500            
          seq_item_export          uvm_seq_item_pull_imp                -     @1618            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        rdrv                       uvm_driver #(REQ,RSP)                -     @1804            
          item_read_imp            uvm_analysis_port                    -     @1833            
          rsp_port                 uvm_analysis_port                    -     @1823            
          seq_item_port            uvm_seq_item_pull_port               -     @1813            
          m_num_sent               integral                             32    'h0              
        rsqr                       axi_sequencer                        -     @1843            
          rsp_export               uvm_analysis_export                  -     @1852            
          seq_item_export          uvm_seq_item_pull_imp                -     @1970            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        wdrv                       uvm_driver #(REQ,RSP)                -     @1276            
          item_read_imp            uvm_analysis_port                    -     @1305            
          rsp_port                 uvm_analysis_port                    -     @1295            
          seq_item_port            uvm_seq_item_pull_port               -     @1285            
          m_num_sent               integral                             32    'h0              
        wsqr                       axi_sequencer                        -     @1315            
          rsp_export               uvm_analysis_export                  -     @1324            
          seq_item_export          uvm_seq_item_pull_imp                -     @1442            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
      monitor                      uvm_monitor                          -     @775             
        item_ar2r_port             uvm_analysis_port                    -     @844             
        item_ar_port               uvm_analysis_port                    -     @814             
        item_aw2b_port             uvm_analysis_port                    -     @834             
        item_aw_port               uvm_analysis_port                    -     @784             
        item_b_port                uvm_analysis_port                    -     @804             
        item_r_port                uvm_analysis_port                    -     @824             
        item_w_port                uvm_analysis_port                    -     @794             
        checks_enable              integral                             1     'h1              
        coverage_enable            integral                             1     'h1              
      state                        axi_state                            -     @854             
        ar2r_imp                   uvm_analysis_imp_ar2r                -     @923             
        ar_imp                     uvm_analysis_imp_ar                  -     @893             
        aw2b_imp                   uvm_analysis_imp_aw2b                -     @913             
        aw_imp                     uvm_analysis_imp_aw                  -     @863             
        b_imp                      uvm_analysis_imp_b                   -     @883             
        item_rtr_port              uvm_analysis_port                    -     @943             
        item_wtr_port              uvm_analysis_port                    -     @933             
        r_imp                      uvm_analysis_imp_r                   -     @903             
        w_imp                      uvm_analysis_imp_w                   -     @873             
        avg_rate                   integral                             32    'h0              
        exp_rate                   integral                             32    'h0              
        win_size                   integral                             32    'h0              
        bqnum_for_slaseq           integral                             32    'h0              
        rq_from_model_num          integral                             32    'h0              
      vsqr                         axi_virtual_sequencer                -     @962             
        rsp_export                 uvm_analysis_export                  -     @971             
        seq_item_export            uvm_seq_item_pull_imp                -     @1089            
        arbitration_queue          array                                0     -                
        lock_queue                 array                                0     -                
        num_last_reqs              integral                             32    'd1              
        num_last_rsps              integral                             32    'd1              
      cfg                          axi_cfg                              -     @402             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    MASTER           
        write_latency_mode         latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode          latency_mode_enum                    32    CHANNEL_FIRST    
        clatency                   axi_latency                          -     @499             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
    axi_lite_control_r             uvm_env                              -     @470             
      item_rtr_port                uvm_analysis_port                    -     @489             
      item_wtr_port                uvm_analysis_port                    -     @479             
      master                       uvm_agent                            -     @2231            
        ardrv                      uvm_driver #(REQ,RSP)                -     @2906            
          item_read_imp            uvm_analysis_port                    -     @2935            
          rsp_port                 uvm_analysis_port                    -     @2925            
          seq_item_port            uvm_seq_item_pull_port               -     @2915            
          m_num_sent               integral                             32    'h0              
        arsqr                      axi_sequencer                        -     @2945            
          rsp_export               uvm_analysis_export                  -     @2954            
          seq_item_export          uvm_seq_item_pull_imp                -     @3072            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        awdrv                      uvm_driver #(REQ,RSP)                -     @2378            
          item_read_imp            uvm_analysis_port                    -     @2407            
          rsp_port                 uvm_analysis_port                    -     @2397            
          seq_item_port            uvm_seq_item_pull_port               -     @2387            
          m_num_sent               integral                             32    'h0              
        awsqr                      axi_sequencer                        -     @2417            
          rsp_export               uvm_analysis_export                  -     @2426            
          seq_item_export          uvm_seq_item_pull_imp                -     @2544            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        bdrv                       uvm_driver #(REQ,RSP)                -     @2730            
          item_read_imp            uvm_analysis_port                    -     @2759            
          rsp_port                 uvm_analysis_port                    -     @2749            
          seq_item_port            uvm_seq_item_pull_port               -     @2739            
          m_num_sent               integral                             32    'h0              
        bsqr                       axi_sequencer                        -     @2769            
          rsp_export               uvm_analysis_export                  -     @2778            
          seq_item_export          uvm_seq_item_pull_imp                -     @2896            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        rdrv                       uvm_driver #(REQ,RSP)                -     @3082            
          item_read_imp            uvm_analysis_port                    -     @3111            
          rsp_port                 uvm_analysis_port                    -     @3101            
          seq_item_port            uvm_seq_item_pull_port               -     @3091            
          m_num_sent               integral                             32    'h0              
        rsqr                       axi_sequencer                        -     @3121            
          rsp_export               uvm_analysis_export                  -     @3130            
          seq_item_export          uvm_seq_item_pull_imp                -     @3248            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        wdrv                       uvm_driver #(REQ,RSP)                -     @2554            
          item_read_imp            uvm_analysis_port                    -     @2583            
          rsp_port                 uvm_analysis_port                    -     @2573            
          seq_item_port            uvm_seq_item_pull_port               -     @2563            
          m_num_sent               integral                             32    'h0              
        wsqr                       axi_sequencer                        -     @2593            
          rsp_export               uvm_analysis_export                  -     @2602            
          seq_item_export          uvm_seq_item_pull_imp                -     @2720            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
      monitor                      uvm_monitor                          -     @2053            
        item_ar2r_port             uvm_analysis_port                    -     @2122            
        item_ar_port               uvm_analysis_port                    -     @2092            
        item_aw2b_port             uvm_analysis_port                    -     @2112            
        item_aw_port               uvm_analysis_port                    -     @2062            
        item_b_port                uvm_analysis_port                    -     @2082            
        item_r_port                uvm_analysis_port                    -     @2102            
        item_w_port                uvm_analysis_port                    -     @2072            
        checks_enable              integral                             1     'h1              
        coverage_enable            integral                             1     'h1              
      state                        axi_state                            -     @2132            
        ar2r_imp                   uvm_analysis_imp_ar2r                -     @2201            
        ar_imp                     uvm_analysis_imp_ar                  -     @2171            
        aw2b_imp                   uvm_analysis_imp_aw2b                -     @2191            
        aw_imp                     uvm_analysis_imp_aw                  -     @2141            
        b_imp                      uvm_analysis_imp_b                   -     @2161            
        item_rtr_port              uvm_analysis_port                    -     @2221            
        item_wtr_port              uvm_analysis_port                    -     @2211            
        r_imp                      uvm_analysis_imp_r                   -     @2181            
        w_imp                      uvm_analysis_imp_w                   -     @2151            
        avg_rate                   integral                             32    'h0              
        exp_rate                   integral                             32    'h0              
        win_size                   integral                             32    'h0              
        bqnum_for_slaseq           integral                             32    'h0              
        rq_from_model_num          integral                             32    'h0              
      vsqr                         axi_virtual_sequencer                -     @2240            
        rsp_export                 uvm_analysis_export                  -     @2249            
        seq_item_export            uvm_seq_item_pull_imp                -     @2367            
        arbitration_queue          array                                0     -                
        lock_queue                 array                                0     -                
        num_last_reqs              integral                             32    'd1              
        num_last_rsps              integral                             32    'd1              
      cfg                          axi_cfg                              -     @402             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    MASTER           
        write_latency_mode         latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode          latency_mode_enum                    32    CHANNEL_FIRST    
        clatency                   axi_latency                          -     @499             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
    axi_master_gmem                uvm_env                              -     @408             
      item_rtr_port                uvm_analysis_port                    -     @427             
      item_wtr_port                uvm_analysis_port                    -     @417             
      monitor                      uvm_monitor                          -     @3331            
        item_ar2r_port             uvm_analysis_port                    -     @3400            
        item_ar_port               uvm_analysis_port                    -     @3370            
        item_aw2b_port             uvm_analysis_port                    -     @3390            
        item_aw_port               uvm_analysis_port                    -     @3340            
        item_b_port                uvm_analysis_port                    -     @3360            
        item_r_port                uvm_analysis_port                    -     @3380            
        item_w_port                uvm_analysis_port                    -     @3350            
        checks_enable              integral                             1     'h1              
        coverage_enable            integral                             1     'h1              
      slave                        uvm_agent                            -     @3509            
        ardrv                      uvm_driver #(REQ,RSP)                -     @4186            
          item_read_imp            uvm_analysis_port                    -     @4215            
          rsp_port                 uvm_analysis_port                    -     @4205            
          seq_item_port            uvm_seq_item_pull_port               -     @4195            
          m_num_sent               integral                             32    'h0              
        arsqr                      axi_sequencer                        -     @4225            
          rsp_export               uvm_analysis_export                  -     @4234            
          seq_item_export          uvm_seq_item_pull_imp                -     @4352            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        awdrv                      uvm_driver #(REQ,RSP)                -     @3658            
          item_read_imp            uvm_analysis_port                    -     @3687            
          rsp_port                 uvm_analysis_port                    -     @3677            
          seq_item_port            uvm_seq_item_pull_port               -     @3667            
          m_num_sent               integral                             32    'h0              
        awsqr                      axi_sequencer                        -     @3697            
          rsp_export               uvm_analysis_export                  -     @3706            
          seq_item_export          uvm_seq_item_pull_imp                -     @3824            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        bdrv                       uvm_driver #(REQ,RSP)                -     @4010            
          item_read_imp            uvm_analysis_port                    -     @4039            
          rsp_port                 uvm_analysis_port                    -     @4029            
          seq_item_port            uvm_seq_item_pull_port               -     @4019            
          m_num_sent               integral                             32    'h0              
        bsqr                       axi_sequencer                        -     @4049            
          rsp_export               uvm_analysis_export                  -     @4058            
          seq_item_export          uvm_seq_item_pull_imp                -     @4176            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        rdrv                       uvm_driver #(REQ,RSP)                -     @4362            
          item_read_imp            uvm_analysis_port                    -     @4391            
          rsp_port                 uvm_analysis_port                    -     @4381            
          seq_item_port            uvm_seq_item_pull_port               -     @4371            
          m_num_sent               integral                             32    'h0              
        rsqr                       axi_sequencer                        -     @4401            
          rsp_export               uvm_analysis_export                  -     @4410            
          seq_item_export          uvm_seq_item_pull_imp                -     @4528            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        wdrv                       uvm_driver #(REQ,RSP)                -     @3834            
          item_read_imp            uvm_analysis_port                    -     @3863            
          rsp_port                 uvm_analysis_port                    -     @3853            
          seq_item_port            uvm_seq_item_pull_port               -     @3843            
          m_num_sent               integral                             32    'h0              
        wsqr                       axi_sequencer                        -     @3873            
          rsp_export               uvm_analysis_export                  -     @3882            
          seq_item_export          uvm_seq_item_pull_imp                -     @4000            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
      state                        axi_state                            -     @3410            
        ar2r_imp                   uvm_analysis_imp_ar2r                -     @3479            
        ar_imp                     uvm_analysis_imp_ar                  -     @3449            
        aw2b_imp                   uvm_analysis_imp_aw2b                -     @3469            
        aw_imp                     uvm_analysis_imp_aw                  -     @3419            
        b_imp                      uvm_analysis_imp_b                   -     @3439            
        item_rtr_port              uvm_analysis_port                    -     @3499            
        item_wtr_port              uvm_analysis_port                    -     @3489            
        r_imp                      uvm_analysis_imp_r                   -     @3459            
        w_imp                      uvm_analysis_imp_w                   -     @3429            
        avg_rate                   integral                             32    'h0              
        exp_rate                   integral                             32    'h0              
        win_size                   integral                             32    'h0              
        bqnum_for_slaseq           integral                             32    'h0              
        rq_from_model_num          integral                             32    'h0              
      vsqr                         axi_virtual_sequencer                -     @3518            
        rsp_export                 uvm_analysis_export                  -     @3527            
        seq_item_export            uvm_seq_item_pull_imp                -     @3645            
        arbitration_queue          array                                0     -                
        lock_queue                 array                                0     -                
        num_last_reqs              integral                             32    'd1              
        num_last_rsps              integral                             32    'd1              
      cfg                          axi_cfg                              -     @399             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    SLAVE            
        write_latency_mode         latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode          latency_mode_enum                    32    TRANSACTION_FIRST
        clatency                   axi_latency                          -     @403             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
    axi_master_gmem2               uvm_env                              -     @439             
      item_rtr_port                uvm_analysis_port                    -     @458             
      item_wtr_port                uvm_analysis_port                    -     @448             
      monitor                      uvm_monitor                          -     @4609            
        item_ar2r_port             uvm_analysis_port                    -     @4678            
        item_ar_port               uvm_analysis_port                    -     @4648            
        item_aw2b_port             uvm_analysis_port                    -     @4668            
        item_aw_port               uvm_analysis_port                    -     @4618            
        item_b_port                uvm_analysis_port                    -     @4638            
        item_r_port                uvm_analysis_port                    -     @4658            
        item_w_port                uvm_analysis_port                    -     @4628            
        checks_enable              integral                             1     'h1              
        coverage_enable            integral                             1     'h1              
      slave                        uvm_agent                            -     @4787            
        ardrv                      uvm_driver #(REQ,RSP)                -     @5464            
          item_read_imp            uvm_analysis_port                    -     @5493            
          rsp_port                 uvm_analysis_port                    -     @5483            
          seq_item_port            uvm_seq_item_pull_port               -     @5473            
          m_num_sent               integral                             32    'h0              
        arsqr                      axi_sequencer                        -     @5503            
          rsp_export               uvm_analysis_export                  -     @5512            
          seq_item_export          uvm_seq_item_pull_imp                -     @5630            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        awdrv                      uvm_driver #(REQ,RSP)                -     @4936            
          item_read_imp            uvm_analysis_port                    -     @4965            
          rsp_port                 uvm_analysis_port                    -     @4955            
          seq_item_port            uvm_seq_item_pull_port               -     @4945            
          m_num_sent               integral                             32    'h0              
        awsqr                      axi_sequencer                        -     @4975            
          rsp_export               uvm_analysis_export                  -     @4984            
          seq_item_export          uvm_seq_item_pull_imp                -     @5102            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        bdrv                       uvm_driver #(REQ,RSP)                -     @5288            
          item_read_imp            uvm_analysis_port                    -     @5317            
          rsp_port                 uvm_analysis_port                    -     @5307            
          seq_item_port            uvm_seq_item_pull_port               -     @5297            
          m_num_sent               integral                             32    'h0              
        bsqr                       axi_sequencer                        -     @5327            
          rsp_export               uvm_analysis_export                  -     @5336            
          seq_item_export          uvm_seq_item_pull_imp                -     @5454            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        rdrv                       uvm_driver #(REQ,RSP)                -     @5640            
          item_read_imp            uvm_analysis_port                    -     @5669            
          rsp_port                 uvm_analysis_port                    -     @5659            
          seq_item_port            uvm_seq_item_pull_port               -     @5649            
          m_num_sent               integral                             32    'h0              
        rsqr                       axi_sequencer                        -     @5679            
          rsp_export               uvm_analysis_export                  -     @5688            
          seq_item_export          uvm_seq_item_pull_imp                -     @5806            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        wdrv                       uvm_driver #(REQ,RSP)                -     @5112            
          item_read_imp            uvm_analysis_port                    -     @5141            
          rsp_port                 uvm_analysis_port                    -     @5131            
          seq_item_port            uvm_seq_item_pull_port               -     @5121            
          m_num_sent               integral                             32    'h0              
        wsqr                       axi_sequencer                        -     @5151            
          rsp_export               uvm_analysis_export                  -     @5160            
          seq_item_export          uvm_seq_item_pull_imp                -     @5278            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
      state                        axi_state                            -     @4688            
        ar2r_imp                   uvm_analysis_imp_ar2r                -     @4757            
        ar_imp                     uvm_analysis_imp_ar                  -     @4727            
        aw2b_imp                   uvm_analysis_imp_aw2b                -     @4747            
        aw_imp                     uvm_analysis_imp_aw                  -     @4697            
        b_imp                      uvm_analysis_imp_b                   -     @4717            
        item_rtr_port              uvm_analysis_port                    -     @4777            
        item_wtr_port              uvm_analysis_port                    -     @4767            
        r_imp                      uvm_analysis_imp_r                   -     @4737            
        w_imp                      uvm_analysis_imp_w                   -     @4707            
        avg_rate                   integral                             32    'h0              
        exp_rate                   integral                             32    'h0              
        win_size                   integral                             32    'h0              
        bqnum_for_slaseq           integral                             32    'h0              
        rq_from_model_num          integral                             32    'h0              
      vsqr                         axi_virtual_sequencer                -     @4796            
        rsp_export                 uvm_analysis_export                  -     @4805            
        seq_item_export            uvm_seq_item_pull_imp                -     @4923            
        arbitration_queue          array                                0     -                
        lock_queue                 array                                0     -                
        num_last_reqs              integral                             32    'd1              
        num_last_rsps              integral                             32    'd1              
      cfg                          axi_cfg                              -     @400             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    SLAVE            
        write_latency_mode         latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode          latency_mode_enum                    32    TRANSACTION_FIRST
        clatency                   axi_latency                          -     @437             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
    fmm_reduce_kernel_virtual_sqr  fmm_reduce_kernel_virtual_sequencer  -     @632             
      rsp_export                   uvm_analysis_export                  -     @641             
      seq_item_export              uvm_seq_item_pull_imp                -     @759             
      arbitration_queue            array                                0     -                
      lock_queue                   array                                0     -                
      num_last_reqs                integral                             32    'd1              
      num_last_rsps                integral                             32    'd1              
    refm                           fmm_reduce_kernel_reference_model    -     @530             
      trans_num_idx                integral                             32    'h0              
    subsys_mon                     fmm_reduce_kernel_subsystem_monitor  -     @543             
      control_r_rtr_imp            uvm_analysis_imp_axi_rtr_control_r   -     @602             
      control_r_wtr_imp            uvm_analysis_imp_axi_wtr_control_r   -     @592             
      control_rtr_imp              uvm_analysis_imp_axi_rtr_control     -     @622             
      control_wtr_imp              uvm_analysis_imp_axi_wtr_control     -     @612             
      gmem2_rtr_imp                uvm_analysis_imp_axi_rtr_gmem2       -     @582             
      gmem2_wtr_imp                uvm_analysis_imp_axi_wtr_gmem2       -     @572             
      gmem_rtr_imp                 uvm_analysis_imp_axi_rtr_gmem        -     @562             
      gmem_wtr_imp                 uvm_analysis_imp_axi_wtr_gmem        -     @552             
      scbd                         fmm_reduce_kernel_scoreboard         -     @5893            
        refm                       fmm_reduce_kernel_reference_model    -     @530             
          trans_num_idx            integral                             32    'h0              
    refm                           fmm_reduce_kernel_reference_model    -     @530             
    fmm_reduce_kernel_virtual_sqr  fmm_reduce_kernel_virtual_sequencer  -     @632             
    fmm_reduce_kernel_cfg          fmm_reduce_kernel_config             -     @398             
      gmem_cfg                     axi_cfg                              -     @399             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    SLAVE            
        write_latency_mode         latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode          latency_mode_enum                    32    TRANSACTION_FIRST
        clatency                   axi_latency                          -     @403             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
      gmem2_cfg                    axi_cfg                              -     @400             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    SLAVE            
        write_latency_mode         latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode          latency_mode_enum                    32    TRANSACTION_FIRST
        clatency                   axi_latency                          -     @437             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
      control_r_cfg                axi_cfg                              -     @401             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    MASTER           
        write_latency_mode         latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode          latency_mode_enum                    32    CHANNEL_FIRST    
        clatency                   axi_latency                          -     @468             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
      control_cfg                  axi_cfg                              -     @402             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    MASTER           
        write_latency_mode         latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode          latency_mode_enum                    32    CHANNEL_FIRST    
        clatency                   axi_latency                          -     @499             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
      check_ena                    integral                             32    'h0              
      cover_ena                    integral                             32    'h0              
-----------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "1050205000"
// RTL Simulation : 2 / 2 [n/a] @ "2148165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2148235 ns : File "C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 197.984 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 1055376 KB (Peak: 1055376 KB), Simulation CPU Usage: 7437 ms
INFO: [Common 17-206] Exiting xsim at Sun Sep  7 15:37:24 2025...
