
*** Running vivado
    with args -log base_slice_pmodb_gpio_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_slice_pmodb_gpio_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_slice_pmodb_gpio_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/Audio_Stream_Adau1761/Audio_Stream_Adau1761/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.3_released/installs/lin64/Vivado/2018.3/data/ip'.
Command: synth_design -top base_slice_pmodb_gpio_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27983 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.633 ; gain = 79.844 ; free physical = 21997 ; free virtual = 32789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_slice_pmodb_gpio_0' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/synth/base_slice_pmodb_gpio_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'interface_slice' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:3]
	Parameter TYPE bound to: 1 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net scl_i in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:73]
WARNING: [Synth 8-3848] Net scl_o in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:74]
WARNING: [Synth 8-3848] Net scl_t in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:75]
WARNING: [Synth 8-3848] Net sda_i in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:76]
WARNING: [Synth 8-3848] Net sda_o in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:77]
WARNING: [Synth 8-3848] Net sda_t in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:78]
WARNING: [Synth 8-3848] Net spi0_i in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:92]
WARNING: [Synth 8-3848] Net spi0_o in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:93]
WARNING: [Synth 8-3848] Net spi0_t in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:94]
WARNING: [Synth 8-3848] Net spi1_i in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:95]
WARNING: [Synth 8-3848] Net spi1_o in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:96]
WARNING: [Synth 8-3848] Net spi1_t in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:97]
WARNING: [Synth 8-3848] Net sck_i in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:98]
WARNING: [Synth 8-3848] Net sck_o in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:99]
WARNING: [Synth 8-3848] Net sck_t in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:100]
WARNING: [Synth 8-3848] Net ss_i in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:101]
WARNING: [Synth 8-3848] Net ss_o in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:102]
WARNING: [Synth 8-3848] Net ss_t in module/entity interface_slice does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:103]
INFO: [Synth 8-6155] done synthesizing module 'interface_slice' (1#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/7bdd/interface_slice.v:3]
INFO: [Synth 8-6155] done synthesizing module 'base_slice_pmodb_gpio_0' (2#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/synth/base_slice_pmodb_gpio_0.v:58]
WARNING: [Synth 8-3331] design interface_slice has unconnected port scl_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port scl_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port scl_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port sda_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port sda_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port sda_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port scl_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port scl_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port scl_w_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port sda_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port sda_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port sda_w_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi0_w_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port spi1_w_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port sck_w_t
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_w_i
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_w_o
WARNING: [Synth 8-3331] design interface_slice has unconnected port ss_w_t
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1496.398 ; gain = 125.609 ; free physical = 21921 ; free virtual = 32713
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.398 ; gain = 125.609 ; free physical = 21893 ; free virtual = 32686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.398 ; gain = 125.609 ; free physical = 21893 ; free virtual = 32686
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1833.148 ; gain = 0.000 ; free physical = 21169 ; free virtual = 31966
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1833.152 ; gain = 0.000 ; free physical = 21169 ; free virtual = 31967
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1834.148 ; gain = 1.000 ; free physical = 21163 ; free virtual = 31961
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1834.148 ; gain = 463.359 ; free physical = 21072 ; free virtual = 31870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1834.148 ; gain = 463.359 ; free physical = 21072 ; free virtual = 31870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1834.148 ; gain = 463.359 ; free physical = 21071 ; free virtual = 31868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1834.148 ; gain = 463.359 ; free physical = 21064 ; free virtual = 31862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design base_slice_pmodb_gpio_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1834.148 ; gain = 463.359 ; free physical = 21056 ; free virtual = 31855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1847.137 ; gain = 476.348 ; free physical = 21119 ; free virtual = 31917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1847.137 ; gain = 476.348 ; free physical = 21120 ; free virtual = 31917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1857.145 ; gain = 486.355 ; free physical = 21130 ; free virtual = 31927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1857.148 ; gain = 486.359 ; free physical = 21711 ; free virtual = 32509
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1857.148 ; gain = 486.359 ; free physical = 21711 ; free virtual = 32509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1857.148 ; gain = 486.359 ; free physical = 21711 ; free virtual = 32508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1857.148 ; gain = 486.359 ; free physical = 21711 ; free virtual = 32508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1857.148 ; gain = 486.359 ; free physical = 21711 ; free virtual = 32508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1857.148 ; gain = 486.359 ; free physical = 21711 ; free virtual = 32508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1857.148 ; gain = 486.359 ; free physical = 21711 ; free virtual = 32508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1857.148 ; gain = 148.609 ; free physical = 21774 ; free virtual = 32571
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1857.152 ; gain = 486.359 ; free physical = 21773 ; free virtual = 32571
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.145 ; gain = 0.000 ; free physical = 21640 ; free virtual = 32438
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1863.145 ; gain = 492.504 ; free physical = 21687 ; free virtual = 32485
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.145 ; gain = 0.000 ; free physical = 21687 ; free virtual = 32485
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_slice_pmodb_gpio_0_synth_1/base_slice_pmodb_gpio_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_slice_pmodb_gpio_0, cache-ID = d1303539760cbd1e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1867.152 ; gain = 0.000 ; free physical = 21540 ; free virtual = 32338
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_slice_pmodb_gpio_0_synth_1/base_slice_pmodb_gpio_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_slice_pmodb_gpio_0_utilization_synth.rpt -pb base_slice_pmodb_gpio_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 12:09:19 2019...
