Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 21 15:13:11 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                     Path #1                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                                         22.356 |                     0.899 |
| Logic Delay               | 0.096(24%)                | 7.204(33%)                                                                                                                                                                                                                                                                                                                                     | 0.097(11%)                |
| Net Delay                 | 0.307(76%)                | 15.152(67%)                                                                                                                                                                                                                                                                                                                                    | 0.802(89%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                                          0.214 |                    -1.172 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                        -18.578 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 11%                                                                                                                                                                                                                                                                                                                                      | 8% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                         | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                            441 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                             65 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                             65 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                              6 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                             26 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                                               | sr_1[1232]/C              |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[1232]/D                                                                                                                                                                                                                                                                                                                                   | delay_block[0][1232]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                     Path #2                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                                         22.185 |                     0.632 |
| Logic Delay               | 0.096(24%)                | 7.097(32%)                                                                                                                                                                                                                                                                                                                                     | 0.096(16%)                |
| Net Delay                 | 0.307(76%)                | 15.088(68%)                                                                                                                                                                                                                                                                                                                                    | 0.536(84%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                                          0.044 |                    -0.986 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                        -18.577 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 12%                                                                                                                                                                                                                                                                                                                                      | 5% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                         | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                            450 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                             65 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                             65 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                              3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                             32 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                                               | sr_1[989]/C               |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[989]/D                                                                                                                                                                                                                                                                                                                                    | delay_block[0][989]/D     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                     Path #3                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                                         22.357 |                     0.837 |
| Logic Delay               | 0.096(24%)                | 7.204(33%)                                                                                                                                                                                                                                                                                                                                     | 0.096(12%)                |
| Net Delay                 | 0.307(76%)                | 15.153(67%)                                                                                                                                                                                                                                                                                                                                    | 0.741(88%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                                          0.218 |                    -1.173 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                        -18.575 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 11%                                                                                                                                                                                                                                                                                                                                      | 8% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                         | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                            441 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                             65 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                             65 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                              6 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                             26 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                                               | sr_1[1239]/C              |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[1239]/D                                                                                                                                                                                                                                                                                                                                   | delay_block[0][1239]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                  Path #4                                                                                                                                                                  |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                                    22.284 |                     1.372 |
| Logic Delay               | 0.096(24%)                | 7.110(32%)                                                                                                                                                                                                                                                                                                                                | 0.096(7%)                 |
| Net Delay                 | 0.307(76%)                | 15.174(68%)                                                                                                                                                                                                                                                                                                                               | 1.276(93%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                                     0.146 |                    -1.082 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                   -18.574 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 12%                                                                                                                                                                                                                                                                                                                                 | 9% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                    | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                       435 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                        64 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                        64 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                         4 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                        26 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                                          | sr_1[1205]/C              |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[1205]/D                                                                                                                                                                                                                                                                                                                              | delay_block[0][1205]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                     Path #5                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                                         22.355 |                     0.787 |
| Logic Delay               | 0.096(24%)                | 7.235(33%)                                                                                                                                                                                                                                                                                                                                     | 0.099(13%)                |
| Net Delay                 | 0.307(76%)                | 15.120(67%)                                                                                                                                                                                                                                                                                                                                    | 0.688(87%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                                          0.218 |                    -1.151 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                        -18.573 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 11%                                                                                                                                                                                                                                                                                                                                      | 6% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                            441 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                             65 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                             65 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                              6 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                             26 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                                               | sr_1[1226]/C              |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[1226]/D                                                                                                                                                                                                                                                                                                                                   | delay_block[0][1226]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                  Path #6                                                                                                                                                                  |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                                    22.283 |                     1.118 |
| Logic Delay               | 0.096(24%)                | 7.109(32%)                                                                                                                                                                                                                                                                                                                                | 0.097(9%)                 |
| Net Delay                 | 0.307(76%)                | 15.174(68%)                                                                                                                                                                                                                                                                                                                               | 1.021(91%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                                     0.146 |                    -1.039 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                   -18.573 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 12%                                                                                                                                                                                                                                                                                                                                 | 4% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                    | (1, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                       435 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                        64 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                        64 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                         4 |                         1 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                        26 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                                          | sr_1[1218]/C              |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[1218]/D                                                                                                                                                                                                                                                                                                                              | delay_block[0][1218]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                     Path #7                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.338 |                                                                                                                                                                                                                                                                                                                                         22.122 |                     0.771 |
| Logic Delay               | 0.093(28%)                | 7.261(33%)                                                                                                                                                                                                                                                                                                                                     | 0.093(13%)                |
| Net Delay                 | 0.245(72%)                | 14.861(67%)                                                                                                                                                                                                                                                                                                                                    | 0.678(87%)                |
| Clock Skew                |                    -0.516 |                                                                                                                                                                                                                                                                                                                                         -0.015 |                    -0.703 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                        -18.573 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 14% x 8%                                                                                                                                                                                                                                                                                                                                       | 2% x 3%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                            455 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                             65 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                             65 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                              4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                             30 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[226]/C    | sr_p.sr_1[225]/C                                                                                                                                                                                                                                                                                                                               | sr_1[1551]/C              |
| End Point Pin             | sr_p.sr_1[225]/D          | sr_1[1551]/D                                                                                                                                                                                                                                                                                                                                   | delay_block[0][1551]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                     Path #8                                                                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                                         22.163 |                     0.837 |
| Logic Delay               | 0.096(24%)                | 7.244(33%)                                                                                                                                                                                                                                                                                                                                     | 0.096(12%)                |
| Net Delay                 | 0.307(76%)                | 14.919(67%)                                                                                                                                                                                                                                                                                                                                    | 0.741(88%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                                          0.040 |                    -0.986 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                                        -18.559 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 12%                                                                                                                                                                                                                                                                                                                                      | 7% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                         | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                            450 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                             65 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                             65 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                              3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                             32 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                                               | sr_1[1024]/C              |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[1024]/D                                                                                                                                                                                                                                                                                                                                   | delay_block[0][1024]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                           Path #9                                                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                     22.175 |                     1.560 |
| Logic Delay               | 0.096(24%)                | 6.671(31%)                                                                                                                                                                                                                                                                                                                 | 0.096(7%)                 |
| Net Delay                 | 0.307(76%)                | 15.504(69%)                                                                                                                                                                                                                                                                                                                | 1.464(93%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                      0.059 |                    -0.807 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                    -18.552 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 9%                                                                                                                                                                                                                                                                                                                   | 3% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                        395 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                         61 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                         61 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                          7 |                         3 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                         24 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                           | sr_1[1619]/C              |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[1619]/D                                                                                                                                                                                                                                                                                                               | delay_block[0][1619]/D    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                          Path #10                                                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.403 |                                                                                                                                                                                                                                                                                                                     22.167 |                     0.717 |
| Logic Delay               | 0.096(24%)                | 6.673(31%)                                                                                                                                                                                                                                                                                                                 | 0.095(14%)                |
| Net Delay                 | 0.307(76%)                | 15.494(69%)                                                                                                                                                                                                                                                                                                                | 0.622(86%)                |
| Clock Skew                |                    -0.576 |                                                                                                                                                                                                                                                                                                                      0.059 |                    -0.815 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                                                                                    -18.544 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 9%                                                                                                                                                                                                                                                                                                                   | 3% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                        395 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                         61 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                         61 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                          7 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                         24 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[162]/C    | sr_p.sr_1[161]/C                                                                                                                                                                                                                                                                                                           | sr_1[1632]/C              |
| End Point Pin             | sr_p.sr_1[161]/D          | sr_1[1632]/D                                                                                                                                                                                                                                                                                                               | delay_block[0][1632]/D    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+-----+----+
| End Point Clock | Requirement | 59 | 60 | 61 | 62 |  63 |  64 |  65 | 66 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+----+
| clk             | 3.572ns     | 48 | 85 | 35 | 72 | 164 | 302 | 290 |  4 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+-------------+------------+-----+------+------+------+
|     Instance     |                                       Module                                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5     |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+-------------+------------+-----+------+------+------+
| (top)            |                                                                            wrapper | 0.70 |           4.48 |           35592 | 0(0.0%) | 173(0.6%) | 1201(3.9%) | 4296(13.8%) | 18934(60.8%) | 6548(21.0%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        | muon_sorter_I128_O128_D000_BITONIC_SEL_TOPVHDL_PT4BIT-freq280x400retfan10000_rev_1 | 0.75 |           4.89 |           30595 | 0(0.0%) |  74(0.2%) | 1136(3.7%) | 3903(12.8%) | 18934(61.9%) | 6548(21.4%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                                            reducer | 0.02 |           1.00 |            2520 | 0(0.0%) | 98(17.6%) |  65(11.7%) |  393(70.7%) |      0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                                               shift_reg_tap_4096_1 |   -^ |           1.00 |            1408 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+------------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small
**** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |                      Cell Names                     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       123% | (CLEM_X34Y392,CLEL_R_X35Y395) | dut_inst/bitonic_inst/sorter_inst(63%),wrapper(36%) |            0% |       4.95313 | 97%          | 0%         |  27% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       102% | (CLEL_R_X43Y423,CLEM_X44Y424) | dut_inst/bitonic_inst/sorter_inst(100%)             |            0% |       4.15625 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       107% | (CLEM_X50Y413,CLEL_R_X50Y414) | dut_inst/bitonic_inst/sorter_inst(100%)             |            0% |       4.90625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |       110% | (CLEM_X37Y379,CLEL_R_X37Y380) | dut_inst/bitonic_inst/sorter_inst(100%)             |            0% |        4.9375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |                      Cell Names                     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.111% | (CLEM_X44Y396,CLEM_X47Y401)   | dut_inst/bitonic_inst/sorter_inst(100%)             |            0% |       2.35417 | 47%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                4 |           0.348% | (CLEM_X35Y357,CLEM_X46Y404)   | dut_inst/bitonic_inst/sorter_inst(95%)              |            0% |       3.79893 | 75%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.098% | (CLEM_X40Y372,CLEL_R_X55Y379) | dut_inst/bitonic_inst/sorter_inst(98%)              |            0% |       4.16146 | 82%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.159% | (CLEL_R_X36Y377,CLEM_X47Y392) | dut_inst/bitonic_inst/sorter_inst(100%)             |            0% |       4.52648 | 89%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                3 |           0.052% | (CLEM_X44Y388,CLEM_X47Y399)   | dut_inst/bitonic_inst/sorter_inst(100%)             |            0% |       3.12798 | 61%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                4 |           0.113% | (CLEM_X40Y361,CLEM_X47Y376)   | dut_inst/bitonic_inst/sorter_inst(100%)             |            0% |       3.15385 | 61%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.033% | (CLEM_X42Y421,CLEM_X45Y424)   | dut_inst/bitonic_inst/sorter_inst(73%),wrapper(26%) |            0% |       1.83125 | 35%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.029% | (CLEM_X44Y339,CLEM_X46Y341)   | dut_inst/bitonic_inst/sorter_inst(100%)             |            0% |       3.49167 | 70%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.467% | (CLEM_X45Y363,CLEM_X52Y386)   | dut_inst/bitonic_inst/sorter_inst(98%)              |            0% |       3.91481 | 76%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.716% | (CLEL_R_X32Y371,CLEM_X47Y402) | dut_inst/bitonic_inst/sorter_inst(91%),wrapper(8%)  |            0% |       3.92871 | 77%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.385% | (CLEM_X34Y372,CLEM_X49Y387)   | dut_inst/bitonic_inst/sorter_inst(95%)              |            0% |       4.38702 | 86%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.609% | (CLEL_R_X32Y372,CLEM_X47Y403) | dut_inst/bitonic_inst/sorter_inst(91%),wrapper(8%)  |            0% |        3.9515 | 77%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+-----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |                Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        90% | (CLEM_X40Y381,CLEM_X40Y381) | dut_inst/bitonic_inst/sorter_inst(100%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X46Y363,CLEM_X46Y363) | dut_inst/bitonic_inst/sorter_inst(100%) |            0% |           4.5 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X42Y389,CLEM_X42Y389) | dut_inst/bitonic_inst/sorter_inst(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        85% | (CLEM_X42Y382,CLEM_X42Y382) | dut_inst/bitonic_inst/sorter_inst(100%) |            0% |          4.75 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                Cell Names               | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+
| CLEL_R_X45Y377 | 301             | 541          | 51%                  | dut_inst/bitonic_inst/sorter_inst(100%) | N                   |
| CLEL_R_X46Y375 | 304             | 543          | 51%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEM_X46Y378   | 302             | 540          | 51%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X46Y377 | 304             | 541          | 51%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X45Y375 | 301             | 543          | 51%                  | dut_inst/bitonic_inst/sorter_inst(100%) | N                   |
| CLEL_R_X46Y378 | 304             | 540          | 51%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X45Y378 | 301             | 540          | 50%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEM_X46Y375   | 302             | 543          | 50%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEM_X46Y377   | 302             | 541          | 50%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X45Y379 | 301             | 539          | 50%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                Cell Names               | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+
| CLEM_X47Y376   | 307             | 542          | 34%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEM_X48Y372   | 310             | 546          | 34%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X46Y376 | 304             | 542          | 34%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X47Y376 | 309             | 542          | 34%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEM_X46Y378   | 302             | 540          | 34%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X45Y378 | 301             | 540          | 34%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X41Y340 | 284             | 579          | 33%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEM_X47Y375   | 307             | 543          | 33%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEL_R_X40Y340 | 280             | 579          | 33%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
| CLEM_X47Y372   | 307             | 546          | 33%                  | dut_inst/bitonic_inst/sorter_inst(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+


