----------------------------------------------------------------------------------
-- Company: Amirkabir University of Technology
-- Engineer: Ali Gholami(aligholamee)
-- 
-- Create Date: 10/23/2017 08:36:00 PM
-- Design Name: 
-- Module Name: GradeClassifier - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
-- The purpose of this excercise is to understand the 
-- conventions in using the VHDL conditional concurrent assignments :)
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.Common.all;

entity GradeClassifier is
    port(
        gradeInput: 
    )
end GradeClassifier;

architecture Behavioral of GradeClassifier is

begin


end Behavioral;
