/*
 * Copyright 2016 Google, Inc.
 *
 * Author: Warranyu Walton <wwalton@celerityeds.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

/dts-v1/;
#include "imx6q.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Google Loon Switch Board";
	compatible = "fsl,imx6q-loonswitch", "fsl,imx6q";

	memory {
		reg = <0x10000000 0x40000000>;
	};

	leds {
		compatible = "gpio-leds";
		cpu-led1 {
			label = "CPU_LED1";
			gpios = <&gpio4 26 0>;
		};
		cpu-led2 {
			label = "CPU_LED2";
			gpios = <&gpio4 27 0>;
		};
		cpu-led3 {
			label = "CPU_LED3";
			gpios = <&gpio4 28 0>;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p0v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "1P0V";
			regulator-min-microvolt = <100000>;
			regulator-max-microvolt = <100000>;
			regulator-always-on;
		};

		reg_1p2v_enet: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "ENET_1P2V";
			regulator-min-microvolt = <120000>;
			regulator-max-microvolt = <120000>;
			regulator-always-on;
		};

		reg_1p4v_cpu: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "CPU_1P4V";
			regulator-min-microvolt = <140000>;
			regulator-max-microvolt = <140000>;
			regulator-always-on;
		};

		reg_1p5v: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "1P5V";
			regulator-min-microvolt = <150000>;
			regulator-max-microvolt = <150000>;
			regulator-always-on;
		};

		reg_2p5v: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@5 {
			compatible = "regulator-fixed";
			reg = <5>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_5p0v_bcm: regulator@6 {
			compatible = "regulator-fixed";
			reg = <6>;
			regulator-name = "BCM_5P0V";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio2 26 0>;
			enable-active-high;
		};

		reg_3p3v_wifi: regulator@7 {
			compatible = "regulator-fixed";
			reg = <7>;
			regulator-name = "WIFI_3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 23 0>;
			enable-active-high;
		};

		reg_5p0v_wifi: regulator@8 {
			compatible = "regulator-fixed";
			reg = <8>;
			regulator-name = "WIFI_5P0V";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio2 25 0>;
			enable-active-high;
		};

		reg_usb_otg_vbus: regulator@9 {
			compatible = "regulator-fixed";
			reg = <9>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio4 15 0>;
			enable-active-high;
		};
	};
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 17 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";

	at25@0x00 {
		compatible = "atmel,at25", "st,m95256";
		reg = <0>;
		spi-max-frequency = <10000000>;
		spi-cpha;
		spi-cpol;

		pagesize = <64>;
		size = <131072>;
		address-width = <16>;
	};

};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";

	at25@0x00 {
		compatible = "atmel,at25", "st,m95256";
		reg = <0>;
		spi-max-frequency = <10000000>;
		spi-cpha;
		spi-cpol;
		read-only;

		pagesize = <64>;
		size = <262144>;
		address-width = <16>;
	};	
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	status = "okay";
	phy-reset-gpios = <&gpio1 25 0>;
	local-mac-address = [00 0A 35 00 01 24];
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		phy: phy@3{
			compatible = "micrel,ksz9031";
			device_type = "ethernet-phy";
			reg = <0x3>;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	temp1: tmp102@48 {
		compatible = "ti,tmp102";
		reg = <0x48>;
	};

	temp2: tmp102@4A {
		compatible = "ti,tmp102";
		reg = <0x4A>;
	};

	temp3: tmp102@49 {
		compatible = "ti,tmp102";
		reg = <0x49>;
	};

	fram: eeprom@50 {
	compatible = "atmel,at24";
	reg = <0x50>;
	pagesize = <256>;
	};

	ina226-imx@47 {
		compatible = "ti,ina226";
		reg = <0x47>;
		shunt-resistor = <7000>;
	};

	ina226-bcm@4D {
	compatible = "ti,ina226";
	reg = <0x4D>;
	shunt-resistor = <12000>;
	};

};


&iomuxc {

	uart1 {
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};
	};

	uart2 {
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b1
			>;
		};
	};

	uart3 {
		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_CLK__UART3_RX_DATA	0x1b0b1
			>;
		};
	};

	uart4 {
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA	0x1b0b1
			>;
		};
	};


	i2c1 {
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL  0x4001b8b1
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA  0x4001b8b1
			>;
		};
	};

	i2c2 {
		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL  0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA  0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL  0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA  0x4001b8b1
			>;
		};
	};

	usdhc2 {
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170F9
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100F9
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170F9
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170F9
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170F9
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170F9
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x170F9
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x170F9
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x170F9
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x170F9
			>;
		};
	};

	pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
			>;
		};

	ecspi1 {

		pinctrl_ecspi1_cs: ecspi1_cs_grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 0x80000000
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT22__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_DISP0_DAT21__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_DISP0_DAT20__ECSPI1_SCLK 0x100b1
			>;
		};
	};

	ecspi3 {

		pinctrl_ecspi3_cs: ecspi3_cs_grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 0x80000000
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
			>;
		};
	};

	enet {

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25    0x80000000
			>;
		};
	};

	flexcan1 {
		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX 0x80000000
				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x80000000
			>;
		};
	};
};

&pcie {
	reset-gpio = <&gpio2 28 0>;	
	status = "okay";
};

&sata {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usbh1 {
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	cd-gpios = <&gpio2 2 0>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&cpu0 {
    arm-supply = <&reg_arm>;
    soc-supply = <&reg_soc>;
    pu-supply = <&pu_dummy>; /* use pu_dummy if VDDSOC share with VDDPU */
};
 
&gpc {
    fsl,ldo-bypass = <0>; /* use ldo-bypass, u-boot will check it and configure */
    fsl,wdog-reset = <1>; /* watchdog select of reset source */
    pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};
 
&gpu {
    pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};
 
&vpu {
    pu-supply = <&pu_dummy>; /* ldo-bypass:use pu_dummy if VDDSOC share with VDDPU */
};