//
// File created by:  irun
// Do not modify this file

s1::(31Aug2023:12:16:13):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s2::(31Aug2023:12:19:48):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s3::(31Aug2023:12:21:40):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog1+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog1 )
s4::(31Aug2023:12:23:27):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog2+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog2 )
s5::(31Aug2023:12:26:50):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog3+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog3 )
s6::(31Aug2023:12:36:39):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s7::(31Aug2023:12:40:45):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s8::(31Aug2023:12:47:30):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s9::(31Aug2023:13:55:11):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s10::(31Aug2023:13:56:16):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s11::(31Aug2023:13:58:39):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s12::(31Aug2023:13:59:54):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s13::(31Aug2023:14:00:36):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s14::(31Aug2023:14:56:05):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s15::(31Aug2023:15:03:24):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s16::(31Aug2023:15:43:03):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s17::(31Aug2023:15:43:33):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s18::(31Aug2023:15:51:30):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s19::(31Aug2023:15:53:13):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog1+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog1 )
s20::(31Aug2023:15:55:21):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s21::(31Aug2023:15:55:54):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s22::(31Aug2023:15:57:59):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s23::(31Aug2023:16:05:21):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s24::(31Aug2023:16:31:01):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s25::(31Aug2023:16:36:40):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s26::(31Aug2023:16:41:00):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s27::(31Aug2023:16:41:24):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s28::(31Aug2023:16:43:12):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s29::(31Aug2023:16:54:53):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s30::(31Aug2023:17:07:06):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s31::(31Aug2023:17:08:05):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s32::(31Aug2023:17:47:57):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s33::(31Aug2023:17:50:27):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s34::(31Aug2023:17:52:21):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s35::(31Aug2023:17:55:24):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s36::(31Aug2023:18:28:32):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s37::(31Aug2023:18:31:46):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s38::(31Aug2023:18:52:38):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s39::(31Aug2023:18:54:08):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog1+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog1 )
s40::(31Aug2023:18:55:48):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog2+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog2 )
s41::(31Aug2023:18:57:14):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog3+FSDB_ALL -define CYCLE=20.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog3 )
s42::(31Aug2023:19:02:27):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s43::(31Aug2023:19:04:07):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog1+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog1 )
s44::(31Aug2023:19:05:49):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog2+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog2 )
s45::(31Aug2023:19:07:58):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog3+FSDB_ALL -define CYCLE=10.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog3 )
s46::(31Aug2023:23:56:20):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=9.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s47::(01Sep2023:00:03:25):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s48::(01Sep2023:00:06:14):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.0 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s49::(01Sep2023:00:12:11):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s50::(01Sep2023:00:13:58):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.3 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s51::(01Sep2023:00:22:51):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.3 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s52::(01Sep2023:00:24:39):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s53::(01Sep2023:00:49:19):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog1+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog1 )
s54::(01Sep2023:00:53:09):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog2+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog2 )
s55::(01Sep2023:00:55:21):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog3+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog3 )
s56::(01Sep2023:09:51:03):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog3+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog3 )
s57::(01Sep2023:10:02:42):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s58::(01Sep2023:10:03:40):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s59::(01Sep2023:10:30:47):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog0+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
s60::(01Sep2023:10:32:45):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv -sdf_file /home/ic_contest/F14071156/CPU/./syn/top_syn.sdf +incdir+/home/ic_contest/F14071156/CPU/./syn+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+SYN+prog1+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog1 )
s61::(01Sep2023:10:37:31):( irun /home/ic_contest/F14071156/CPU/./sim/top_tb.sv +incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim +define+prog0+FSDB_ALL -define CYCLE=8.5 -define MAX=100000 +access+r +prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0 )
