-makelib ies_lib/xbip_utils_v3_0_10 \
  "../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_utils_v2_0_6 \
  "../../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_pipe_v3_0_6 \
  "../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_bram18k_v3_0_6 \
  "../../../ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/mult_gen_v12_0_16 \
  "../../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/floating_point_v7_1_9 \
  "../../../ipstatic/hdl/floating_point_v7_1_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../ipstatic/hdl/verilog/data_broadcaster.v" \
  "../../../ipstatic/hdl/verilog/datastream_out_12u_s.v" \
  "../../../ipstatic/hdl/verilog/dw_layer1.v" \
  "../../../ipstatic/hdl/verilog/dw_layer1_x_4.v" \
  "../../../ipstatic/hdl/verilog/dw_layer1_y_3.v" \
  "../../../ipstatic/hdl/verilog/fc_64u_12u_1u_s.v" \
  "../../../ipstatic/hdl/verilog/fc_64u_12u_1u_s_y_2.v" \
  "../../../ipstatic/hdl/verilog/fc_relu6.v" \
  "../../../ipstatic/hdl/verilog/fifo_w16_d10_A.v" \
  "../../../ipstatic/hdl/verilog/fifo_w16_d12_A.v" \
  "../../../ipstatic/hdl/verilog/fifo_w16_d64_A.v" \
  "../../../ipstatic/hdl/verilog/fifo_w16_d100_A.v" \
  "../../../ipstatic/hdl/verilog/grucell.v" \
  "../../../ipstatic/hdl/verilog/grucell_state_1.v" \
  "../../../ipstatic/hdl/verilog/grucell_x_1.v" \
  "../../../ipstatic/hdl/verilog/grucell_zz.v" \
  "../../../ipstatic/hdl/verilog/kws_bias_r.v" \
  "../../../ipstatic/hdl/verilog/kws_fc_weights2.v" \
  "../../../ipstatic/hdl/verilog/kws_hadd_16ns_16ncud.v" \
  "../../../ipstatic/hdl/verilog/kws_hadd_16ns_16nfYi.v" \
  "../../../ipstatic/hdl/verilog/kws_hcmp_16ns_16neOg.v" \
  "../../../ipstatic/hdl/verilog/kws_hmul_16ns_16ndEe.v" \
  "../../../ipstatic/hdl/verilog/kws_hptosp_16ns_3hbi.v" \
  "../../../ipstatic/hdl/verilog/kws_hsub_16ns_16ng8j.v" \
  "../../../ipstatic/hdl/verilog/kws_pw_weight1.v" \
  "../../../ipstatic/hdl/verilog/kws_sptohp_32ns_1bkb.v" \
  "../../../ipstatic/hdl/verilog/kws_weights_ru.v" \
  "../../../ipstatic/hdl/verilog/kws_weights_rw.v" \
  "../../../ipstatic/hdl/verilog/mysigmoid.v" \
  "../../../ipstatic/hdl/verilog/mytanh.v" \
  "../../../ipstatic/hdl/verilog/pw_layer1.v" \
  "../../../ipstatic/hdl/verilog/pw_layer1_x.v" \
  "../../../ipstatic/hdl/verilog/pw_layer1_y.v" \
  "../../../ipstatic/hdl/verilog/regslice_core.v" \
  "../../../ipstatic/hdl/verilog/weight_loader.v" \
  "../../../ipstatic/hdl/verilog/kws.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../ipstatic/hdl/ip/kws_ap_hadd_2_no_dsp_16.vhd" \
  "../../../ipstatic/hdl/ip/kws_ap_hadd_3_full_dsp_16.vhd" \
  "../../../ipstatic/hdl/ip/kws_ap_hcmp_0_no_dsp_16.vhd" \
  "../../../ipstatic/hdl/ip/kws_ap_hmul_2_max_dsp_16.vhd" \
  "../../../ipstatic/hdl/ip/kws_ap_hptosp_0_no_dsp_16.vhd" \
  "../../../ipstatic/hdl/ip/kws_ap_hsub_3_full_dsp_16.vhd" \
  "../../../ipstatic/hdl/ip/kws_ap_sptohp_0_no_dsp_32.vhd" \
  "../../../../KWS-SOC.srcs/sources_1/ip/kws_0/sim/kws_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

