{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 24 15:04:24 2022 " "Info: Processing started: Fri Jun 24 15:04:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ROUT_CY\[8\] " "Warning: Node \"ROUT_CY\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[3\] " "Info: Assuming node \"S\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[1\] " "Info: Assuming node \"S\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "S\[2\] " "Info: Assuming node \"S\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux3~0 " "Info: Detected gated clock \"Mux3~0\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } } { "d:/qurtqus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qurtqus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ROUT_CY\[8\] B\[1\] S\[3\] 8.483 ns register " "Info: tsu for register \"ROUT_CY\[8\]\" (data pin = \"B\[1\]\", clock pin = \"S\[3\]\") is 8.483 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.966 ns + Longest pin register " "Info: + Longest pin to register delay is 9.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns B\[1\] 1 PIN PIN_G21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_G21; Fanout = 3; PIN Node = 'B\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.042 ns) + CELL(0.438 ns) 7.312 ns Add0~6 2 COMB LCCOMB_X27_Y41_N18 3 " "Info: 2: + IC(6.042 ns) + CELL(0.438 ns) = 7.312 ns; Loc. = LCCOMB_X27_Y41_N18; Fanout = 3; COMB Node = 'Add0~6'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { B[1] Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.393 ns) 8.377 ns Add1~6 3 COMB LCCOMB_X29_Y41_N8 1 " "Info: 3: + IC(0.672 ns) + CELL(0.393 ns) = 8.377 ns; Loc. = LCCOMB_X29_Y41_N8; Fanout = 1; COMB Node = 'Add1~6'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { Add0~6 Add1~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.448 ns Add1~8 4 COMB LCCOMB_X29_Y41_N10 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.448 ns; Loc. = LCCOMB_X29_Y41_N10; Fanout = 1; COMB Node = 'Add1~8'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~6 Add1~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.519 ns Add1~10 5 COMB LCCOMB_X29_Y41_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.519 ns; Loc. = LCCOMB_X29_Y41_N12; Fanout = 1; COMB Node = 'Add1~10'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~8 Add1~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.678 ns Add1~12 6 COMB LCCOMB_X29_Y41_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 8.678 ns; Loc. = LCCOMB_X29_Y41_N14; Fanout = 1; COMB Node = 'Add1~12'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~10 Add1~12 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.749 ns Add1~14 7 COMB LCCOMB_X29_Y41_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.749 ns; Loc. = LCCOMB_X29_Y41_N16; Fanout = 1; COMB Node = 'Add1~14'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~12 Add1~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.820 ns Add1~16 8 COMB LCCOMB_X29_Y41_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.820 ns; Loc. = LCCOMB_X29_Y41_N18; Fanout = 1; COMB Node = 'Add1~16'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~14 Add1~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.891 ns Add1~18 9 COMB LCCOMB_X29_Y41_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.891 ns; Loc. = LCCOMB_X29_Y41_N20; Fanout = 1; COMB Node = 'Add1~18'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~16 Add1~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.301 ns Add1~19 10 COMB LCCOMB_X29_Y41_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 9.301 ns; Loc. = LCCOMB_X29_Y41_N22; Fanout = 1; COMB Node = 'Add1~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~18 Add1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.419 ns) 9.966 ns ROUT_CY\[8\] 11 REG LCCOMB_X29_Y41_N2 1 " "Info: 11: + IC(0.246 ns) + CELL(0.419 ns) = 9.966 ns; Loc. = LCCOMB_X29_Y41_N2; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 30.16 % ) " "Info: Total cell delay = 3.006 ns ( 30.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.960 ns ( 69.84 % ) " "Info: Total interconnect delay = 6.960 ns ( 69.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "9.966 ns" { B[1] Add0~6 Add1~6 Add1~8 Add1~10 Add1~12 Add1~14 Add1~16 Add1~18 Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "9.966 ns" { B[1] {} B[1]~combout {} Add0~6 {} Add1~6 {} Add1~8 {} Add1~10 {} Add1~12 {} Add1~14 {} Add1~16 {} Add1~18 {} Add1~19 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 6.042ns 0.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.246ns } { 0.000ns 0.832ns 0.438ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.891 ns + " "Info: + Micro setup delay of destination is 0.891 ns" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[3\] destination 2.374 ns - Shortest register " "Info: - Shortest clock path from clock \"S\[3\]\" to destination register is 2.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[3\] 1 CLK PIN_E12 11 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E12; Fanout = 11; CLK Node = 'S\[3\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.150 ns) 1.984 ns Mux3~0 2 COMB LCCOMB_X29_Y41_N28 1 " "Info: 2: + IC(1.004 ns) + CELL(0.150 ns) = 1.984 ns; Loc. = LCCOMB_X29_Y41_N28; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { S[3] Mux3~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.374 ns ROUT_CY\[8\] 3 REG LCCOMB_X29_Y41_N2 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.374 ns; Loc. = LCCOMB_X29_Y41_N2; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.130 ns ( 47.60 % ) " "Info: Total cell delay = 1.130 ns ( 47.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.244 ns ( 52.40 % ) " "Info: Total interconnect delay = 1.244 ns ( 52.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { S[3] Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.374 ns" { S[3] {} S[3]~combout {} Mux3~0 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 1.004ns 0.240ns } { 0.000ns 0.830ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "9.966 ns" { B[1] Add0~6 Add1~6 Add1~8 Add1~10 Add1~12 Add1~14 Add1~16 Add1~18 Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "9.966 ns" { B[1] {} B[1]~combout {} Add0~6 {} Add1~6 {} Add1~8 {} Add1~10 {} Add1~12 {} Add1~14 {} Add1~16 {} Add1~18 {} Add1~19 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 6.042ns 0.672ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.246ns } { 0.000ns 0.832ns 0.438ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { S[3] Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.374 ns" { S[3] {} S[3]~combout {} Mux3~0 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 1.004ns 0.240ns } { 0.000ns 0.830ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "S\[2\] CY ROUT_CY\[8\] 9.798 ns register " "Info: tco from clock \"S\[2\]\" to destination pin \"CY\" through register \"ROUT_CY\[8\]\" is 9.798 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] source 2.576 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to source register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S\[2\] 1 CLK PIN_G11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G11; Fanout = 15; CLK Node = 'S\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.376 ns) 2.186 ns Mux3~0 2 COMB LCCOMB_X29_Y41_N28 1 " "Info: 2: + IC(0.990 ns) + CELL(0.376 ns) = 2.186 ns; Loc. = LCCOMB_X29_Y41_N28; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { S[2] Mux3~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.576 ns ROUT_CY\[8\] 3 REG LCCOMB_X29_Y41_N2 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.576 ns; Loc. = LCCOMB_X29_Y41_N2; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 52.25 % ) " "Info: Total cell delay = 1.346 ns ( 52.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 47.75 % ) " "Info: Total interconnect delay = 1.230 ns ( 47.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { S[2] Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { S[2] {} S[2]~combout {} Mux3~0 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.990ns 0.240ns } { 0.000ns 0.820ns 0.376ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.222 ns + Longest register pin " "Info: + Longest register to pin delay is 7.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROUT_CY\[8\] 1 REG LCCOMB_X29_Y41_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y41_N2; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.150 ns) 0.820 ns Mux6~0 2 COMB LCCOMB_X29_Y41_N26 1 " "Info: 2: + IC(0.670 ns) + CELL(0.150 ns) = 0.820 ns; Loc. = LCCOMB_X29_Y41_N26; Fanout = 1; COMB Node = 'Mux6~0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { ROUT_CY[8] Mux6~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.604 ns) + CELL(2.798 ns) 7.222 ns CY 3 PIN PIN_AF10 0 " "Info: 3: + IC(3.604 ns) + CELL(2.798 ns) = 7.222 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'CY'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.402 ns" { Mux6~0 CY } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.948 ns ( 40.82 % ) " "Info: Total cell delay = 2.948 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.274 ns ( 59.18 % ) " "Info: Total interconnect delay = 4.274 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { ROUT_CY[8] Mux6~0 CY } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { ROUT_CY[8] {} Mux6~0 {} CY {} } { 0.000ns 0.670ns 3.604ns } { 0.000ns 0.150ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { S[2] Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { S[2] {} S[2]~combout {} Mux3~0 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.990ns 0.240ns } { 0.000ns 0.820ns 0.376ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "7.222 ns" { ROUT_CY[8] Mux6~0 CY } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "7.222 ns" { ROUT_CY[8] {} Mux6~0 {} CY {} } { 0.000ns 0.670ns 3.604ns } { 0.000ns 0.150ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] F\[2\] 17.008 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"F\[2\]\" is 17.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns B\[1\] 1 PIN PIN_G21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_G21; Fanout = 3; PIN Node = 'B\[1\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.042 ns) + CELL(0.438 ns) 7.312 ns Add0~6 2 COMB LCCOMB_X27_Y41_N18 3 " "Info: 2: + IC(6.042 ns) + CELL(0.438 ns) = 7.312 ns; Loc. = LCCOMB_X27_Y41_N18; Fanout = 3; COMB Node = 'Add0~6'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.480 ns" { B[1] Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.414 ns) 8.403 ns Add0~8 3 COMB LCCOMB_X28_Y41_N16 2 " "Info: 3: + IC(0.677 ns) + CELL(0.414 ns) = 8.403 ns; Loc. = LCCOMB_X28_Y41_N16; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { Add0~6 Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.813 ns Add0~10 4 COMB LCCOMB_X28_Y41_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 8.813 ns; Loc. = LCCOMB_X28_Y41_N18; Fanout = 1; COMB Node = 'Add0~10'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~8 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.419 ns) 9.903 ns Mux7~1 5 COMB LCCOMB_X31_Y41_N0 1 " "Info: 5: + IC(0.671 ns) + CELL(0.419 ns) = 9.903 ns; Loc. = LCCOMB_X31_Y41_N0; Fanout = 1; COMB Node = 'Mux7~1'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { Add0~10 Mux7~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.416 ns) 10.571 ns Mux7~2 6 COMB LCCOMB_X31_Y41_N20 1 " "Info: 6: + IC(0.252 ns) + CELL(0.416 ns) = 10.571 ns; Loc. = LCCOMB_X31_Y41_N20; Fanout = 1; COMB Node = 'Mux7~2'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { Mux7~1 Mux7~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.669 ns) + CELL(2.768 ns) 17.008 ns F\[2\] 7 PIN PIN_AC12 0 " "Info: 7: + IC(3.669 ns) + CELL(2.768 ns) = 17.008 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'F\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { Mux7~2 F[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.697 ns ( 33.50 % ) " "Info: Total cell delay = 5.697 ns ( 33.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.311 ns ( 66.50 % ) " "Info: Total interconnect delay = 11.311 ns ( 66.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "17.008 ns" { B[1] Add0~6 Add0~8 Add0~10 Mux7~1 Mux7~2 F[2] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "17.008 ns" { B[1] {} B[1]~combout {} Add0~6 {} Add0~8 {} Add0~10 {} Mux7~1 {} Mux7~2 {} F[2] {} } { 0.000ns 0.000ns 6.042ns 0.677ns 0.000ns 0.671ns 0.252ns 3.669ns } { 0.000ns 0.832ns 0.438ns 0.414ns 0.410ns 0.419ns 0.416ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ROUT_CY\[8\] S\[0\] S\[2\] -1.130 ns register " "Info: th for register \"ROUT_CY\[8\]\" (data pin = \"S\[0\]\", clock pin = \"S\[2\]\") is -1.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S\[2\] destination 2.576 ns + Longest register " "Info: + Longest clock path from clock \"S\[2\]\" to destination register is 2.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns S\[2\] 1 CLK PIN_G11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G11; Fanout = 15; CLK Node = 'S\[2\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.376 ns) 2.186 ns Mux3~0 2 COMB LCCOMB_X29_Y41_N28 1 " "Info: 2: + IC(0.990 ns) + CELL(0.376 ns) = 2.186 ns; Loc. = LCCOMB_X29_Y41_N28; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { S[2] Mux3~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.576 ns ROUT_CY\[8\] 3 REG LCCOMB_X29_Y41_N2 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.576 ns; Loc. = LCCOMB_X29_Y41_N2; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 52.25 % ) " "Info: Total cell delay = 1.346 ns ( 52.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 47.75 % ) " "Info: Total interconnect delay = 1.230 ns ( 47.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { S[2] Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { S[2] {} S[2]~combout {} Mux3~0 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.990ns 0.240ns } { 0.000ns 0.820ns 0.376ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.706 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns S\[0\] 1 PIN PIN_C13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 21; PIN Node = 'S\[0\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.438 ns) 3.041 ns Add1~19 2 COMB LCCOMB_X29_Y41_N22 1 " "Info: 2: + IC(1.624 ns) + CELL(0.438 ns) = 3.041 ns; Loc. = LCCOMB_X29_Y41_N22; Fanout = 1; COMB Node = 'Add1~19'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { S[0] Add1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/qurtqus/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.419 ns) 3.706 ns ROUT_CY\[8\] 3 REG LCCOMB_X29_Y41_N2 1 " "Info: 3: + IC(0.246 ns) + CELL(0.419 ns) = 3.706 ns; Loc. = LCCOMB_X29_Y41_N2; Fanout = 1; REG Node = 'ROUT_CY\[8\]'" {  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/我的/课程资料/硬件基础实践/CPU/运算器ALU/ALU/ALU.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.836 ns ( 49.54 % ) " "Info: Total cell delay = 1.836 ns ( 49.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.870 ns ( 50.46 % ) " "Info: Total interconnect delay = 1.870 ns ( 50.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.706 ns" { S[0] Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.706 ns" { S[0] {} S[0]~combout {} Add1~19 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 1.624ns 0.246ns } { 0.000ns 0.979ns 0.438ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { S[2] Mux3~0 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "2.576 ns" { S[2] {} S[2]~combout {} Mux3~0 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 0.990ns 0.240ns } { 0.000ns 0.820ns 0.376ns 0.150ns } "" } } { "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qurtqus/quartus/bin/TimingClosureFloorplan.fld" "" "3.706 ns" { S[0] Add1~19 ROUT_CY[8] } "NODE_NAME" } } { "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qurtqus/quartus/bin/Technology_Viewer.qrui" "3.706 ns" { S[0] {} S[0]~combout {} Add1~19 {} ROUT_CY[8] {} } { 0.000ns 0.000ns 1.624ns 0.246ns } { 0.000ns 0.979ns 0.438ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 24 15:04:24 2022 " "Info: Processing ended: Fri Jun 24 15:04:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
