{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559857135721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559857135721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 18:38:55 2019 " "Processing started: Thu Jun 06 18:38:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559857135721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857135721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcihello -c pcihello " "Command: quartus_map --read_settings_files=on --write_settings_files=off pcihello -c pcihello" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857135721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559857136940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559857136940 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pcihellocore.qsys " "Elaborating Qsys system entity \"pcihellocore.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559857150392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:16 Progress: Loading pcihello_restored/pcihellocore.qsys " "2019.06.06.18:39:16 Progress: Loading pcihello_restored/pcihellocore.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857156861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Reading input file " "2019.06.06.18:39:17 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Adding display \[altera_avalon_pio 17.0\] " "2019.06.06.18:39:17 Progress: Adding display \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Parameterizing module display " "2019.06.06.18:39:17 Progress: Parameterizing module display" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Adding green_leds \[altera_avalon_pio 17.0\] " "2019.06.06.18:39:17 Progress: Adding green_leds \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Parameterizing module green_leds " "2019.06.06.18:39:17 Progress: Parameterizing module green_leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Adding hexport \[altera_avalon_pio 17.0\] " "2019.06.06.18:39:17 Progress: Adding hexport \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Parameterizing module hexport " "2019.06.06.18:39:17 Progress: Parameterizing module hexport" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Adding inport \[altera_avalon_pio 17.0\] " "2019.06.06.18:39:17 Progress: Adding inport \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Parameterizing module inport " "2019.06.06.18:39:17 Progress: Parameterizing module inport" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Adding keys \[altera_avalon_pio 17.0\] " "2019.06.06.18:39:17 Progress: Adding keys \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Parameterizing module keys " "2019.06.06.18:39:17 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:17 Progress: Adding pcie_hard_ip_0 \[altera_pcie_hard_ip 17.0\] " "2019.06.06.18:39:17 Progress: Adding pcie_hard_ip_0 \[altera_pcie_hard_ip 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857157783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:22 Progress: Parameterizing module pcie_hard_ip_0 " "2019.06.06.18:39:22 Progress: Parameterizing module pcie_hard_ip_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857162518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:22 Progress: Adding red_leds \[altera_avalon_pio 17.0\] " "2019.06.06.18:39:22 Progress: Adding red_leds \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857162518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:22 Progress: Parameterizing module red_leds " "2019.06.06.18:39:22 Progress: Parameterizing module red_leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857162518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:22 Progress: Adding switches \[altera_avalon_pio 17.0\] " "2019.06.06.18:39:22 Progress: Adding switches \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857162518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:22 Progress: Parameterizing module switches " "2019.06.06.18:39:22 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857162518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:22 Progress: Building connections " "2019.06.06.18:39:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857162518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:22 Progress: Parameterizing connections " "2019.06.06.18:39:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857162549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:22 Progress: Validating " "2019.06.06.18:39:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857162567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.06.06.18:39:23 Progress: Done reading input file " "2019.06.06.18:39:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857163815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcihellocore: Module dependency loop involving: \"pcie_hard_ip_0\" (altera_pcie_hard_ip 17.0), \"display\" (altera_avalon_pio 17.0) " "Pcihellocore.pcihellocore: Module dependency loop involving: \"pcie_hard_ip_0\" (altera_pcie_hard_ip 17.0), \"display\" (altera_avalon_pio 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.inport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.inport: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address " "Pcihellocore.pcie_hard_ip_0:  Rx Master BAR 0 mapped to 16 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.0) " "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 17.0), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.0) " "Pcihellocore.pcie_hard_ip_0.pcie_hard_ip_0: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 17.0), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip:  Txs Address width is 15 " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip:  Txs Address width is 15" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: Application clock frequency is 125 Mhz  " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: Application clock frequency is 125 Mhz " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_ack: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_num: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_req: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.test_out_export: Interface has no signals " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.altgx_internal: Family: Cyclone IV GX " "Pcihellocore.pcie_hard_ip_0.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.pcie_hard_ip_0.altgx_internal: Lanes: 1 " "Pcihellocore.pcie_hard_ip_0.altgx_internal: Lanes: 1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164800 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported " "Pcihellocore.pcie_hard_ip_0.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Pcihellocore.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.test_in must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.test_in must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.clocks_sim must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.clocks_sim must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_busy must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_busy must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.pipe_ext must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.pipe_ext must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_togxb must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_togxb must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_fromgxb_0 must be exported, or connected to a matching conduit. " "Pcihellocore.pcie_hard_ip_0: pcie_hard_ip_0.reconfig_fromgxb_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pcihellocore.pcie_hard_ip_0: Interrupt sender pcie_hard_ip_0.cra_irq is not connected to an interrupt receiver " "Pcihellocore.pcie_hard_ip_0: Interrupt sender pcie_hard_ip_0.cra_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857164815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcihellocore: Generating pcihellocore \"pcihellocore\" for QUARTUS_SYNTH " "Pcihellocore: Generating pcihellocore \"pcihellocore\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857165924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Display: Starting RTL generation for module 'pcihellocore_display' " "Display: Starting RTL generation for module 'pcihellocore_display'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857172975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Display:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_display --dir=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0002_display_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0002_display_gen//pcihellocore_display_component_configuration.pl  --do_build_sim=0  \] " "Display:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_display --dir=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0002_display_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0002_display_gen//pcihellocore_display_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857172976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Display: Done RTL generation for module 'pcihellocore_display' " "Display: Done RTL generation for module 'pcihellocore_display'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857173362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Display: \"pcihellocore\" instantiated altera_avalon_pio \"display\" " "Display: \"pcihellocore\" instantiated altera_avalon_pio \"display\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857173374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Green_leds: Starting RTL generation for module 'pcihellocore_green_leds' " "Green_leds: Starting RTL generation for module 'pcihellocore_green_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857173424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Green_leds:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_green_leds --dir=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0003_green_leds_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0003_green_leds_gen//pcihellocore_green_leds_component_configuration.pl  --do_build_sim=0  \] " "Green_leds:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_green_leds --dir=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0003_green_leds_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0003_green_leds_gen//pcihellocore_green_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857173424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Green_leds: Done RTL generation for module 'pcihellocore_green_leds' " "Green_leds: Done RTL generation for module 'pcihellocore_green_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857173721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Green_leds: \"pcihellocore\" instantiated altera_avalon_pio \"green_leds\" " "Green_leds: \"pcihellocore\" instantiated altera_avalon_pio \"green_leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857173737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: Starting RTL generation for module 'pcihellocore_inport' " "Inport: Starting RTL generation for module 'pcihellocore_inport'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857173815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_inport --dir=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0004_inport_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0004_inport_gen//pcihellocore_inport_component_configuration.pl  --do_build_sim=0  \] " "Inport:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_inport --dir=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0004_inport_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0004_inport_gen//pcihellocore_inport_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857173815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: Done RTL generation for module 'pcihellocore_inport' " "Inport: Done RTL generation for module 'pcihellocore_inport'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857174143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inport: \"pcihellocore\" instantiated altera_avalon_pio \"inport\" " "Inport: \"pcihellocore\" instantiated altera_avalon_pio \"inport\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857174159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_hard_ip_0: \"pcihellocore\" instantiated altera_pcie_hard_ip \"pcie_hard_ip_0\" " "Pcie_hard_ip_0: \"pcihellocore\" instantiated altera_pcie_hard_ip \"pcie_hard_ip_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857174806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Red_leds: Starting RTL generation for module 'pcihellocore_red_leds' " "Red_leds: Starting RTL generation for module 'pcihellocore_red_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857174884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Red_leds:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_red_leds --dir=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0005_red_leds_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0005_red_leds_gen//pcihellocore_red_leds_component_configuration.pl  --do_build_sim=0  \] " "Red_leds:   Generation command is \[exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pcihellocore_red_leds --dir=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0005_red_leds_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/tmt2/AppData/Local/Temp/alt8053_6542112438276508526.dir/0005_red_leds_gen//pcihellocore_red_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857174884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Red_leds: Done RTL generation for module 'pcihellocore_red_leds' " "Red_leds: Done RTL generation for module 'pcihellocore_red_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857175244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Red_leds: \"pcihellocore\" instantiated altera_avalon_pio \"red_leds\" " "Red_leds: \"pcihellocore\" instantiated altera_avalon_pio \"red_leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857175259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857178752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857179049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857179346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857179643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857179936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857180244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857180564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857180849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559857181142 ""}
