Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Wed May 22 03:59:39 2024
| Host             : DESKTOP-N21QB96 running 64-bit major release  (build 9200)
| Command          : report_power -file Single_Cycle_RISCV32I_power_routed.rpt -pb Single_Cycle_RISCV32I_power_summary_routed.pb -rpx Single_Cycle_RISCV32I_power_routed.rpx
| Design           : Single_Cycle_RISCV32I
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 30.899 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 30.102                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    13.078 |    11333 |       --- |             --- |
|   LUT as Logic           |    11.843 |     4657 |     63400 |            7.35 |
|   CARRY4                 |     0.558 |      173 |     15850 |            1.09 |
|   Register               |     0.386 |     4199 |    126800 |            3.31 |
|   LUT as Distributed RAM |     0.226 |      664 |     19000 |            3.49 |
|   F7/F8 Muxes            |     0.030 |      737 |     63400 |            1.16 |
|   BUFG                   |     0.029 |        4 |        32 |           12.50 |
|   LUT as Shift Register  |     0.006 |       21 |     19000 |            0.11 |
|   Others                 |     0.000 |       53 |       --- |             --- |
| Signals                  |    16.926 |     7414 |       --- |             --- |
| I/O                      |     0.098 |       40 |       210 |           19.05 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    30.899 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    30.623 |      30.060 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.094 |       0.002 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.016 |       0.012 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| Single_Cycle_RISCV32I        |    30.102 |
|   ALU                        |     1.559 |
|     Comparison_Unit_1        |     0.030 |
|     Divider                  |     0.575 |
|     Function_Control_1       |     0.312 |
|     Multiplier               |     0.643 |
|   BOOTLOADER                 |     0.240 |
|   Control_Unit               |     0.089 |
|   DATA_MEMORY                |     0.084 |
|   DECISION_MAKING_CONTROLLER |     0.183 |
|   Debouncer_Module           |     0.010 |
|   Decode_Stage               |     3.011 |
|   Div_Clk                    |     0.035 |
|   Execute_Stage              |     0.362 |
|   Fetch_Stage                |     2.471 |
|   I2C_SLAVE_MODULE           |     1.240 |
|   LCD_MODULE                 |     1.061 |
|     I2C                      |     0.459 |
|   MLP_MODULE                 |    13.210 |
|     mlp                      |    13.097 |
|       Mlp_Mult               |     3.847 |
|       RN                     |     0.673 |
|       RW                     |     0.035 |
|       adder1                 |     6.738 |
|       control                |     1.490 |
|   Memory_Access_Stage        |     1.444 |
|   PC_Counter                 |     0.330 |
|   Register_File              |     1.214 |
|   Seven_Segment              |     0.800 |
|   pc_imm_adder               |     0.263 |
|   pc_plus_4                  |     0.016 |
+------------------------------+-----------+


