static int F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nunsigned char V_4 [] [ 3 ] = {\r\n{ 0x0d , 0x00 , 0x01 , } ,\r\n{ 0x0d , 0x00 , 0x00 , } ,\r\n{ 0x0a , 0x00 , 0x21 , } ,\r\n{ 0x21 , 0x04 , 0x00 , } ,\r\n} ;\r\nfor ( V_3 = 0 ; V_3 < F_2 ( V_4 ) ; V_3 ++ )\r\nF_3 ( & V_2 -> V_5 [ V_2 -> V_6 ] ,\r\n& V_4 [ V_3 ] [ 0 ] , 3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_4 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nunsigned char V_4 [] [ 3 ] = {\r\n{ 0x0d , 0x00 , 0x01 , } ,\r\n{ 0x0d , 0x00 , 0x00 , } ,\r\n{ 0x04 , 0x05 , 0x00 , } ,\r\n{ 0x03 , 0x04 , 0x00 , } ,\r\n{ 0x20 , 0x11 , 0x00 , } ,\r\n{ 0x06 , 0x00 , 0x10 , } ,\r\n{ 0x2b , 0x00 , 0x24 , } ,\r\n{ 0x2e , 0x00 , 0x24 , } ,\r\n{ 0x35 , 0x00 , 0x24 , } ,\r\n{ 0x2d , 0x00 , 0x20 , } ,\r\n{ 0x2c , 0x00 , 0x20 , } ,\r\n{ 0x09 , 0x0a , 0xd4 , } ,\r\n{ 0x35 , 0x00 , 0x57 , } ,\r\n} ;\r\nfor ( V_3 = 0 ; V_3 < F_2 ( V_4 ) ; V_3 ++ )\r\nF_3 ( & V_2 -> V_5 [ V_2 -> V_6 ] ,\r\n& V_4 [ V_3 ] [ 0 ] , 3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_5 ( struct V_1 * V_2 )\r\n{\r\nint V_7 , V_3 ;\r\nchar * V_8 ;\r\nT_1 V_9 ;\r\nT_2 V_10 ;\r\nT_3 V_11 ;\r\nstruct V_5 V_12 = V_2 -> V_5 [ V_2 -> V_6 ] ;\r\nV_2 -> V_13 = V_14 ;\r\nfor ( V_3 = 0 ; V_15 [ V_3 ] != V_16 ; V_3 ++ ) {\r\nV_12 . V_17 = V_15 [ V_3 ] ;\r\nV_9 = 0x00 ;\r\nV_7 = F_3 ( & V_12 , & V_9 , 1 ) ;\r\nif ( V_7 < 0 ) {\r\nif ( V_7 != - V_18 )\r\nF_6 ( L_1 ,\r\nV_12 . V_17 << 1 , V_7 ) ;\r\ncontinue;\r\n}\r\nV_7 = F_7 ( & V_12 , ( T_1 * ) & V_10 , 2 ) ;\r\nif ( V_7 < 0 ) {\r\nF_6 ( L_1 ,\r\nV_12 . V_17 << 1 , V_7 ) ;\r\ncontinue;\r\n}\r\nV_11 = F_8 ( V_10 ) ;\r\nV_9 = 0xff ;\r\nV_7 = F_3 ( & V_12 , & V_9 , 1 ) ;\r\nif ( V_7 < 0 ) {\r\nF_6 ( L_1 ,\r\nV_12 . V_17 << 1 , V_7 ) ;\r\ncontinue;\r\n}\r\nV_7 = F_7 ( & V_12 , ( T_1 * ) & V_10 , 2 ) ;\r\nif ( V_7 < 0 ) {\r\nF_6 ( L_1 ,\r\nV_12 . V_17 << 1 , V_7 ) ;\r\ncontinue;\r\n}\r\nif ( V_11 != F_8 ( V_10 ) )\r\ncontinue;\r\nV_11 = F_8 ( V_10 ) ;\r\nswitch ( V_11 ) {\r\ncase 0x1222 :\r\nV_8 = L_2 ;\r\nbreak;\r\ncase 0x1229 :\r\nV_8 = L_3 ;\r\nbreak;\r\ncase 0x1433 :\r\nV_8 = L_4 ;\r\nbreak;\r\ncase 0x143a :\r\nV_8 = L_5 ;\r\nV_2 -> V_13 = V_19 ;\r\nbreak;\r\ncase 0x148c :\r\nV_8 = L_6 ;\r\nbreak;\r\ncase 0x1511 :\r\nV_8 = L_7 ;\r\nbreak;\r\ncase 0x8232 :\r\ncase 0x8243 :\r\nV_8 = L_8 ;\r\nV_2 -> V_13 = V_20 ;\r\nbreak;\r\ncase 0x8431 :\r\nV_8 = L_9 ;\r\nV_2 -> V_13 = V_21 ;\r\nbreak;\r\ndefault:\r\nF_9 ( L_10 ,\r\nV_11 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_2 -> V_13 == V_14 )\r\nF_9 ( L_11 , V_8 ) ;\r\nelse\r\nF_9 ( L_12 , V_8 ) ;\r\nV_2 -> V_5 [ V_2 -> V_6 ] . V_17 = V_12 . V_17 ;\r\nreturn 0 ;\r\n}\r\nreturn - V_22 ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 )\r\n{\r\nint V_7 , V_3 ;\r\nchar * V_8 ;\r\nT_1 V_9 ;\r\nT_3 V_11 ;\r\nstruct V_5 V_12 = V_2 -> V_5 [ V_2 -> V_6 ] ;\r\nV_2 -> V_13 = V_14 ;\r\nfor ( V_3 = 0 ; V_23 [ V_3 ] != V_16 ; V_3 ++ ) {\r\nV_12 . V_17 = V_23 [ V_3 ] ;\r\nV_9 = 0x1c ;\r\nV_7 = F_11 ( & V_12 , V_9 ) ;\r\nif ( V_7 < 0 ) {\r\nif ( V_7 != - V_18 )\r\nF_6 ( L_1 ,\r\nV_12 . V_17 << 1 , V_7 ) ;\r\ncontinue;\r\n}\r\nV_11 = V_7 << 8 ;\r\nV_9 = 0x1d ;\r\nV_7 = F_11 ( & V_12 , V_9 ) ;\r\nif ( V_7 < 0 ) {\r\nF_6 ( L_1 ,\r\nV_12 . V_17 << 1 , V_7 ) ;\r\ncontinue;\r\n}\r\nV_11 += V_7 ;\r\nif ( V_11 != 0x7fa2 )\r\ncontinue;\r\nV_9 = 0x0a ;\r\nV_7 = F_11 ( & V_12 , V_9 ) ;\r\nif ( V_7 < 0 ) {\r\nF_6 ( L_1 ,\r\nV_12 . V_17 << 1 , V_7 ) ;\r\ncontinue;\r\n}\r\nV_11 = V_7 << 8 ;\r\nV_9 = 0x0b ;\r\nV_7 = F_11 ( & V_12 , V_9 ) ;\r\nif ( V_7 < 0 ) {\r\nF_6 ( L_1 ,\r\nV_12 . V_17 << 1 , V_7 ) ;\r\ncontinue;\r\n}\r\nV_11 += V_7 ;\r\nswitch ( V_11 ) {\r\ncase 0x2642 :\r\nV_8 = L_13 ;\r\nV_2 -> V_13 = V_24 ;\r\nbreak;\r\ncase 0x7648 :\r\nV_8 = L_14 ;\r\nbreak;\r\ncase 0x7660 :\r\nV_8 = L_15 ;\r\nbreak;\r\ncase 0x7673 :\r\nV_8 = L_16 ;\r\nbreak;\r\ncase 0x7720 :\r\nV_8 = L_17 ;\r\nbreak;\r\ncase 0x7721 :\r\nV_8 = L_18 ;\r\nbreak;\r\ncase 0x9648 :\r\ncase 0x9649 :\r\nV_8 = L_19 ;\r\nbreak;\r\ncase 0x9650 :\r\ncase 0x9652 :\r\nV_8 = L_20 ;\r\nbreak;\r\ncase 0x9656 :\r\ncase 0x9657 :\r\nV_8 = L_21 ;\r\nbreak;\r\ndefault:\r\nF_9 ( L_22 ,\r\nV_11 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_2 -> V_13 == V_14 )\r\nF_9 ( L_11 , V_8 ) ;\r\nelse\r\nF_9 ( L_12 , V_8 ) ;\r\nV_2 -> V_5 [ V_2 -> V_6 ] . V_17 = V_12 . V_17 ;\r\nreturn 0 ;\r\n}\r\nreturn - V_22 ;\r\n}\r\nint F_12 ( struct V_1 * V_2 )\r\n{\r\nint V_7 ;\r\nV_7 = F_5 ( V_2 ) ;\r\nif ( V_2 -> V_13 == V_14 && V_7 < 0 )\r\nV_7 = F_10 ( V_2 ) ;\r\nif ( V_2 -> V_13 == V_14 && V_7 < 0 ) {\r\nF_9 ( L_23 ) ;\r\nreturn - V_22 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_13 ( struct V_1 * V_2 )\r\n{\r\nchar V_25 [ V_26 ] ;\r\nstruct V_5 * V_12 = & V_2 -> V_5 [ V_2 -> V_6 ] ;\r\nstruct V_27 * V_28 = & V_2 -> V_29 [ V_2 -> V_6 ] ;\r\nstruct V_30 * V_31 = V_2 -> V_31 ;\r\nint V_7 = 0 ;\r\nF_14 ( V_25 , sizeof( V_25 ) ,\r\nF_15 ( V_28 ) , V_12 -> V_17 ) ;\r\nV_31 -> V_32 = F_16 ( V_25 , L_24 , - V_33 ) ;\r\nif ( F_17 ( V_31 -> V_32 ) )\r\nreturn F_18 ( V_31 -> V_32 ) ;\r\nswitch ( V_2 -> V_13 ) {\r\ncase V_20 :\r\n{\r\nstruct V_34 V_35 ;\r\nstruct V_36 V_37 = {\r\n. type = L_25 ,\r\n. V_17 = V_12 -> V_17 ,\r\n. V_38 = & V_35 ,\r\n} ;\r\nV_31 -> V_39 = 640 ;\r\nV_31 -> V_40 = 480 ;\r\nV_2 -> V_41 . V_42 = V_43 ;\r\nF_19 ( V_2 , V_44 , V_2 -> V_41 . V_42 ) ;\r\nV_31 -> V_45 = 4300000 ;\r\nV_35 . V_46 = V_31 -> V_45 ;\r\nif ( NULL ==\r\nF_20 ( & V_31 -> V_47 , V_28 ,\r\n& V_37 , NULL ) ) {\r\nV_7 = - V_22 ;\r\nbreak;\r\n}\r\nV_31 -> V_48 = 0x0d ;\r\nV_31 -> V_49 = 0x00 ;\r\nbreak;\r\n}\r\ncase V_21 :\r\nV_31 -> V_39 = 1280 ;\r\nV_31 -> V_40 = 1024 ;\r\nF_4 ( V_2 ) ;\r\nV_31 -> V_48 = 0x0c ;\r\nV_31 -> V_49 = 0x00 ;\r\nbreak;\r\ncase V_19 :\r\nV_31 -> V_39 = 640 ;\r\nV_31 -> V_40 = 512 ;\r\nV_2 -> V_41 . V_42 = V_50 ;\r\nF_19 ( V_2 , V_44 , V_2 -> V_41 . V_42 ) ;\r\nF_1 ( V_2 ) ;\r\nV_31 -> V_48 = 0x0a ;\r\nV_31 -> V_49 = 0x00 ;\r\nbreak;\r\ncase V_24 :\r\n{\r\nstruct V_51 * V_52 ;\r\nstruct V_36 V_53 = {\r\n. type = L_26 ,\r\n. V_54 = V_55 ,\r\n. V_17 = V_12 -> V_17 ,\r\n. V_38 = & V_56 ,\r\n} ;\r\nstruct V_57 V_58 ;\r\nV_31 -> V_39 = 640 ;\r\nV_31 -> V_40 = 480 ;\r\nV_52 =\r\nF_20 ( & V_31 -> V_47 , V_28 ,\r\n& V_53 , NULL ) ;\r\nif ( NULL == V_52 ) {\r\nV_7 = - V_22 ;\r\nbreak;\r\n}\r\nV_58 . V_59 = V_60 ;\r\nV_58 . V_61 = 640 ;\r\nV_58 . V_62 = 480 ;\r\nF_21 ( V_52 , V_63 , V_64 , & V_58 ) ;\r\nV_2 -> V_41 . V_42 = V_65 ;\r\nF_19 ( V_2 , V_44 , V_2 -> V_41 . V_42 ) ;\r\nV_31 -> V_48 = 0x08 ;\r\nV_31 -> V_49 = 0x00 ;\r\nbreak;\r\n}\r\ncase V_14 :\r\ndefault:\r\nV_7 = - V_33 ;\r\n}\r\nif ( V_7 < 0 ) {\r\nF_22 ( V_31 -> V_32 ) ;\r\nV_31 -> V_32 = NULL ;\r\n}\r\nreturn V_7 ;\r\n}
