VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml rams_sp_reg_addr_1024x32_post_synth.blif --sdc_file rams_sp_reg_addr_1024x32_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report rams_sp_reg_addr_1024x32_post_place_timing.rpt --device 104x75 --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: rams_sp_reg_addr_1024x32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 10.4 MiB, delta_rss +1.5 MiB)

Timing analysis: ON
Circuit netlist file: rams_sp_reg_addr_1024x32_post_synth.net
Circuit placement file: rams_sp_reg_addr_1024x32_post_synth.place
Circuit routing file: rams_sp_reg_addr_1024x32_post_synth.route
Circuit SDC file: rams_sp_reg_addr_1024x32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: rams_sp_reg_addr_1024x32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 141: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 142: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.11 seconds (max_rss 17.8 MiB, delta_rss +7.4 MiB)
Circuit file: rams_sp_reg_addr_1024x32_post_synth.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.6 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 72
Swept block(s)      : 32
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 145
    .input :      44
    .output:      32
    0-LUT  :       3
    6-LUT  :      32
    TDP36K :       1
    dffsre :      33
  Nets  : 144
    Avg Fanout:     3.1
    Max Fanout:   142.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 590
  Timing Graph Edges: 888
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 37 pins (6.3%), 34 blocks (23.4%)
# Load Timing Constraints

SDC file 'rams_sp_reg_addr_1024x32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 18.7 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'rams_sp_reg_addr_1024x32_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Warning 143: Netlist connects net $true to both global and non-global pins.
Warning 144: Netlist connects net $true to both global and non-global pins.
Warning 145: Netlist connects net $true to both global and non-global pins.
Warning 146: Netlist connects net $true to both global and non-global pins.
Warning 147: Netlist connects net $true to both global and non-global pins.
Warning 148: Netlist connects net $true to both global and non-global pins.
Warning 149: Netlist connects net $true to both global and non-global pins.
Warning 150: Netlist connects net $true to both global and non-global pins.
Warning 151: Netlist connects net $true to both global and non-global pins.
Warning 152: Netlist connects net $true to both global and non-global pins.
Warning 153: Netlist connects net $true to both global and non-global pins.
Warning 154: Netlist connects net $true to both global and non-global pins.
Warning 155: Netlist connects net $true to both global and non-global pins.
Warning 156: Netlist connects net $true to both global and non-global pins.
Warning 157: Netlist connects net $true to both global and non-global pins.
Warning 158: Netlist connects net $true to both global and non-global pins.
Warning 159: Netlist connects net $true to both global and non-global pins.
Warning 160: Netlist connects net $true to both global and non-global pins.
Warning 161: Netlist connects net $true to both global and non-global pins.
Warning 162: Netlist connects net $true to both global and non-global pins.
Warning 163: Netlist connects net $true to both global and non-global pins.
Warning 164: Netlist connects net $true to both global and non-global pins.
Warning 165: Netlist connects net $true to both global and non-global pins.
Warning 166: Netlist connects net $true to both global and non-global pins.
Warning 167: Netlist connects net $true to both global and non-global pins.
Warning 168: Netlist connects net $true to both global and non-global pins.
Warning 169: Netlist connects net $true to both global and non-global pins.
Warning 170: Netlist connects net $true to both global and non-global pins.
Warning 171: Netlist connects net $true to both global and non-global pins.
Warning 172: Netlist connects net $true to both global and non-global pins.
Warning 173: Netlist connects net $true to both global and non-global pins.
Warning 174: Netlist connects net $true to both global and non-global pins.
Warning 175: Netlist connects net $true to both global and non-global pins.
Warning 176: Netlist connects net $true to both global and non-global pins.
Warning 177: Netlist connects net $true to both global and non-global pins.
Warning 178: Netlist connects net $true to both global and non-global pins.
Warning 179: Netlist connects net $true to both global and non-global pins.
Warning 180: Netlist connects net $true to both global and non-global pins.
Warning 181: Netlist connects net $true to both global and non-global pins.
Warning 182: Netlist connects net $true to both global and non-global pins.
Warning 183: Netlist connects net $true to both global and non-global pins.
Warning 184: Netlist connects net $true to both global and non-global pins.
Warning 185: Netlist connects net $true to both global and non-global pins.
Warning 186: Netlist connects net $true to both global and non-global pins.
Warning 187: Netlist connects net $true to both global and non-global pins.
Warning 188: Netlist connects net $true to both global and non-global pins.
Warning 189: Netlist connects net $true to both global and non-global pins.
Warning 190: Netlist connects net $true to both global and non-global pins.
Warning 191: Netlist connects net $true to both global and non-global pins.
Warning 192: Netlist connects net $true to both global and non-global pins.
Warning 193: Netlist connects net $true to both global and non-global pins.
Warning 194: Netlist connects net $true to both global and non-global pins.
Warning 195: Netlist connects net $true to both global and non-global pins.
Warning 196: Netlist connects net $true to both global and non-global pins.
Warning 197: Netlist connects net $true to both global and non-global pins.
Warning 198: Netlist connects net $true to both global and non-global pins.
Warning 199: Netlist connects net $true to both global and non-global pins.
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.06 seconds (max_rss 57.9 MiB, delta_rss +39.2 MiB)
Warning 200: Netlist contains 58 global net to non-global architecture pin connections

Pb types usage...
  io              : 76
   io_output      : 32
    outpad        : 32
   io_input       : 44
    inpad         : 44
  clb             : 5
   fle            : 34
    lut5inter     : 34
     ble5         : 68
      flut5       : 68
       lut5       : 35
        lut       : 35
       ff         : 33
        DFFSRE    : 33
  bram            : 1
   mem_36K        : 1

# Create Device
## Build Device Grid
FPGA sized to 106 x 77: 8162 grid tiles (104x75)

Resource usage...
	Netlist
		76	blocks of type: io
	Architecture
		2080	blocks of type: io_top
		1500	blocks of type: io_right
		2080	blocks of type: io_bottom
		1500	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		5352	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		408	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		204	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.05 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.1 MiB, delta_rss +0.0 MiB)
Warning 201: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 200
Y-direction routing channel width is 200
Warning 202: Sized nonsensical R=0 transistor to minimum width
Warning 203: Sized nonsensical R=0 transistor to minimum width
Warning 204: Sized nonsensical R=0 transistor to minimum width
Warning 205: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 21.63 seconds (max_rss 1107.7 MiB, delta_rss +1049.7 MiB)
  RR Graph Nodes: 2343656
  RR Graph Edges: 17276490
# Create Device took 23.09 seconds (max_rss 1107.7 MiB, delta_rss +1049.7 MiB)

# Load Placement
Reading rams_sp_reg_addr_1024x32_post_synth.place.

Successfully read rams_sp_reg_addr_1024x32_post_synth.place.

# Load Placement took 0.32 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.16 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.06 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -70190769
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)
Found 90 mismatches between routing and packing results.
Fixed 61 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 1107.7 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         76                               0.421053                     0.578947   
       clb          5                                   17.8                          7.4   
       dsp          0                                      0                            0   
      bram          1                                    150                           32   
Absorbed logical nets 31 out of 144 nets, 113 nets not absorbed.


Average number of bends per net: 6.43243  Maximum # of bends: 34

Number of global nets: 2
Number of routed nets (nonglobal): 111
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2644, average net length: 23.8198
	Maximum net length: 102

Wire length results in terms of physical segments...
	Total wiring segments used: 952, average wire segments per net: 8.57658
	Maximum segments used by a net: 39
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     0 (  0.0%) |
[      0.1:      0.2)    14 (  0.1%) |
[        0:      0.1) 15946 ( 99.9%) |*********************************************
Maximum routing channel utilization:      0.17 at (2,32)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      200
                         1       0   0.000      200
                         2       0   0.000      200
                         3       0   0.000      200
                         4       1   0.009      200
                         5       0   0.000      200
                         6       1   0.028      200
                         7       2   0.057      200
                         8       0   0.000      200
                         9       2   0.075      200
                        10       3   0.104      200
                        11       2   0.047      200
                        12       4   0.151      200
                        13       2   0.075      200
                        14       6   0.198      200
                        15       3   0.057      200
                        16       1   0.009      200
                        17       3   0.113      200
                        18       6   0.170      200
                        19       6   0.198      200
                        20       3   0.104      200
                        21       3   0.113      200
                        22       8   0.292      200
                        23      10   0.377      200
                        24      11   0.443      200
                        25      24   0.972      200
                        26      16   0.689      200
                        27      23   0.840      200
                        28      14   0.575      200
                        29      25   0.755      200
                        30       5   0.226      200
                        31      11   0.500      200
                        32      35   1.425      200
                        33       9   0.406      200
                        34       2   0.038      200
                        35       1   0.019      200
                        36       4   0.075      200
                        37       2   0.028      200
                        38       1   0.009      200
                        39       1   0.019      200
                        40       1   0.028      200
                        41       0   0.000      200
                        42       0   0.000      200
                        43       0   0.000      200
                        44       0   0.000      200
                        45       0   0.000      200
                        46       0   0.000      200
                        47       0   0.000      200
                        48       0   0.000      200
                        49       0   0.000      200
                        50       0   0.000      200
                        51       0   0.000      200
                        52       0   0.000      200
                        53       0   0.000      200
                        54       0   0.000      200
                        55       0   0.000      200
                        56       0   0.000      200
                        57       0   0.000      200
                        58       0   0.000      200
                        59       0   0.000      200
                        60       0   0.000      200
                        61       0   0.000      200
                        62       0   0.000      200
                        63       0   0.000      200
                        64       0   0.000      200
                        65       0   0.000      200
                        66       0   0.000      200
                        67       0   0.000      200
                        68       0   0.000      200
                        69       0   0.000      200
                        70       0   0.000      200
                        71       0   0.000      200
                        72       0   0.000      200
                        73       0   0.000      200
                        74       0   0.000      200
                        75       0   0.000      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      14   5.039      200
                         1      28   2.753      200
                         2      20   2.506      200
                         3      11   1.506      200
                         4      14   1.753      200
                         5      23   2.091      200
                         6      59   5.532      200
                         7       7   0.455      200
                         8       0   0.000      200
                         9       0   0.000      200
                        10       0   0.000      200
                        11       0   0.000      200
                        12       0   0.000      200
                        13       0   0.000      200
                        14       0   0.000      200
                        15       0   0.000      200
                        16       0   0.000      200
                        17       0   0.000      200
                        18       0   0.000      200
                        19       0   0.000      200
                        20       0   0.000      200
                        21       0   0.000      200
                        22       0   0.000      200
                        23       0   0.000      200
                        24       0   0.000      200
                        25       0   0.000      200
                        26       0   0.000      200
                        27       0   0.000      200
                        28       0   0.000      200
                        29       0   0.000      200
                        30       0   0.000      200
                        31       0   0.000      200
                        32       0   0.000      200
                        33       0   0.000      200
                        34       0   0.000      200
                        35       0   0.000      200
                        36       0   0.000      200
                        37       0   0.000      200
                        38       0   0.000      200
                        39       0   0.000      200
                        40       0   0.000      200
                        41       0   0.000      200
                        42       0   0.000      200
                        43       0   0.000      200
                        44       0   0.000      200
                        45       0   0.000      200
                        46       0   0.000      200
                        47       0   0.000      200
                        48       0   0.000      200
                        49       0   0.000      200
                        50       0   0.000      200
                        51       0   0.000      200
                        52       0   0.000      200
                        53       0   0.000      200
                        54       0   0.000      200
                        55       0   0.000      200
                        56       0   0.000      200
                        57       0   0.000      200
                        58       0   0.000      200
                        59       0   0.000      200
                        60       0   0.000      200
                        61       0   0.000      200
                        62       0   0.000      200
                        63       0   0.000      200
                        64       0   0.000      200
                        65       0   0.000      200
                        66       0   0.000      200
                        67       0   0.000      200
                        68       0   0.000      200
                        69       0   0.000      200
                        70       0   0.000      200
                        71       0   0.000      200
                        72       0   0.000      200
                        73       0   0.000      200
                        74       0   0.000      200
                        75       0   0.000      200
                        76       0   0.000      200
                        77       0   0.000      200
                        78       0   0.000      200
                        79       0   0.000      200
                        80       0   0.000      200
                        81       0   0.000      200
                        82       0   0.000      200
                        83       0   0.000      200
                        84       0   0.000      200
                        85       0   0.000      200
                        86       0   0.000      200
                        87       0   0.000      200
                        88       0   0.000      200
                        89       0   0.000      200
                        90       0   0.000      200
                        91       0   0.000      200
                        92       0   0.000      200
                        93       0   0.000      200
                        94       0   0.000      200
                        95       0   0.000      200
                        96       0   0.000      200
                        97       0   0.000      200
                        98       0   0.000      200
                        99       0   0.000      200
                       100       0   0.000      200
                       101       0   0.000      200
                       102       0   0.000      200
                       103       0   0.000      200
                       104       0   0.000      200

Total tracks in x-direction: 15200, in y-direction: 21000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 6.2379e+08
	Total used logic block area: 817470

Routing area (in minimum width transistor areas)...
	Total routing area: 1.17743e+08, per logic tile: 14425.7

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0    0.000528
                                 L4    1    0.000948

Segment usage by length: length utilization
                         ------ -----------
                              1    0.000528
                              4    0.000948


Final hold Worst Negative Slack (hWNS): -0.714032 ns
Final hold Total Negative Slack (hTNS): -7.83079 ns

Final hold slack histogram:
[ -7.1e-10: -3.6e-10) 10 (  7.1%) |***************
[ -3.6e-10: -4.1e-13) 15 ( 10.6%) |***********************
[ -4.1e-13:  3.6e-10) 20 ( 14.2%) |******************************
[  3.6e-10:  7.1e-10) 32 ( 22.7%) |************************************************
[  7.1e-10:  1.1e-09) 24 ( 17.0%) |************************************
[  1.1e-09:  1.4e-09)  4 (  2.8%) |******
[  1.4e-09:  1.8e-09)  4 (  2.8%) |******
[  1.8e-09:  2.1e-09)  2 (  1.4%) |***
[  2.1e-09:  2.5e-09) 14 (  9.9%) |*********************
[  2.5e-09:  2.9e-09) 16 ( 11.3%) |************************

Final critical path delay (least slack): 4.96874 ns, Fmax: 201.258 MHz
Final setup Worst Negative Slack (sWNS): -4.96874 ns
Final setup Total Negative Slack (sTNS): -280.709 ns

Final setup slack histogram:
[   -5e-09: -4.4e-09) 27 ( 19.1%) |************************************
[ -4.4e-09: -3.9e-09)  5 (  3.5%) |*******
[ -3.9e-09: -3.3e-09)  0 (  0.0%) |
[ -3.3e-09: -2.8e-09)  0 (  0.0%) |
[ -2.8e-09: -2.2e-09)  6 (  4.3%) |********
[ -2.2e-09: -1.7e-09) 36 ( 25.5%) |************************************************
[ -1.7e-09: -1.1e-09) 32 ( 22.7%) |*******************************************
[ -1.1e-09: -5.6e-10)  5 (  3.5%) |*******
[ -5.6e-10: -4.7e-12) 13 (  9.2%) |*****************
[ -4.7e-12:  5.5e-10) 17 ( 12.1%) |***********************

Final geomean non-virtual intra-domain period: 4.96874 ns (201.258 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 4.96874 ns (201.258 MHz)

Writing Implementation Netlist: rams_sp_reg_addr_1024x32_post_synthesis.v
Writing Implementation Netlist: rams_sp_reg_addr_1024x32_post_synthesis.blif
Writing Implementation SDF    : rams_sp_reg_addr_1024x32_post_synthesis.sdf
Incr Slack updates 1 in 3.2025e-05 sec
Full Max Req/Worst Slack updates 1 in 9.326e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.6191e-05 sec
Flow timing analysis took 0.00617096 seconds (0.0059985 STA, 0.000172458 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 24.93 seconds (max_rss 1107.7 MiB)
Incr Slack updates 1 in 2.2543e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0267e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.0517e-05 sec
