{
    "schema": {
        "name": "register-description-format",
        "version": "v1"
    },
    "root": {
        "desc": "EFM32G200F16",
        "version": "4.0.0",
        "children": [
            "dma",
            "msc",
            "emu",
            "rmu",
            "cmu",
            "timer0",
            "timer1",
            "usart0",
            "usart1",
            "leuart0",
            "rtc",
            "letimer0",
            "pcnt0",
            "acmp0",
            "acmp1",
            "prs",
            "dac0",
            "gpio",
            "vcmp",
            "adc0",
            "i2c0",
            "wdog"
        ]
    },
    "elements": {
        "dma": {
            "type": "blk",
            "children": [
                "dma.status",
                "dma.config",
                "dma.ctrlbase",
                "dma.altctrlbase",
                "dma.chwaitstatus",
                "dma.chswreq",
                "dma.chusebursts",
                "dma.chuseburstc",
                "dma.chreqmasks",
                "dma.chreqmaskc",
                "dma.chens",
                "dma.chenc",
                "dma.chalts",
                "dma.chaltc",
                "dma.chpris",
                "dma.chpric",
                "dma.errorc",
                "dma.chreqstatus",
                "dma.chsreqstatus",
                "dma.if",
                "dma.ifs",
                "dma.ifc",
                "dma.ien",
                "dma.ch0_ctrl",
                "dma.ch1_ctrl",
                "dma.ch2_ctrl",
                "dma.ch3_ctrl",
                "dma.ch4_ctrl",
                "dma.ch5_ctrl",
                "dma.ch6_ctrl",
                "dma.ch7_ctrl"
            ],
            "id": "dma",
            "name": "dma",
            "offset": "0x400c2000",
            "doc": "DMA"
        },
        "dma.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chnum",
                    "lsb": 16,
                    "nbits": 5,
                    "access": "read-only",
                    "reset": "7",
                    "doc": "Channel Number"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "state",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Control Current State"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Enable Status"
                }
            ],
            "id": "dma.status",
            "name": "status",
            "offset": "0x0",
            "doc": "DMA Status Registers"
        },
        "dma.config": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chprot",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel Protection Control"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable DMA"
                }
            ],
            "id": "dma.config",
            "name": "config",
            "offset": "0x4",
            "doc": "DMA Configuration Register"
        },
        "dma.ctrlbase": {
            "type": "reg",
            "fields": [
                {
                    "name": "ctrlbase",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Control Data Base Pointer"
                }
            ],
            "id": "dma.ctrlbase",
            "name": "ctrlbase",
            "offset": "0x8",
            "doc": "Channel Control Data Base Pointer Register"
        },
        "dma.altctrlbase": {
            "type": "reg",
            "fields": [
                {
                    "name": "altctrlbase",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "128",
                    "doc": "Channel Alternate Control Data Base Pointer"
                }
            ],
            "id": "dma.altctrlbase",
            "name": "altctrlbase",
            "offset": "0xc",
            "doc": "Channel Alternate Control Data Base Pointer Register"
        },
        "dma.chwaitstatus": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7waitstatus",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Channel 7 Wait on Request Status"
                },
                {
                    "name": "ch6waitstatus",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Channel 6 Wait on Request Status"
                },
                {
                    "name": "ch5waitstatus",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Channel 5 Wait on Request Status"
                },
                {
                    "name": "ch4waitstatus",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Channel 4 Wait on Request Status"
                },
                {
                    "name": "ch3waitstatus",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Channel 3 Wait on Request Status"
                },
                {
                    "name": "ch2waitstatus",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Channel 2 Wait on Request Status"
                },
                {
                    "name": "ch1waitstatus",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Channel 1 Wait on Request Status"
                },
                {
                    "name": "ch0waitstatus",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Channel 0 Wait on Request Status"
                }
            ],
            "id": "dma.chwaitstatus",
            "name": "chwaitstatus",
            "offset": "0x10",
            "doc": "Channel Wait on Request Status Register"
        },
        "dma.chswreq": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7swreq",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Software Request"
                },
                {
                    "name": "ch6swreq",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Software Request"
                },
                {
                    "name": "ch5swreq",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Software Request"
                },
                {
                    "name": "ch4swreq",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Software Request"
                },
                {
                    "name": "ch3swreq",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Software Request"
                },
                {
                    "name": "ch2swreq",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Software Request"
                },
                {
                    "name": "ch1swreq",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Software Request"
                },
                {
                    "name": "ch0swreq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Software Request"
                }
            ],
            "id": "dma.chswreq",
            "name": "chswreq",
            "offset": "0x14",
            "doc": "Channel Software Request Register"
        },
        "dma.chusebursts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7usebursts",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Useburst Set"
                },
                {
                    "name": "ch6usebursts",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Useburst Set"
                },
                {
                    "name": "ch5usebursts",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Useburst Set"
                },
                {
                    "name": "ch4usebursts",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Useburst Set"
                },
                {
                    "name": "ch3usebursts",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Useburst Set"
                },
                {
                    "name": "ch2usebursts",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Useburst Set"
                },
                {
                    "name": "ch1usebursts",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Useburst Set"
                },
                {
                    "name": "ch0usebursts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Useburst Set"
                }
            ],
            "id": "dma.chusebursts",
            "name": "chusebursts",
            "offset": "0x18",
            "doc": "Channel Useburst Set Register"
        },
        "dma.chuseburstc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7useburstc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Useburst Clear"
                },
                {
                    "name": "ch6useburstc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Useburst Clear"
                },
                {
                    "name": "ch5useburstc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Useburst Clear"
                },
                {
                    "name": "ch4useburstc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Useburst Clear"
                },
                {
                    "name": "ch3useburstc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Useburst Clear"
                },
                {
                    "name": "ch2useburstc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Useburst Clear"
                },
                {
                    "name": "ch1useburstc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Useburst Clear"
                },
                {
                    "name": "ch0useburstc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Useburst Clear"
                }
            ],
            "id": "dma.chuseburstc",
            "name": "chuseburstc",
            "offset": "0x1c",
            "doc": "Channel Useburst Clear Register"
        },
        "dma.chreqmasks": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7reqmasks",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Request Mask Set"
                },
                {
                    "name": "ch6reqmasks",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Request Mask Set"
                },
                {
                    "name": "ch5reqmasks",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Request Mask Set"
                },
                {
                    "name": "ch4reqmasks",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Request Mask Set"
                },
                {
                    "name": "ch3reqmasks",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Request Mask Set"
                },
                {
                    "name": "ch2reqmasks",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Request Mask Set"
                },
                {
                    "name": "ch1reqmasks",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Request Mask Set"
                },
                {
                    "name": "ch0reqmasks",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Request Mask Set"
                }
            ],
            "id": "dma.chreqmasks",
            "name": "chreqmasks",
            "offset": "0x20",
            "doc": "Channel Request Mask Set Register"
        },
        "dma.chreqmaskc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7reqmaskc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Request Mask Clear"
                },
                {
                    "name": "ch6reqmaskc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Request Mask Clear"
                },
                {
                    "name": "ch5reqmaskc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Request Mask Clear"
                },
                {
                    "name": "ch4reqmaskc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Request Mask Clear"
                },
                {
                    "name": "ch3reqmaskc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Request Mask Clear"
                },
                {
                    "name": "ch2reqmaskc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Request Mask Clear"
                },
                {
                    "name": "ch1reqmaskc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Request Mask Clear"
                },
                {
                    "name": "ch0reqmaskc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Request Mask Clear"
                }
            ],
            "id": "dma.chreqmaskc",
            "name": "chreqmaskc",
            "offset": "0x24",
            "doc": "Channel Request Mask Clear Register"
        },
        "dma.chens": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7ens",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Enable Set"
                },
                {
                    "name": "ch6ens",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Enable Set"
                },
                {
                    "name": "ch5ens",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Enable Set"
                },
                {
                    "name": "ch4ens",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Enable Set"
                },
                {
                    "name": "ch3ens",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Enable Set"
                },
                {
                    "name": "ch2ens",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Enable Set"
                },
                {
                    "name": "ch1ens",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Enable Set"
                },
                {
                    "name": "ch0ens",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Enable Set"
                }
            ],
            "id": "dma.chens",
            "name": "chens",
            "offset": "0x28",
            "doc": "Channel Enable Set Register"
        },
        "dma.chenc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7enc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Enable Clear"
                },
                {
                    "name": "ch6enc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Enable Clear"
                },
                {
                    "name": "ch5enc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Enable Clear"
                },
                {
                    "name": "ch4enc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Enable Clear"
                },
                {
                    "name": "ch3enc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Enable Clear"
                },
                {
                    "name": "ch2enc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Enable Clear"
                },
                {
                    "name": "ch1enc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Enable Clear"
                },
                {
                    "name": "ch0enc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Enable Clear"
                }
            ],
            "id": "dma.chenc",
            "name": "chenc",
            "offset": "0x2c",
            "doc": "Channel Enable Clear Register"
        },
        "dma.chalts": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7alts",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Alternate Structure Set"
                },
                {
                    "name": "ch6alts",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Alternate Structure Set"
                },
                {
                    "name": "ch5alts",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Alternate Structure Set"
                },
                {
                    "name": "ch4alts",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Alternate Structure Set"
                },
                {
                    "name": "ch3alts",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Alternate Structure Set"
                },
                {
                    "name": "ch2alts",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Alternate Structure Set"
                },
                {
                    "name": "ch1alts",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Alternate Structure Set"
                },
                {
                    "name": "ch0alts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Alternate Structure Set"
                }
            ],
            "id": "dma.chalts",
            "name": "chalts",
            "offset": "0x30",
            "doc": "Channel Alternate Set Register"
        },
        "dma.chaltc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7altc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Alternate Clear"
                },
                {
                    "name": "ch6altc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Alternate Clear"
                },
                {
                    "name": "ch5altc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Alternate Clear"
                },
                {
                    "name": "ch4altc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Alternate Clear"
                },
                {
                    "name": "ch3altc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Alternate Clear"
                },
                {
                    "name": "ch2altc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Alternate Clear"
                },
                {
                    "name": "ch1altc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Alternate Clear"
                },
                {
                    "name": "ch0altc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Alternate Clear"
                }
            ],
            "id": "dma.chaltc",
            "name": "chaltc",
            "offset": "0x34",
            "doc": "Channel Alternate Clear Register"
        },
        "dma.chpris": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7pris",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 High Priority Set"
                },
                {
                    "name": "ch6pris",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 High Priority Set"
                },
                {
                    "name": "ch5pris",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 High Priority Set"
                },
                {
                    "name": "ch4pris",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 High Priority Set"
                },
                {
                    "name": "ch3pris",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 High Priority Set"
                },
                {
                    "name": "ch2pris",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 High Priority Set"
                },
                {
                    "name": "ch1pris",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 High Priority Set"
                },
                {
                    "name": "ch0pris",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 High Priority Set"
                }
            ],
            "id": "dma.chpris",
            "name": "chpris",
            "offset": "0x38",
            "doc": "Channel Priority Set Register"
        },
        "dma.chpric": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7pric",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 High Priority Clear"
                },
                {
                    "name": "ch6pric",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 High Priority Clear"
                },
                {
                    "name": "ch5pric",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 High Priority Clear"
                },
                {
                    "name": "ch4pric",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 High Priority Clear"
                },
                {
                    "name": "ch3pric",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 High Priority Clear"
                },
                {
                    "name": "ch2pric",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 High Priority Clear"
                },
                {
                    "name": "ch1pric",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 High Priority Clear"
                },
                {
                    "name": "ch0pric",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 High Priority Clear"
                }
            ],
            "id": "dma.chpric",
            "name": "chpric",
            "offset": "0x3c",
            "doc": "Channel Priority Clear Register"
        },
        "dma.errorc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errorc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Error Clear"
                }
            ],
            "id": "dma.errorc",
            "name": "errorc",
            "offset": "0x4c",
            "doc": "Bus Error Clear Register"
        },
        "dma.chreqstatus": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7reqstatus",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 7 Request Status"
                },
                {
                    "name": "ch6reqstatus",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 6 Request Status"
                },
                {
                    "name": "ch5reqstatus",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 5 Request Status"
                },
                {
                    "name": "ch4reqstatus",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 4 Request Status"
                },
                {
                    "name": "ch3reqstatus",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 3 Request Status"
                },
                {
                    "name": "ch2reqstatus",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 2 Request Status"
                },
                {
                    "name": "ch1reqstatus",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 1 Request Status"
                },
                {
                    "name": "ch0reqstatus",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 0 Request Status"
                }
            ],
            "id": "dma.chreqstatus",
            "name": "chreqstatus",
            "offset": "0xe10",
            "doc": "Channel Request Status"
        },
        "dma.chsreqstatus": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7sreqstatus",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 7 Single Request Status"
                },
                {
                    "name": "ch6sreqstatus",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 6 Single Request Status"
                },
                {
                    "name": "ch5sreqstatus",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 5 Single Request Status"
                },
                {
                    "name": "ch4sreqstatus",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 4 Single Request Status"
                },
                {
                    "name": "ch3sreqstatus",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 3 Single Request Status"
                },
                {
                    "name": "ch2sreqstatus",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 2 Single Request Status"
                },
                {
                    "name": "ch1sreqstatus",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 1 Single Request Status"
                },
                {
                    "name": "ch0sreqstatus",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 0 Single Request Status"
                }
            ],
            "id": "dma.chsreqstatus",
            "name": "chsreqstatus",
            "offset": "0xe18",
            "doc": "Channel Single Request Status"
        },
        "dma.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "err",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Error Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7done",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Channel 7 Complete Interrupt Flag"
                },
                {
                    "name": "ch6done",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Channel 6 Complete Interrupt Flag"
                },
                {
                    "name": "ch5done",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Channel 5 Complete Interrupt Flag"
                },
                {
                    "name": "ch4done",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Channel 4 Complete Interrupt Flag"
                },
                {
                    "name": "ch3done",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Channel 3 Complete Interrupt Flag"
                },
                {
                    "name": "ch2done",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Channel 2 Complete Interrupt Flag"
                },
                {
                    "name": "ch1done",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Channel 1 Complete Interrupt Flag"
                },
                {
                    "name": "ch0done",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Channel 0 Complete Interrupt Flag"
                }
            ],
            "id": "dma.if",
            "name": "if",
            "offset": "0x1000",
            "doc": "Interrupt Flag Register"
        },
        "dma.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "err",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Error Interrupt Flag Set"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7done",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 7 Complete Interrupt Flag Set"
                },
                {
                    "name": "ch6done",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 6 Complete Interrupt Flag Set"
                },
                {
                    "name": "ch5done",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 5 Complete Interrupt Flag Set"
                },
                {
                    "name": "ch4done",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 4 Complete Interrupt Flag Set"
                },
                {
                    "name": "ch3done",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 3 Complete Interrupt Flag Set"
                },
                {
                    "name": "ch2done",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 2 Complete Interrupt Flag Set"
                },
                {
                    "name": "ch1done",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 1 Complete Interrupt Flag Set"
                },
                {
                    "name": "ch0done",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 0 Complete Interrupt Flag Set"
                }
            ],
            "id": "dma.ifs",
            "name": "ifs",
            "offset": "0x1004",
            "doc": "Interrupt Flag Set Register"
        },
        "dma.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "err",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Error Interrupt Flag Clear"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7done",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 7 Complete Interrupt Flag Clear"
                },
                {
                    "name": "ch6done",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 6 Complete Interrupt Flag Clear"
                },
                {
                    "name": "ch5done",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 5 Complete Interrupt Flag Clear"
                },
                {
                    "name": "ch4done",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 4 Complete Interrupt Flag Clear"
                },
                {
                    "name": "ch3done",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 3 Complete Interrupt Flag Clear"
                },
                {
                    "name": "ch2done",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 2 Complete Interrupt Flag Clear"
                },
                {
                    "name": "ch1done",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 1 Complete Interrupt Flag Clear"
                },
                {
                    "name": "ch0done",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Channel 0 Complete Interrupt Flag Clear"
                }
            ],
            "id": "dma.ifc",
            "name": "ifc",
            "offset": "0x1008",
            "doc": "Interrupt Flag Clear Register"
        },
        "dma.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "err",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Error Interrupt Flag Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7done",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel 7 Complete Interrupt Enable"
                },
                {
                    "name": "ch6done",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel 6 Complete Interrupt Enable"
                },
                {
                    "name": "ch5done",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel 5 Complete Interrupt Enable"
                },
                {
                    "name": "ch4done",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel 4 Complete Interrupt Enable"
                },
                {
                    "name": "ch3done",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel 3 Complete Interrupt Enable"
                },
                {
                    "name": "ch2done",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel 2 Complete Interrupt Enable"
                },
                {
                    "name": "ch1done",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel 1 Complete Interrupt Enable"
                },
                {
                    "name": "ch0done",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel 0 Complete Interrupt Enable"
                }
            ],
            "id": "dma.ien",
            "name": "ien",
            "offset": "0x100c",
            "doc": "Interrupt Enable register"
        },
        "dma.ch0_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "dma.ch0_ctrl",
            "name": "ch0_ctrl",
            "offset": "0x1100",
            "doc": "Channel Control Register"
        },
        "dma.ch1_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "dma.ch1_ctrl",
            "name": "ch1_ctrl",
            "offset": "0x1104",
            "doc": "Channel Control Register"
        },
        "dma.ch2_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "dma.ch2_ctrl",
            "name": "ch2_ctrl",
            "offset": "0x1108",
            "doc": "Channel Control Register"
        },
        "dma.ch3_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "dma.ch3_ctrl",
            "name": "ch3_ctrl",
            "offset": "0x110c",
            "doc": "Channel Control Register"
        },
        "dma.ch4_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "dma.ch4_ctrl",
            "name": "ch4_ctrl",
            "offset": "0x1110",
            "doc": "Channel Control Register"
        },
        "dma.ch5_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "dma.ch5_ctrl",
            "name": "ch5_ctrl",
            "offset": "0x1114",
            "doc": "Channel Control Register"
        },
        "dma.ch6_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "dma.ch6_ctrl",
            "name": "ch6_ctrl",
            "offset": "0x1118",
            "doc": "Channel Control Register"
        },
        "dma.ch7_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "dma.ch7_ctrl",
            "name": "ch7_ctrl",
            "offset": "0x111c",
            "doc": "Channel Control Register"
        },
        "msc": {
            "type": "blk",
            "children": [
                "msc.ctrl",
                "msc.readctrl",
                "msc.writectrl",
                "msc.writecmd",
                "msc.addrb",
                "msc.wdata",
                "msc.status",
                "msc.if",
                "msc.ifs",
                "msc.ifc",
                "msc.ien",
                "msc.lock"
            ],
            "id": "msc",
            "name": "msc",
            "offset": "0x400c0000",
            "doc": "MSC"
        },
        "msc.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "busfault",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Bus Fault Response Enable"
                }
            ],
            "id": "msc.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Memory System Control Register"
        },
        "msc.readctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Read Mode"
                }
            ],
            "id": "msc.readctrl",
            "name": "readctrl",
            "offset": "0x4",
            "doc": "Read Control Register"
        },
        "msc.writectrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irqeraseabort",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Abort Page Erase on Interrupt"
                },
                {
                    "name": "wren",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Write/Erase Controller "
                }
            ],
            "id": "msc.writectrl",
            "name": "writectrl",
            "offset": "0x8",
            "doc": "Write Control Register"
        },
        "msc.writecmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "writetrig",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Word Write Sequence Trigger"
                },
                {
                    "name": "writeonce",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Word Write-Once Trigger"
                },
                {
                    "name": "writeend",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End Write Mode"
                },
                {
                    "name": "erasepage",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Erase Page"
                },
                {
                    "name": "laddrim",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load MSC_ADDRB into ADDR"
                }
            ],
            "id": "msc.writecmd",
            "name": "writecmd",
            "offset": "0xc",
            "doc": "Write Command Register"
        },
        "msc.addrb": {
            "type": "reg",
            "fields": [
                {
                    "name": "addrb",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Page Erase or Write Address Buffer"
                }
            ],
            "id": "msc.addrb",
            "name": "addrb",
            "offset": "0x10",
            "doc": "Page Erase/Write Address Buffer"
        },
        "msc.wdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "wdata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Data"
                }
            ],
            "id": "msc.wdata",
            "name": "wdata",
            "offset": "0x18",
            "doc": "Write Data Register"
        },
        "msc.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eraseaborted",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "The Current Flash Erase Operation Aborted"
                },
                {
                    "name": "wordtimeout",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Flash Write Word Timeout"
                },
                {
                    "name": "wdataready",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "WDATA Write Ready"
                },
                {
                    "name": "invaddr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Invalid Write Address or Erase Page"
                },
                {
                    "name": "locked",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Locked"
                },
                {
                    "name": "busy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Erase/Write Busy"
                }
            ],
            "id": "msc.status",
            "name": "status",
            "offset": "0x1c",
            "doc": "Status Register"
        },
        "msc.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Done Interrupt Read Flag"
                },
                {
                    "name": "erase",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Erase Done Interrupt Read Flag"
                }
            ],
            "id": "msc.if",
            "name": "if",
            "offset": "0x2c",
            "doc": "Interrupt Flag Register"
        },
        "msc.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Write Done Interrupt Set"
                },
                {
                    "name": "erase",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Erase Done Interrupt Set"
                }
            ],
            "id": "msc.ifs",
            "name": "ifs",
            "offset": "0x30",
            "doc": "Interrupt Flag Set Register"
        },
        "msc.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Write Done Interrupt Clear"
                },
                {
                    "name": "erase",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Erase Done Interrupt Clear"
                }
            ],
            "id": "msc.ifc",
            "name": "ifc",
            "offset": "0x34",
            "doc": "Interrupt Flag Clear Register"
        },
        "msc.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Done Interrupt Enable"
                },
                {
                    "name": "erase",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Erase Done Interrupt Enable"
                }
            ],
            "id": "msc.ien",
            "name": "ien",
            "offset": "0x38",
            "doc": "Interrupt Enable Register"
        },
        "msc.lock": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lockkey",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Configuration Lock"
                }
            ],
            "id": "msc.lock",
            "name": "lock",
            "offset": "0x3c",
            "doc": "Configuration Lock Register"
        },
        "emu": {
            "type": "blk",
            "children": [
                "emu.ctrl",
                "emu.memctrl",
                "emu.lock",
                "emu.auxctrl"
            ],
            "id": "emu",
            "name": "emu",
            "offset": "0x400c6000",
            "doc": "EMU"
        },
        "emu.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "em4ctrl",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Energy Mode 4 Control"
                },
                {
                    "name": "em2block",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Energy Mode 2 Block"
                },
                {
                    "name": "emvreg",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Energy Mode Voltage Regulator Control"
                }
            ],
            "id": "emu.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "emu.memctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "powerdown",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RAM block power-down"
                }
            ],
            "id": "emu.memctrl",
            "name": "memctrl",
            "offset": "0x4",
            "doc": "Memory Control Register"
        },
        "emu.lock": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lockkey",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Configuration Lock Key"
                }
            ],
            "id": "emu.lock",
            "name": "lock",
            "offset": "0x8",
            "doc": "Configuration Lock Register"
        },
        "emu.auxctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hrcclr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hard Reset Cause Clear"
                }
            ],
            "id": "emu.auxctrl",
            "name": "auxctrl",
            "offset": "0x24",
            "doc": "Auxiliary Control Register"
        },
        "rmu": {
            "type": "blk",
            "children": [
                "rmu.ctrl",
                "rmu.rstcause",
                "rmu.cmd"
            ],
            "id": "rmu",
            "name": "rmu",
            "offset": "0x400ca000",
            "doc": "RMU"
        },
        "rmu.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lockuprdis",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Lockup Reset Disable"
                }
            ],
            "id": "rmu.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "rmu.rstcause": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sysreqrst",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "System Request Reset"
                },
                {
                    "name": "lockuprst",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LOCKUP Reset"
                },
                {
                    "name": "wdogrst",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Watchdog Reset"
                },
                {
                    "name": "extrst",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Pin Reset"
                },
                {
                    "name": "bodregrst",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Brown Out Detector Regulated Domain Reset"
                },
                {
                    "name": "bodunregrst",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Brown Out Detector Unregulated Domain Reset"
                },
                {
                    "name": "porst",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Power On Reset"
                }
            ],
            "id": "rmu.rstcause",
            "name": "rstcause",
            "offset": "0x4",
            "doc": "Reset Cause Register"
        },
        "rmu.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcclr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Cause Clear"
                }
            ],
            "id": "rmu.cmd",
            "name": "cmd",
            "offset": "0x8",
            "doc": "Command Register"
        },
        "cmu": {
            "type": "blk",
            "children": [
                "cmu.ctrl",
                "cmu.hfcoreclkdiv",
                "cmu.hfperclkdiv",
                "cmu.hfrcoctrl",
                "cmu.lfrcoctrl",
                "cmu.auxhfrcoctrl",
                "cmu.calctrl",
                "cmu.calcnt",
                "cmu.oscencmd",
                "cmu.cmd",
                "cmu.lfclksel",
                "cmu.status",
                "cmu.if",
                "cmu.ifs",
                "cmu.ifc",
                "cmu.ien",
                "cmu.hfcoreclken0",
                "cmu.hfperclken0",
                "cmu.syncbusy",
                "cmu.freeze",
                "cmu.lfaclken0",
                "cmu.lfbclken0",
                "cmu.lfapresc0",
                "cmu.lfbpresc0",
                "cmu.pcntctrl",
                "cmu.route",
                "cmu.lock"
            ],
            "id": "cmu",
            "name": "cmu",
            "offset": "0x400c8000",
            "doc": "CMU"
        },
        "cmu.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkoutsel1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Output Select 1"
                },
                {
                    "name": "clkoutsel0",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Output Select 0"
                },
                {
                    "name": "lfxotimeout",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "LFXO Timeout"
                },
                {
                    "name": "lfxobufcur",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LFXO Boost Buffer Current"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfxoboost",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "LFXO Start-up Boost Current"
                },
                {
                    "name": "lfxomode",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LFXO Mode"
                },
                {
                    "name": "hfxotimeout",
                    "lsb": 9,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "HFXO Timeout"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hfxoglitchdeten",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HFXO Glitch Detector Enable"
                },
                {
                    "name": "hfxobufcur",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "HFXO Boost Buffer Current"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hfxoboost",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "HFXO Start-up Boost Current"
                },
                {
                    "name": "hfxomode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HFXO Mode"
                }
            ],
            "id": "cmu.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "CMU Control Register"
        },
        "cmu.hfcoreclkdiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hfcoreclkdiv",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HFCORECLK Divider"
                }
            ],
            "id": "cmu.hfcoreclkdiv",
            "name": "hfcoreclkdiv",
            "offset": "0x4",
            "doc": "High Frequency Core Clock Division Register"
        },
        "cmu.hfperclkdiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hfperclken",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "HFPERCLK Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hfperclkdiv",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HFPERCLK Divider"
                }
            ],
            "id": "cmu.hfperclkdiv",
            "name": "hfperclkdiv",
            "offset": "0x8",
            "doc": "High Frequency Peripheral Clock Division Register"
        },
        "cmu.hfrcoctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sudelay",
                    "lsb": 12,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HFRCO Start-up Delay"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "band",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "HFRCO Band Select"
                },
                {
                    "name": "tuning",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "128",
                    "doc": "HFRCO Tuning Value"
                }
            ],
            "id": "cmu.hfrcoctrl",
            "name": "hfrcoctrl",
            "offset": "0xc",
            "doc": "HFRCO Control Register"
        },
        "cmu.lfrcoctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tuning",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "64",
                    "doc": "LFRCO Tuning Value"
                }
            ],
            "id": "cmu.lfrcoctrl",
            "name": "lfrcoctrl",
            "offset": "0x10",
            "doc": "LFRCO Control Register"
        },
        "cmu.auxhfrcoctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tuning",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "128",
                    "doc": "AUXHFRCO Tuning Value"
                }
            ],
            "id": "cmu.auxhfrcoctrl",
            "name": "auxhfrcoctrl",
            "offset": "0x14",
            "doc": "AUXHFRCO Control Register"
        },
        "cmu.calctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "upsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Calibration Up-counter Select"
                }
            ],
            "id": "cmu.calctrl",
            "name": "calctrl",
            "offset": "0x18",
            "doc": "Calibration Control Register"
        },
        "cmu.calcnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calcnt",
                    "lsb": 0,
                    "nbits": 20,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Calibration Counter"
                }
            ],
            "id": "cmu.calcnt",
            "name": "calcnt",
            "offset": "0x1c",
            "doc": "Calibration Counter Register"
        },
        "cmu.oscencmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfxodis",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LFXO Disable"
                },
                {
                    "name": "lfxoen",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LFXO Enable"
                },
                {
                    "name": "lfrcodis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LFRCO Disable"
                },
                {
                    "name": "lfrcoen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LFRCO Enable"
                },
                {
                    "name": "auxhfrcodis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "AUXHFRCO Disable"
                },
                {
                    "name": "auxhfrcoen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "AUXHFRCO Enable"
                },
                {
                    "name": "hfxodis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFXO Disable"
                },
                {
                    "name": "hfxoen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFXO Enable"
                },
                {
                    "name": "hfrcodis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFRCO Disable"
                },
                {
                    "name": "hfrcoen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFRCO Enable"
                }
            ],
            "id": "cmu.oscencmd",
            "name": "oscencmd",
            "offset": "0x20",
            "doc": "Oscillator Enable/Disable Command Register"
        },
        "cmu.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calstart",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Calibration Start"
                },
                {
                    "name": "hfclksel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFCLK Select"
                }
            ],
            "id": "cmu.cmd",
            "name": "cmd",
            "offset": "0x24",
            "doc": "Command Register"
        },
        "cmu.lfclksel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfb",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Clock Select for LFB"
                },
                {
                    "name": "lfa",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Clock Select for LFA"
                }
            ],
            "id": "cmu.lfclksel",
            "name": "lfclksel",
            "offset": "0x28",
            "doc": "Low Frequency Clock Select Register"
        },
        "cmu.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calbsy",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Calibration Busy"
                },
                {
                    "name": "lfxosel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LFXO Selected"
                },
                {
                    "name": "lfrcosel",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LFRCO Selected"
                },
                {
                    "name": "hfxosel",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "HFXO Selected"
                },
                {
                    "name": "hfrcosel",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "HFRCO Selected"
                },
                {
                    "name": "lfxordy",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LFXO Ready"
                },
                {
                    "name": "lfxoens",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LFXO Enable Status"
                },
                {
                    "name": "lfrcordy",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LFRCO Ready"
                },
                {
                    "name": "lfrcoens",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LFRCO Enable Status"
                },
                {
                    "name": "auxhfrcordy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "AUXHFRCO Ready"
                },
                {
                    "name": "auxhfrcoens",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "AUXHFRCO Enable Status"
                },
                {
                    "name": "hfxordy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "HFXO Ready"
                },
                {
                    "name": "hfxoens",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "HFXO Enable Status"
                },
                {
                    "name": "hfrcordy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "HFRCO Ready"
                },
                {
                    "name": "hfrcoens",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "HFRCO Enable Status"
                }
            ],
            "id": "cmu.status",
            "name": "status",
            "offset": "0x2c",
            "doc": "Status Register"
        },
        "cmu.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calrdy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Calibration Ready Interrupt Flag"
                },
                {
                    "name": "auxhfrcordy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "AUXHFRCO Ready Interrupt Flag"
                },
                {
                    "name": "lfxordy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LFXO Ready Interrupt Flag"
                },
                {
                    "name": "lfrcordy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LFRCO Ready Interrupt Flag"
                },
                {
                    "name": "hfxordy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "HFXO Ready Interrupt Flag"
                },
                {
                    "name": "hfrcordy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "HFRCO Ready Interrupt Flag"
                }
            ],
            "id": "cmu.if",
            "name": "if",
            "offset": "0x30",
            "doc": "Interrupt Flag Register"
        },
        "cmu.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calrdy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Calibration Ready Interrupt Flag Set"
                },
                {
                    "name": "auxhfrcordy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "AUXHFRCO Ready Interrupt Flag Set"
                },
                {
                    "name": "lfxordy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LFXO Ready Interrupt Flag Set"
                },
                {
                    "name": "lfrcordy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LFRCO Ready Interrupt Flag Set"
                },
                {
                    "name": "hfxordy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFXO Ready Interrupt Flag Set"
                },
                {
                    "name": "hfrcordy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFRCO Ready Interrupt Flag Set"
                }
            ],
            "id": "cmu.ifs",
            "name": "ifs",
            "offset": "0x34",
            "doc": "Interrupt Flag Set Register"
        },
        "cmu.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calrdy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Calibration Ready Interrupt Flag Clear"
                },
                {
                    "name": "auxhfrcordy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "AUXHFRCO Ready Interrupt Flag Clear"
                },
                {
                    "name": "lfxordy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LFXO Ready Interrupt Flag Clear"
                },
                {
                    "name": "lfrcordy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LFRCO Ready Interrupt Flag Clear"
                },
                {
                    "name": "hfxordy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFXO Ready Interrupt Flag Clear"
                },
                {
                    "name": "hfrcordy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "HFRCO Ready Interrupt Flag Clear"
                }
            ],
            "id": "cmu.ifc",
            "name": "ifc",
            "offset": "0x38",
            "doc": "Interrupt Flag Clear Register"
        },
        "cmu.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calrdy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Calibration Ready Interrupt Enable"
                },
                {
                    "name": "auxhfrcordy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "AUXHFRCO Ready Interrupt Enable"
                },
                {
                    "name": "lfxordy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LFXO Ready Interrupt Enable"
                },
                {
                    "name": "lfrcordy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LFRCO Ready Interrupt Enable"
                },
                {
                    "name": "hfxordy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HFXO Ready Interrupt Enable"
                },
                {
                    "name": "hfrcordy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HFRCO Ready Interrupt Enable"
                }
            ],
            "id": "cmu.ien",
            "name": "ien",
            "offset": "0x3c",
            "doc": "Interrupt Enable Register"
        },
        "cmu.hfcoreclken0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "le",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Energy Peripheral Interface Clock Enable"
                },
                {
                    "name": "dma",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Direct Memory Access Controller Clock Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "cmu.hfcoreclken0",
            "name": "hfcoreclken0",
            "offset": "0x40",
            "doc": "High Frequency Core Clock Enable Register 0"
        },
        "cmu.hfperclken0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "i2c0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C 0 Clock Enable"
                },
                {
                    "name": "adc0",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog to Digital Converter 0 Clock Enable"
                },
                {
                    "name": "vcmp",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Voltage Comparator Clock Enable"
                },
                {
                    "name": "gpio",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "General purpose Input/Output Clock Enable"
                },
                {
                    "name": "dac0",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital to Analog Converter 0 Clock Enable"
                },
                {
                    "name": "prs",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Reflex System Clock Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "acmp1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog Comparator 1 Clock Enable"
                },
                {
                    "name": "acmp0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog Comparator 0 Clock Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timer1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer 1 Clock Enable"
                },
                {
                    "name": "timer0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer 0 Clock Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "usart1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Universal Synchronous/Asynchronous Receiver/Transmitter 1 Clock Enable"
                },
                {
                    "name": "usart0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Universal Synchronous/Asynchronous Receiver/Transmitter 0 Clock Enable"
                }
            ],
            "id": "cmu.hfperclken0",
            "name": "hfperclken0",
            "offset": "0x44",
            "doc": "High Frequency Peripheral Clock Enable Register 0"
        },
        "cmu.syncbusy": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfbpresc0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low Frequency B Prescaler 0 Busy"
                },
                {
                    "name": "rsvd2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfbclken0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low Frequency B Clock Enable 0 Busy"
                },
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfapresc0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low Frequency A Prescaler 0 Busy"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lfaclken0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Low Frequency A Clock Enable 0 Busy"
                }
            ],
            "id": "cmu.syncbusy",
            "name": "syncbusy",
            "offset": "0x50",
            "doc": "Synchronization Busy Register"
        },
        "cmu.freeze": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "regfreeze",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register Update Freeze"
                }
            ],
            "id": "cmu.freeze",
            "name": "freeze",
            "offset": "0x54",
            "doc": "Freeze Register"
        },
        "cmu.lfaclken0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "letimer0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Energy Timer 0 Clock Enable"
                },
                {
                    "name": "rtc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Real-Time Counter Clock Enable"
                }
            ],
            "id": "cmu.lfaclken0",
            "name": "lfaclken0",
            "offset": "0x58",
            "doc": "Low Frequency A Clock Enable Register 0 (Async Reg)"
        },
        "cmu.lfbclken0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "leuart0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Energy UART 0 Clock Enable"
                }
            ],
            "id": "cmu.lfbclken0",
            "name": "lfbclken0",
            "offset": "0x60",
            "doc": "Low Frequency B Clock Enable Register 0 (Async Reg)"
        },
        "cmu.lfapresc0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "letimer0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Energy Timer 0 Prescaler"
                },
                {
                    "name": "rtc",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Real-Time Counter Prescaler"
                }
            ],
            "id": "cmu.lfapresc0",
            "name": "lfapresc0",
            "offset": "0x68",
            "doc": "Low Frequency A Prescaler Register 0 (Async Reg)"
        },
        "cmu.lfbpresc0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "leuart0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Energy UART 0 Prescaler"
                }
            ],
            "id": "cmu.lfbpresc0",
            "name": "lfbpresc0",
            "offset": "0x70",
            "doc": "Low Frequency B Prescaler Register 0 (Async Reg)"
        },
        "cmu.pcntctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcnt0clksel",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PCNT0 Clock Select"
                },
                {
                    "name": "pcnt0clken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PCNT0 Clock Enable"
                }
            ],
            "id": "cmu.pcntctrl",
            "name": "pcntctrl",
            "offset": "0x78",
            "doc": "PCNT Control Register"
        },
        "cmu.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "clkout1pen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CLKOUT1 Pin Enable"
                },
                {
                    "name": "clkout0pen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CLKOUT0 Pin Enable"
                }
            ],
            "id": "cmu.route",
            "name": "route",
            "offset": "0x80",
            "doc": "I/O Routing Register"
        },
        "cmu.lock": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lockkey",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Configuration Lock Key"
                }
            ],
            "id": "cmu.lock",
            "name": "lock",
            "offset": "0x84",
            "doc": "Configuration Lock Register"
        },
        "timer0": {
            "type": "blk",
            "children": [
                "timer0.ctrl",
                "timer0.cmd",
                "timer0.status",
                "timer0.ien",
                "timer0.if",
                "timer0.ifs",
                "timer0.ifc",
                "timer0.top",
                "timer0.topb",
                "timer0.cnt",
                "timer0.route",
                "timer0.cc0_ctrl",
                "timer0.cc0_ccv",
                "timer0.cc0_ccvp",
                "timer0.cc0_ccvb",
                "timer0.cc1_ctrl",
                "timer0.cc1_ccv",
                "timer0.cc1_ccvp",
                "timer0.cc1_ccvb",
                "timer0.cc2_ctrl",
                "timer0.cc2_ccv",
                "timer0.cc2_ccvp",
                "timer0.cc2_ccvb",
                "timer0.dtctrl",
                "timer0.dttime",
                "timer0.dtfc",
                "timer0.dtogen",
                "timer0.dtfault",
                "timer0.dtfaultc",
                "timer0.dtlock"
            ],
            "id": "timer0",
            "name": "timer0",
            "offset": "0x40010000",
            "doc": "TIMER0"
        },
        "timer0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "presc",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescaler Setting"
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clksel",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Source Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "falla",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Falling Input Edge Action"
                },
                {
                    "name": "risea",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Rising Input Edge Action"
                },
                {
                    "name": "dmaclract",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Request Clear on Active"
                },
                {
                    "name": "debugrun",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Debug Mode Run Enable"
                },
                {
                    "name": "qdm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Quadrature Decoder Mode Selection"
                },
                {
                    "name": "osmen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "One-shot Mode Enable"
                },
                {
                    "name": "sync",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Start/Stop/Reload Synchronization"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Mode"
                }
            ],
            "id": "timer0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "timer0.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stop Timer"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Timer"
                }
            ],
            "id": "timer0.cmd",
            "name": "cmd",
            "offset": "0x4",
            "doc": "Command Register"
        },
        "timer0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccpol2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC2 Polarity"
                },
                {
                    "name": "ccpol1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC1 Polarity"
                },
                {
                    "name": "ccpol0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC0 Polarity"
                },
                {
                    "name": "rsvd2",
                    "lsb": 19,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icv2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC2 Input Capture Valid"
                },
                {
                    "name": "icv1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC1 Input Capture Valid"
                },
                {
                    "name": "icv0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC0 Input Capture Valid"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvbv2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC2 CCVB Valid"
                },
                {
                    "name": "ccvbv1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC1 CCVB Valid"
                },
                {
                    "name": "ccvbv0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC0 CCVB Valid"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "topbv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TOPB Valid"
                },
                {
                    "name": "dir",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Direction"
                },
                {
                    "name": "running",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Running"
                }
            ],
            "id": "timer0.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "timer0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icbof2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 2 Input Capture Buffer Overflow Interrupt Enable"
                },
                {
                    "name": "icbof1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 1 Input Capture Buffer Overflow Interrupt Enable"
                },
                {
                    "name": "icbof0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 0 Input Capture Buffer Overflow Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 2 Interrupt Enable"
                },
                {
                    "name": "cc1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 1 Interrupt Enable"
                },
                {
                    "name": "cc0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 0 Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow Interrupt Enable"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow Interrupt Enable"
                }
            ],
            "id": "timer0.ien",
            "name": "ien",
            "offset": "0xc",
            "doc": "Interrupt Enable Register"
        },
        "timer0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icbof2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Input Capture Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "icbof1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Input Capture Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "icbof0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Input Capture Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Interrupt Flag"
                },
                {
                    "name": "cc1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Interrupt Flag"
                },
                {
                    "name": "cc0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Flag"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Flag"
                }
            ],
            "id": "timer0.if",
            "name": "if",
            "offset": "0x10",
            "doc": "Interrupt Flag Register"
        },
        "timer0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icbof2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Set"
                },
                {
                    "name": "icbof1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Set"
                },
                {
                    "name": "icbof0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Set"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Interrupt Flag Set"
                },
                {
                    "name": "cc1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Interrupt Flag Set"
                },
                {
                    "name": "cc0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Interrupt Flag Set"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Flag Set"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Flag Set"
                }
            ],
            "id": "timer0.ifs",
            "name": "ifs",
            "offset": "0x14",
            "doc": "Interrupt Flag Set Register"
        },
        "timer0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icbof2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Clear"
                },
                {
                    "name": "icbof1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Clear"
                },
                {
                    "name": "icbof0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Clear"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Interrupt Flag Clear"
                },
                {
                    "name": "cc1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Interrupt Flag Clear"
                },
                {
                    "name": "cc0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Interrupt Flag Clear"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Flag Clear"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Flag Clear"
                }
            ],
            "id": "timer0.ifc",
            "name": "ifc",
            "offset": "0x18",
            "doc": "Interrupt Flag Clear Register"
        },
        "timer0.top": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "top",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "Counter Top Value"
                }
            ],
            "id": "timer0.top",
            "name": "top",
            "offset": "0x1c",
            "doc": "Counter Top Value Register"
        },
        "timer0.topb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "topb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Top Value Buffer"
                }
            ],
            "id": "timer0.topb",
            "name": "topb",
            "offset": "0x20",
            "doc": "Counter Top Value Buffer Register"
        },
        "timer0.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "timer0.cnt",
            "name": "cnt",
            "offset": "0x24",
            "doc": "Counter Value Register"
        },
        "timer0.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cdti2pen",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 2 Complementary Dead-Time Insertion Pin Enable"
                },
                {
                    "name": "cdti1pen",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 1 Complementary Dead-Time Insertion Pin Enable"
                },
                {
                    "name": "cdti0pen",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 0 Complementary Dead-Time Insertion Pin Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2pen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 2 Pin Enable"
                },
                {
                    "name": "cc1pen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 1 Pin Enable"
                },
                {
                    "name": "cc0pen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 0 Pin Enable"
                }
            ],
            "id": "timer0.route",
            "name": "route",
            "offset": "0x28",
            "doc": "I/O Routing Register"
        },
        "timer0.cc0_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icevctrl",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Event Control"
                },
                {
                    "name": "icedge",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Edge Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter"
                },
                {
                    "name": "insel",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Selection"
                },
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare/Capture Channel PRS Input Channel Selection"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cufoa",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Underflow Output Action"
                },
                {
                    "name": "cofoa",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Overflow Output Action"
                },
                {
                    "name": "cmoa",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match Output Action"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "coist",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Output Initial State"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Invert"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Mode"
                }
            ],
            "id": "timer0.cc0_ctrl",
            "name": "cc0_ctrl",
            "offset": "0x30",
            "doc": "CC Channel Control Register"
        },
        "timer0.cc0_ccv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccv",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value"
                }
            ],
            "id": "timer0.cc0_ccv",
            "name": "cc0_ccv",
            "offset": "0x34",
            "doc": "CC Channel Value Register"
        },
        "timer0.cc0_ccvp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvp",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel Value Peek"
                }
            ],
            "id": "timer0.cc0_ccvp",
            "name": "cc0_ccvp",
            "offset": "0x38",
            "doc": "CC Channel Value Peek Register"
        },
        "timer0.cc0_ccvb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value Buffer"
                }
            ],
            "id": "timer0.cc0_ccvb",
            "name": "cc0_ccvb",
            "offset": "0x3c",
            "doc": "CC Channel Buffer Register"
        },
        "timer0.cc1_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icevctrl",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Event Control"
                },
                {
                    "name": "icedge",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Edge Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter"
                },
                {
                    "name": "insel",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Selection"
                },
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare/Capture Channel PRS Input Channel Selection"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cufoa",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Underflow Output Action"
                },
                {
                    "name": "cofoa",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Overflow Output Action"
                },
                {
                    "name": "cmoa",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match Output Action"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "coist",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Output Initial State"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Invert"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Mode"
                }
            ],
            "id": "timer0.cc1_ctrl",
            "name": "cc1_ctrl",
            "offset": "0x40",
            "doc": "CC Channel Control Register"
        },
        "timer0.cc1_ccv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccv",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value"
                }
            ],
            "id": "timer0.cc1_ccv",
            "name": "cc1_ccv",
            "offset": "0x44",
            "doc": "CC Channel Value Register"
        },
        "timer0.cc1_ccvp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvp",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel Value Peek"
                }
            ],
            "id": "timer0.cc1_ccvp",
            "name": "cc1_ccvp",
            "offset": "0x48",
            "doc": "CC Channel Value Peek Register"
        },
        "timer0.cc1_ccvb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value Buffer"
                }
            ],
            "id": "timer0.cc1_ccvb",
            "name": "cc1_ccvb",
            "offset": "0x4c",
            "doc": "CC Channel Buffer Register"
        },
        "timer0.cc2_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icevctrl",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Event Control"
                },
                {
                    "name": "icedge",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Edge Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter"
                },
                {
                    "name": "insel",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Selection"
                },
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare/Capture Channel PRS Input Channel Selection"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cufoa",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Underflow Output Action"
                },
                {
                    "name": "cofoa",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Overflow Output Action"
                },
                {
                    "name": "cmoa",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match Output Action"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "coist",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Output Initial State"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Invert"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Mode"
                }
            ],
            "id": "timer0.cc2_ctrl",
            "name": "cc2_ctrl",
            "offset": "0x50",
            "doc": "CC Channel Control Register"
        },
        "timer0.cc2_ccv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccv",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value"
                }
            ],
            "id": "timer0.cc2_ccv",
            "name": "cc2_ccv",
            "offset": "0x54",
            "doc": "CC Channel Value Register"
        },
        "timer0.cc2_ccvp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvp",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel Value Peek"
                }
            ],
            "id": "timer0.cc2_ccvp",
            "name": "cc2_ccvp",
            "offset": "0x58",
            "doc": "CC Channel Value Peek Register"
        },
        "timer0.cc2_ccvb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value Buffer"
                }
            ],
            "id": "timer0.cc2_ccvb",
            "name": "cc2_ccvb",
            "offset": "0x5c",
            "doc": "CC Channel Buffer Register"
        },
        "timer0.dtctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtprsen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS Source Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtprssel",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS Source Channel Select"
                },
                {
                    "name": "dtcinv",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Complementary Output Invert."
                },
                {
                    "name": "dtipol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Inactive Polarity"
                },
                {
                    "name": "dtdas",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Automatic Start-up Functionality"
                },
                {
                    "name": "dten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Enable"
                }
            ],
            "id": "timer0.dtctrl",
            "name": "dtctrl",
            "offset": "0x70",
            "doc": "DTI Control Register"
        },
        "timer0.dttime": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtfallt",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Fall-time"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtriset",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Rise-time"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtpresc",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Prescaler Setting"
                }
            ],
            "id": "timer0.dttime",
            "name": "dttime",
            "offset": "0x74",
            "doc": "DTI Time Control Register"
        },
        "timer0.dtfc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtlockupfen",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Lockup Fault Enable"
                },
                {
                    "name": "dtdbgfen",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Debugger Fault Enable"
                },
                {
                    "name": "dtprs1fen",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS 1 Fault Enable"
                },
                {
                    "name": "dtprs0fen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS 0 Fault Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtfa",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Fault Action"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtprs1fsel",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS Fault Source 1 Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtprs0fsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS Fault Source 0 Select"
                }
            ],
            "id": "timer0.dtfc",
            "name": "dtfc",
            "offset": "0x78",
            "doc": "DTI Fault Configuration Register"
        },
        "timer0.dtogen": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtogcdti2en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CDTI2 Output Generation Enable"
                },
                {
                    "name": "dtogcdti1en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CDTI1 Output Generation Enable"
                },
                {
                    "name": "dtogcdti0en",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CDTI0 Output Generation Enable"
                },
                {
                    "name": "dtogcc2en",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CC2 Output Generation Enable"
                },
                {
                    "name": "dtogcc1en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CC1 Output Generation Enable"
                },
                {
                    "name": "dtogcc0en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CC0 Output Generation Enable"
                }
            ],
            "id": "timer0.dtogen",
            "name": "dtogen",
            "offset": "0x7c",
            "doc": "DTI Output Generation Enable Register"
        },
        "timer0.dtfault": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtlockupf",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DTI Lockup Fault"
                },
                {
                    "name": "dtdbgf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DTI Debugger Fault"
                },
                {
                    "name": "dtprs1f",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DTI PRS 1 Fault"
                },
                {
                    "name": "dtprs0f",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DTI PRS 0 Fault"
                }
            ],
            "id": "timer0.dtfault",
            "name": "dtfault",
            "offset": "0x80",
            "doc": "DTI Fault Register"
        },
        "timer0.dtfaultc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tlockupfc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DTI Lockup Fault Clear"
                },
                {
                    "name": "dtdbgfc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DTI Debugger Fault Clear"
                },
                {
                    "name": "dtprs1fc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DTI PRS1 Fault Clear"
                },
                {
                    "name": "dtprs0fc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DTI PRS0 Fault Clear"
                }
            ],
            "id": "timer0.dtfaultc",
            "name": "dtfaultc",
            "offset": "0x84",
            "doc": "DTI Fault Clear Register"
        },
        "timer0.dtlock": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lockkey",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Lock Key"
                }
            ],
            "id": "timer0.dtlock",
            "name": "dtlock",
            "offset": "0x88",
            "doc": "DTI Configuration Lock Register"
        },
        "timer1": {
            "type": "blk",
            "children": [
                "timer1.ctrl",
                "timer1.cmd",
                "timer1.status",
                "timer1.ien",
                "timer1.if",
                "timer1.ifs",
                "timer1.ifc",
                "timer1.top",
                "timer1.topb",
                "timer1.cnt",
                "timer1.route",
                "timer1.cc0_ctrl",
                "timer1.cc0_ccv",
                "timer1.cc0_ccvp",
                "timer1.cc0_ccvb",
                "timer1.cc1_ctrl",
                "timer1.cc1_ccv",
                "timer1.cc1_ccvp",
                "timer1.cc1_ccvb",
                "timer1.cc2_ctrl",
                "timer1.cc2_ccv",
                "timer1.cc2_ccvp",
                "timer1.cc2_ccvb",
                "timer1.dtctrl",
                "timer1.dttime",
                "timer1.dtfc",
                "timer1.dtogen",
                "timer1.dtfault",
                "timer1.dtfaultc",
                "timer1.dtlock"
            ],
            "id": "timer1",
            "name": "timer1",
            "offset": "0x40010400",
            "doc": "TIMER1"
        },
        "timer1.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "presc",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescaler Setting"
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clksel",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Source Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "falla",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Falling Input Edge Action"
                },
                {
                    "name": "risea",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Rising Input Edge Action"
                },
                {
                    "name": "dmaclract",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Request Clear on Active"
                },
                {
                    "name": "debugrun",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Debug Mode Run Enable"
                },
                {
                    "name": "qdm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Quadrature Decoder Mode Selection"
                },
                {
                    "name": "osmen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "One-shot Mode Enable"
                },
                {
                    "name": "sync",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Start/Stop/Reload Synchronization"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timer Mode"
                }
            ],
            "id": "timer1.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "timer1.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stop Timer"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Timer"
                }
            ],
            "id": "timer1.cmd",
            "name": "cmd",
            "offset": "0x4",
            "doc": "Command Register"
        },
        "timer1.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccpol2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC2 Polarity"
                },
                {
                    "name": "ccpol1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC1 Polarity"
                },
                {
                    "name": "ccpol0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC0 Polarity"
                },
                {
                    "name": "rsvd2",
                    "lsb": 19,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icv2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC2 Input Capture Valid"
                },
                {
                    "name": "icv1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC1 Input Capture Valid"
                },
                {
                    "name": "icv0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC0 Input Capture Valid"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvbv2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC2 CCVB Valid"
                },
                {
                    "name": "ccvbv1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC1 CCVB Valid"
                },
                {
                    "name": "ccvbv0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC0 CCVB Valid"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "topbv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TOPB Valid"
                },
                {
                    "name": "dir",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Direction"
                },
                {
                    "name": "running",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Running"
                }
            ],
            "id": "timer1.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "timer1.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icbof2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 2 Input Capture Buffer Overflow Interrupt Enable"
                },
                {
                    "name": "icbof1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 1 Input Capture Buffer Overflow Interrupt Enable"
                },
                {
                    "name": "icbof0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 0 Input Capture Buffer Overflow Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 2 Interrupt Enable"
                },
                {
                    "name": "cc1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 1 Interrupt Enable"
                },
                {
                    "name": "cc0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 0 Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow Interrupt Enable"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow Interrupt Enable"
                }
            ],
            "id": "timer1.ien",
            "name": "ien",
            "offset": "0xc",
            "doc": "Interrupt Enable Register"
        },
        "timer1.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icbof2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Input Capture Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "icbof1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Input Capture Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "icbof0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Input Capture Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Interrupt Flag"
                },
                {
                    "name": "cc1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Interrupt Flag"
                },
                {
                    "name": "cc0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Flag"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Flag"
                }
            ],
            "id": "timer1.if",
            "name": "if",
            "offset": "0x10",
            "doc": "Interrupt Flag Register"
        },
        "timer1.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icbof2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Set"
                },
                {
                    "name": "icbof1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Set"
                },
                {
                    "name": "icbof0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Set"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Interrupt Flag Set"
                },
                {
                    "name": "cc1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Interrupt Flag Set"
                },
                {
                    "name": "cc0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Interrupt Flag Set"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Flag Set"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Flag Set"
                }
            ],
            "id": "timer1.ifs",
            "name": "ifs",
            "offset": "0x14",
            "doc": "Interrupt Flag Set Register"
        },
        "timer1.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icbof2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Input Capture Buffer Overflow Interrupt Flag Clear"
                },
                {
                    "name": "icbof1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Input Capture Buffer Overflow Interrupt Flag Clear"
                },
                {
                    "name": "icbof0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Input Capture Buffer Overflow Interrupt Flag Clear"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 2 Interrupt Flag Clear"
                },
                {
                    "name": "cc1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 1 Interrupt Flag Clear"
                },
                {
                    "name": "cc0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "CC Channel 0 Interrupt Flag Clear"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "uf",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Flag Clear"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Flag Clear"
                }
            ],
            "id": "timer1.ifc",
            "name": "ifc",
            "offset": "0x18",
            "doc": "Interrupt Flag Clear Register"
        },
        "timer1.top": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "top",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "Counter Top Value"
                }
            ],
            "id": "timer1.top",
            "name": "top",
            "offset": "0x1c",
            "doc": "Counter Top Value Register"
        },
        "timer1.topb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "topb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Top Value Buffer"
                }
            ],
            "id": "timer1.topb",
            "name": "topb",
            "offset": "0x20",
            "doc": "Counter Top Value Buffer Register"
        },
        "timer1.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "timer1.cnt",
            "name": "cnt",
            "offset": "0x24",
            "doc": "Counter Value Register"
        },
        "timer1.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cdti2pen",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 2 Complementary Dead-Time Insertion Pin Enable"
                },
                {
                    "name": "cdti1pen",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 1 Complementary Dead-Time Insertion Pin Enable"
                },
                {
                    "name": "cdti0pen",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 0 Complementary Dead-Time Insertion Pin Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cc2pen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 2 Pin Enable"
                },
                {
                    "name": "cc1pen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 1 Pin Enable"
                },
                {
                    "name": "cc0pen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel 0 Pin Enable"
                }
            ],
            "id": "timer1.route",
            "name": "route",
            "offset": "0x28",
            "doc": "I/O Routing Register"
        },
        "timer1.cc0_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icevctrl",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Event Control"
                },
                {
                    "name": "icedge",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Edge Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter"
                },
                {
                    "name": "insel",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Selection"
                },
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare/Capture Channel PRS Input Channel Selection"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cufoa",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Underflow Output Action"
                },
                {
                    "name": "cofoa",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Overflow Output Action"
                },
                {
                    "name": "cmoa",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match Output Action"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "coist",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Output Initial State"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Invert"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Mode"
                }
            ],
            "id": "timer1.cc0_ctrl",
            "name": "cc0_ctrl",
            "offset": "0x30",
            "doc": "CC Channel Control Register"
        },
        "timer1.cc0_ccv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccv",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value"
                }
            ],
            "id": "timer1.cc0_ccv",
            "name": "cc0_ccv",
            "offset": "0x34",
            "doc": "CC Channel Value Register"
        },
        "timer1.cc0_ccvp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvp",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel Value Peek"
                }
            ],
            "id": "timer1.cc0_ccvp",
            "name": "cc0_ccvp",
            "offset": "0x38",
            "doc": "CC Channel Value Peek Register"
        },
        "timer1.cc0_ccvb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value Buffer"
                }
            ],
            "id": "timer1.cc0_ccvb",
            "name": "cc0_ccvb",
            "offset": "0x3c",
            "doc": "CC Channel Buffer Register"
        },
        "timer1.cc1_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icevctrl",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Event Control"
                },
                {
                    "name": "icedge",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Edge Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter"
                },
                {
                    "name": "insel",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Selection"
                },
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare/Capture Channel PRS Input Channel Selection"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cufoa",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Underflow Output Action"
                },
                {
                    "name": "cofoa",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Overflow Output Action"
                },
                {
                    "name": "cmoa",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match Output Action"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "coist",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Output Initial State"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Invert"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Mode"
                }
            ],
            "id": "timer1.cc1_ctrl",
            "name": "cc1_ctrl",
            "offset": "0x40",
            "doc": "CC Channel Control Register"
        },
        "timer1.cc1_ccv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccv",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value"
                }
            ],
            "id": "timer1.cc1_ccv",
            "name": "cc1_ccv",
            "offset": "0x44",
            "doc": "CC Channel Value Register"
        },
        "timer1.cc1_ccvp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvp",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel Value Peek"
                }
            ],
            "id": "timer1.cc1_ccvp",
            "name": "cc1_ccvp",
            "offset": "0x48",
            "doc": "CC Channel Value Peek Register"
        },
        "timer1.cc1_ccvb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value Buffer"
                }
            ],
            "id": "timer1.cc1_ccvb",
            "name": "cc1_ccvb",
            "offset": "0x4c",
            "doc": "CC Channel Buffer Register"
        },
        "timer1.cc2_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icevctrl",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Event Control"
                },
                {
                    "name": "icedge",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Capture Edge Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "filt",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Digital Filter"
                },
                {
                    "name": "insel",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Selection"
                },
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare/Capture Channel PRS Input Channel Selection"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cufoa",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Underflow Output Action"
                },
                {
                    "name": "cofoa",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Overflow Output Action"
                },
                {
                    "name": "cmoa",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match Output Action"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "coist",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Output Initial State"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "outinv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Invert"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Mode"
                }
            ],
            "id": "timer1.cc2_ctrl",
            "name": "cc2_ctrl",
            "offset": "0x50",
            "doc": "CC Channel Control Register"
        },
        "timer1.cc2_ccv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccv",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value"
                }
            ],
            "id": "timer1.cc2_ccv",
            "name": "cc2_ccv",
            "offset": "0x54",
            "doc": "CC Channel Value Register"
        },
        "timer1.cc2_ccvp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvp",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CC Channel Value Peek"
                }
            ],
            "id": "timer1.cc2_ccvp",
            "name": "cc2_ccvp",
            "offset": "0x58",
            "doc": "CC Channel Value Peek Register"
        },
        "timer1.cc2_ccvb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccvb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CC Channel Value Buffer"
                }
            ],
            "id": "timer1.cc2_ccvb",
            "name": "cc2_ccvb",
            "offset": "0x5c",
            "doc": "CC Channel Buffer Register"
        },
        "timer1.dtctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtprsen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS Source Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtprssel",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS Source Channel Select"
                },
                {
                    "name": "dtcinv",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Complementary Output Invert."
                },
                {
                    "name": "dtipol",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Inactive Polarity"
                },
                {
                    "name": "dtdas",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Automatic Start-up Functionality"
                },
                {
                    "name": "dten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Enable"
                }
            ],
            "id": "timer1.dtctrl",
            "name": "dtctrl",
            "offset": "0x70",
            "doc": "DTI Control Register"
        },
        "timer1.dttime": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtfallt",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Fall-time"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtriset",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Rise-time"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtpresc",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Prescaler Setting"
                }
            ],
            "id": "timer1.dttime",
            "name": "dttime",
            "offset": "0x74",
            "doc": "DTI Time Control Register"
        },
        "timer1.dtfc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtlockupfen",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Lockup Fault Enable"
                },
                {
                    "name": "dtdbgfen",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Debugger Fault Enable"
                },
                {
                    "name": "dtprs1fen",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS 1 Fault Enable"
                },
                {
                    "name": "dtprs0fen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS 0 Fault Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtfa",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Fault Action"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtprs1fsel",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS Fault Source 1 Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtprs0fsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI PRS Fault Source 0 Select"
                }
            ],
            "id": "timer1.dtfc",
            "name": "dtfc",
            "offset": "0x78",
            "doc": "DTI Fault Configuration Register"
        },
        "timer1.dtogen": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtogcdti2en",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CDTI2 Output Generation Enable"
                },
                {
                    "name": "dtogcdti1en",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CDTI1 Output Generation Enable"
                },
                {
                    "name": "dtogcdti0en",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CDTI0 Output Generation Enable"
                },
                {
                    "name": "dtogcc2en",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CC2 Output Generation Enable"
                },
                {
                    "name": "dtogcc1en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CC1 Output Generation Enable"
                },
                {
                    "name": "dtogcc0en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI CC0 Output Generation Enable"
                }
            ],
            "id": "timer1.dtogen",
            "name": "dtogen",
            "offset": "0x7c",
            "doc": "DTI Output Generation Enable Register"
        },
        "timer1.dtfault": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtlockupf",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DTI Lockup Fault"
                },
                {
                    "name": "dtdbgf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DTI Debugger Fault"
                },
                {
                    "name": "dtprs1f",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DTI PRS 1 Fault"
                },
                {
                    "name": "dtprs0f",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DTI PRS 0 Fault"
                }
            ],
            "id": "timer1.dtfault",
            "name": "dtfault",
            "offset": "0x80",
            "doc": "DTI Fault Register"
        },
        "timer1.dtfaultc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tlockupfc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DTI Lockup Fault Clear"
                },
                {
                    "name": "dtdbgfc",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DTI Debugger Fault Clear"
                },
                {
                    "name": "dtprs1fc",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DTI PRS1 Fault Clear"
                },
                {
                    "name": "dtprs0fc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DTI PRS0 Fault Clear"
                }
            ],
            "id": "timer1.dtfaultc",
            "name": "dtfaultc",
            "offset": "0x84",
            "doc": "DTI Fault Clear Register"
        },
        "timer1.dtlock": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lockkey",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DTI Lock Key"
                }
            ],
            "id": "timer1.dtlock",
            "name": "dtlock",
            "offset": "0x88",
            "doc": "DTI Configuration Lock Register"
        },
        "usart0": {
            "type": "blk",
            "children": [
                "usart0.ctrl",
                "usart0.frame",
                "usart0.trigctrl",
                "usart0.cmd",
                "usart0.status",
                "usart0.clkdiv",
                "usart0.rxdatax",
                "usart0.rxdata",
                "usart0.rxdoublex",
                "usart0.rxdouble",
                "usart0.rxdataxp",
                "usart0.rxdoublexp",
                "usart0.txdatax",
                "usart0.txdata",
                "usart0.txdoublex",
                "usart0.txdouble",
                "usart0.if",
                "usart0.ifs",
                "usart0.ifc",
                "usart0.ien",
                "usart0.irctrl",
                "usart0.route"
            ],
            "id": "usart0",
            "name": "usart0",
            "offset": "0x4000c000",
            "doc": "USART0"
        },
        "usart0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 29,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "byteswap",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byteswap In Double Accesses"
                },
                {
                    "name": "txdelay",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Delay Transmission"
                },
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errstx",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable TX On Error"
                },
                {
                    "name": "errsrx",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable RX On Error"
                },
                {
                    "name": "errsdma",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Halt DMA On Error"
                },
                {
                    "name": "bit8dv",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit 8 Default Value"
                },
                {
                    "name": "skipperrf",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Skip Parity Error Frames"
                },
                {
                    "name": "scretrans",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SmartCard Retransmit"
                },
                {
                    "name": "scmode",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SmartCard Mode"
                },
                {
                    "name": "autotri",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic TX Tristate"
                },
                {
                    "name": "autocs",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Chip Select"
                },
                {
                    "name": "csinv",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Invert"
                },
                {
                    "name": "txinv",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter output Invert"
                },
                {
                    "name": "rxinv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Input Invert"
                },
                {
                    "name": "txbil",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Buffer Interrupt Level"
                },
                {
                    "name": "csma",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Action On Slave-Select In Master Mode"
                },
                {
                    "name": "msbf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Most Significant Bit First"
                },
                {
                    "name": "clkpha",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Edge For Setup/Sample"
                },
                {
                    "name": "clkpol",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovs",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oversampling"
                },
                {
                    "name": "mpab",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Address-Bit"
                },
                {
                    "name": "mpm",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Mode"
                },
                {
                    "name": "ccen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Collision Check Enable"
                },
                {
                    "name": "loopbk",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Loopback Enable"
                },
                {
                    "name": "sync",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Synchronous Mode"
                }
            ],
            "id": "usart0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart0.frame": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stopbits",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Stop-Bit Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "parity",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity-Bit Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "databits",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "5",
                    "doc": "Data-Bit Mode"
                }
            ],
            "id": "usart0.frame",
            "name": "frame",
            "offset": "0x4",
            "doc": "USART Frame Format Register"
        },
        "usart0.trigctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txten",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Trigger Enable"
                },
                {
                    "name": "rxten",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Trigger Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger PRS Channel Select"
                }
            ],
            "id": "usart0.trigctrl",
            "name": "trigctrl",
            "offset": "0x8",
            "doc": "USART Trigger Control register"
        },
        "usart0.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clearrx",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX"
                },
                {
                    "name": "cleartx",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX"
                },
                {
                    "name": "txtridis",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Tristate Disable"
                },
                {
                    "name": "txtrien",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Tristate Enable"
                },
                {
                    "name": "rxblockdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Block Disable"
                },
                {
                    "name": "rxblocken",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Block Enable"
                },
                {
                    "name": "masterdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Master Disable"
                },
                {
                    "name": "masteren",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Master Enable"
                },
                {
                    "name": "txdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                }
            ],
            "id": "usart0.cmd",
            "name": "cmd",
            "offset": "0xc",
            "doc": "Command Register"
        },
        "usart0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxfull",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX FIFO Full"
                },
                {
                    "name": "rxdatav",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Valid"
                },
                {
                    "name": "txbl",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "TX Buffer Level"
                },
                {
                    "name": "txc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Complete"
                },
                {
                    "name": "txtri",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Tristated"
                },
                {
                    "name": "rxblock",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Block Incoming Data"
                },
                {
                    "name": "master",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Master Mode"
                },
                {
                    "name": "txens",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Enable Status"
                },
                {
                    "name": "rxens",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Enable Status"
                }
            ],
            "id": "usart0.status",
            "name": "status",
            "offset": "0x10",
            "doc": "USART Status Register"
        },
        "usart0.clkdiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 6,
                    "nbits": 15,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fractional Clock Divider"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart0.clkdiv",
            "name": "clkdiv",
            "offset": "0x14",
            "doc": "Clock Control Register"
        },
        "usart0.rxdatax": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ferr",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error"
                },
                {
                    "name": "perr",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data"
                }
            ],
            "id": "usart0.rxdatax",
            "name": "rxdatax",
            "offset": "0x18",
            "doc": "RX Buffer Data Extended Register"
        },
        "usart0.rxdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data"
                }
            ],
            "id": "usart0.rxdata",
            "name": "rxdata",
            "offset": "0x1c",
            "doc": "RX Buffer Data Register"
        },
        "usart0.rxdoublex": {
            "type": "reg",
            "fields": [
                {
                    "name": "ferr1",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error 1"
                },
                {
                    "name": "perr1",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error 1"
                },
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata1",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 1"
                },
                {
                    "name": "ferr0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error 0"
                },
                {
                    "name": "perr0",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error 0"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata0",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 0"
                }
            ],
            "id": "usart0.rxdoublex",
            "name": "rxdoublex",
            "offset": "0x20",
            "doc": "RX Buffer Double Data Extended Register"
        },
        "usart0.rxdouble": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata1",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 1"
                },
                {
                    "name": "rxdata0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 0"
                }
            ],
            "id": "usart0.rxdouble",
            "name": "rxdouble",
            "offset": "0x24",
            "doc": "RX FIFO Double Data Register"
        },
        "usart0.rxdataxp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ferrp",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error Peek"
                },
                {
                    "name": "perrp",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error Peek"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatap",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Peek"
                }
            ],
            "id": "usart0.rxdataxp",
            "name": "rxdataxp",
            "offset": "0x28",
            "doc": "RX Buffer Data Extended Peek Register"
        },
        "usart0.rxdoublexp": {
            "type": "reg",
            "fields": [
                {
                    "name": "ferrp1",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error 1 Peek"
                },
                {
                    "name": "perrp1",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error 1 Peek"
                },
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatap1",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 1 Peek"
                },
                {
                    "name": "ferrp0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error 0 Peek"
                },
                {
                    "name": "perrp0",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error 0 Peek"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatap0",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 0 Peek"
                }
            ],
            "id": "usart0.rxdoublexp",
            "name": "rxdoublexp",
            "offset": "0x2c",
            "doc": "RX Buffer Double Data Extended Peek Register"
        },
        "usart0.txdatax": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxenat",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RX After Transmission"
                },
                {
                    "name": "txdisat",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TXEN After Transmission"
                },
                {
                    "name": "txbreak",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data As Break"
                },
                {
                    "name": "txtriat",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TXTRI After Transmission"
                },
                {
                    "name": "ubrxat",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unblock RX After Transmission"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdatax",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "usart0.txdatax",
            "name": "txdatax",
            "offset": "0x30",
            "doc": "TX Buffer Data Extended Register"
        },
        "usart0.txdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "usart0.txdata",
            "name": "txdata",
            "offset": "0x34",
            "doc": "TX Buffer Data Register"
        },
        "usart0.txdoublex": {
            "type": "reg",
            "fields": [
                {
                    "name": "rxenat1",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RX After Transmission"
                },
                {
                    "name": "txdisat1",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TXEN After Transmission"
                },
                {
                    "name": "txbreak1",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data As Break"
                },
                {
                    "name": "txtriat1",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TXTRI After Transmission"
                },
                {
                    "name": "ubrxat1",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unblock RX After Transmission"
                },
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata1",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                },
                {
                    "name": "rxenat0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RX After Transmission"
                },
                {
                    "name": "txdisat0",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TXEN After Transmission"
                },
                {
                    "name": "txbreak0",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data As Break"
                },
                {
                    "name": "txtriat0",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TXTRI After Transmission"
                },
                {
                    "name": "ubrxat0",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unblock RX After Transmission"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata0",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "usart0.txdoublex",
            "name": "txdoublex",
            "offset": "0x38",
            "doc": "TX Buffer Double Data Extended Register"
        },
        "usart0.txdouble": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata1",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                },
                {
                    "name": "txdata0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "usart0.txdouble",
            "name": "txdouble",
            "offset": "0x3c",
            "doc": "TX Buffer Double Data Register"
        },
        "usart0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Collision Check Fail Interrupt Flag"
                },
                {
                    "name": "ssm",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slave-Select In Master Mode Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Flag"
                },
                {
                    "name": "txuf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Overflow Interrupt Flag"
                },
                {
                    "name": "rxfull",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Buffer Full Interrupt Flag"
                },
                {
                    "name": "rxdatav",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Valid Interrupt Flag"
                },
                {
                    "name": "txbl",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "TX Buffer Level Interrupt Flag"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Complete Interrupt Flag"
                }
            ],
            "id": "usart0.if",
            "name": "if",
            "offset": "0x40",
            "doc": "Interrupt Flag Register"
        },
        "usart0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Collision Check Fail Interrupt Flag"
                },
                {
                    "name": "ssm",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Slave-Select in Master mode Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Parity Error Interrupt Flag"
                },
                {
                    "name": "txuf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TX Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set RX Overflow Interrupt Flag"
                },
                {
                    "name": "rxfull",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set RX Buffer Full Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TX Complete Interrupt Flag"
                }
            ],
            "id": "usart0.ifs",
            "name": "ifs",
            "offset": "0x44",
            "doc": "Interrupt Flag Set Register"
        },
        "usart0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Collision Check Fail Interrupt Flag"
                },
                {
                    "name": "ssm",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Slave-Select In Master Mode Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Parity Error Interrupt Flag"
                },
                {
                    "name": "txuf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX Overflow Interrupt Flag"
                },
                {
                    "name": "rxfull",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX Buffer Full Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX Complete Interrupt Flag"
                }
            ],
            "id": "usart0.ifc",
            "name": "ifc",
            "offset": "0x48",
            "doc": "Interrupt Flag Clear Register"
        },
        "usart0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Collision Check Fail Interrupt Enable"
                },
                {
                    "name": "ssm",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave-Select In Master Mode Interrupt Enable"
                },
                {
                    "name": "mpaf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Address Frame Interrupt Enable"
                },
                {
                    "name": "ferr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "perr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "txuf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Underflow Interrupt Enable"
                },
                {
                    "name": "txof",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Overflow Interrupt Enable"
                },
                {
                    "name": "rxuf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Underflow Interrupt Enable"
                },
                {
                    "name": "rxof",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Overflow Interrupt Enable"
                },
                {
                    "name": "rxfull",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Buffer Full Interrupt Enable"
                },
                {
                    "name": "rxdatav",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Data Valid Interrupt Enable"
                },
                {
                    "name": "txbl",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Buffer Level Interrupt Enable"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Complete Interrupt Enable"
                }
            ],
            "id": "usart0.ien",
            "name": "ien",
            "offset": "0x4c",
            "doc": "Interrupt Enable Register"
        },
        "usart0.irctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irprsen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA PRS Channel Enable"
                },
                {
                    "name": "irprssel",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA PRS Channel Select"
                },
                {
                    "name": "irfilt",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA RX Filter"
                },
                {
                    "name": "irpw",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA TX Pulse Width"
                },
                {
                    "name": "iren",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable IrDA Module"
                }
            ],
            "id": "usart0.irctrl",
            "name": "irctrl",
            "offset": "0x50",
            "doc": "IrDA Control Register"
        },
        "usart0.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkpen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CLK Pin Enable"
                },
                {
                    "name": "cspen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CS Pin Enable"
                },
                {
                    "name": "txpen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Pin Enable"
                },
                {
                    "name": "rxpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Pin Enable"
                }
            ],
            "id": "usart0.route",
            "name": "route",
            "offset": "0x54",
            "doc": "I/O Routing Register"
        },
        "usart1": {
            "type": "blk",
            "children": [
                "usart1.ctrl",
                "usart1.frame",
                "usart1.trigctrl",
                "usart1.cmd",
                "usart1.status",
                "usart1.clkdiv",
                "usart1.rxdatax",
                "usart1.rxdata",
                "usart1.rxdoublex",
                "usart1.rxdouble",
                "usart1.rxdataxp",
                "usart1.rxdoublexp",
                "usart1.txdatax",
                "usart1.txdata",
                "usart1.txdoublex",
                "usart1.txdouble",
                "usart1.if",
                "usart1.ifs",
                "usart1.ifc",
                "usart1.ien",
                "usart1.irctrl",
                "usart1.route"
            ],
            "id": "usart1",
            "name": "usart1",
            "offset": "0x4000c400",
            "doc": "USART1"
        },
        "usart1.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 29,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "byteswap",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byteswap In Double Accesses"
                },
                {
                    "name": "txdelay",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Delay Transmission"
                },
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errstx",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable TX On Error"
                },
                {
                    "name": "errsrx",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable RX On Error"
                },
                {
                    "name": "errsdma",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Halt DMA On Error"
                },
                {
                    "name": "bit8dv",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit 8 Default Value"
                },
                {
                    "name": "skipperrf",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Skip Parity Error Frames"
                },
                {
                    "name": "scretrans",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SmartCard Retransmit"
                },
                {
                    "name": "scmode",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SmartCard Mode"
                },
                {
                    "name": "autotri",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic TX Tristate"
                },
                {
                    "name": "autocs",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Chip Select"
                },
                {
                    "name": "csinv",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Invert"
                },
                {
                    "name": "txinv",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter output Invert"
                },
                {
                    "name": "rxinv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Input Invert"
                },
                {
                    "name": "txbil",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Buffer Interrupt Level"
                },
                {
                    "name": "csma",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Action On Slave-Select In Master Mode"
                },
                {
                    "name": "msbf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Most Significant Bit First"
                },
                {
                    "name": "clkpha",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Edge For Setup/Sample"
                },
                {
                    "name": "clkpol",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovs",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oversampling"
                },
                {
                    "name": "mpab",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Address-Bit"
                },
                {
                    "name": "mpm",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Mode"
                },
                {
                    "name": "ccen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Collision Check Enable"
                },
                {
                    "name": "loopbk",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Loopback Enable"
                },
                {
                    "name": "sync",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Synchronous Mode"
                }
            ],
            "id": "usart1.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart1.frame": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stopbits",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Stop-Bit Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "parity",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity-Bit Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "databits",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "5",
                    "doc": "Data-Bit Mode"
                }
            ],
            "id": "usart1.frame",
            "name": "frame",
            "offset": "0x4",
            "doc": "USART Frame Format Register"
        },
        "usart1.trigctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txten",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Trigger Enable"
                },
                {
                    "name": "rxten",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Trigger Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger PRS Channel Select"
                }
            ],
            "id": "usart1.trigctrl",
            "name": "trigctrl",
            "offset": "0x8",
            "doc": "USART Trigger Control register"
        },
        "usart1.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clearrx",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX"
                },
                {
                    "name": "cleartx",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX"
                },
                {
                    "name": "txtridis",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Tristate Disable"
                },
                {
                    "name": "txtrien",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Tristate Enable"
                },
                {
                    "name": "rxblockdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Block Disable"
                },
                {
                    "name": "rxblocken",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Block Enable"
                },
                {
                    "name": "masterdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Master Disable"
                },
                {
                    "name": "masteren",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Master Enable"
                },
                {
                    "name": "txdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                }
            ],
            "id": "usart1.cmd",
            "name": "cmd",
            "offset": "0xc",
            "doc": "Command Register"
        },
        "usart1.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxfull",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX FIFO Full"
                },
                {
                    "name": "rxdatav",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Valid"
                },
                {
                    "name": "txbl",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "TX Buffer Level"
                },
                {
                    "name": "txc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Complete"
                },
                {
                    "name": "txtri",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Tristated"
                },
                {
                    "name": "rxblock",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Block Incoming Data"
                },
                {
                    "name": "master",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Master Mode"
                },
                {
                    "name": "txens",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Enable Status"
                },
                {
                    "name": "rxens",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Enable Status"
                }
            ],
            "id": "usart1.status",
            "name": "status",
            "offset": "0x10",
            "doc": "USART Status Register"
        },
        "usart1.clkdiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 6,
                    "nbits": 15,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fractional Clock Divider"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart1.clkdiv",
            "name": "clkdiv",
            "offset": "0x14",
            "doc": "Clock Control Register"
        },
        "usart1.rxdatax": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ferr",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error"
                },
                {
                    "name": "perr",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data"
                }
            ],
            "id": "usart1.rxdatax",
            "name": "rxdatax",
            "offset": "0x18",
            "doc": "RX Buffer Data Extended Register"
        },
        "usart1.rxdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data"
                }
            ],
            "id": "usart1.rxdata",
            "name": "rxdata",
            "offset": "0x1c",
            "doc": "RX Buffer Data Register"
        },
        "usart1.rxdoublex": {
            "type": "reg",
            "fields": [
                {
                    "name": "ferr1",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error 1"
                },
                {
                    "name": "perr1",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error 1"
                },
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata1",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 1"
                },
                {
                    "name": "ferr0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error 0"
                },
                {
                    "name": "perr0",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error 0"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata0",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 0"
                }
            ],
            "id": "usart1.rxdoublex",
            "name": "rxdoublex",
            "offset": "0x20",
            "doc": "RX Buffer Double Data Extended Register"
        },
        "usart1.rxdouble": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata1",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 1"
                },
                {
                    "name": "rxdata0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 0"
                }
            ],
            "id": "usart1.rxdouble",
            "name": "rxdouble",
            "offset": "0x24",
            "doc": "RX FIFO Double Data Register"
        },
        "usart1.rxdataxp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ferrp",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error Peek"
                },
                {
                    "name": "perrp",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error Peek"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatap",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Peek"
                }
            ],
            "id": "usart1.rxdataxp",
            "name": "rxdataxp",
            "offset": "0x28",
            "doc": "RX Buffer Data Extended Peek Register"
        },
        "usart1.rxdoublexp": {
            "type": "reg",
            "fields": [
                {
                    "name": "ferrp1",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error 1 Peek"
                },
                {
                    "name": "perrp1",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error 1 Peek"
                },
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatap1",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 1 Peek"
                },
                {
                    "name": "ferrp0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Framing Error 0 Peek"
                },
                {
                    "name": "perrp0",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Parity Error 0 Peek"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatap0",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data 0 Peek"
                }
            ],
            "id": "usart1.rxdoublexp",
            "name": "rxdoublexp",
            "offset": "0x2c",
            "doc": "RX Buffer Double Data Extended Peek Register"
        },
        "usart1.txdatax": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxenat",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RX After Transmission"
                },
                {
                    "name": "txdisat",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TXEN After Transmission"
                },
                {
                    "name": "txbreak",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data As Break"
                },
                {
                    "name": "txtriat",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TXTRI After Transmission"
                },
                {
                    "name": "ubrxat",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unblock RX After Transmission"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdatax",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "usart1.txdatax",
            "name": "txdatax",
            "offset": "0x30",
            "doc": "TX Buffer Data Extended Register"
        },
        "usart1.txdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "usart1.txdata",
            "name": "txdata",
            "offset": "0x34",
            "doc": "TX Buffer Data Register"
        },
        "usart1.txdoublex": {
            "type": "reg",
            "fields": [
                {
                    "name": "rxenat1",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RX After Transmission"
                },
                {
                    "name": "txdisat1",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TXEN After Transmission"
                },
                {
                    "name": "txbreak1",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data As Break"
                },
                {
                    "name": "txtriat1",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TXTRI After Transmission"
                },
                {
                    "name": "ubrxat1",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unblock RX After Transmission"
                },
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata1",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                },
                {
                    "name": "rxenat0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RX After Transmission"
                },
                {
                    "name": "txdisat0",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TXEN After Transmission"
                },
                {
                    "name": "txbreak0",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data As Break"
                },
                {
                    "name": "txtriat0",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TXTRI After Transmission"
                },
                {
                    "name": "ubrxat0",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unblock RX After Transmission"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata0",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "usart1.txdoublex",
            "name": "txdoublex",
            "offset": "0x38",
            "doc": "TX Buffer Double Data Extended Register"
        },
        "usart1.txdouble": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata1",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                },
                {
                    "name": "txdata0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "usart1.txdouble",
            "name": "txdouble",
            "offset": "0x3c",
            "doc": "TX Buffer Double Data Register"
        },
        "usart1.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Collision Check Fail Interrupt Flag"
                },
                {
                    "name": "ssm",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slave-Select In Master Mode Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Flag"
                },
                {
                    "name": "txuf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Overflow Interrupt Flag"
                },
                {
                    "name": "rxfull",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Buffer Full Interrupt Flag"
                },
                {
                    "name": "rxdatav",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Valid Interrupt Flag"
                },
                {
                    "name": "txbl",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "TX Buffer Level Interrupt Flag"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Complete Interrupt Flag"
                }
            ],
            "id": "usart1.if",
            "name": "if",
            "offset": "0x40",
            "doc": "Interrupt Flag Register"
        },
        "usart1.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Collision Check Fail Interrupt Flag"
                },
                {
                    "name": "ssm",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Slave-Select in Master mode Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Parity Error Interrupt Flag"
                },
                {
                    "name": "txuf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TX Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set RX Overflow Interrupt Flag"
                },
                {
                    "name": "rxfull",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set RX Buffer Full Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TX Complete Interrupt Flag"
                }
            ],
            "id": "usart1.ifs",
            "name": "ifs",
            "offset": "0x44",
            "doc": "Interrupt Flag Set Register"
        },
        "usart1.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Collision Check Fail Interrupt Flag"
                },
                {
                    "name": "ssm",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Slave-Select In Master Mode Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Parity Error Interrupt Flag"
                },
                {
                    "name": "txuf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX Overflow Interrupt Flag"
                },
                {
                    "name": "rxfull",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX Buffer Full Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX Complete Interrupt Flag"
                }
            ],
            "id": "usart1.ifc",
            "name": "ifc",
            "offset": "0x48",
            "doc": "Interrupt Flag Clear Register"
        },
        "usart1.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ccf",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Collision Check Fail Interrupt Enable"
                },
                {
                    "name": "ssm",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave-Select In Master Mode Interrupt Enable"
                },
                {
                    "name": "mpaf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Address Frame Interrupt Enable"
                },
                {
                    "name": "ferr",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "perr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "txuf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Underflow Interrupt Enable"
                },
                {
                    "name": "txof",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Overflow Interrupt Enable"
                },
                {
                    "name": "rxuf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Underflow Interrupt Enable"
                },
                {
                    "name": "rxof",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Overflow Interrupt Enable"
                },
                {
                    "name": "rxfull",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Buffer Full Interrupt Enable"
                },
                {
                    "name": "rxdatav",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Data Valid Interrupt Enable"
                },
                {
                    "name": "txbl",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Buffer Level Interrupt Enable"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Complete Interrupt Enable"
                }
            ],
            "id": "usart1.ien",
            "name": "ien",
            "offset": "0x4c",
            "doc": "Interrupt Enable Register"
        },
        "usart1.irctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irprsen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA PRS Channel Enable"
                },
                {
                    "name": "irprssel",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA PRS Channel Select"
                },
                {
                    "name": "irfilt",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA RX Filter"
                },
                {
                    "name": "irpw",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA TX Pulse Width"
                },
                {
                    "name": "iren",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable IrDA Module"
                }
            ],
            "id": "usart1.irctrl",
            "name": "irctrl",
            "offset": "0x50",
            "doc": "IrDA Control Register"
        },
        "usart1.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkpen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CLK Pin Enable"
                },
                {
                    "name": "cspen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CS Pin Enable"
                },
                {
                    "name": "txpen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Pin Enable"
                },
                {
                    "name": "rxpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Pin Enable"
                }
            ],
            "id": "usart1.route",
            "name": "route",
            "offset": "0x54",
            "doc": "I/O Routing Register"
        },
        "leuart0": {
            "type": "blk",
            "children": [
                "leuart0.ctrl",
                "leuart0.cmd",
                "leuart0.status",
                "leuart0.clkdiv",
                "leuart0.startframe",
                "leuart0.sigframe",
                "leuart0.rxdatax",
                "leuart0.rxdata",
                "leuart0.rxdataxp",
                "leuart0.txdatax",
                "leuart0.txdata",
                "leuart0.if",
                "leuart0.ifs",
                "leuart0.ifc",
                "leuart0.ien",
                "leuart0.pulsectrl",
                "leuart0.freeze",
                "leuart0.syncbusy",
                "leuart0.route"
            ],
            "id": "leuart0",
            "name": "leuart0",
            "offset": "0x40084000",
            "doc": "LEUART0"
        },
        "leuart0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdelay",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Delay Transmission"
                },
                {
                    "name": "txdmawu",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX DMA Wakeup"
                },
                {
                    "name": "rxdmawu",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX DMA Wakeup"
                },
                {
                    "name": "bit8dv",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit 8 Default Value"
                },
                {
                    "name": "mpab",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Address-Bit"
                },
                {
                    "name": "mpm",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Mode"
                },
                {
                    "name": "sfubrx",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start-Frame UnBlock RX"
                },
                {
                    "name": "loopbk",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Loopback Enable"
                },
                {
                    "name": "errsdma",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clear RX DMA On Error"
                },
                {
                    "name": "inv",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Invert Input And Output"
                },
                {
                    "name": "stopbits",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop-Bit Mode"
                },
                {
                    "name": "parity",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity-Bit Mode"
                },
                {
                    "name": "databits",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data-Bit Mode"
                },
                {
                    "name": "autotri",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Transmitter Tristate"
                }
            ],
            "id": "leuart0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "leuart0.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clearrx",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX"
                },
                {
                    "name": "cleartx",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX"
                },
                {
                    "name": "rxblockdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Block Disable"
                },
                {
                    "name": "rxblocken",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Block Enable"
                },
                {
                    "name": "txdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                }
            ],
            "id": "leuart0.cmd",
            "name": "cmd",
            "offset": "0x4",
            "doc": "Command Register"
        },
        "leuart0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatav",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Valid"
                },
                {
                    "name": "txbl",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "TX Buffer Level"
                },
                {
                    "name": "txc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Complete"
                },
                {
                    "name": "rxblock",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Block Incoming Data"
                },
                {
                    "name": "txens",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Enable Status"
                },
                {
                    "name": "rxens",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Enable Status"
                }
            ],
            "id": "leuart0.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "leuart0.clkdiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 3,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fractional Clock Divider"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "leuart0.clkdiv",
            "name": "clkdiv",
            "offset": "0xc",
            "doc": "Clock Control Register"
        },
        "leuart0.startframe": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "startframe",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Frame"
                }
            ],
            "id": "leuart0.startframe",
            "name": "startframe",
            "offset": "0x10",
            "doc": "Start Frame Register"
        },
        "leuart0.sigframe": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigframe",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Frame"
                }
            ],
            "id": "leuart0.sigframe",
            "name": "sigframe",
            "offset": "0x14",
            "doc": "Signal Frame Register"
        },
        "leuart0.rxdatax": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ferr",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Framing Error"
                },
                {
                    "name": "perr",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Parity Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data"
                }
            ],
            "id": "leuart0.rxdatax",
            "name": "rxdatax",
            "offset": "0x18",
            "doc": "Receive Buffer Data Extended Register"
        },
        "leuart0.rxdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data"
                }
            ],
            "id": "leuart0.rxdata",
            "name": "rxdata",
            "offset": "0x1c",
            "doc": "Receive Buffer Data Register"
        },
        "leuart0.rxdataxp": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ferrp",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Framing Error Peek"
                },
                {
                    "name": "perrp",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Parity Error Peek"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatap",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Peek"
                }
            ],
            "id": "leuart0.rxdataxp",
            "name": "rxdataxp",
            "offset": "0x20",
            "doc": "Receive Buffer Data Extended Peek Register"
        },
        "leuart0.txdatax": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxenat",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RX After Transmission"
                },
                {
                    "name": "txdisat",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable TX After Transmission"
                },
                {
                    "name": "txbreak",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data As Break"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "leuart0.txdatax",
            "name": "txdatax",
            "offset": "0x24",
            "doc": "Transmit Buffer Data Extended Register"
        },
        "leuart0.txdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "leuart0.txdata",
            "name": "txdata",
            "offset": "0x28",
            "doc": "Transmit Buffer Data Register"
        },
        "leuart0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Signal Frame Interrupt Flag"
                },
                {
                    "name": "startf",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Start Frame Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Overflow Interrupt Flag"
                },
                {
                    "name": "rxdatav",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Valid Interrupt Flag"
                },
                {
                    "name": "txbl",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "TX Buffer Level Interrupt Flag"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Complete Interrupt Flag"
                }
            ],
            "id": "leuart0.if",
            "name": "if",
            "offset": "0x2c",
            "doc": "Interrupt Flag Register"
        },
        "leuart0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Signal Frame Interrupt Flag"
                },
                {
                    "name": "startf",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Start Frame Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Parity Error Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set RX Overflow Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set TX Complete Interrupt Flag"
                }
            ],
            "id": "leuart0.ifs",
            "name": "ifs",
            "offset": "0x30",
            "doc": "Interrupt Flag Set Register"
        },
        "leuart0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Signal-Frame Interrupt Flag"
                },
                {
                    "name": "startf",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Start-Frame Interrupt Flag"
                },
                {
                    "name": "mpaf",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Multi-Processor Address Frame Interrupt Flag"
                },
                {
                    "name": "ferr",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Framing Error Interrupt Flag"
                },
                {
                    "name": "perr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Parity Error Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX Overflow Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX Underflow Interrupt Flag"
                },
                {
                    "name": "rxof",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear RX Overflow Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX Complete Interrupt Flag"
                }
            ],
            "id": "leuart0.ifc",
            "name": "ifc",
            "offset": "0x34",
            "doc": "Interrupt Flag Clear Register"
        },
        "leuart0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigf",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Frame Interrupt Enable"
                },
                {
                    "name": "startf",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Frame Interrupt Enable"
                },
                {
                    "name": "mpaf",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Multi-Processor Address Frame Interrupt Enable"
                },
                {
                    "name": "ferr",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "perr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "txof",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Overflow Interrupt Enable"
                },
                {
                    "name": "rxuf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Underflow Interrupt Enable"
                },
                {
                    "name": "rxof",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Overflow Interrupt Enable"
                },
                {
                    "name": "rxdatav",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Data Valid Interrupt Enable"
                },
                {
                    "name": "txbl",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Buffer Level Interrupt Enable"
                },
                {
                    "name": "txc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Complete Interrupt Enable"
                }
            ],
            "id": "leuart0.ien",
            "name": "ien",
            "offset": "0x38",
            "doc": "Interrupt Enable Register"
        },
        "leuart0.pulsectrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pulsefilt",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pulse Filter"
                },
                {
                    "name": "pulseen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pulse Generator/Extender Enable"
                },
                {
                    "name": "pulsew",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pulse Width"
                }
            ],
            "id": "leuart0.pulsectrl",
            "name": "pulsectrl",
            "offset": "0x3c",
            "doc": "Pulse Control Register"
        },
        "leuart0.freeze": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "regfreeze",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register Update Freeze"
                }
            ],
            "id": "leuart0.freeze",
            "name": "freeze",
            "offset": "0x40",
            "doc": "Freeze Register"
        },
        "leuart0.syncbusy": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pulsectrl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PULSECTRL Register Busy"
                },
                {
                    "name": "txdata",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXDATA Register Busy"
                },
                {
                    "name": "txdatax",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXDATAX Register Busy"
                },
                {
                    "name": "sigframe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SIGFRAME Register Busy"
                },
                {
                    "name": "startframe",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "STARTFRAME Register Busy"
                },
                {
                    "name": "clkdiv",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CLKDIV Register Busy"
                },
                {
                    "name": "cmd",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CMD Register Busy"
                },
                {
                    "name": "ctrl",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CTRL Register Busy"
                }
            ],
            "id": "leuart0.syncbusy",
            "name": "syncbusy",
            "offset": "0x44",
            "doc": "Synchronization Busy Register"
        },
        "leuart0.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txpen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TX Pin Enable"
                },
                {
                    "name": "rxpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RX Pin Enable"
                }
            ],
            "id": "leuart0.route",
            "name": "route",
            "offset": "0x54",
            "doc": "I/O Routing Register"
        },
        "rtc": {
            "type": "blk",
            "children": [
                "rtc.ctrl",
                "rtc.cnt",
                "rtc.comp0",
                "rtc.comp1",
                "rtc.if",
                "rtc.ifs",
                "rtc.ifc",
                "rtc.ien",
                "rtc.freeze",
                "rtc.syncbusy"
            ],
            "id": "rtc",
            "name": "rtc",
            "offset": "0x40080000",
            "doc": "RTC"
        },
        "rtc.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp0top",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Channel 0 is Top Value"
                },
                {
                    "name": "debugrun",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Debug Mode Run Enable"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTC Enable"
                }
            ],
            "id": "rtc.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "rtc.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "rtc.cnt",
            "name": "cnt",
            "offset": "0x4",
            "doc": "Counter Value Register"
        },
        "rtc.comp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp0",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Value 0"
                }
            ],
            "id": "rtc.comp0",
            "name": "comp0",
            "offset": "0x8",
            "doc": "Compare Value Register 0"
        },
        "rtc.comp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp1",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Value 1"
                }
            ],
            "id": "rtc.comp1",
            "name": "comp1",
            "offset": "0xc",
            "doc": "Compare Value Register 1"
        },
        "rtc.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compare Match 1 Interrupt Flag"
                },
                {
                    "name": "comp0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compare Match 0 Interrupt Flag"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Flag"
                }
            ],
            "id": "rtc.if",
            "name": "if",
            "offset": "0x10",
            "doc": "Interrupt Flag Register"
        },
        "rtc.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Compare match 1 Interrupt Flag"
                },
                {
                    "name": "comp0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Compare match 0 Interrupt Flag"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Overflow Interrupt Flag"
                }
            ],
            "id": "rtc.ifs",
            "name": "ifs",
            "offset": "0x14",
            "doc": "Interrupt Flag Set Register"
        },
        "rtc.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Compare match 1 Interrupt Flag"
                },
                {
                    "name": "comp0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Compare match 0 Interrupt Flag"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Overflow Interrupt Flag"
                }
            ],
            "id": "rtc.ifc",
            "name": "ifc",
            "offset": "0x18",
            "doc": "Interrupt Flag Clear Register"
        },
        "rtc.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match 1 Interrupt Enable"
                },
                {
                    "name": "comp0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match 0 Interrupt Enable"
                },
                {
                    "name": "of",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow Interrupt Enable"
                }
            ],
            "id": "rtc.ien",
            "name": "ien",
            "offset": "0x1c",
            "doc": "Interrupt Enable Register"
        },
        "rtc.freeze": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "regfreeze",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register Update Freeze"
                }
            ],
            "id": "rtc.freeze",
            "name": "freeze",
            "offset": "0x20",
            "doc": "Freeze Register"
        },
        "rtc.syncbusy": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "COMP1 Register Busy"
                },
                {
                    "name": "comp0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "COMP0 Register Busy"
                },
                {
                    "name": "ctrl",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CTRL Register Busy"
                }
            ],
            "id": "rtc.syncbusy",
            "name": "syncbusy",
            "offset": "0x24",
            "doc": "Synchronization Busy Register"
        },
        "letimer0": {
            "type": "blk",
            "children": [
                "letimer0.ctrl",
                "letimer0.cmd",
                "letimer0.status",
                "letimer0.cnt",
                "letimer0.comp0",
                "letimer0.comp1",
                "letimer0.rep0",
                "letimer0.rep1",
                "letimer0.if",
                "letimer0.ifs",
                "letimer0.ifc",
                "letimer0.ien",
                "letimer0.freeze",
                "letimer0.syncbusy",
                "letimer0.route"
            ],
            "id": "letimer0",
            "name": "letimer0",
            "offset": "0x40082000",
            "doc": "LETIMER0"
        },
        "letimer0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "debugrun",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Debug Mode Run Enable"
                },
                {
                    "name": "rtcc1ten",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTC Compare 1 Trigger Enable"
                },
                {
                    "name": "rtcc0ten",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RTC Compare 0 Trigger Enable"
                },
                {
                    "name": "comp0top",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Value 0 Is Top Value"
                },
                {
                    "name": "buftop",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffered Top"
                },
                {
                    "name": "opol1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output 1 Polarity"
                },
                {
                    "name": "opol0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output 0 Polarity"
                },
                {
                    "name": "ufoa1",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow Output Action 1"
                },
                {
                    "name": "ufoa0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow Output Action 0"
                },
                {
                    "name": "repmode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Repeat Mode"
                }
            ],
            "id": "letimer0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "letimer0.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cto1",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Toggle Output 1"
                },
                {
                    "name": "cto0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Toggle Output 0"
                },
                {
                    "name": "clear",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear LETIMER"
                },
                {
                    "name": "stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stop LETIMER"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start LETIMER"
                }
            ],
            "id": "letimer0.cmd",
            "name": "cmd",
            "offset": "0x4",
            "doc": "Command Register"
        },
        "letimer0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "running",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LETIMER Running"
                }
            ],
            "id": "letimer0.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "letimer0.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "letimer0.cnt",
            "name": "cnt",
            "offset": "0xc",
            "doc": "Counter Value Register"
        },
        "letimer0.comp0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp0",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Value 0"
                }
            ],
            "id": "letimer0.comp0",
            "name": "comp0",
            "offset": "0x10",
            "doc": "Compare Value Register 0"
        },
        "letimer0.comp1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "comp1",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Value 1"
                }
            ],
            "id": "letimer0.comp1",
            "name": "comp1",
            "offset": "0x14",
            "doc": "Compare Value Register 1"
        },
        "letimer0.rep0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rep0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Repeat Counter 0"
                }
            ],
            "id": "letimer0.rep0",
            "name": "rep0",
            "offset": "0x18",
            "doc": "Repeat Counter Register 0"
        },
        "letimer0.rep1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rep1",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Repeat Counter 1"
                }
            ],
            "id": "letimer0.rep1",
            "name": "rep1",
            "offset": "0x1c",
            "doc": "Repeat Counter Register 1"
        },
        "letimer0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rep1",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Repeat Counter 1 Interrupt Flag"
                },
                {
                    "name": "rep0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Repeat Counter 0 Interrupt Flag"
                },
                {
                    "name": "uf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Flag"
                },
                {
                    "name": "comp1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compare Match 1 Interrupt Flag"
                },
                {
                    "name": "comp0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compare Match 0 Interrupt Flag"
                }
            ],
            "id": "letimer0.if",
            "name": "if",
            "offset": "0x20",
            "doc": "Interrupt Flag Register"
        },
        "letimer0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rep1",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Repeat Counter 1 Interrupt Flag"
                },
                {
                    "name": "rep0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Repeat Counter 0 Interrupt Flag"
                },
                {
                    "name": "uf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Underflow Interrupt Flag"
                },
                {
                    "name": "comp1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Compare Match 1 Interrupt Flag"
                },
                {
                    "name": "comp0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Compare Match 0 Interrupt Flag"
                }
            ],
            "id": "letimer0.ifs",
            "name": "ifs",
            "offset": "0x24",
            "doc": "Interrupt Flag Set Register"
        },
        "letimer0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rep1",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Repeat Counter 1 Interrupt Flag"
                },
                {
                    "name": "rep0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Repeat Counter 0 Interrupt Flag"
                },
                {
                    "name": "uf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Underflow Interrupt Flag"
                },
                {
                    "name": "comp1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Compare Match 1 Interrupt Flag"
                },
                {
                    "name": "comp0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Compare Match 0 Interrupt Flag"
                }
            ],
            "id": "letimer0.ifc",
            "name": "ifc",
            "offset": "0x28",
            "doc": "Interrupt Flag Clear Register"
        },
        "letimer0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rep1",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Repeat Counter 1 Interrupt Enable"
                },
                {
                    "name": "rep0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Repeat Counter 0 Interrupt Enable"
                },
                {
                    "name": "uf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow Interrupt Enable"
                },
                {
                    "name": "comp1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match 1 Interrupt Enable"
                },
                {
                    "name": "comp0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare Match 0 Interrupt Enable"
                }
            ],
            "id": "letimer0.ien",
            "name": "ien",
            "offset": "0x2c",
            "doc": "Interrupt Enable Register"
        },
        "letimer0.freeze": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "regfreeze",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register Update Freeze"
                }
            ],
            "id": "letimer0.freeze",
            "name": "freeze",
            "offset": "0x30",
            "doc": "Freeze Register"
        },
        "letimer0.syncbusy": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rep1",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "REP1 Register Busy"
                },
                {
                    "name": "rep0",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "REP0 Register Busy"
                },
                {
                    "name": "comp1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "COMP1 Register Busy"
                },
                {
                    "name": "comp0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "COMP0 Register Busy"
                },
                {
                    "name": "cmd",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CMD Register Busy"
                },
                {
                    "name": "ctrl",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CTRL Register Busy"
                }
            ],
            "id": "letimer0.syncbusy",
            "name": "syncbusy",
            "offset": "0x34",
            "doc": "Synchronization Busy Register"
        },
        "letimer0.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "out1pen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output 1 Pin Enable"
                },
                {
                    "name": "out0pen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output 0 Pin Enable"
                }
            ],
            "id": "letimer0.route",
            "name": "route",
            "offset": "0x40",
            "doc": "I/O Routing Register"
        },
        "pcnt0": {
            "type": "blk",
            "children": [
                "pcnt0.ctrl",
                "pcnt0.cmd",
                "pcnt0.status",
                "pcnt0.cnt",
                "pcnt0.top",
                "pcnt0.topb",
                "pcnt0.if",
                "pcnt0.ifs",
                "pcnt0.ifc",
                "pcnt0.ien",
                "pcnt0.route",
                "pcnt0.freeze",
                "pcnt0.syncbusy"
            ],
            "id": "pcnt0",
            "name": "pcnt0",
            "offset": "0x40086000",
            "doc": "PCNT0"
        },
        "pcnt0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rsten",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable PCNT Clock Domain Reset"
                },
                {
                    "name": "filt",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable Digital Pulse Width Filter"
                },
                {
                    "name": "edge",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Select"
                },
                {
                    "name": "cntdir",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Non-Quadrature Mode Counter Direction Control"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode Select"
                }
            ],
            "id": "pcnt0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "pcnt0.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ltopbim",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load TOPB Immediately"
                },
                {
                    "name": "lcntim",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load CNT Immediately"
                }
            ],
            "id": "pcnt0.cmd",
            "name": "cmd",
            "offset": "0x4",
            "doc": "Command Register"
        },
        "pcnt0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dir",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Current Counter Direction"
                }
            ],
            "id": "pcnt0.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "pcnt0.cnt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "pcnt0.cnt",
            "name": "cnt",
            "offset": "0xc",
            "doc": "Counter Value Register"
        },
        "pcnt0.top": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "top",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "255",
                    "doc": "Counter Top Value"
                }
            ],
            "id": "pcnt0.top",
            "name": "top",
            "offset": "0x10",
            "doc": "Top Value Register"
        },
        "pcnt0.topb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "topb",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "255",
                    "doc": "Counter Top Buffer"
                }
            ],
            "id": "pcnt0.topb",
            "name": "topb",
            "offset": "0x14",
            "doc": "Top Value Buffer Register"
        },
        "pcnt0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dircng",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Direction Change Detect Interrupt Flag"
                },
                {
                    "name": "of",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Read Flag"
                },
                {
                    "name": "uf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Read Flag"
                }
            ],
            "id": "pcnt0.if",
            "name": "if",
            "offset": "0x18",
            "doc": "Interrupt Flag Register"
        },
        "pcnt0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dircng",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Direction Change Detect Interrupt Set"
                },
                {
                    "name": "of",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Set"
                },
                {
                    "name": "uf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Underflow interrupt set"
                }
            ],
            "id": "pcnt0.ifs",
            "name": "ifs",
            "offset": "0x1c",
            "doc": "Interrupt Flag Set Register"
        },
        "pcnt0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dircng",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Direction Change Detect Interrupt Clear"
                },
                {
                    "name": "of",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Clear"
                },
                {
                    "name": "uf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Underflow Interrupt Clear"
                }
            ],
            "id": "pcnt0.ifc",
            "name": "ifc",
            "offset": "0x20",
            "doc": "Interrupt Flag Clear Register"
        },
        "pcnt0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dircng",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Direction Change Detect Interrupt Enable"
                },
                {
                    "name": "of",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Overflow Interrupt Enable"
                },
                {
                    "name": "uf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Underflow Interrupt Enable"
                }
            ],
            "id": "pcnt0.ien",
            "name": "ien",
            "offset": "0x24",
            "doc": "Interrupt Enable Register"
        },
        "pcnt0.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "pcnt0.route",
            "name": "route",
            "offset": "0x28",
            "doc": "I/O Routing Register"
        },
        "pcnt0.freeze": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "regfreeze",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register Update Freeze"
                }
            ],
            "id": "pcnt0.freeze",
            "name": "freeze",
            "offset": "0x2c",
            "doc": "Freeze Register"
        },
        "pcnt0.syncbusy": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "topb",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TOPB Register Busy"
                },
                {
                    "name": "cmd",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CMD Register Busy"
                },
                {
                    "name": "ctrl",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CTRL Register Busy"
                }
            ],
            "id": "pcnt0.syncbusy",
            "name": "syncbusy",
            "offset": "0x30",
            "doc": "Synchronization Busy Register"
        },
        "acmp0": {
            "type": "blk",
            "children": [
                "acmp0.ctrl",
                "acmp0.inputsel",
                "acmp0.status",
                "acmp0.ien",
                "acmp0.if",
                "acmp0.ifs",
                "acmp0.ifc",
                "acmp0.route"
            ],
            "id": "acmp0",
            "name": "acmp0",
            "offset": "0x40001000",
            "doc": "ACMP0"
        },
        "acmp0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "fullbias",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Full Bias Current"
                },
                {
                    "name": "halfbias",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Half Bias Current"
                },
                {
                    "name": "rsvd3",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "biasprog",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Bias Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ifall",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Falling Edge Interrupt Sense"
                },
                {
                    "name": "irise",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Rising Edge Interrupt Sense"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmtime",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Warm-up Time"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hystsel",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hysteresis Select"
                },
                {
                    "name": "gpioinv",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator GPIO Output Invert"
                },
                {
                    "name": "inactval",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inactive Value"
                },
                {
                    "name": "muxen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Mux Enable"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog Comparator Enable"
                }
            ],
            "id": "acmp0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "acmp0.inputsel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csressel",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Capacitive Sense Mode Internal Resistor Select"
                },
                {
                    "name": "rsvd3",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csresen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Capacitive Sense Mode Internal Resistor Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 17,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lpref",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Low Power Reference Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vddlevel",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "VDD Reference Level"
                },
                {
                    "name": "negsel",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "8",
                    "doc": "Negative Input Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "possel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Positive Input Select"
                }
            ],
            "id": "acmp0.inputsel",
            "name": "inputsel",
            "offset": "0x4",
            "doc": "Input Selection Register"
        },
        "acmp0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "acmpout",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Analog Comparator Output"
                },
                {
                    "name": "acmpact",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Analog Comparator Active"
                }
            ],
            "id": "acmp0.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "acmp0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Enable"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Trigger Interrupt Enable"
                }
            ],
            "id": "acmp0.ien",
            "name": "ien",
            "offset": "0xc",
            "doc": "Interrupt Enable Register"
        },
        "acmp0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag"
                }
            ],
            "id": "acmp0.if",
            "name": "if",
            "offset": "0x10",
            "doc": "Interrupt Flag Register"
        },
        "acmp0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag Set"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag Set"
                }
            ],
            "id": "acmp0.ifs",
            "name": "ifs",
            "offset": "0x14",
            "doc": "Interrupt Flag Set Register"
        },
        "acmp0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag Clear"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag Clear"
                }
            ],
            "id": "acmp0.ifc",
            "name": "ifc",
            "offset": "0x18",
            "doc": "Interrupt Flag Clear Register"
        },
        "acmp0.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "acmppen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ACMP Output Pin Enable"
                }
            ],
            "id": "acmp0.route",
            "name": "route",
            "offset": "0x1c",
            "doc": "I/O Routing Register"
        },
        "acmp1": {
            "type": "blk",
            "children": [
                "acmp1.ctrl",
                "acmp1.inputsel",
                "acmp1.status",
                "acmp1.ien",
                "acmp1.if",
                "acmp1.ifs",
                "acmp1.ifc",
                "acmp1.route"
            ],
            "id": "acmp1",
            "name": "acmp1",
            "offset": "0x40001400",
            "doc": "ACMP1"
        },
        "acmp1.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "fullbias",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Full Bias Current"
                },
                {
                    "name": "halfbias",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Half Bias Current"
                },
                {
                    "name": "rsvd3",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "biasprog",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Bias Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ifall",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Falling Edge Interrupt Sense"
                },
                {
                    "name": "irise",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Rising Edge Interrupt Sense"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmtime",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Warm-up Time"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hystsel",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hysteresis Select"
                },
                {
                    "name": "gpioinv",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparator GPIO Output Invert"
                },
                {
                    "name": "inactval",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inactive Value"
                },
                {
                    "name": "muxen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Input Mux Enable"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Analog Comparator Enable"
                }
            ],
            "id": "acmp1.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "acmp1.inputsel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csressel",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Capacitive Sense Mode Internal Resistor Select"
                },
                {
                    "name": "rsvd3",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csresen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Capacitive Sense Mode Internal Resistor Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 17,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lpref",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Low Power Reference Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vddlevel",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "VDD Reference Level"
                },
                {
                    "name": "negsel",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "8",
                    "doc": "Negative Input Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "possel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Positive Input Select"
                }
            ],
            "id": "acmp1.inputsel",
            "name": "inputsel",
            "offset": "0x4",
            "doc": "Input Selection Register"
        },
        "acmp1.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "acmpout",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Analog Comparator Output"
                },
                {
                    "name": "acmpact",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Analog Comparator Active"
                }
            ],
            "id": "acmp1.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "acmp1.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Enable"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Trigger Interrupt Enable"
                }
            ],
            "id": "acmp1.ien",
            "name": "ien",
            "offset": "0xc",
            "doc": "Interrupt Enable Register"
        },
        "acmp1.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag"
                }
            ],
            "id": "acmp1.if",
            "name": "if",
            "offset": "0x10",
            "doc": "Interrupt Flag Register"
        },
        "acmp1.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag Set"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag Set"
                }
            ],
            "id": "acmp1.ifs",
            "name": "ifs",
            "offset": "0x14",
            "doc": "Interrupt Flag Set Register"
        },
        "acmp1.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag Clear"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag Clear"
                }
            ],
            "id": "acmp1.ifc",
            "name": "ifc",
            "offset": "0x18",
            "doc": "Interrupt Flag Clear Register"
        },
        "acmp1.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "acmppen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ACMP Output Pin Enable"
                }
            ],
            "id": "acmp1.route",
            "name": "route",
            "offset": "0x1c",
            "doc": "I/O Routing Register"
        },
        "prs": {
            "type": "blk",
            "children": [
                "prs.swpulse",
                "prs.swlevel",
                "prs.ch0_ctrl",
                "prs.ch1_ctrl",
                "prs.ch2_ctrl",
                "prs.ch3_ctrl",
                "prs.ch4_ctrl",
                "prs.ch5_ctrl",
                "prs.ch6_ctrl",
                "prs.ch7_ctrl"
            ],
            "id": "prs",
            "name": "prs",
            "offset": "0x400cc000",
            "doc": "PRS"
        },
        "prs.swpulse": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7pulse",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Pulse Generation"
                },
                {
                    "name": "ch6pulse",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Pulse Generation"
                },
                {
                    "name": "ch5pulse",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Pulse Generation"
                },
                {
                    "name": "ch4pulse",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Pulse Generation"
                },
                {
                    "name": "ch3pulse",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Pulse Generation"
                },
                {
                    "name": "ch2pulse",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Pulse Generation"
                },
                {
                    "name": "ch1pulse",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Pulse Generation"
                },
                {
                    "name": "ch0pulse",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Pulse Generation"
                }
            ],
            "id": "prs.swpulse",
            "name": "swpulse",
            "offset": "0x0",
            "doc": "Software Pulse Register"
        },
        "prs.swlevel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch7level",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 7 Software Level"
                },
                {
                    "name": "ch6level",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 6 Software Level"
                },
                {
                    "name": "ch5level",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 5 Software Level"
                },
                {
                    "name": "ch4level",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 4 Software Level"
                },
                {
                    "name": "ch3level",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 3 Software Level"
                },
                {
                    "name": "ch2level",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 2 Software Level"
                },
                {
                    "name": "ch1level",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Software Level"
                },
                {
                    "name": "ch0level",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Software Level"
                }
            ],
            "id": "prs.swlevel",
            "name": "swlevel",
            "offset": "0x4",
            "doc": "Software Level Register"
        },
        "prs.ch0_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edsel",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Detect Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "prs.ch0_ctrl",
            "name": "ch0_ctrl",
            "offset": "0x10",
            "doc": "Channel Control Register"
        },
        "prs.ch1_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edsel",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Detect Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "prs.ch1_ctrl",
            "name": "ch1_ctrl",
            "offset": "0x14",
            "doc": "Channel Control Register"
        },
        "prs.ch2_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edsel",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Detect Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "prs.ch2_ctrl",
            "name": "ch2_ctrl",
            "offset": "0x18",
            "doc": "Channel Control Register"
        },
        "prs.ch3_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edsel",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Detect Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "prs.ch3_ctrl",
            "name": "ch3_ctrl",
            "offset": "0x1c",
            "doc": "Channel Control Register"
        },
        "prs.ch4_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edsel",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Detect Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "prs.ch4_ctrl",
            "name": "ch4_ctrl",
            "offset": "0x20",
            "doc": "Channel Control Register"
        },
        "prs.ch5_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edsel",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Detect Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "prs.ch5_ctrl",
            "name": "ch5_ctrl",
            "offset": "0x24",
            "doc": "Channel Control Register"
        },
        "prs.ch6_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edsel",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Detect Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "prs.ch6_ctrl",
            "name": "ch6_ctrl",
            "offset": "0x28",
            "doc": "Channel Control Register"
        },
        "prs.ch7_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "edsel",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Detect Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sourcesel",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigsel",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Signal Select"
                }
            ],
            "id": "prs.ch7_ctrl",
            "name": "ch7_ctrl",
            "offset": "0x2c",
            "doc": "Channel Control Register"
        },
        "dac0": {
            "type": "blk",
            "children": [
                "dac0.ctrl",
                "dac0.status",
                "dac0.ch0ctrl",
                "dac0.ch1ctrl",
                "dac0.ien",
                "dac0.if",
                "dac0.ifs",
                "dac0.ifc",
                "dac0.ch0data",
                "dac0.ch1data",
                "dac0.combdata",
                "dac0.cal",
                "dac0.biasprog"
            ],
            "id": "dac0",
            "name": "dac0",
            "offset": "0x40004000",
            "doc": "DAC0"
        },
        "dac0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "refrsel",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Refresh Interval Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "presc",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescaler Setting"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "refsel",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reference Selection"
                },
                {
                    "name": "ch0prescrst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Start Reset Prescaler"
                },
                {
                    "name": "outenprs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PRS Controlled Output Enable"
                },
                {
                    "name": "outmode",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Output Mode"
                },
                {
                    "name": "convmode",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion Mode"
                },
                {
                    "name": "sinemode",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sine Mode"
                },
                {
                    "name": "diff",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Differential Mode"
                }
            ],
            "id": "dac0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "dac0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1dv",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 1 Data Valid"
                },
                {
                    "name": "ch0dv",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 0 Data Valid"
                }
            ],
            "id": "dac0.status",
            "name": "status",
            "offset": "0x4",
            "doc": "Status Register"
        },
        "dac0.ch0ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 PRS Trigger Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prsen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 PRS Trigger Enable"
                },
                {
                    "name": "refren",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Automatic Refresh Enable"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Enable"
                }
            ],
            "id": "dac0.ch0ctrl",
            "name": "ch0ctrl",
            "offset": "0x8",
            "doc": "Channel 0 Control Register"
        },
        "dac0.ch1ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 PRS Trigger Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prsen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 PRS Trigger Enable"
                },
                {
                    "name": "refren",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Automatic Refresh Enable"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Enable"
                }
            ],
            "id": "dac0.ch1ctrl",
            "name": "ch1ctrl",
            "offset": "0xc",
            "doc": "Channel 1 Control Register"
        },
        "dac0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1uf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Conversion Data Underflow Interrupt Enable"
                },
                {
                    "name": "ch0uf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Conversion Data Underflow Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Conversion Complete Interrupt Enable"
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Conversion Complete Interrupt Enable"
                }
            ],
            "id": "dac0.ien",
            "name": "ien",
            "offset": "0x10",
            "doc": "Interrupt Enable Register"
        },
        "dac0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1uf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 1 Data Underflow Interrupt Flag"
                },
                {
                    "name": "ch0uf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 0 Data Underflow Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 1 Conversion Complete Interrupt Flag"
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 0 Conversion Complete Interrupt Flag"
                }
            ],
            "id": "dac0.if",
            "name": "if",
            "offset": "0x14",
            "doc": "Interrupt Flag Register"
        },
        "dac0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1uf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Data Underflow Interrupt Flag Set"
                },
                {
                    "name": "ch0uf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Data Underflow Interrupt Flag Set"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Conversion Complete Interrupt Flag Set"
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Conversion Complete Interrupt Flag Set"
                }
            ],
            "id": "dac0.ifs",
            "name": "ifs",
            "offset": "0x18",
            "doc": "Interrupt Flag Set Register"
        },
        "dac0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1uf",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Data Underflow Interrupt Flag Clear"
                },
                {
                    "name": "ch0uf",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Data Underflow Interrupt Flag Clear"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Conversion Complete Interrupt Flag Clear"
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Conversion Complete Interrupt Flag Clear"
                }
            ],
            "id": "dac0.ifc",
            "name": "ifc",
            "offset": "0x1c",
            "doc": "Interrupt Flag Clear Register"
        },
        "dac0.ch0data": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Data"
                }
            ],
            "id": "dac0.ch0data",
            "name": "ch0data",
            "offset": "0x20",
            "doc": "Channel 0 Data Register"
        },
        "dac0.ch1data": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Data"
                }
            ],
            "id": "dac0.ch1data",
            "name": "ch1data",
            "offset": "0x24",
            "doc": "Channel 1 Data Register"
        },
        "dac0.combdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1data",
                    "lsb": 16,
                    "nbits": 12,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Data"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch0data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Data"
                }
            ],
            "id": "dac0.combdata",
            "name": "combdata",
            "offset": "0x28",
            "doc": "Combined Data Register"
        },
        "dac0.cal": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gain",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "64",
                    "doc": "Gain Calibration Value"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch1offset",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 1 Offset Calibration Value"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch0offset",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel 0 Offset Calibration Value"
                }
            ],
            "id": "dac0.cal",
            "name": "cal",
            "offset": "0x2c",
            "doc": "Calibration Register"
        },
        "dac0.biasprog": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "halfbias",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Half Bias Current"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "biasprog",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Bias Programming Value"
                }
            ],
            "id": "dac0.biasprog",
            "name": "biasprog",
            "offset": "0x30",
            "doc": "Bias Programming Register"
        },
        "gpio": {
            "type": "blk",
            "children": [
                "gpio.pa_ctrl",
                "gpio.pa_model",
                "gpio.pa_modeh",
                "gpio.pa_dout",
                "gpio.pa_doutset",
                "gpio.pa_doutclr",
                "gpio.pa_douttgl",
                "gpio.pa_din",
                "gpio.pa_pinlockn",
                "gpio.pb_ctrl",
                "gpio.pb_model",
                "gpio.pb_modeh",
                "gpio.pb_dout",
                "gpio.pb_doutset",
                "gpio.pb_doutclr",
                "gpio.pb_douttgl",
                "gpio.pb_din",
                "gpio.pb_pinlockn",
                "gpio.pc_ctrl",
                "gpio.pc_model",
                "gpio.pc_modeh",
                "gpio.pc_dout",
                "gpio.pc_doutset",
                "gpio.pc_doutclr",
                "gpio.pc_douttgl",
                "gpio.pc_din",
                "gpio.pc_pinlockn",
                "gpio.pd_ctrl",
                "gpio.pd_model",
                "gpio.pd_modeh",
                "gpio.pd_dout",
                "gpio.pd_doutset",
                "gpio.pd_doutclr",
                "gpio.pd_douttgl",
                "gpio.pd_din",
                "gpio.pd_pinlockn",
                "gpio.pe_ctrl",
                "gpio.pe_model",
                "gpio.pe_modeh",
                "gpio.pe_dout",
                "gpio.pe_doutset",
                "gpio.pe_doutclr",
                "gpio.pe_douttgl",
                "gpio.pe_din",
                "gpio.pe_pinlockn",
                "gpio.pf_ctrl",
                "gpio.pf_model",
                "gpio.pf_modeh",
                "gpio.pf_dout",
                "gpio.pf_doutset",
                "gpio.pf_doutclr",
                "gpio.pf_douttgl",
                "gpio.pf_din",
                "gpio.pf_pinlockn",
                "gpio.extipsell",
                "gpio.extipselh",
                "gpio.extirise",
                "gpio.extifall",
                "gpio.ien",
                "gpio.if",
                "gpio.ifs",
                "gpio.ifc",
                "gpio.route",
                "gpio.insense",
                "gpio.lock"
            ],
            "id": "gpio",
            "name": "gpio",
            "offset": "0x40006000",
            "doc": "GPIO"
        },
        "gpio.pa_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drivemode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Mode Select"
                }
            ],
            "id": "gpio.pa_ctrl",
            "name": "pa_ctrl",
            "offset": "0x0",
            "doc": "Port Control Register"
        },
        "gpio.pa_model": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 7 Mode"
                },
                {
                    "name": "mode6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 6 Mode"
                },
                {
                    "name": "mode5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 5 Mode"
                },
                {
                    "name": "mode4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 4 Mode"
                },
                {
                    "name": "mode3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 3 Mode"
                },
                {
                    "name": "mode2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 2 Mode"
                },
                {
                    "name": "mode1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 1 Mode"
                },
                {
                    "name": "mode0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 0 Mode"
                }
            ],
            "id": "gpio.pa_model",
            "name": "pa_model",
            "offset": "0x4",
            "doc": "Port Pin Mode Low Register"
        },
        "gpio.pa_modeh": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode15",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 15 Mode"
                },
                {
                    "name": "mode14",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 14 Mode"
                },
                {
                    "name": "mode13",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 13 Mode"
                },
                {
                    "name": "mode12",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 12 Mode"
                },
                {
                    "name": "mode11",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 11 Mode"
                },
                {
                    "name": "mode10",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 10 Mode"
                },
                {
                    "name": "mode9",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 9 Mode"
                },
                {
                    "name": "mode8",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 8 Mode"
                }
            ],
            "id": "gpio.pa_modeh",
            "name": "pa_modeh",
            "offset": "0x8",
            "doc": "Port Pin Mode High Register"
        },
        "gpio.pa_dout": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dout",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Out"
                }
            ],
            "id": "gpio.pa_dout",
            "name": "pa_dout",
            "offset": "0xc",
            "doc": "Port Data Out Register"
        },
        "gpio.pa_doutset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutset",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Set"
                }
            ],
            "id": "gpio.pa_doutset",
            "name": "pa_doutset",
            "offset": "0x10",
            "doc": "Port Data Out Set Register"
        },
        "gpio.pa_doutclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutclr",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Clear"
                }
            ],
            "id": "gpio.pa_doutclr",
            "name": "pa_doutclr",
            "offset": "0x14",
            "doc": "Port Data Out Clear Register"
        },
        "gpio.pa_douttgl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "douttgl",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Toggle"
                }
            ],
            "id": "gpio.pa_douttgl",
            "name": "pa_douttgl",
            "offset": "0x18",
            "doc": "Port Data Out Toggle Register"
        },
        "gpio.pa_din": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "din",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data In"
                }
            ],
            "id": "gpio.pa_din",
            "name": "pa_din",
            "offset": "0x1c",
            "doc": "Port Data In Register"
        },
        "gpio.pa_pinlockn": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pinlockn",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "Unlocked Pins"
                }
            ],
            "id": "gpio.pa_pinlockn",
            "name": "pa_pinlockn",
            "offset": "0x20",
            "doc": "Port Unlocked Pins Register"
        },
        "gpio.pb_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drivemode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Mode Select"
                }
            ],
            "id": "gpio.pb_ctrl",
            "name": "pb_ctrl",
            "offset": "0x24",
            "doc": "Port Control Register"
        },
        "gpio.pb_model": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 7 Mode"
                },
                {
                    "name": "mode6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 6 Mode"
                },
                {
                    "name": "mode5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 5 Mode"
                },
                {
                    "name": "mode4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 4 Mode"
                },
                {
                    "name": "mode3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 3 Mode"
                },
                {
                    "name": "mode2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 2 Mode"
                },
                {
                    "name": "mode1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 1 Mode"
                },
                {
                    "name": "mode0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 0 Mode"
                }
            ],
            "id": "gpio.pb_model",
            "name": "pb_model",
            "offset": "0x28",
            "doc": "Port Pin Mode Low Register"
        },
        "gpio.pb_modeh": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode15",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 15 Mode"
                },
                {
                    "name": "mode14",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 14 Mode"
                },
                {
                    "name": "mode13",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 13 Mode"
                },
                {
                    "name": "mode12",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 12 Mode"
                },
                {
                    "name": "mode11",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 11 Mode"
                },
                {
                    "name": "mode10",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 10 Mode"
                },
                {
                    "name": "mode9",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 9 Mode"
                },
                {
                    "name": "mode8",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 8 Mode"
                }
            ],
            "id": "gpio.pb_modeh",
            "name": "pb_modeh",
            "offset": "0x2c",
            "doc": "Port Pin Mode High Register"
        },
        "gpio.pb_dout": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dout",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Out"
                }
            ],
            "id": "gpio.pb_dout",
            "name": "pb_dout",
            "offset": "0x30",
            "doc": "Port Data Out Register"
        },
        "gpio.pb_doutset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutset",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Set"
                }
            ],
            "id": "gpio.pb_doutset",
            "name": "pb_doutset",
            "offset": "0x34",
            "doc": "Port Data Out Set Register"
        },
        "gpio.pb_doutclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutclr",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Clear"
                }
            ],
            "id": "gpio.pb_doutclr",
            "name": "pb_doutclr",
            "offset": "0x38",
            "doc": "Port Data Out Clear Register"
        },
        "gpio.pb_douttgl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "douttgl",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Toggle"
                }
            ],
            "id": "gpio.pb_douttgl",
            "name": "pb_douttgl",
            "offset": "0x3c",
            "doc": "Port Data Out Toggle Register"
        },
        "gpio.pb_din": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "din",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data In"
                }
            ],
            "id": "gpio.pb_din",
            "name": "pb_din",
            "offset": "0x40",
            "doc": "Port Data In Register"
        },
        "gpio.pb_pinlockn": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pinlockn",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "Unlocked Pins"
                }
            ],
            "id": "gpio.pb_pinlockn",
            "name": "pb_pinlockn",
            "offset": "0x44",
            "doc": "Port Unlocked Pins Register"
        },
        "gpio.pc_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drivemode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Mode Select"
                }
            ],
            "id": "gpio.pc_ctrl",
            "name": "pc_ctrl",
            "offset": "0x48",
            "doc": "Port Control Register"
        },
        "gpio.pc_model": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 7 Mode"
                },
                {
                    "name": "mode6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 6 Mode"
                },
                {
                    "name": "mode5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 5 Mode"
                },
                {
                    "name": "mode4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 4 Mode"
                },
                {
                    "name": "mode3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 3 Mode"
                },
                {
                    "name": "mode2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 2 Mode"
                },
                {
                    "name": "mode1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 1 Mode"
                },
                {
                    "name": "mode0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 0 Mode"
                }
            ],
            "id": "gpio.pc_model",
            "name": "pc_model",
            "offset": "0x4c",
            "doc": "Port Pin Mode Low Register"
        },
        "gpio.pc_modeh": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode15",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 15 Mode"
                },
                {
                    "name": "mode14",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 14 Mode"
                },
                {
                    "name": "mode13",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 13 Mode"
                },
                {
                    "name": "mode12",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 12 Mode"
                },
                {
                    "name": "mode11",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 11 Mode"
                },
                {
                    "name": "mode10",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 10 Mode"
                },
                {
                    "name": "mode9",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 9 Mode"
                },
                {
                    "name": "mode8",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 8 Mode"
                }
            ],
            "id": "gpio.pc_modeh",
            "name": "pc_modeh",
            "offset": "0x50",
            "doc": "Port Pin Mode High Register"
        },
        "gpio.pc_dout": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dout",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Out"
                }
            ],
            "id": "gpio.pc_dout",
            "name": "pc_dout",
            "offset": "0x54",
            "doc": "Port Data Out Register"
        },
        "gpio.pc_doutset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutset",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Set"
                }
            ],
            "id": "gpio.pc_doutset",
            "name": "pc_doutset",
            "offset": "0x58",
            "doc": "Port Data Out Set Register"
        },
        "gpio.pc_doutclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutclr",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Clear"
                }
            ],
            "id": "gpio.pc_doutclr",
            "name": "pc_doutclr",
            "offset": "0x5c",
            "doc": "Port Data Out Clear Register"
        },
        "gpio.pc_douttgl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "douttgl",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Toggle"
                }
            ],
            "id": "gpio.pc_douttgl",
            "name": "pc_douttgl",
            "offset": "0x60",
            "doc": "Port Data Out Toggle Register"
        },
        "gpio.pc_din": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "din",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data In"
                }
            ],
            "id": "gpio.pc_din",
            "name": "pc_din",
            "offset": "0x64",
            "doc": "Port Data In Register"
        },
        "gpio.pc_pinlockn": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pinlockn",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "Unlocked Pins"
                }
            ],
            "id": "gpio.pc_pinlockn",
            "name": "pc_pinlockn",
            "offset": "0x68",
            "doc": "Port Unlocked Pins Register"
        },
        "gpio.pd_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drivemode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Mode Select"
                }
            ],
            "id": "gpio.pd_ctrl",
            "name": "pd_ctrl",
            "offset": "0x6c",
            "doc": "Port Control Register"
        },
        "gpio.pd_model": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 7 Mode"
                },
                {
                    "name": "mode6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 6 Mode"
                },
                {
                    "name": "mode5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 5 Mode"
                },
                {
                    "name": "mode4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 4 Mode"
                },
                {
                    "name": "mode3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 3 Mode"
                },
                {
                    "name": "mode2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 2 Mode"
                },
                {
                    "name": "mode1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 1 Mode"
                },
                {
                    "name": "mode0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 0 Mode"
                }
            ],
            "id": "gpio.pd_model",
            "name": "pd_model",
            "offset": "0x70",
            "doc": "Port Pin Mode Low Register"
        },
        "gpio.pd_modeh": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode15",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 15 Mode"
                },
                {
                    "name": "mode14",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 14 Mode"
                },
                {
                    "name": "mode13",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 13 Mode"
                },
                {
                    "name": "mode12",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 12 Mode"
                },
                {
                    "name": "mode11",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 11 Mode"
                },
                {
                    "name": "mode10",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 10 Mode"
                },
                {
                    "name": "mode9",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 9 Mode"
                },
                {
                    "name": "mode8",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 8 Mode"
                }
            ],
            "id": "gpio.pd_modeh",
            "name": "pd_modeh",
            "offset": "0x74",
            "doc": "Port Pin Mode High Register"
        },
        "gpio.pd_dout": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dout",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Out"
                }
            ],
            "id": "gpio.pd_dout",
            "name": "pd_dout",
            "offset": "0x78",
            "doc": "Port Data Out Register"
        },
        "gpio.pd_doutset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutset",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Set"
                }
            ],
            "id": "gpio.pd_doutset",
            "name": "pd_doutset",
            "offset": "0x7c",
            "doc": "Port Data Out Set Register"
        },
        "gpio.pd_doutclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutclr",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Clear"
                }
            ],
            "id": "gpio.pd_doutclr",
            "name": "pd_doutclr",
            "offset": "0x80",
            "doc": "Port Data Out Clear Register"
        },
        "gpio.pd_douttgl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "douttgl",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Toggle"
                }
            ],
            "id": "gpio.pd_douttgl",
            "name": "pd_douttgl",
            "offset": "0x84",
            "doc": "Port Data Out Toggle Register"
        },
        "gpio.pd_din": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "din",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data In"
                }
            ],
            "id": "gpio.pd_din",
            "name": "pd_din",
            "offset": "0x88",
            "doc": "Port Data In Register"
        },
        "gpio.pd_pinlockn": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pinlockn",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "Unlocked Pins"
                }
            ],
            "id": "gpio.pd_pinlockn",
            "name": "pd_pinlockn",
            "offset": "0x8c",
            "doc": "Port Unlocked Pins Register"
        },
        "gpio.pe_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drivemode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Mode Select"
                }
            ],
            "id": "gpio.pe_ctrl",
            "name": "pe_ctrl",
            "offset": "0x90",
            "doc": "Port Control Register"
        },
        "gpio.pe_model": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 7 Mode"
                },
                {
                    "name": "mode6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 6 Mode"
                },
                {
                    "name": "mode5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 5 Mode"
                },
                {
                    "name": "mode4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 4 Mode"
                },
                {
                    "name": "mode3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 3 Mode"
                },
                {
                    "name": "mode2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 2 Mode"
                },
                {
                    "name": "mode1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 1 Mode"
                },
                {
                    "name": "mode0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 0 Mode"
                }
            ],
            "id": "gpio.pe_model",
            "name": "pe_model",
            "offset": "0x94",
            "doc": "Port Pin Mode Low Register"
        },
        "gpio.pe_modeh": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode15",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 15 Mode"
                },
                {
                    "name": "mode14",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 14 Mode"
                },
                {
                    "name": "mode13",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 13 Mode"
                },
                {
                    "name": "mode12",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 12 Mode"
                },
                {
                    "name": "mode11",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 11 Mode"
                },
                {
                    "name": "mode10",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 10 Mode"
                },
                {
                    "name": "mode9",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 9 Mode"
                },
                {
                    "name": "mode8",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 8 Mode"
                }
            ],
            "id": "gpio.pe_modeh",
            "name": "pe_modeh",
            "offset": "0x98",
            "doc": "Port Pin Mode High Register"
        },
        "gpio.pe_dout": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dout",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Out"
                }
            ],
            "id": "gpio.pe_dout",
            "name": "pe_dout",
            "offset": "0x9c",
            "doc": "Port Data Out Register"
        },
        "gpio.pe_doutset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutset",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Set"
                }
            ],
            "id": "gpio.pe_doutset",
            "name": "pe_doutset",
            "offset": "0xa0",
            "doc": "Port Data Out Set Register"
        },
        "gpio.pe_doutclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutclr",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Clear"
                }
            ],
            "id": "gpio.pe_doutclr",
            "name": "pe_doutclr",
            "offset": "0xa4",
            "doc": "Port Data Out Clear Register"
        },
        "gpio.pe_douttgl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "douttgl",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Toggle"
                }
            ],
            "id": "gpio.pe_douttgl",
            "name": "pe_douttgl",
            "offset": "0xa8",
            "doc": "Port Data Out Toggle Register"
        },
        "gpio.pe_din": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "din",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data In"
                }
            ],
            "id": "gpio.pe_din",
            "name": "pe_din",
            "offset": "0xac",
            "doc": "Port Data In Register"
        },
        "gpio.pe_pinlockn": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pinlockn",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "Unlocked Pins"
                }
            ],
            "id": "gpio.pe_pinlockn",
            "name": "pe_pinlockn",
            "offset": "0xb0",
            "doc": "Port Unlocked Pins Register"
        },
        "gpio.pf_ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drivemode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Mode Select"
                }
            ],
            "id": "gpio.pf_ctrl",
            "name": "pf_ctrl",
            "offset": "0xb4",
            "doc": "Port Control Register"
        },
        "gpio.pf_model": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 7 Mode"
                },
                {
                    "name": "mode6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 6 Mode"
                },
                {
                    "name": "mode5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 5 Mode"
                },
                {
                    "name": "mode4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 4 Mode"
                },
                {
                    "name": "mode3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 3 Mode"
                },
                {
                    "name": "mode2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 2 Mode"
                },
                {
                    "name": "mode1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 1 Mode"
                },
                {
                    "name": "mode0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 0 Mode"
                }
            ],
            "id": "gpio.pf_model",
            "name": "pf_model",
            "offset": "0xb8",
            "doc": "Port Pin Mode Low Register"
        },
        "gpio.pf_modeh": {
            "type": "reg",
            "fields": [
                {
                    "name": "mode15",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 15 Mode"
                },
                {
                    "name": "mode14",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 14 Mode"
                },
                {
                    "name": "mode13",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 13 Mode"
                },
                {
                    "name": "mode12",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 12 Mode"
                },
                {
                    "name": "mode11",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 11 Mode"
                },
                {
                    "name": "mode10",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 10 Mode"
                },
                {
                    "name": "mode9",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 9 Mode"
                },
                {
                    "name": "mode8",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pin 8 Mode"
                }
            ],
            "id": "gpio.pf_modeh",
            "name": "pf_modeh",
            "offset": "0xbc",
            "doc": "Port Pin Mode High Register"
        },
        "gpio.pf_dout": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dout",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Out"
                }
            ],
            "id": "gpio.pf_dout",
            "name": "pf_dout",
            "offset": "0xc0",
            "doc": "Port Data Out Register"
        },
        "gpio.pf_doutset": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutset",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Set"
                }
            ],
            "id": "gpio.pf_doutset",
            "name": "pf_doutset",
            "offset": "0xc4",
            "doc": "Port Data Out Set Register"
        },
        "gpio.pf_doutclr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doutclr",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Clear"
                }
            ],
            "id": "gpio.pf_doutclr",
            "name": "pf_doutclr",
            "offset": "0xc8",
            "doc": "Port Data Out Clear Register"
        },
        "gpio.pf_douttgl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "douttgl",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Out Toggle"
                }
            ],
            "id": "gpio.pf_douttgl",
            "name": "pf_douttgl",
            "offset": "0xcc",
            "doc": "Port Data Out Toggle Register"
        },
        "gpio.pf_din": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "din",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data In"
                }
            ],
            "id": "gpio.pf_din",
            "name": "pf_din",
            "offset": "0xd0",
            "doc": "Port Data In Register"
        },
        "gpio.pf_pinlockn": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pinlockn",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "65535",
                    "doc": "Unlocked Pins"
                }
            ],
            "id": "gpio.pf_pinlockn",
            "name": "pf_pinlockn",
            "offset": "0xd4",
            "doc": "Port Unlocked Pins Register"
        },
        "gpio.extipsell": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd7",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel7",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 7 Port Select"
                },
                {
                    "name": "rsvd6",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel6",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 6 Port Select"
                },
                {
                    "name": "rsvd5",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel5",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 5 Port Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel4",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 4 Port Select"
                },
                {
                    "name": "rsvd3",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel3",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 3 Port Select"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel2",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 2 Port Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel1",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 1 Port Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel0",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 0 Port Select"
                }
            ],
            "id": "gpio.extipsell",
            "name": "extipsell",
            "offset": "0x100",
            "doc": "External Interrupt Port Select Low Register"
        },
        "gpio.extipselh": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd7",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel15",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 15 Port Select"
                },
                {
                    "name": "rsvd6",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel14",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 14 Port Select"
                },
                {
                    "name": "rsvd5",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel13",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 13 Port Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel12",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 12 Port Select"
                },
                {
                    "name": "rsvd3",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel11",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 11 Port Select"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel10",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 10 Port Select"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel9",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 9 Port Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extipsel8",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt 8 Port Select"
                }
            ],
            "id": "gpio.extipselh",
            "name": "extipselh",
            "offset": "0x104",
            "doc": "External Interrupt Port Select High Register"
        },
        "gpio.extirise": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extirise",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt n Rising Edge Trigger Enable"
                }
            ],
            "id": "gpio.extirise",
            "name": "extirise",
            "offset": "0x108",
            "doc": "External Interrupt Rising Edge Trigger Register"
        },
        "gpio.extifall": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extifall",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt n Falling Edge Trigger Enable"
                }
            ],
            "id": "gpio.extifall",
            "name": "extifall",
            "offset": "0x10c",
            "doc": "External Interrupt Falling Edge Trigger Register"
        },
        "gpio.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Interrupt n Enable"
                }
            ],
            "id": "gpio.ien",
            "name": "ien",
            "offset": "0x110",
            "doc": "Interrupt Enable Register"
        },
        "gpio.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Interrupt Flag n"
                }
            ],
            "id": "gpio.if",
            "name": "if",
            "offset": "0x114",
            "doc": "Interrupt Flag Register"
        },
        "gpio.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Interrupt Flag n Set"
                }
            ],
            "id": "gpio.ifs",
            "name": "ifs",
            "offset": "0x118",
            "doc": "Interrupt Flag Set Register"
        },
        "gpio.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ext",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Interrupt Flag Clear"
                }
            ],
            "id": "gpio.ifc",
            "name": "ifc",
            "offset": "0x11c",
            "doc": "Interrupt Flag Clear Register"
        },
        "gpio.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swlocation",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swopen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Wire Viewer Output Pin Enable"
                },
                {
                    "name": "swdiopen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Serial Wire Data Pin Enable"
                },
                {
                    "name": "swclkpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Serial Wire Clock Pin Enable"
                }
            ],
            "id": "gpio.route",
            "name": "route",
            "offset": "0x120",
            "doc": "I/O Routing Register"
        },
        "gpio.insense": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "PRS Sense Enable"
                },
                {
                    "name": "int",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Interrupt Sense Enable"
                }
            ],
            "id": "gpio.insense",
            "name": "insense",
            "offset": "0x124",
            "doc": "Input Sense Register"
        },
        "gpio.lock": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lockkey",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Configuration Lock Key"
                }
            ],
            "id": "gpio.lock",
            "name": "lock",
            "offset": "0x128",
            "doc": "Configuration Lock Register"
        },
        "vcmp": {
            "type": "blk",
            "children": [
                "vcmp.ctrl",
                "vcmp.inputsel",
                "vcmp.status",
                "vcmp.ien",
                "vcmp.if",
                "vcmp.ifs",
                "vcmp.ifc"
            ],
            "id": "vcmp",
            "name": "vcmp",
            "offset": "0x40000000",
            "doc": "VCMP"
        },
        "vcmp.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd6",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "halfbias",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Half Bias Current"
                },
                {
                    "name": "rsvd5",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "biasprog",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "VCMP Bias Programming Value"
                },
                {
                    "name": "rsvd4",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ifall",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Falling Edge Interrupt Sense"
                },
                {
                    "name": "irise",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Rising Edge Interrupt Sense"
                },
                {
                    "name": "rsvd3",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmtime",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Warm-Up Time"
                },
                {
                    "name": "rsvd2",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hysten",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hysteresis Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "inactval",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inactive Value"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Voltage Supply Comparator Enable"
                }
            ],
            "id": "vcmp.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "vcmp.inputsel": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lpref",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Power Reference"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "triglevel",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger Level"
                }
            ],
            "id": "vcmp.inputsel",
            "name": "inputsel",
            "offset": "0x4",
            "doc": "Input Selection Register"
        },
        "vcmp.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vcmpout",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Voltage Supply Comparator Output"
                },
                {
                    "name": "vcmpact",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Voltage Supply Comparator Active"
                }
            ],
            "id": "vcmp.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "vcmp.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Enable"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Edge Trigger Interrupt Enable"
                }
            ],
            "id": "vcmp.ien",
            "name": "ien",
            "offset": "0xc",
            "doc": "Interrupt Enable Register"
        },
        "vcmp.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag"
                }
            ],
            "id": "vcmp.if",
            "name": "if",
            "offset": "0x10",
            "doc": "Interrupt Flag Register"
        },
        "vcmp.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag Set"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag Set"
                }
            ],
            "id": "vcmp.ifs",
            "name": "ifs",
            "offset": "0x14",
            "doc": "Interrupt Flag Set Register"
        },
        "vcmp.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmup",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Warm-up Interrupt Flag Clear"
                },
                {
                    "name": "edge",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Triggered Interrupt Flag Clear"
                }
            ],
            "id": "vcmp.ifc",
            "name": "ifc",
            "offset": "0x18",
            "doc": "Interrupt Flag Clear Register"
        },
        "adc0": {
            "type": "blk",
            "children": [
                "adc0.ctrl",
                "adc0.cmd",
                "adc0.status",
                "adc0.singlectrl",
                "adc0.scanctrl",
                "adc0.ien",
                "adc0.if",
                "adc0.ifs",
                "adc0.ifc",
                "adc0.singledata",
                "adc0.scandata",
                "adc0.singledatap",
                "adc0.scandatap",
                "adc0.cal",
                "adc0.biasprog"
            ],
            "id": "adc0",
            "name": "adc0",
            "offset": "0x40002000",
            "doc": "ADC0"
        },
        "adc0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovsrsel",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oversample Rate Select"
                },
                {
                    "name": "rsvd3",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timebase",
                    "lsb": 16,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "31",
                    "doc": "Time Base"
                },
                {
                    "name": "rsvd2",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "presc",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescaler Setting"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lpfmode",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Pass Filter Mode"
                },
                {
                    "name": "tailgate",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Conversion Tailgating"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warmupmode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Warm-up Mode"
                }
            ],
            "id": "adc0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "adc0.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scanstop",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Scan Sequence Stop"
                },
                {
                    "name": "scanstart",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Scan Sequence Start"
                },
                {
                    "name": "singlestop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Single Conversion Stop"
                },
                {
                    "name": "singlestart",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Single Conversion Start"
                }
            ],
            "id": "adc0.cmd",
            "name": "cmd",
            "offset": "0x4",
            "doc": "Command Register"
        },
        "adc0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scandatasrc",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan Data Source"
                },
                {
                    "name": "rsvd3",
                    "lsb": 18,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scandv",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan Data Valid"
                },
                {
                    "name": "singledv",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Single Sample Data Valid"
                },
                {
                    "name": "rsvd2",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "warm",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "ADC Warmed Up"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scanrefwarm",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan Reference Warmed Up"
                },
                {
                    "name": "singlerefwarm",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Single Reference Warmed Up"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scanact",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan Conversion Active"
                },
                {
                    "name": "singleact",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Single Conversion Active"
                }
            ],
            "id": "adc0.status",
            "name": "status",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "adc0.singlectrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample PRS Trigger Select"
                },
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prsen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample PRS Trigger Enable"
                },
                {
                    "name": "at",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample Acquisition Time"
                },
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ref",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample Reference Selection"
                },
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "inputsel",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample Input Selection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "res",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample Resolution Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adj",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample Result Adjustment"
                },
                {
                    "name": "diff",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample Differential Mode"
                },
                {
                    "name": "rep",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Sample Repetitive Mode"
                }
            ],
            "id": "adc0.singlectrl",
            "name": "singlectrl",
            "offset": "0xc",
            "doc": "Single Sample Control Register"
        },
        "adc0.scanctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prssel",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sequence PRS Trigger Select"
                },
                {
                    "name": "rsvd3",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prsen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sequence PRS Trigger Enable"
                },
                {
                    "name": "at",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sample Acquisition Time"
                },
                {
                    "name": "rsvd2",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ref",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sequence Reference Selection"
                },
                {
                    "name": "inputmask",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sequence Input Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "res",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sequence Resolution Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "adj",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sequence Result Adjustment"
                },
                {
                    "name": "diff",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sequence Differential Mode"
                },
                {
                    "name": "rep",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Sequence Repetitive Mode"
                }
            ],
            "id": "adc0.scanctrl",
            "name": "scanctrl",
            "offset": "0x10",
            "doc": "Scan Control Register"
        },
        "adc0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scanof",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Result Overflow Interrupt Enable"
                },
                {
                    "name": "singleof",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Result Overflow Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scan",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Conversion Complete Interrupt Enable"
                },
                {
                    "name": "single",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Conversion Complete Interrupt Enable"
                }
            ],
            "id": "adc0.ien",
            "name": "ien",
            "offset": "0x14",
            "doc": "Interrupt Enable Register"
        },
        "adc0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scanof",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan Result Overflow Interrupt Flag"
                },
                {
                    "name": "singleof",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Single Result Overflow Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scan",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan Conversion Complete Interrupt Flag"
                },
                {
                    "name": "single",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Single Conversion Complete Interrupt Flag"
                }
            ],
            "id": "adc0.if",
            "name": "if",
            "offset": "0x18",
            "doc": "Interrupt Flag Register"
        },
        "adc0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scanof",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Scan Result Overflow Interrupt Flag Set"
                },
                {
                    "name": "singleof",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Single Result Overflow Interrupt Flag Set"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scan",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Scan Conversion Complete Interrupt Flag Set"
                },
                {
                    "name": "single",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Single Conversion Complete Interrupt Flag Set"
                }
            ],
            "id": "adc0.ifs",
            "name": "ifs",
            "offset": "0x1c",
            "doc": "Interrupt Flag Set Register"
        },
        "adc0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scanof",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Scan Result Overflow Interrupt Flag Clear"
                },
                {
                    "name": "singleof",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Single Result Overflow Interrupt Flag Clear"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scan",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Scan Conversion Complete Interrupt Flag Clear"
                },
                {
                    "name": "single",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Single Conversion Complete Interrupt Flag Clear"
                }
            ],
            "id": "adc0.ifc",
            "name": "ifc",
            "offset": "0x20",
            "doc": "Interrupt Flag Clear Register"
        },
        "adc0.singledata": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Single Conversion Result Data"
                }
            ],
            "id": "adc0.singledata",
            "name": "singledata",
            "offset": "0x24",
            "doc": "Single Conversion Result Data"
        },
        "adc0.scandata": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan Conversion Result Data"
                }
            ],
            "id": "adc0.scandata",
            "name": "scandata",
            "offset": "0x28",
            "doc": "Scan Conversion Result Data"
        },
        "adc0.singledatap": {
            "type": "reg",
            "fields": [
                {
                    "name": "datap",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Single Conversion Result Data Peek"
                }
            ],
            "id": "adc0.singledatap",
            "name": "singledatap",
            "offset": "0x2c",
            "doc": "Single Conversion Result Data Peek Register"
        },
        "adc0.scandatap": {
            "type": "reg",
            "fields": [
                {
                    "name": "datap",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scan Conversion Result Data Peek"
                }
            ],
            "id": "adc0.scandatap",
            "name": "scandatap",
            "offset": "0x30",
            "doc": "Scan Sequence Result Data Peek Register"
        },
        "adc0.cal": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scangain",
                    "lsb": 24,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "63",
                    "doc": "Scan Mode Gain Calibration Value"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scanoffset",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Scan Mode Offset Calibration Value"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "singlegain",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "63",
                    "doc": "Single Mode Gain Calibration Value"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "singleoffset",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Single Mode Offset Calibration Value"
                }
            ],
            "id": "adc0.cal",
            "name": "cal",
            "offset": "0x34",
            "doc": "Calibration Register"
        },
        "adc0.biasprog": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compbias",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Comparator Bias Value"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "halfbias",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Half Bias Current"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "biasprog",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Bias Programming Value"
                }
            ],
            "id": "adc0.biasprog",
            "name": "biasprog",
            "offset": "0x3c",
            "doc": "Bias Programming Register"
        },
        "i2c0": {
            "type": "blk",
            "children": [
                "i2c0.ctrl",
                "i2c0.cmd",
                "i2c0.state",
                "i2c0.status",
                "i2c0.clkdiv",
                "i2c0.saddr",
                "i2c0.saddrmask",
                "i2c0.rxdata",
                "i2c0.rxdatap",
                "i2c0.txdata",
                "i2c0.if",
                "i2c0.ifs",
                "i2c0.ifc",
                "i2c0.ien",
                "i2c0.route"
            ],
            "id": "i2c0",
            "name": "i2c0",
            "offset": "0x4000a000",
            "doc": "I2C0"
        },
        "i2c0.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clto",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Low Timeout"
                },
                {
                    "name": "gibito",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Go Idle on Bus Idle Timeout "
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bito",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Idle Timeout"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clhr",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Low High Ratio"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gcamen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "General Call Address Match Enable"
                },
                {
                    "name": "arbdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Arbitration Disable"
                },
                {
                    "name": "autosn",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic STOP on NACK"
                },
                {
                    "name": "autose",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic STOP when Empty"
                },
                {
                    "name": "autoack",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Acknowledge"
                },
                {
                    "name": "slave",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Addressable as Slave"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I2C Enable"
                }
            ],
            "id": "i2c0.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "i2c0.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clearpc",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Pending Commands"
                },
                {
                    "name": "cleartx",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear TX"
                },
                {
                    "name": "abort",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Abort transmission"
                },
                {
                    "name": "cont",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Continue transmission"
                },
                {
                    "name": "nack",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send NACK"
                },
                {
                    "name": "ack",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send ACK"
                },
                {
                    "name": "stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send stop condition"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send start condition"
                }
            ],
            "id": "i2c0.cmd",
            "name": "cmd",
            "offset": "0x4",
            "doc": "Command Register"
        },
        "i2c0.state": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "state",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmission State"
                },
                {
                    "name": "bushold",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus Held"
                },
                {
                    "name": "nacked",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Nack Received"
                },
                {
                    "name": "transmitter",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter"
                },
                {
                    "name": "master",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Master"
                },
                {
                    "name": "busy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Bus Busy"
                }
            ],
            "id": "i2c0.state",
            "name": "state",
            "offset": "0x8",
            "doc": "State Register"
        },
        "i2c0.status": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatav",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Valid"
                },
                {
                    "name": "txbl",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "TX Buffer Level"
                },
                {
                    "name": "txc",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TX Complete"
                },
                {
                    "name": "pabort",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pending abort"
                },
                {
                    "name": "pcont",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pending continue"
                },
                {
                    "name": "pnack",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pending NACK"
                },
                {
                    "name": "pack",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pending ACK"
                },
                {
                    "name": "pstop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pending STOP"
                },
                {
                    "name": "pstart",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pending START"
                }
            ],
            "id": "i2c0.status",
            "name": "status",
            "offset": "0xc",
            "doc": "Status Register"
        },
        "i2c0.clkdiv": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                }
            ],
            "id": "i2c0.clkdiv",
            "name": "clkdiv",
            "offset": "0x10",
            "doc": "Clock Division Register"
        },
        "i2c0.saddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "addr",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave address"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "i2c0.saddr",
            "name": "saddr",
            "offset": "0x14",
            "doc": "Slave Address Register"
        },
        "i2c0.saddrmask": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mask",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave Address Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "i2c0.saddrmask",
            "name": "saddrmask",
            "offset": "0x18",
            "doc": "Slave Address Mask Register"
        },
        "i2c0.rxdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data"
                }
            ],
            "id": "i2c0.rxdata",
            "name": "rxdata",
            "offset": "0x1c",
            "doc": "Receive Buffer Data Register"
        },
        "i2c0.rxdatap": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdatap",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RX Data Peek"
                }
            ],
            "id": "i2c0.rxdatap",
            "name": "rxdatap",
            "offset": "0x20",
            "doc": "Receive Buffer Data Peek Register"
        },
        "i2c0.txdata": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TX Data"
                }
            ],
            "id": "i2c0.txdata",
            "name": "txdata",
            "offset": "0x24",
            "doc": "Transmit Buffer Data Register"
        },
        "i2c0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sstop",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slave STOP condition Interrupt Flag"
                },
                {
                    "name": "clto",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Low Timeout Interrupt Flag"
                },
                {
                    "name": "bito",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus Idle Timeout Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Buffer Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "bushold",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus Held Interrupt Flag"
                },
                {
                    "name": "buserr",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Bus Error Interrupt Flag"
                },
                {
                    "name": "arblost",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Arbitration Lost Interrupt Flag"
                },
                {
                    "name": "mstop",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Master STOP Condition Interrupt Flag"
                },
                {
                    "name": "nack",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Not Acknowledge Received Interrupt Flag"
                },
                {
                    "name": "ack",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Acknowledge Received Interrupt Flag"
                },
                {
                    "name": "rxdatav",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Valid Interrupt Flag"
                },
                {
                    "name": "txbl",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit Buffer Level Interrupt Flag"
                },
                {
                    "name": "txc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transfer Completed Interrupt Flag"
                },
                {
                    "name": "addr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Address Interrupt Flag"
                },
                {
                    "name": "rstart",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Repeated START condition Interrupt Flag"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "START condition Interrupt Flag"
                }
            ],
            "id": "i2c0.if",
            "name": "if",
            "offset": "0x28",
            "doc": "Interrupt Flag Register"
        },
        "i2c0.ifs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sstop",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set SSTOP Interrupt Flag"
                },
                {
                    "name": "clto",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Clock Low Interrupt Flag"
                },
                {
                    "name": "bito",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Bus Idle Timeout Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Receive Buffer Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Transmit Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "bushold",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Bus Held Interrupt Flag"
                },
                {
                    "name": "buserr",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Bus Error Interrupt Flag"
                },
                {
                    "name": "arblost",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Arbitration Lost Interrupt Flag"
                },
                {
                    "name": "mstop",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set MSTOP Interrupt Flag"
                },
                {
                    "name": "nack",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Not Acknowledge Received Interrupt Flag"
                },
                {
                    "name": "ack",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Acknowledge Received Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Transfer Completed Interrupt Flag"
                },
                {
                    "name": "addr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Address Interrupt Flag"
                },
                {
                    "name": "rstart",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Repeated START Interrupt Flag"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set START Interrupt Flag"
                }
            ],
            "id": "i2c0.ifs",
            "name": "ifs",
            "offset": "0x2c",
            "doc": "Interrupt Flag Set Register"
        },
        "i2c0.ifc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sstop",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear SSTOP Interrupt Flag"
                },
                {
                    "name": "clto",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Clock Low Interrupt Flag"
                },
                {
                    "name": "bito",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Bus Idle Timeout Interrupt Flag"
                },
                {
                    "name": "rxuf",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Receive Buffer Underflow Interrupt Flag"
                },
                {
                    "name": "txof",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Transmit Buffer Overflow Interrupt Flag"
                },
                {
                    "name": "bushold",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Bus Held Interrupt Flag"
                },
                {
                    "name": "buserr",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Bus Error Interrupt Flag"
                },
                {
                    "name": "arblost",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Arbitration Lost Interrupt Flag"
                },
                {
                    "name": "mstop",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear MSTOP Interrupt Flag"
                },
                {
                    "name": "nack",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Not Acknowledge Received Interrupt Flag"
                },
                {
                    "name": "ack",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Acknowledge Received Interrupt Flag"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Transfer Completed Interrupt Flag"
                },
                {
                    "name": "addr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Address Interrupt Flag"
                },
                {
                    "name": "rstart",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Repeated START Interrupt Flag"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear START Interrupt Flag"
                }
            ],
            "id": "i2c0.ifc",
            "name": "ifc",
            "offset": "0x30",
            "doc": "Interrupt Flag Clear Register"
        },
        "i2c0.ien": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sstop",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SSTOP Interrupt Enable"
                },
                {
                    "name": "clto",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Low Interrupt Enable"
                },
                {
                    "name": "bito",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Idle Timeout Interrupt Enable"
                },
                {
                    "name": "rxuf",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Buffer Underflow Interrupt Enable"
                },
                {
                    "name": "txof",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Buffer Overflow Interrupt Enable"
                },
                {
                    "name": "bushold",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Held Interrupt Enable"
                },
                {
                    "name": "buserr",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Error Interrupt Enable"
                },
                {
                    "name": "arblost",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Arbitration Lost Interrupt Enable"
                },
                {
                    "name": "mstop",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MSTOP Interrupt Enable"
                },
                {
                    "name": "nack",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Not Acknowledge Received Interrupt Enable"
                },
                {
                    "name": "ack",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Acknowledge Received Interrupt Enable"
                },
                {
                    "name": "rxdatav",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Valid Interrupt Enable"
                },
                {
                    "name": "txbl",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Buffer level Interrupt Enable"
                },
                {
                    "name": "txc",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Completed Interrupt Enable"
                },
                {
                    "name": "addr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Address Interrupt Enable"
                },
                {
                    "name": "rstart",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Repeated START condition Interrupt Enable"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "START Condition Interrupt Enable"
                }
            ],
            "id": "i2c0.ien",
            "name": "ien",
            "offset": "0x34",
            "doc": "Interrupt Enable Register"
        },
        "i2c0.route": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "location",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "I/O Location"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sclpen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SCL Pin Enable"
                },
                {
                    "name": "sdapen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SDA Pin Enable"
                }
            ],
            "id": "i2c0.route",
            "name": "route",
            "offset": "0x38",
            "doc": "I/O Routing Register"
        },
        "wdog": {
            "type": "blk",
            "children": [
                "wdog.ctrl",
                "wdog.cmd",
                "wdog.syncbusy"
            ],
            "id": "wdog",
            "name": "wdog",
            "offset": "0x40088000",
            "doc": "WDOG"
        },
        "wdog.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clksel",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Watchdog Clock Select"
                },
                {
                    "name": "persel",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "15",
                    "doc": "Watchdog Timeout Period Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swoscblock",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Oscillator Disable Block"
                },
                {
                    "name": "em4block",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Energy Mode 4 Block"
                },
                {
                    "name": "lock",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Configuration lock"
                },
                {
                    "name": "em3run",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Energy Mode 3 Run Enable"
                },
                {
                    "name": "em2run",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Energy Mode 2 Run Enable"
                },
                {
                    "name": "debugrun",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Debug Mode Run Enable"
                },
                {
                    "name": "en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Watchdog Timer Enable"
                }
            ],
            "id": "wdog.ctrl",
            "name": "ctrl",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "wdog.cmd": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clear",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Watchdog Timer Clear"
                }
            ],
            "id": "wdog.cmd",
            "name": "cmd",
            "offset": "0x4",
            "doc": "Command Register"
        },
        "wdog.syncbusy": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmd",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CMD Register Busy"
                },
                {
                    "name": "ctrl",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CTRL Register Busy"
                }
            ],
            "id": "wdog.syncbusy",
            "name": "syncbusy",
            "offset": "0x8",
            "doc": "Synchronization Busy Register"
        }
    }
}