CxlResult:/home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/sync_ip/.cxl.verilog.sync_ip.sync_ip.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = sync_ip ,
	SourcePath = /ihpusr/xilinx/vivado20191/Vivado/2019.1/data ,
	Simulator = xcelium ,
	SimulatorVersion = 22.03-s002 ,
	CompiledLibrary = sync_ip ,
	CompiledPath = /home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/sync_ip ,
	Timestamp = Mon Jul 29 15:17:54 2024 ,
	Time = 1722259073 ,
	Language = verilog ,
	XilinxVersion = 2019.1 ,
	LogFile = /home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/sync_ip/.cxl.verilog.sync_ip.sync_ip.lin64.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 1 ,
	Error = /ihp/ihpusr/cadence/xcelium/22.03/tools.lnx86/inca/bin/xmvlog -MESSAGES -NOLOG -CDSLIB cds.lib -HDLVAR hdl.var -64bit +incdir+/home/miglioranza/.cxl.ip/incl -work sync_ip -f /home/miglioranza/Scrambler_32bits/Scrambler_32bits.cache/compile_simlib/xcelium/sync_ip/.cxl.verilog.sync_ip.sync_ip.lin64.cmf ,
