# N-Bit Round Rubin Arbiter

## Design Schematic N=32
Verilog source code [NBitRoundRubinArbiter.sv](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/RTL_src/NBitRoundRubinArbiter.sv)

![alt text](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Figures/NBitRoundRubinArbiter_schematic.JPG)

## Simulation Waveform N=5 & N=8
SystemVerilog Simulation source code [NBitRoundRubinArbiter_tb.sv](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Sim_src/NBitRoundRubinArbiter_tb.sv)

### N=8 Acknowledge always on
![alt text](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Figures/8BitRoundRubin_Ack_waveform.JPG)

### N=5 Acknowledge active every 3 cycles
![alt text](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Figures/5BitRoundRubin_waveform.JPG)


# N-Bit Counter Clockwise Shift Ring

## Design Schematic N=32
Verilog source code [NBitCcShiftRing.sv](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/RTL_src/NBitCcShiftRing.sv)

![alt text](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Figures/32BitCcShiftRing_schematic.JPG)

## Simulation Waveform N=8
SystemVerilog Simulation source code [NBitCcShiftRing_tb.sv](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Sim_src/NBitCcShiftRing_tb.sv)

![alt text](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Figures/8BitCcShiftRing_waveform.JPG)


# N-Bit LSB Priority Encoder N=32

## Design Schematic N=32
Verilog source code [NBitLsbPriorityEncoder.sv](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/RTL_src/NBitLsbPriorityEncoder.sv)

## Simulation Waveform N=8
SystemVerilog Simulation source code [NBitLsbPriorityEncoder_tb.sv](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Sim_src/NBitLsbPriorityEncoder_tb.sv)

![alt text](https://github.com/ChrisShakkour/Logic-Design-Building-Blocks/blob/main/N-Bit%20Round%20Rubin%20Arbiter/Figures/3BitLsbPriorityEncoder_waveform.JPG)




