INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol opened at Wed May 25 16:30:58 CST 2022
Execute     ap_set_clock -name default -period 60 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 60ns.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 1.73 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.87 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.9 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute     create_platform xcu50-fsvh2104-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 60 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 60 -name default 
Execute   source ./normalRNG.prj/sol/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file 'Rayleigh.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Rayleigh.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang Rayleigh.cpp -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/ext/dcmt/dcmt/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.cpp.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.cpp.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.53 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:956:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:957:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:967:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:968:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/.systemc_flag -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.77 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/all.directive.json -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.64 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 6.86 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 7.51 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.55 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/ext/dcmt/dcmt/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.75 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1070:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1079:41)
WARNING: [HLS 207-5287] unused parameter 'data' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1086:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1100:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1110:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1110:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1118:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1118:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1401:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1410:41)
WARNING: [HLS 207-5287] unused parameter 'data' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1417:34)
WARNING: [HLS 207-5287] unused parameter 'A' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:34)
WARNING: [HLS 207-5287] unused parameter 'B' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:49)
WARNING: [HLS 207-5287] unused parameter 'C' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1441:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1450:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1450:39)
INFO: [HLS 200-10] Analyzing design file 'QRD.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling QRD.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang QRD.cpp -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.cpp.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.cpp.clang.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.26 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/.systemc_flag -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.04 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/all.directive.json -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.63 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 2 sec.
Command       clang_tidy done; 2.13 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.29 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.29 sec.
INFO: [HLS 200-10] Analyzing design file 'Modulation.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Modulation.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang Modulation.cpp -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/ext/dcmt/dcmt/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.cpp.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.cpp.clang.err.log 
Command       ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.54 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:956:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:957:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:967:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:968:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/.systemc_flag -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/all.directive.json -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.5 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 6.96 sec.
Command       clang_tidy done; 7.59 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.53 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/ext/dcmt/dcmt/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.44 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1070:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1079:41)
WARNING: [HLS 207-5287] unused parameter 'data' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1086:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1100:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1110:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1110:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1118:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1118:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1401:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1410:41)
WARNING: [HLS 207-5287] unused parameter 'data' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1417:34)
WARNING: [HLS 207-5287] unused parameter 'A' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:34)
WARNING: [HLS 207-5287] unused parameter 'B' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:49)
WARNING: [HLS 207-5287] unused parameter 'C' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1441:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1450:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1450:39)
INFO: [HLS 200-10] Analyzing design file 'AWGN.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling AWGN.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang AWGN.cpp -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/ext/dcmt/dcmt/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.cpp.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.cpp.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top TOP -name=TOP 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/clang.err.log 
Command       ap_eval done; 3.56 sec.
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:72:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:83:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:94:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/utils.hpp:105:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:106:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:123:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:134:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:141:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:148:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:155:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:183:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:189:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:203:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:228:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:360:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:363:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:366:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:370:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:373:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:379:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:448:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:452:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:454:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:471:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:473:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:489:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:491:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:493:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:495:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:497:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:499:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:501:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:503:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:505:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:507:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:510:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:516:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:518:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:520:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:522:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:524:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:526:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:529:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:531:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:534:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:536:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:956:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:957:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:967:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:968:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/.systemc_flag -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/all.directive.json -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 3.61 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 6.9 sec.
Command       clang_tidy done; 7.53 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 3.54 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include -I/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/ext/dcmt/dcmt/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.pp.0.cpp.clang.err.log 
Command       ap_eval done; 3.47 sec.
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1070:31)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1079:41)
WARNING: [HLS 207-5287] unused parameter 'data' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1086:34)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1100:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1110:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1110:39)
WARNING: [HLS 207-5287] unused parameter 'gaussR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1118:25)
WARNING: [HLS 207-5287] unused parameter 'gaussL' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1118:40)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1401:30)
WARNING: [HLS 207-5287] unused parameter 'seed' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1410:41)
WARNING: [HLS 207-5287] unused parameter 'data' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1417:34)
WARNING: [HLS 207-5287] unused parameter 'A' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:34)
WARNING: [HLS 207-5287] unused parameter 'B' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:49)
WARNING: [HLS 207-5287] unused parameter 'C' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1426:64)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1441:22)
WARNING: [HLS 207-5287] unused parameter 'uniformR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1450:22)
WARNING: [HLS 207-5287] unused parameter 'gaussianR' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1450:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 97.43 seconds. CPU system time: 6.25 seconds. Elapsed time: 106.78 seconds; current allocated memory: 328.164 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc -args  "/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.g.bc" "/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.g.bc" "/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.g.bc" "/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.g.bc /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.g.bc /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Modulation.g.bc /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.g.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.1.lower.bc > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.2.m1.bc > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.14 sec.
Execute       run_link_or_opt -opt -out /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TOP -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TOP -reflow-float-conversion -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.88 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.88 sec.
Execute       run_link_or_opt -out /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.4.m2.bc > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TOP 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=TOP -mllvm -hls-db-dir -mllvm /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 4.23 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'log_reduce::log(double)' into 'hls::log(double)' (/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/logdouble.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:457:13)
INFO: [HLS 214-131] Inlining function 'hls::log(double)' into 'double xf::fintech::inverseCumulativeNormalAcklam<double>(double)' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:453:7)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937::next()' into 'xf::fintech::MT19937IcnRng<double>::next()' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1160:34)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'Rayleigh' (Rayleigh.cpp:30:38)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'Rayleigh' (Rayleigh.cpp:31:38)
INFO: [HLS 214-131] Inlining function 'xf::fintech::MT19937IcnRng<double>::next()' into 'AWGN' (AWGN.cpp:19:27)
INFO: [HLS 214-178] Inlining function 'xf::fintech::MT19937IcnRng<double>::seedInitialization(ap_uint<32>)' into 'Rayleigh' (Rayleigh.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'xf::fintech::MT19937IcnRng<double>::seedInitialization(ap_uint<32>)' into 'AWGN' (AWGN.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'matrix_mult(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8], ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'TOP(ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [8])' (QRD.cpp:446:0)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (QRD.cpp:127:12)
INFO: [HLS 214-248] Applying array_partition to 'R_I': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (QRD.cpp:256:12)
INFO: [HLS 214-248] Applying array_partition to 'x_guess': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (QRD.cpp:340:6)
INFO: [HLS 214-248] Applying array_partition to 'HH': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (QRD.cpp:478:12)
INFO: [HLS 214-248] Applying array_partition to '1': Complete partitioning on dimension 1. (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'Y_7' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'Y_6' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'Y_5' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'Y_4' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'Y_3' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'Y_2' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'Y_1' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'Y_0' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'out' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'xxi' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-241] Aggregating bram variable 'xxr' with compact=bit mode in 16-bits (QRD.cpp:446:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.55 seconds. CPU system time: 0.69 seconds. Elapsed time: 16.93 seconds; current allocated memory: 328.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 328.164 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top TOP -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.0.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.02 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.16 seconds; current allocated memory: 392.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.1.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.3 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.2.prechk.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:950: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.43 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.55 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.74 seconds; current allocated memory: 464.164 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.g.1.bc to /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.o.1.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (QRD.cpp:86) in function 'CORDIC_V' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_2' (QRD.cpp:25) in function 'CORDIC_R' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (Rayleigh.cpp:23) in function 'Rayleigh' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_4' (Rayleigh.cpp:23) in function 'Rayleigh' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_6' (Rayleigh.cpp:23) in function 'Rayleigh' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_01' (QRD.cpp:130) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_6' (QRD.cpp:130) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_268_8' (QRD.cpp:130) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_317_10' (QRD.cpp:266) in function 'QRD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_1' (QRD.cpp:336) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_364_3' (QRD.cpp:336) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_5' (QRD.cpp:343) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_392_7' (QRD.cpp:392) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_410_9' (QRD.cpp:336) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_420_10' (QRD.cpp:336) in function 'KBEST' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (AWGN.cpp:17) in function 'AWGN' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_461_1' (QRD.cpp:448) in function 'TOP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_483_3' (QRD.cpp:448) in function 'TOP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_488_4' (QRD.cpp:448) in function 'TOP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_493_6' (QRD.cpp:448) in function 'TOP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_433_1' (QRD.cpp:430) in function 'TOP' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_433_1' (QRD.cpp:430) in function 'TOP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_392_7' (QRD.cpp:392) in function 'KBEST' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_01' (QRD.cpp:130) in function 'QRD' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_317_10' (QRD.cpp:266) in function 'QRD' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_69_6' (Rayleigh.cpp:23) in function 'Rayleigh' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_435_2' (QRD.cpp:432) in function 'TOP' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_398_8' (QRD.cpp:398) in function 'KBEST' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_241_5' (QRD.cpp:130) in function 'QRD' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_318_11' (QRD.cpp:266) in function 'QRD' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_7' (Rayleigh.cpp:23) in function 'Rayleigh' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 'xr' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'xi' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'PED.V' (QRD.cpp:339) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'xr' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'xi' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PED.V' (QRD.cpp:339) in dimension 1 completely.
Command         transform done; 4.94 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.o.1.tmp.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:409:43) to (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:543:5) in function 'xf::fintech::inverseCumulativeNormalAcklam<double>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:448:6) in function 'TOP'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:448:9) to (QRD.cpp:484:12) in function 'TOP'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:448:6) in function 'TOP'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:448:9) in function 'TOP'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Rayleigh.cpp:23:11) in function 'Rayleigh'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:130:6) in function 'QRD'... converting 254 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:130:6) in function 'QRD'... converting 281 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:130:6) in function 'QRD'... converting 137 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:130:6) in function 'QRD'... converting 56 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:162:12) to (QRD.cpp:180:30) in function 'QRD'... converting 172 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:189:12) to (QRD.cpp:214:30) in function 'QRD'... converting 235 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:221:12) to (QRD.cpp:240:2) in function 'QRD'... converting 73 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (QRD.cpp:396:16) in function 'KBEST'... converting 56 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (QRD.cpp:364:21) in function 'KBEST'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CORDIC_V'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (QRD.cpp:91:32) in function 'CORDIC_V'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (QRD.cpp:113:5) in function 'CORDIC_V'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'CORDIC_R'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (QRD.cpp:29:32) in function 'CORDIC_R'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (QRD.cpp:52:5) in function 'CORDIC_R'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:709:20) in function 'AWGN'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xf::fintech::inverseCumulativeNormalAcklam<double>' into 'Rayleigh' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::fintech::inverseCumulativeNormalAcklam<double>' into 'AWGN' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) automatically.
Command         transform done; 2.35 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.68 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.34 seconds; current allocated memory: 592.164 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.o.2.bc -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_482_2' (QRD.cpp:448:6) in function 'TOP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_492_5' (QRD.cpp:448:6) in function 'TOP'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_1' (Rayleigh.cpp:23:9) in function 'Rayleigh'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_3' (Rayleigh.cpp:23:9) in function 'Rayleigh'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_02' (QRD.cpp:130:6) in function 'QRD'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_267_7' (QRD.cpp:130:6) in function 'QRD' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_316_9' (QRD.cpp:266:12) in function 'QRD'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_371_4' in function 'KBEST' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_391_6' (QRD.cpp:391:30) in function 'KBEST'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_352_2' in function 'KBEST' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_91_1' (QRD.cpp:86:15) in function 'CORDIC_V' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_1' (QRD.cpp:25:15) in function 'CORDIC_R' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (Rayleigh.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (Rayleigh.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (Rayleigh.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (Rayleigh.cpp:20).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (AWGN.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (AWGN.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (AWGN.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (AWGN.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_even_0' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:616:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_even_1' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:617:22)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:737:31)
INFO: [HLS 200-472] Inferring partial write operation for 'rngMT19937ICN.uniformRNG.mt_even_0.V' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:741:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dout' (AWGN.cpp:19:11)
INFO: [HLS 200-472] Inferring partial write operation for 'y_receive.V' (QRD.cpp:489:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Hr' (Rayleigh.cpp:30:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Hi' (Rayleigh.cpp:31:22)
INFO: [HLS 200-472] Inferring partial write operation for 'H_rvd' (Rayleigh.cpp:47:29)
INFO: [HLS 200-472] Inferring partial write operation for 'H_rvd' (Rayleigh.cpp:48:31)
INFO: [HLS 200-472] Inferring partial write operation for 'H_rvd' (Rayleigh.cpp:49:31)
INFO: [HLS 200-472] Inferring partial write operation for 'H_rvd' (Rayleigh.cpp:50:33)
INFO: [HLS 200-472] Inferring partial write operation for 'H_mul_x' (Rayleigh.cpp:73:26)
INFO: [HLS 200-472] Inferring partial write operation for 'R' (QRD.cpp:252:12)
INFO: [HLS 200-472] Inferring partial write operation for 'Q' (QRD.cpp:324:14)
INFO: [HLS 200-472] Inferring partial write operation for 'yy.V' (QRD.cpp:348:9)
INFO: [HLS 200-472] Inferring partial write operation for 'survival_path' (QRD.cpp:412:24)
INFO: [HLS 200-472] Inferring partial write operation for 'survival_path' (QRD.cpp:413:24)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_even_0' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:625:32)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_even_1' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:626:32)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_odd_0' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:628:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this_mt_odd_1' (/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:629:31)
INFO: [HLS 200-472] Inferring partial write operation for 'y_hat.V' (QRD.cpp:438:12)
Command         transform done; 4.61 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.14 seconds. CPU system time: 0.18 seconds. Elapsed time: 4.61 seconds; current allocated memory: 976.164 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 14.87 sec.
Command     elaborate done; 138.68 sec.
Execute     ap_eval exec zip -j /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.22 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'TOP' ...
Execute       ap_set_top_model TOP 
Execute       get_model_list TOP -filter all-wo-channel -topdown 
Execute       preproc_iomode -model TOP 
Execute       preproc_iomode -model KBEST 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       preproc_iomode -model KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       preproc_iomode -model KBEST_Pipeline_1 
Execute       preproc_iomode -model TOP_Pipeline_VITIS_LOOP_433_1 
Execute       preproc_iomode -model QRD 
Execute       preproc_iomode -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       preproc_iomode -model QRD_Pipeline_VITIS_LOOP_268_8 
Execute       preproc_iomode -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       preproc_iomode -model QRD_Pipeline_LOOP_01 
Execute       preproc_iomode -model CORDIC_R 
Execute       preproc_iomode -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       preproc_iomode -model CORDIC_V 
Execute       preproc_iomode -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       preproc_iomode -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       preproc_iomode -model TOP_Pipeline_VITIS_LOOP_488_4 
Execute       preproc_iomode -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       preproc_iomode -model AWGN 
Execute       preproc_iomode -model Rayleigh 
Execute       preproc_iomode -model Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       preproc_iomode -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       preproc_iomode -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       preproc_iomode -model seedInitialization 
Execute       preproc_iomode -model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       preproc_iomode -model TOP_Pipeline_VITIS_LOOP_461_1 
Execute       get_model_list TOP -filter all-wo-channel 
INFO-FLOW: Model list for configure: TOP_Pipeline_VITIS_LOOP_461_1 seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 Rayleigh_Pipeline_VITIS_LOOP_69_6 Rayleigh AWGN TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 TOP_Pipeline_VITIS_LOOP_488_4 TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 QRD_Pipeline_VITIS_LOOP_268_8 QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 QRD TOP_Pipeline_VITIS_LOOP_433_1 KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_347_1 KBEST_Pipeline_VITIS_LOOP_364_3 KBEST_Pipeline_VITIS_LOOP_373_5 KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 KBEST_Pipeline_VITIS_LOOP_410_9 KBEST_Pipeline_VITIS_LOOP_420_10 KBEST TOP
INFO-FLOW: Configuring Module : TOP_Pipeline_VITIS_LOOP_461_1 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_461_1 
Execute       apply_spec_resource_limit TOP_Pipeline_VITIS_LOOP_461_1 
INFO-FLOW: Configuring Module : seedInitialization_Pipeline_SEED_INIT_LOOP ...
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       apply_spec_resource_limit seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO-FLOW: Configuring Module : seedInitialization ...
Execute       set_default_model seedInitialization 
Execute       apply_spec_resource_limit seedInitialization 
INFO-FLOW: Configuring Module : Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 ...
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       apply_spec_resource_limit Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
INFO-FLOW: Configuring Module : Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 ...
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       apply_spec_resource_limit Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
INFO-FLOW: Configuring Module : Rayleigh_Pipeline_VITIS_LOOP_69_6 ...
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       apply_spec_resource_limit Rayleigh_Pipeline_VITIS_LOOP_69_6 
INFO-FLOW: Configuring Module : Rayleigh ...
Execute       set_default_model Rayleigh 
Execute       apply_spec_resource_limit Rayleigh 
INFO-FLOW: Configuring Module : AWGN ...
Execute       set_default_model AWGN 
Execute       apply_spec_resource_limit AWGN 
INFO-FLOW: Configuring Module : TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       apply_spec_resource_limit TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
INFO-FLOW: Configuring Module : TOP_Pipeline_VITIS_LOOP_488_4 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_488_4 
Execute       apply_spec_resource_limit TOP_Pipeline_VITIS_LOOP_488_4 
INFO-FLOW: Configuring Module : TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       apply_spec_resource_limit TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
INFO-FLOW: Configuring Module : CORDIC_V_Pipeline_VITIS_LOOP_94_2 ...
Execute       set_default_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       apply_spec_resource_limit CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO-FLOW: Configuring Module : CORDIC_V ...
Execute       set_default_model CORDIC_V 
Execute       apply_spec_resource_limit CORDIC_V 
INFO-FLOW: Configuring Module : CORDIC_R_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       apply_spec_resource_limit CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Configuring Module : CORDIC_R ...
Execute       set_default_model CORDIC_R 
Execute       apply_spec_resource_limit CORDIC_R 
INFO-FLOW: Configuring Module : QRD_Pipeline_LOOP_01 ...
Execute       set_default_model QRD_Pipeline_LOOP_01 
Execute       apply_spec_resource_limit QRD_Pipeline_LOOP_01 
INFO-FLOW: Configuring Module : QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 ...
Execute       set_default_model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       apply_spec_resource_limit QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
INFO-FLOW: Configuring Module : QRD_Pipeline_VITIS_LOOP_268_8 ...
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_268_8 
Execute       apply_spec_resource_limit QRD_Pipeline_VITIS_LOOP_268_8 
INFO-FLOW: Configuring Module : QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 ...
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       apply_spec_resource_limit QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
INFO-FLOW: Configuring Module : QRD ...
Execute       set_default_model QRD 
Execute       apply_spec_resource_limit QRD 
INFO-FLOW: Configuring Module : TOP_Pipeline_VITIS_LOOP_433_1 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_433_1 
Execute       apply_spec_resource_limit TOP_Pipeline_VITIS_LOOP_433_1 
INFO-FLOW: Configuring Module : KBEST_Pipeline_1 ...
Execute       set_default_model KBEST_Pipeline_1 
Execute       apply_spec_resource_limit KBEST_Pipeline_1 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_347_1 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_347_1 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_364_3 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_364_3 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_373_5 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_373_5 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_410_9 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_410_9 
INFO-FLOW: Configuring Module : KBEST_Pipeline_VITIS_LOOP_420_10 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       apply_spec_resource_limit KBEST_Pipeline_VITIS_LOOP_420_10 
INFO-FLOW: Configuring Module : KBEST ...
Execute       set_default_model KBEST 
Execute       apply_spec_resource_limit KBEST 
INFO-FLOW: Configuring Module : TOP ...
Execute       set_default_model TOP 
Execute       apply_spec_resource_limit TOP 
INFO-FLOW: Model list for preprocess: TOP_Pipeline_VITIS_LOOP_461_1 seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 Rayleigh_Pipeline_VITIS_LOOP_69_6 Rayleigh AWGN TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 TOP_Pipeline_VITIS_LOOP_488_4 TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 QRD_Pipeline_VITIS_LOOP_268_8 QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 QRD TOP_Pipeline_VITIS_LOOP_433_1 KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_347_1 KBEST_Pipeline_VITIS_LOOP_364_3 KBEST_Pipeline_VITIS_LOOP_373_5 KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 KBEST_Pipeline_VITIS_LOOP_410_9 KBEST_Pipeline_VITIS_LOOP_420_10 KBEST TOP
INFO-FLOW: Preprocessing Module: TOP_Pipeline_VITIS_LOOP_461_1 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_461_1 
Execute       cdfg_preprocess -model TOP_Pipeline_VITIS_LOOP_461_1 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_461_1 
INFO-FLOW: Preprocessing Module: seedInitialization_Pipeline_SEED_INIT_LOOP ...
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       cdfg_preprocess -model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       rtl_gen_preprocess seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO-FLOW: Preprocessing Module: seedInitialization ...
Execute       set_default_model seedInitialization 
Execute       cdfg_preprocess -model seedInitialization 
Execute       rtl_gen_preprocess seedInitialization 
INFO-FLOW: Preprocessing Module: Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 ...
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       cdfg_preprocess -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       rtl_gen_preprocess Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
INFO-FLOW: Preprocessing Module: Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 ...
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       cdfg_preprocess -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       rtl_gen_preprocess Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
INFO-FLOW: Preprocessing Module: Rayleigh_Pipeline_VITIS_LOOP_69_6 ...
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       cdfg_preprocess -model Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       rtl_gen_preprocess Rayleigh_Pipeline_VITIS_LOOP_69_6 
INFO-FLOW: Preprocessing Module: Rayleigh ...
Execute       set_default_model Rayleigh 
Execute       cdfg_preprocess -model Rayleigh 
Execute       rtl_gen_preprocess Rayleigh 
INFO-FLOW: Preprocessing Module: AWGN ...
Execute       set_default_model AWGN 
Execute       cdfg_preprocess -model AWGN 
Execute       rtl_gen_preprocess AWGN 
INFO-FLOW: Preprocessing Module: TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       cdfg_preprocess -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
INFO-FLOW: Preprocessing Module: TOP_Pipeline_VITIS_LOOP_488_4 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_488_4 
Execute       cdfg_preprocess -model TOP_Pipeline_VITIS_LOOP_488_4 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_488_4 
INFO-FLOW: Preprocessing Module: TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       cdfg_preprocess -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
INFO-FLOW: Preprocessing Module: CORDIC_V_Pipeline_VITIS_LOOP_94_2 ...
Execute       set_default_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       cdfg_preprocess -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       rtl_gen_preprocess CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO-FLOW: Preprocessing Module: CORDIC_V ...
Execute       set_default_model CORDIC_V 
Execute       cdfg_preprocess -model CORDIC_V 
Execute       rtl_gen_preprocess CORDIC_V 
INFO-FLOW: Preprocessing Module: CORDIC_R_Pipeline_VITIS_LOOP_32_2 ...
Execute       set_default_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       cdfg_preprocess -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO-FLOW: Preprocessing Module: CORDIC_R ...
Execute       set_default_model CORDIC_R 
Execute       cdfg_preprocess -model CORDIC_R 
Execute       rtl_gen_preprocess CORDIC_R 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_LOOP_01 ...
Execute       set_default_model QRD_Pipeline_LOOP_01 
Execute       cdfg_preprocess -model QRD_Pipeline_LOOP_01 
Execute       rtl_gen_preprocess QRD_Pipeline_LOOP_01 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 ...
Execute       set_default_model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       cdfg_preprocess -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       rtl_gen_preprocess QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_VITIS_LOOP_268_8 ...
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_268_8 
Execute       cdfg_preprocess -model QRD_Pipeline_VITIS_LOOP_268_8 
Execute       rtl_gen_preprocess QRD_Pipeline_VITIS_LOOP_268_8 
INFO-FLOW: Preprocessing Module: QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 ...
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       cdfg_preprocess -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       rtl_gen_preprocess QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
INFO-FLOW: Preprocessing Module: QRD ...
Execute       set_default_model QRD 
Execute       cdfg_preprocess -model QRD 
Command       cdfg_preprocess done; 0.23 sec.
Execute       rtl_gen_preprocess QRD 
INFO-FLOW: Preprocessing Module: TOP_Pipeline_VITIS_LOOP_433_1 ...
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_433_1 
Execute       cdfg_preprocess -model TOP_Pipeline_VITIS_LOOP_433_1 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_433_1 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_1 ...
Execute       set_default_model KBEST_Pipeline_1 
Execute       cdfg_preprocess -model KBEST_Pipeline_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_1 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_347_1 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_347_1 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_364_3 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_364_3 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_373_5 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_373_5 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_410_9 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_410_9 
INFO-FLOW: Preprocessing Module: KBEST_Pipeline_VITIS_LOOP_420_10 ...
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       cdfg_preprocess -model KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_420_10 
INFO-FLOW: Preprocessing Module: KBEST ...
Execute       set_default_model KBEST 
Execute       cdfg_preprocess -model KBEST 
Execute       rtl_gen_preprocess KBEST 
INFO-FLOW: Preprocessing Module: TOP ...
Execute       set_default_model TOP 
Execute       cdfg_preprocess -model TOP 
Execute       rtl_gen_preprocess TOP 
INFO-FLOW: Model list for synthesis: TOP_Pipeline_VITIS_LOOP_461_1 seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 Rayleigh_Pipeline_VITIS_LOOP_69_6 Rayleigh AWGN TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 TOP_Pipeline_VITIS_LOOP_488_4 TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 QRD_Pipeline_VITIS_LOOP_268_8 QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 QRD TOP_Pipeline_VITIS_LOOP_433_1 KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_347_1 KBEST_Pipeline_VITIS_LOOP_364_3 KBEST_Pipeline_VITIS_LOOP_373_5 KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 KBEST_Pipeline_VITIS_LOOP_410_9 KBEST_Pipeline_VITIS_LOOP_420_10 KBEST TOP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP_Pipeline_VITIS_LOOP_461_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_461_1 
Execute       schedule -model TOP_Pipeline_VITIS_LOOP_461_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_461_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_461_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.83 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.sched.adb -f 
INFO-FLOW: Finish scheduling TOP_Pipeline_VITIS_LOOP_461_1.
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_461_1 
Execute       bind -model TOP_Pipeline_VITIS_LOOP_461_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.bind.adb -f 
INFO-FLOW: Finish binding TOP_Pipeline_VITIS_LOOP_461_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seedInitialization_Pipeline_SEED_INIT_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       schedule -model seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SEED_INIT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 1, Depth = 2, loop 'SEED_INIT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling seedInitialization_Pipeline_SEED_INIT_LOOP.
Execute       set_default_model seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       bind -model seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.bind.adb -f 
INFO-FLOW: Finish binding seedInitialization_Pipeline_SEED_INIT_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seedInitialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model seedInitialization 
Execute       schedule -model seedInitialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.sched.adb -f 
INFO-FLOW: Finish scheduling seedInitialization.
Execute       set_default_model seedInitialization 
Execute       bind -model seedInitialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.bind.adb -f 
INFO-FLOW: Finish binding seedInitialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       schedule -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2'.
WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2'): Unable to schedule 'load' operation ('rngMT19937ICN_uniformRNG_mt_even_0_V_load', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735) on array 'rngMT19937ICN_uniformRNG_mt_even_0_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rngMT19937ICN_uniformRNG_mt_even_0_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 30, loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.sched.adb -f 
INFO-FLOW: Finish scheduling Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       bind -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.65 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.bind.adb -f 
INFO-FLOW: Finish binding Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       schedule -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3_VITIS_LOOP_41_4'.
WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' (loop 'VITIS_LOOP_40_3_VITIS_LOOP_41_4'): Unable to schedule 'store' operation ('H_rvd_addr_9_write_ln48', Rayleigh.cpp:48) of variable 'bitcast_ln48_1', Rayleigh.cpp:48 on array 'H_rvd' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'H_rvd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_40_3_VITIS_LOOP_41_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.sched.adb -f 
INFO-FLOW: Finish scheduling Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       bind -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.bind.adb -f 
INFO-FLOW: Finish binding Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       schedule -model Rayleigh_Pipeline_VITIS_LOOP_69_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_6'.
WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' (loop 'VITIS_LOOP_69_6'): Unable to schedule 'load' operation ('H_rvd_load_1', Rayleigh.cpp:73) on array 'H_rvd' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'H_rvd'.
WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' (loop 'VITIS_LOOP_69_6'): Unable to schedule 'load' operation ('H_rvd_load_3', Rayleigh.cpp:73) on array 'H_rvd' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'H_rvd'.
WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' (loop 'VITIS_LOOP_69_6'): Unable to schedule 'load' operation ('H_rvd_load_5', Rayleigh.cpp:73) on array 'H_rvd' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'H_rvd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 10, loop 'VITIS_LOOP_69_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.sched.adb -f 
INFO-FLOW: Finish scheduling Rayleigh_Pipeline_VITIS_LOOP_69_6.
Execute       set_default_model Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       bind -model Rayleigh_Pipeline_VITIS_LOOP_69_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.bind.adb -f 
INFO-FLOW: Finish binding Rayleigh_Pipeline_VITIS_LOOP_69_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Rayleigh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Rayleigh 
Execute       schedule -model Rayleigh 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.sched.adb -f 
INFO-FLOW: Finish scheduling Rayleigh.
Execute       set_default_model Rayleigh 
Execute       bind -model Rayleigh 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.bind.adb -f 
INFO-FLOW: Finish binding Rayleigh.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AWGN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AWGN 
Execute       schedule -model AWGN 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 30, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.sched.adb -f 
INFO-FLOW: Finish scheduling AWGN.
Execute       set_default_model AWGN 
Execute       bind -model AWGN 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.bind.adb -f 
INFO-FLOW: Finish binding AWGN.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       schedule -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_482_2_VITIS_LOOP_483_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_482_2_VITIS_LOOP_483_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.sched.adb -f 
INFO-FLOW: Finish scheduling TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       bind -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.bind.adb -f 
INFO-FLOW: Finish binding TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP_Pipeline_VITIS_LOOP_488_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_488_4 
Execute       schedule -model TOP_Pipeline_VITIS_LOOP_488_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_488_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_488_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.sched.adb -f 
INFO-FLOW: Finish scheduling TOP_Pipeline_VITIS_LOOP_488_4.
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_488_4 
Execute       bind -model TOP_Pipeline_VITIS_LOOP_488_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.bind.adb -f 
INFO-FLOW: Finish binding TOP_Pipeline_VITIS_LOOP_488_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       schedule -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_492_5_VITIS_LOOP_493_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_492_5_VITIS_LOOP_493_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.sched.adb -f 
INFO-FLOW: Finish scheduling TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       bind -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.bind.adb -f 
INFO-FLOW: Finish binding TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORDIC_V_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       schedule -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.sched.adb -f 
INFO-FLOW: Finish scheduling CORDIC_V_Pipeline_VITIS_LOOP_94_2.
Execute       set_default_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       bind -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.bind.adb -f 
INFO-FLOW: Finish binding CORDIC_V_Pipeline_VITIS_LOOP_94_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORDIC_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CORDIC_V 
Execute       schedule -model CORDIC_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.sched.adb -f 
INFO-FLOW: Finish scheduling CORDIC_V.
Execute       set_default_model CORDIC_V 
Execute       bind -model CORDIC_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.bind.adb -f 
INFO-FLOW: Finish binding CORDIC_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORDIC_R_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       schedule -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_32_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.sched.adb -f 
INFO-FLOW: Finish scheduling CORDIC_R_Pipeline_VITIS_LOOP_32_2.
Execute       set_default_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       bind -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.bind.adb -f 
INFO-FLOW: Finish binding CORDIC_R_Pipeline_VITIS_LOOP_32_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CORDIC_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CORDIC_R 
Execute       schedule -model CORDIC_R 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.sched.adb -f 
INFO-FLOW: Finish scheduling CORDIC_R.
Execute       set_default_model CORDIC_R 
Execute       bind -model CORDIC_R 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.bind.adb -f 
INFO-FLOW: Finish binding CORDIC_R.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_LOOP_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_LOOP_01 
Execute       schedule -model QRD_Pipeline_LOOP_01 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_01'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_LOOP_01.
Execute       set_default_model QRD_Pipeline_LOOP_01 
Execute       bind -model QRD_Pipeline_LOOP_01 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_LOOP_01.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       schedule -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_02_VITIS_LOOP_251_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_02_VITIS_LOOP_251_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.
Execute       set_default_model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       bind -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_VITIS_LOOP_268_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_268_8 
Execute       schedule -model QRD_Pipeline_VITIS_LOOP_268_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln736_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln736) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1246) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_268_8'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln291', QRD.cpp:291) of variable 'trunc_ln' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln291', QRD.cpp:291) of variable 'trunc_ln' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.
WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 29, loop 'VITIS_LOOP_268_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.89 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_VITIS_LOOP_268_8.
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_268_8 
Execute       bind -model QRD_Pipeline_VITIS_LOOP_268_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.62 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.43 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_VITIS_LOOP_268_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       schedule -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_316_9_VITIS_LOOP_317_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'VITIS_LOOP_316_9_VITIS_LOOP_317_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.88 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.sched.adb -f 
INFO-FLOW: Finish scheduling QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.
Execute       set_default_model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       bind -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 976.164 MB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.bind.adb -f 
INFO-FLOW: Finish binding QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'QRD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model QRD 
Execute       schedule -model QRD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.83 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.sched.adb -f 
Command       db_write done; 0.66 sec.
INFO-FLOW: Finish scheduling QRD.
Execute       set_default_model QRD 
Execute       bind -model QRD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.89 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 7.38 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.11 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.bind.adb -f 
Command       db_write done; 0.77 sec.
INFO-FLOW: Finish binding QRD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP_Pipeline_VITIS_LOOP_433_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_433_1 
Execute       schedule -model TOP_Pipeline_VITIS_LOOP_433_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Q'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_433_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.17 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.sched.adb -f 
INFO-FLOW: Finish scheduling TOP_Pipeline_VITIS_LOOP_433_1.
Execute       set_default_model TOP_Pipeline_VITIS_LOOP_433_1 
Execute       bind -model TOP_Pipeline_VITIS_LOOP_433_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.bind.adb -f 
INFO-FLOW: Finish binding TOP_Pipeline_VITIS_LOOP_433_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_1 
Execute       schedule -model KBEST_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_1.
Execute       set_default_model KBEST_Pipeline_1 
Execute       bind -model KBEST_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_347_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1168) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_347_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_347_1.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_347_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_347_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_364_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_364_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_364_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_364_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_364_3.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_364_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_364_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_373_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_373_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_373_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_373_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_373_5.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_373_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_373_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_6_VITIS_LOOP_392_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_391_6_VITIS_LOOP_392_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_410_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_410_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_410_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_410_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_410_9.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_410_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_410_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST_Pipeline_VITIS_LOOP_420_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       schedule -model KBEST_Pipeline_VITIS_LOOP_420_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_420_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_420_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST_Pipeline_VITIS_LOOP_420_10.
Execute       set_default_model KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       bind -model KBEST_Pipeline_VITIS_LOOP_420_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.bind.adb -f 
INFO-FLOW: Finish binding KBEST_Pipeline_VITIS_LOOP_420_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KBEST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KBEST 
Execute       schedule -model KBEST 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.sched.adb -f 
INFO-FLOW: Finish scheduling KBEST.
Execute       set_default_model KBEST 
Execute       bind -model KBEST 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.66 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.bind.adb -f 
INFO-FLOW: Finish binding KBEST.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model TOP 
Execute       schedule -model TOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.sched.adb -f 
INFO-FLOW: Finish scheduling TOP.
Execute       set_default_model TOP 
Execute       bind -model TOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.41 seconds; current allocated memory: 1.016 GB.
Execute       syn_report -verbosereport -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.48 sec.
Execute       db_write -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.bind.adb -f 
INFO-FLOW: Finish binding TOP.
Execute       get_model_list TOP -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_461_1 
Execute       rtl_gen_preprocess seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       rtl_gen_preprocess seedInitialization 
Execute       rtl_gen_preprocess Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       rtl_gen_preprocess Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       rtl_gen_preprocess Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       rtl_gen_preprocess Rayleigh 
Execute       rtl_gen_preprocess AWGN 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_488_4 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       rtl_gen_preprocess CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       rtl_gen_preprocess CORDIC_V 
Execute       rtl_gen_preprocess CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       rtl_gen_preprocess CORDIC_R 
Execute       rtl_gen_preprocess QRD_Pipeline_LOOP_01 
Execute       rtl_gen_preprocess QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       rtl_gen_preprocess QRD_Pipeline_VITIS_LOOP_268_8 
Execute       rtl_gen_preprocess QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       rtl_gen_preprocess QRD 
Execute       rtl_gen_preprocess TOP_Pipeline_VITIS_LOOP_433_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       rtl_gen_preprocess KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       rtl_gen_preprocess KBEST 
Execute       rtl_gen_preprocess TOP 
INFO-FLOW: Model list for RTL generation: TOP_Pipeline_VITIS_LOOP_461_1 seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 Rayleigh_Pipeline_VITIS_LOOP_69_6 Rayleigh AWGN TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 TOP_Pipeline_VITIS_LOOP_488_4 TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 QRD_Pipeline_VITIS_LOOP_268_8 QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 QRD TOP_Pipeline_VITIS_LOOP_433_1 KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_347_1 KBEST_Pipeline_VITIS_LOOP_364_3 KBEST_Pipeline_VITIS_LOOP_373_5 KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 KBEST_Pipeline_VITIS_LOOP_410_9 KBEST_Pipeline_VITIS_LOOP_420_10 KBEST TOP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP_Pipeline_VITIS_LOOP_461_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model TOP_Pipeline_VITIS_LOOP_461_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP_Pipeline_VITIS_LOOP_461_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.6 seconds; current allocated memory: 1.016 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_461_1 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_TOP_Pipeline_VITIS_LOOP_461_1 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_461_1 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_TOP_Pipeline_VITIS_LOOP_461_1 
Execute       syn_report -csynth -model TOP_Pipeline_VITIS_LOOP_461_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_461_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model TOP_Pipeline_VITIS_LOOP_461_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_461_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model TOP_Pipeline_VITIS_LOOP_461_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_461_1 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.adb 
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_461_1 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info TOP_Pipeline_VITIS_LOOP_461_1 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seedInitialization_Pipeline_SEED_INIT_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seedInitialization_Pipeline_SEED_INIT_LOOP -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seedInitialization_Pipeline_SEED_INIT_LOOP' pipeline 'SEED_INIT_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seedInitialization_Pipeline_SEED_INIT_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.016 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl seedInitialization_Pipeline_SEED_INIT_LOOP -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       gen_rtl seedInitialization_Pipeline_SEED_INIT_LOOP -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_seedInitialization_Pipeline_SEED_INIT_LOOP 
Execute       syn_report -csynth -model seedInitialization_Pipeline_SEED_INIT_LOOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/seedInitialization_Pipeline_SEED_INIT_LOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seedInitialization_Pipeline_SEED_INIT_LOOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/seedInitialization_Pipeline_SEED_INIT_LOOP_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seedInitialization_Pipeline_SEED_INIT_LOOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seedInitialization_Pipeline_SEED_INIT_LOOP -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.adb 
Execute       db_write -model seedInitialization_Pipeline_SEED_INIT_LOOP -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seedInitialization_Pipeline_SEED_INIT_LOOP -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seedInitialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model seedInitialization -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'seedInitialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.016 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl seedInitialization -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_seedInitialization 
Execute       gen_rtl seedInitialization -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_seedInitialization 
Execute       syn_report -csynth -model seedInitialization -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/seedInitialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model seedInitialization -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/seedInitialization_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model seedInitialization -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model seedInitialization -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.adb 
Execute       db_write -model seedInitialization -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info seedInitialization -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2' pipeline 'VITIS_LOOP_28_1_VITIS_LOOP_29_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dlog_64ns_64ns_64_2_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_1_med_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.016 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       gen_rtl Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
Execute       syn_report -csynth -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.36 sec.
Execute       syn_report -rtlxml -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -verbosereport -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.84 sec.
Execute       db_write -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.adb 
Command       db_write done; 0.23 sec.
Execute       db_write -model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' pipeline 'VITIS_LOOP_40_3_VITIS_LOOP_41_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.95 seconds; current allocated memory: 1.016 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       gen_rtl Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
Execute       syn_report -csynth -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.adb 
Execute       db_write -model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Rayleigh_Pipeline_VITIS_LOOP_69_6 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' pipeline 'VITIS_LOOP_69_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_1_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rayleigh_Pipeline_VITIS_LOOP_69_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.016 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl Rayleigh_Pipeline_VITIS_LOOP_69_6 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       gen_rtl Rayleigh_Pipeline_VITIS_LOOP_69_6 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_Rayleigh_Pipeline_VITIS_LOOP_69_6 
Execute       syn_report -csynth -model Rayleigh_Pipeline_VITIS_LOOP_69_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/Rayleigh_Pipeline_VITIS_LOOP_69_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Rayleigh_Pipeline_VITIS_LOOP_69_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/Rayleigh_Pipeline_VITIS_LOOP_69_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Rayleigh_Pipeline_VITIS_LOOP_69_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Rayleigh_Pipeline_VITIS_LOOP_69_6 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.adb 
Execute       db_write -model Rayleigh_Pipeline_VITIS_LOOP_69_6 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Rayleigh_Pipeline_VITIS_LOOP_69_6 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Rayleigh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Rayleigh -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dlog_64ns_64ns_64_2_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Rayleigh'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.016 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl Rayleigh -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_Rayleigh 
Execute       gen_rtl Rayleigh -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_Rayleigh 
Execute       syn_report -csynth -model Rayleigh -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/Rayleigh_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Rayleigh -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/Rayleigh_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Rayleigh -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.59 sec.
Execute       db_write -model Rayleigh -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.adb 
Execute       db_write -model Rayleigh -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Rayleigh -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AWGN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AWGN -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_no_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dlog_64ns_64ns_64_2_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_1_med_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AWGN'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl AWGN -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_AWGN 
Execute       gen_rtl AWGN -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_AWGN 
Execute       syn_report -csynth -model AWGN -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/AWGN_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       syn_report -rtlxml -model AWGN -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/AWGN_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model AWGN -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -model AWGN -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.adb 
Command       db_write done; 0.17 sec.
Execute       db_write -model AWGN -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AWGN -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3' pipeline 'VITIS_LOOP_482_2_VITIS_LOOP_483_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
Execute       syn_report -csynth -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.adb 
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP_Pipeline_VITIS_LOOP_488_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model TOP_Pipeline_VITIS_LOOP_488_4 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TOP_Pipeline_VITIS_LOOP_488_4' pipeline 'VITIS_LOOP_488_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP_Pipeline_VITIS_LOOP_488_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_488_4 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_TOP_Pipeline_VITIS_LOOP_488_4 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_488_4 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_TOP_Pipeline_VITIS_LOOP_488_4 
Execute       syn_report -csynth -model TOP_Pipeline_VITIS_LOOP_488_4 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_488_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model TOP_Pipeline_VITIS_LOOP_488_4 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_488_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model TOP_Pipeline_VITIS_LOOP_488_4 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_488_4 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.adb 
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_488_4 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info TOP_Pipeline_VITIS_LOOP_488_4 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6' pipeline 'VITIS_LOOP_492_5_VITIS_LOOP_493_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
Execute       syn_report -csynth -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.adb 
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORDIC_V_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CORDIC_V_Pipeline_VITIS_LOOP_94_2' pipeline 'VITIS_LOOP_94_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORDIC_V_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl CORDIC_V_Pipeline_VITIS_LOOP_94_2 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       gen_rtl CORDIC_V_Pipeline_VITIS_LOOP_94_2 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_CORDIC_V_Pipeline_VITIS_LOOP_94_2 
Execute       syn_report -csynth -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/CORDIC_V_Pipeline_VITIS_LOOP_94_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/CORDIC_V_Pipeline_VITIS_LOOP_94_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.adb 
Execute       db_write -model CORDIC_V_Pipeline_VITIS_LOOP_94_2 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CORDIC_V_Pipeline_VITIS_LOOP_94_2 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORDIC_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CORDIC_V -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORDIC_V'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl CORDIC_V -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_CORDIC_V 
Execute       gen_rtl CORDIC_V -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_CORDIC_V 
Execute       syn_report -csynth -model CORDIC_V -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/CORDIC_V_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model CORDIC_V -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/CORDIC_V_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CORDIC_V -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -model CORDIC_V -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.adb 
Execute       db_write -model CORDIC_V -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CORDIC_V -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORDIC_R_Pipeline_VITIS_LOOP_32_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'CORDIC_R_Pipeline_VITIS_LOOP_32_2' pipeline 'VITIS_LOOP_32_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORDIC_R_Pipeline_VITIS_LOOP_32_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl CORDIC_R_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       gen_rtl CORDIC_R_Pipeline_VITIS_LOOP_32_2 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_CORDIC_R_Pipeline_VITIS_LOOP_32_2 
Execute       syn_report -csynth -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/CORDIC_R_Pipeline_VITIS_LOOP_32_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/CORDIC_R_Pipeline_VITIS_LOOP_32_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.adb 
Execute       db_write -model CORDIC_R_Pipeline_VITIS_LOOP_32_2 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CORDIC_R_Pipeline_VITIS_LOOP_32_2 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CORDIC_R' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model CORDIC_R -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8ns_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CORDIC_R'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl CORDIC_R -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_CORDIC_R 
Execute       gen_rtl CORDIC_R -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_CORDIC_R 
Execute       syn_report -csynth -model CORDIC_R -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/CORDIC_R_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model CORDIC_R -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/CORDIC_R_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model CORDIC_R -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       db_write -model CORDIC_R -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.adb 
Execute       db_write -model CORDIC_R -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CORDIC_R -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_LOOP_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_LOOP_01 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_LOOP_01'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_LOOP_01 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_QRD_Pipeline_LOOP_01 
Execute       gen_rtl QRD_Pipeline_LOOP_01 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_QRD_Pipeline_LOOP_01 
Execute       syn_report -csynth -model QRD_Pipeline_LOOP_01 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_Pipeline_LOOP_01_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model QRD_Pipeline_LOOP_01 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_Pipeline_LOOP_01_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_LOOP_01 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model QRD_Pipeline_LOOP_01 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.adb 
Execute       db_write -model QRD_Pipeline_LOOP_01 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_LOOP_01 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       gen_rtl QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
Execute       syn_report -csynth -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.adb 
Execute       db_write -model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_VITIS_LOOP_268_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_VITIS_LOOP_268_8 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QRD_Pipeline_VITIS_LOOP_268_8' pipeline 'VITIS_LOOP_268_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_16s_16s_24ns_24_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_16_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_24ns_16s_16_28_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_VITIS_LOOP_268_8'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_VITIS_LOOP_268_8 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_QRD_Pipeline_VITIS_LOOP_268_8 
Execute       gen_rtl QRD_Pipeline_VITIS_LOOP_268_8 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_QRD_Pipeline_VITIS_LOOP_268_8 
Execute       syn_report -csynth -model QRD_Pipeline_VITIS_LOOP_268_8 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_Pipeline_VITIS_LOOP_268_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model QRD_Pipeline_VITIS_LOOP_268_8 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_Pipeline_VITIS_LOOP_268_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_VITIS_LOOP_268_8 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       db_write -model QRD_Pipeline_VITIS_LOOP_268_8 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model QRD_Pipeline_VITIS_LOOP_268_8 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_VITIS_LOOP_268_8 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10' pipeline 'VITIS_LOOP_316_9_VITIS_LOOP_317_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.078 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       gen_rtl QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
Execute       syn_report -csynth -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.adb 
Execute       db_write -model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'QRD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model QRD -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_74_16_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'QRD'.
Command       create_rtl_model done; 1.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.141 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl QRD -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_QRD 
Execute       gen_rtl QRD -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_QRD 
Execute       syn_report -csynth -model QRD -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.27 sec.
Execute       syn_report -rtlxml -model QRD -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/QRD_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 2.1 sec.
Execute       syn_report -verbosereport -model QRD -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 11.23 sec.
Execute       db_write -model QRD -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.adb 
Command       db_write done; 2.94 sec.
Execute       db_write -model QRD -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.47 sec.
Execute       gen_tb_info QRD -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP_Pipeline_VITIS_LOOP_433_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model TOP_Pipeline_VITIS_LOOP_433_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TOP_Pipeline_VITIS_LOOP_433_1' pipeline 'VITIS_LOOP_433_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_24ns_24_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP_Pipeline_VITIS_LOOP_433_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.98 seconds. CPU system time: 0.42 seconds. Elapsed time: 22.97 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_433_1 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_TOP_Pipeline_VITIS_LOOP_433_1 
Execute       gen_rtl TOP_Pipeline_VITIS_LOOP_433_1 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_TOP_Pipeline_VITIS_LOOP_433_1 
Execute       syn_report -csynth -model TOP_Pipeline_VITIS_LOOP_433_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_433_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model TOP_Pipeline_VITIS_LOOP_433_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_Pipeline_VITIS_LOOP_433_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model TOP_Pipeline_VITIS_LOOP_433_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_433_1 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.adb 
Execute       db_write -model TOP_Pipeline_VITIS_LOOP_433_1 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info TOP_Pipeline_VITIS_LOOP_433_1 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_1 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_KBEST_Pipeline_1 
Execute       gen_rtl KBEST_Pipeline_1 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_KBEST_Pipeline_1 
Execute       syn_report -csynth -model KBEST_Pipeline_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_1 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.adb 
Execute       db_write -model KBEST_Pipeline_1 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_1 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_347_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_347_1 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_347_1' pipeline 'VITIS_LOOP_347_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_9ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_347_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_347_1 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_347_1 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_347_1 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_347_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_347_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_347_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_347_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_347_1 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_347_1 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_347_1 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_347_1 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_364_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_364_3 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_364_3' pipeline 'VITIS_LOOP_364_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_364_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_364_3 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_364_3 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_364_3 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_364_3 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_364_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_364_3 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_364_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_364_3 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_364_3 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_364_3 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_364_3 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_373_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_373_5 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_373_5' pipeline 'VITIS_LOOP_373_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_373_5'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_373_5 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_373_5 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_373_5 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_373_5 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_373_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_373_5 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_373_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_373_5 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_373_5 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_373_5 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_373_5 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7' pipeline 'VITIS_LOOP_391_6_VITIS_LOOP_392_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.48 sec.
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_410_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_410_9 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_410_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_410_9 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_410_9 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_410_9 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_410_9 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_410_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_410_9 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_410_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_410_9 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_410_9 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_410_9 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_410_9 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST_Pipeline_VITIS_LOOP_420_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST_Pipeline_VITIS_LOOP_420_10 -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'KBEST_Pipeline_VITIS_LOOP_420_10' pipeline 'VITIS_LOOP_420_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST_Pipeline_VITIS_LOOP_420_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_420_10 -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       gen_rtl KBEST_Pipeline_VITIS_LOOP_420_10 -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_420_10 
Execute       syn_report -csynth -model KBEST_Pipeline_VITIS_LOOP_420_10 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_420_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model KBEST_Pipeline_VITIS_LOOP_420_10 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_Pipeline_VITIS_LOOP_420_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST_Pipeline_VITIS_LOOP_420_10 -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_420_10 -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.adb 
Execute       db_write -model KBEST_Pipeline_VITIS_LOOP_420_10 -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST_Pipeline_VITIS_LOOP_420_10 -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KBEST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KBEST -top_prefix TOP_ -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_submul_16s_16s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KBEST'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl KBEST -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP_KBEST 
Execute       gen_rtl KBEST -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP_KBEST 
Execute       syn_report -csynth -model KBEST -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       syn_report -rtlxml -model KBEST -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/KBEST_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model KBEST -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.77 sec.
Execute       db_write -model KBEST -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model KBEST -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KBEST -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model TOP -top_prefix  -sub_prefix TOP_ -mg_file /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/xxr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/xxi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/Y_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/Y_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/Y_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/Y_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/Y_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/Y_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/Y_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TOP/Y_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'TOP' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dlog_64ns_64ns_64_2_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'TOP'.
Command       create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.266 GB.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       gen_rtl TOP -istop -style xilinx -f -lang vhdl -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/vhdl/TOP 
Execute       gen_rtl TOP -istop -style xilinx -f -lang vlog -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/verilog/TOP 
Execute       syn_report -csynth -model TOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model TOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/TOP_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model TOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.53 sec.
Execute       db_write -model TOP -f -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.adb 
Execute       db_write -model TOP -bindview -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info TOP -p /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP 
Execute       export_constraint_db -f -tool general -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.constraint.tcl 
Execute       syn_report -designview -model TOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.design.xml 
Command       syn_report done; 6.27 sec.
Execute       syn_report -csynthDesign -model TOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model TOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model TOP -o /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks TOP 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain TOP 
INFO-FLOW: Model list for RTL component generation: TOP_Pipeline_VITIS_LOOP_461_1 seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 Rayleigh_Pipeline_VITIS_LOOP_69_6 Rayleigh AWGN TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 TOP_Pipeline_VITIS_LOOP_488_4 TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 QRD_Pipeline_VITIS_LOOP_268_8 QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 QRD TOP_Pipeline_VITIS_LOOP_433_1 KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_347_1 KBEST_Pipeline_VITIS_LOOP_364_3 KBEST_Pipeline_VITIS_LOOP_373_5 KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 KBEST_Pipeline_VITIS_LOOP_410_9 KBEST_Pipeline_VITIS_LOOP_420_10 KBEST TOP
INFO-FLOW: Handling components in module [TOP_Pipeline_VITIS_LOOP_461_1] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.compgen.tcl 
INFO-FLOW: Found component TOP_mux_42_64_1_1.
INFO-FLOW: Append model TOP_mux_42_64_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seedInitialization_Pipeline_SEED_INIT_LOOP] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
INFO-FLOW: Found component TOP_mul_32s_32ns_32_1_1.
INFO-FLOW: Append model TOP_mul_32s_32ns_32_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [seedInitialization] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.compgen.tcl 
INFO-FLOW: Handling components in module [Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.compgen.tcl 
INFO-FLOW: Found component TOP_dadd_64ns_64ns_64_1_no_dsp_1.
INFO-FLOW: Append model TOP_dadd_64ns_64ns_64_1_no_dsp_1
INFO-FLOW: Found component TOP_dsub_64ns_64ns_64_1_no_dsp_1.
INFO-FLOW: Append model TOP_dsub_64ns_64ns_64_1_no_dsp_1
INFO-FLOW: Found component TOP_dmul_64ns_64ns_64_1_med_dsp_1.
INFO-FLOW: Append model TOP_dmul_64ns_64ns_64_1_med_dsp_1
INFO-FLOW: Found component TOP_dcmp_64ns_64ns_1_1_no_dsp_1.
INFO-FLOW: Append model TOP_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Rayleigh_Pipeline_VITIS_LOOP_69_6] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.compgen.tcl 
INFO-FLOW: Found component TOP_dadd_64ns_64ns_64_1_full_dsp_1.
INFO-FLOW: Append model TOP_dadd_64ns_64ns_64_1_full_dsp_1
INFO-FLOW: Found component TOP_dmul_64ns_64ns_64_1_max_dsp_1.
INFO-FLOW: Append model TOP_dmul_64ns_64ns_64_1_max_dsp_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Rayleigh] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.compgen.tcl 
INFO-FLOW: Found component TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W.
INFO-FLOW: Append model TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
INFO-FLOW: Found component TOP_Rayleigh_Hr_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_Rayleigh_Hr_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [AWGN] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.compgen.tcl 
INFO-FLOW: Found component TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W.
INFO-FLOW: Append model TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W
INFO-FLOW: Handling components in module [TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [TOP_Pipeline_VITIS_LOOP_488_4] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CORDIC_V_Pipeline_VITIS_LOOP_94_2] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CORDIC_V] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.compgen.tcl 
INFO-FLOW: Found component TOP_mul_mul_16s_8ns_25_4_1.
INFO-FLOW: Append model TOP_mul_mul_16s_8ns_25_4_1
INFO-FLOW: Found component TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R.
INFO-FLOW: Append model TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R
INFO-FLOW: Handling components in module [CORDIC_R_Pipeline_VITIS_LOOP_32_2] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [CORDIC_R] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.compgen.tcl 
INFO-FLOW: Handling components in module [QRD_Pipeline_LOOP_01] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.compgen.tcl 
INFO-FLOW: Found component TOP_mux_42_16_1_1.
INFO-FLOW: Append model TOP_mux_42_16_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.compgen.tcl 
INFO-FLOW: Found component TOP_mux_84_16_1_1.
INFO-FLOW: Append model TOP_mux_84_16_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QRD_Pipeline_VITIS_LOOP_268_8] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.compgen.tcl 
INFO-FLOW: Found component TOP_mux_83_16_1_1.
INFO-FLOW: Append model TOP_mux_83_16_1_1
INFO-FLOW: Found component TOP_mux_864_16_1_1.
INFO-FLOW: Append model TOP_mux_864_16_1_1
INFO-FLOW: Found component TOP_sdiv_24ns_16s_16_28_1.
INFO-FLOW: Append model TOP_sdiv_24ns_16s_16_28_1
INFO-FLOW: Found component TOP_mac_mulsub_16s_16s_24ns_24_4_1.
INFO-FLOW: Append model TOP_mac_mulsub_16s_16s_24ns_24_4_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.compgen.tcl 
INFO-FLOW: Found component TOP_mul_mul_16s_16s_24_4_1.
INFO-FLOW: Append model TOP_mul_mul_16s_16s_24_4_1
INFO-FLOW: Found component TOP_mac_muladd_16s_16s_24ns_24_4_1.
INFO-FLOW: Append model TOP_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [QRD] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.compgen.tcl 
INFO-FLOW: Found component TOP_mux_74_16_1_1.
INFO-FLOW: Append model TOP_mux_74_16_1_1
INFO-FLOW: Handling components in module [TOP_Pipeline_VITIS_LOOP_433_1] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_1] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_347_1] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.compgen.tcl 
INFO-FLOW: Found component TOP_mul_mul_16s_9ns_24_4_1.
INFO-FLOW: Append model TOP_mul_mul_16s_9ns_24_4_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_364_3] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_373_5] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.compgen.tcl 
INFO-FLOW: Found component TOP_mux_864_32_1_1.
INFO-FLOW: Append model TOP_mux_864_32_1_1
INFO-FLOW: Found component TOP_mux_42_32_1_1.
INFO-FLOW: Append model TOP_mux_42_32_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.compgen.tcl 
INFO-FLOW: Found component TOP_mux_32_32_1_1.
INFO-FLOW: Append model TOP_mux_32_32_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_410_9] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.compgen.tcl 
INFO-FLOW: Found component TOP_mux_84_32_1_1.
INFO-FLOW: Append model TOP_mux_84_32_1_1
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST_Pipeline_VITIS_LOOP_420_10] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.compgen.tcl 
INFO-FLOW: Found component TOP_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KBEST] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.compgen.tcl 
INFO-FLOW: Found component TOP_am_submul_16s_16s_24_4_1.
INFO-FLOW: Append model TOP_am_submul_16s_16s_24_4_1
INFO-FLOW: Found component TOP_KBEST_yy_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_KBEST_yy_V_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_KBEST_survival_path_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_KBEST_survival_path_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [TOP] ... 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.compgen.tcl 
INFO-FLOW: Found component TOP_ddiv_64ns_64ns_64_5_no_dsp_1.
INFO-FLOW: Append model TOP_ddiv_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: Found component TOP_ddiv_64ns_64ns_64_5_no_dsp_1.
INFO-FLOW: Append model TOP_ddiv_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: Found component TOP_dsqrt_64ns_64ns_64_3_no_dsp_1.
INFO-FLOW: Append model TOP_dsqrt_64ns_64ns_64_3_no_dsp_1
INFO-FLOW: Found component TOP_dlog_64ns_64ns_64_2_med_dsp_1.
INFO-FLOW: Append model TOP_dlog_64ns_64ns_64_2_med_dsp_1
INFO-FLOW: Found component TOP_H_mul_x_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_H_mul_x_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_H_rvd_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_H_rvd_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_y_receive_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_y_receive_V_RAM_AUTO_1R1W
INFO-FLOW: Found component TOP_Q_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model TOP_Q_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component TOP_R_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model TOP_R_V_RAM_AUTO_1R1W
INFO-FLOW: Append model TOP_Pipeline_VITIS_LOOP_461_1
INFO-FLOW: Append model seedInitialization_Pipeline_SEED_INIT_LOOP
INFO-FLOW: Append model seedInitialization
INFO-FLOW: Append model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
INFO-FLOW: Append model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
INFO-FLOW: Append model Rayleigh_Pipeline_VITIS_LOOP_69_6
INFO-FLOW: Append model Rayleigh
INFO-FLOW: Append model AWGN
INFO-FLOW: Append model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3
INFO-FLOW: Append model TOP_Pipeline_VITIS_LOOP_488_4
INFO-FLOW: Append model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6
INFO-FLOW: Append model CORDIC_V_Pipeline_VITIS_LOOP_94_2
INFO-FLOW: Append model CORDIC_V
INFO-FLOW: Append model CORDIC_R_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: Append model CORDIC_R
INFO-FLOW: Append model QRD_Pipeline_LOOP_01
INFO-FLOW: Append model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6
INFO-FLOW: Append model QRD_Pipeline_VITIS_LOOP_268_8
INFO-FLOW: Append model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10
INFO-FLOW: Append model QRD
INFO-FLOW: Append model TOP_Pipeline_VITIS_LOOP_433_1
INFO-FLOW: Append model KBEST_Pipeline_1
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_347_1
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_364_3
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_373_5
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_410_9
INFO-FLOW: Append model KBEST_Pipeline_VITIS_LOOP_420_10
INFO-FLOW: Append model KBEST
INFO-FLOW: Append model TOP
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: TOP_mux_42_64_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mul_32s_32ns_32_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_dadd_64ns_64ns_64_1_no_dsp_1 TOP_dsub_64ns_64ns_64_1_no_dsp_1 TOP_dmul_64ns_64ns_64_1_med_dsp_1 TOP_dcmp_64ns_64ns_1_1_no_dsp_1 TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_dadd_64ns_64ns_64_1_full_dsp_1 TOP_dmul_64ns_64ns_64_1_max_dsp_1 TOP_flow_control_loop_pipe_sequential_init TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W TOP_Rayleigh_Hr_RAM_AUTO_1R1W TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_mul_mul_16s_8ns_25_4_1 TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R TOP_flow_control_loop_pipe_sequential_init TOP_mux_42_16_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_84_16_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_83_16_1_1 TOP_mux_864_16_1_1 TOP_sdiv_24ns_16s_16_28_1 TOP_mac_mulsub_16s_16s_24ns_24_4_1 TOP_flow_control_loop_pipe_sequential_init TOP_mul_mul_16s_16s_24_4_1 TOP_mac_muladd_16s_16s_24ns_24_4_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_74_16_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_mul_mul_16s_9ns_24_4_1 TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_mux_864_32_1_1 TOP_mux_42_32_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_32_32_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_mux_84_32_1_1 TOP_flow_control_loop_pipe_sequential_init TOP_flow_control_loop_pipe_sequential_init TOP_am_submul_16s_16s_24_4_1 TOP_KBEST_yy_V_RAM_AUTO_1R1W TOP_KBEST_survival_path_RAM_AUTO_1R1W TOP_ddiv_64ns_64ns_64_5_no_dsp_1 TOP_ddiv_64ns_64ns_64_5_no_dsp_1 TOP_dsqrt_64ns_64ns_64_3_no_dsp_1 TOP_dlog_64ns_64ns_64_2_med_dsp_1 TOP_H_mul_x_RAM_AUTO_1R1W TOP_H_rvd_RAM_AUTO_1R1W TOP_y_receive_V_RAM_AUTO_1R1W TOP_Q_RAM_1WNR_AUTO_1R1W TOP_R_V_RAM_AUTO_1R1W TOP_Pipeline_VITIS_LOOP_461_1 seedInitialization_Pipeline_SEED_INIT_LOOP seedInitialization Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 Rayleigh_Pipeline_VITIS_LOOP_69_6 Rayleigh AWGN TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 TOP_Pipeline_VITIS_LOOP_488_4 TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 CORDIC_V_Pipeline_VITIS_LOOP_94_2 CORDIC_V CORDIC_R_Pipeline_VITIS_LOOP_32_2 CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 QRD_Pipeline_VITIS_LOOP_268_8 QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 QRD TOP_Pipeline_VITIS_LOOP_433_1 KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_347_1 KBEST_Pipeline_VITIS_LOOP_364_3 KBEST_Pipeline_VITIS_LOOP_373_5 KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 KBEST_Pipeline_VITIS_LOOP_410_9 KBEST_Pipeline_VITIS_LOOP_420_10 KBEST TOP
INFO-FLOW: Generating /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model TOP_mux_42_64_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mul_32s_32ns_32_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_dadd_64ns_64ns_64_1_no_dsp_1
INFO-FLOW: To file: write model TOP_dsub_64ns_64ns_64_1_no_dsp_1
INFO-FLOW: To file: write model TOP_dmul_64ns_64ns_64_1_med_dsp_1
INFO-FLOW: To file: write model TOP_dcmp_64ns_64ns_1_1_no_dsp_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_dadd_64ns_64ns_64_1_full_dsp_1
INFO-FLOW: To file: write model TOP_dmul_64ns_64ns_64_1_max_dsp_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
INFO-FLOW: To file: write model TOP_Rayleigh_Hr_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mul_mul_16s_8ns_25_4_1
INFO-FLOW: To file: write model TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_42_16_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_84_16_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_83_16_1_1
INFO-FLOW: To file: write model TOP_mux_864_16_1_1
INFO-FLOW: To file: write model TOP_sdiv_24ns_16s_16_28_1
INFO-FLOW: To file: write model TOP_mac_mulsub_16s_16s_24ns_24_4_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mul_mul_16s_16s_24_4_1
INFO-FLOW: To file: write model TOP_mac_muladd_16s_16s_24ns_24_4_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_74_16_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mul_mul_16s_9ns_24_4_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_864_32_1_1
INFO-FLOW: To file: write model TOP_mux_42_32_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_32_32_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_mux_84_32_1_1
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model TOP_am_submul_16s_16s_24_4_1
INFO-FLOW: To file: write model TOP_KBEST_yy_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_KBEST_survival_path_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_ddiv_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: To file: write model TOP_ddiv_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: To file: write model TOP_dsqrt_64ns_64ns_64_3_no_dsp_1
INFO-FLOW: To file: write model TOP_dlog_64ns_64ns_64_2_med_dsp_1
INFO-FLOW: To file: write model TOP_H_mul_x_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_H_rvd_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_y_receive_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_Q_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model TOP_R_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model TOP_Pipeline_VITIS_LOOP_461_1
INFO-FLOW: To file: write model seedInitialization_Pipeline_SEED_INIT_LOOP
INFO-FLOW: To file: write model seedInitialization
INFO-FLOW: To file: write model Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
INFO-FLOW: To file: write model Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
INFO-FLOW: To file: write model Rayleigh_Pipeline_VITIS_LOOP_69_6
INFO-FLOW: To file: write model Rayleigh
INFO-FLOW: To file: write model AWGN
INFO-FLOW: To file: write model TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3
INFO-FLOW: To file: write model TOP_Pipeline_VITIS_LOOP_488_4
INFO-FLOW: To file: write model TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6
INFO-FLOW: To file: write model CORDIC_V_Pipeline_VITIS_LOOP_94_2
INFO-FLOW: To file: write model CORDIC_V
INFO-FLOW: To file: write model CORDIC_R_Pipeline_VITIS_LOOP_32_2
INFO-FLOW: To file: write model CORDIC_R
INFO-FLOW: To file: write model QRD_Pipeline_LOOP_01
INFO-FLOW: To file: write model QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6
INFO-FLOW: To file: write model QRD_Pipeline_VITIS_LOOP_268_8
INFO-FLOW: To file: write model QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10
INFO-FLOW: To file: write model QRD
INFO-FLOW: To file: write model TOP_Pipeline_VITIS_LOOP_433_1
INFO-FLOW: To file: write model KBEST_Pipeline_1
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_347_1
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_364_3
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_373_5
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_410_9
INFO-FLOW: To file: write model KBEST_Pipeline_VITIS_LOOP_420_10
INFO-FLOW: To file: write model KBEST
INFO-FLOW: To file: write model TOP
INFO-FLOW: Generating /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=60.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/vhdl' dstVlogDir='/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/vlog' tclDir='/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db' modelList='TOP_mux_42_64_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_32s_32ns_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_dadd_64ns_64ns_64_1_no_dsp_1
TOP_dsub_64ns_64ns_64_1_no_dsp_1
TOP_dmul_64ns_64ns_64_1_med_dsp_1
TOP_dcmp_64ns_64ns_1_1_no_dsp_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_dadd_64ns_64ns_64_1_full_dsp_1
TOP_dmul_64ns_64ns_64_1_max_dsp_1
TOP_flow_control_loop_pipe_sequential_init
TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
TOP_Rayleigh_Hr_RAM_AUTO_1R1W
TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_8ns_25_4_1
TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_42_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_84_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_83_16_1_1
TOP_mux_864_16_1_1
TOP_sdiv_24ns_16s_16_28_1
TOP_mac_mulsub_16s_16s_24ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_16s_24_4_1
TOP_mac_muladd_16s_16s_24ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_74_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_9ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_864_32_1_1
TOP_mux_42_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_32_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_84_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_am_submul_16s_16s_24_4_1
TOP_KBEST_yy_V_RAM_AUTO_1R1W
TOP_KBEST_survival_path_RAM_AUTO_1R1W
TOP_ddiv_64ns_64ns_64_5_no_dsp_1
TOP_ddiv_64ns_64ns_64_5_no_dsp_1
TOP_dsqrt_64ns_64ns_64_3_no_dsp_1
TOP_dlog_64ns_64ns_64_2_med_dsp_1
TOP_H_mul_x_RAM_AUTO_1R1W
TOP_H_rvd_RAM_AUTO_1R1W
TOP_y_receive_V_RAM_AUTO_1R1W
TOP_Q_RAM_1WNR_AUTO_1R1W
TOP_R_V_RAM_AUTO_1R1W
TOP_Pipeline_VITIS_LOOP_461_1
seedInitialization_Pipeline_SEED_INIT_LOOP
seedInitialization
Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
Rayleigh_Pipeline_VITIS_LOOP_69_6
Rayleigh
AWGN
TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3
TOP_Pipeline_VITIS_LOOP_488_4
TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6
CORDIC_V_Pipeline_VITIS_LOOP_94_2
CORDIC_V
CORDIC_R_Pipeline_VITIS_LOOP_32_2
CORDIC_R
QRD_Pipeline_LOOP_01
QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6
QRD_Pipeline_VITIS_LOOP_268_8
QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10
QRD
TOP_Pipeline_VITIS_LOOP_433_1
KBEST_Pipeline_1
KBEST_Pipeline_VITIS_LOOP_347_1
KBEST_Pipeline_VITIS_LOOP_364_3
KBEST_Pipeline_VITIS_LOOP_373_5
KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7
KBEST_Pipeline_VITIS_LOOP_410_9
KBEST_Pipeline_VITIS_LOOP_420_10
KBEST
TOP
' expOnly='0'
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_Rayleigh_Hr_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.14 sec.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.compgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [RTMG 210-278] Implementing memory 'TOP_KBEST_yy_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_KBEST_survival_path_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'TOP_H_mul_x_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_H_rvd_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_y_receive_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_Q_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'TOP_R_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.19 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 17.23 seconds. CPU system time: 0.19 seconds. Elapsed time: 18.15 seconds; current allocated memory: 1.266 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='TOP_mux_42_64_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_32s_32ns_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_dadd_64ns_64ns_64_1_no_dsp_1
TOP_dsub_64ns_64ns_64_1_no_dsp_1
TOP_dmul_64ns_64ns_64_1_med_dsp_1
TOP_dcmp_64ns_64ns_1_1_no_dsp_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_dadd_64ns_64ns_64_1_full_dsp_1
TOP_dmul_64ns_64ns_64_1_max_dsp_1
TOP_flow_control_loop_pipe_sequential_init
TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
TOP_Rayleigh_Hr_RAM_AUTO_1R1W
TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_8ns_25_4_1
TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_42_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_84_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_83_16_1_1
TOP_mux_864_16_1_1
TOP_sdiv_24ns_16s_16_28_1
TOP_mac_mulsub_16s_16s_24ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_16s_24_4_1
TOP_mac_muladd_16s_16s_24ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_74_16_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mul_mul_16s_9ns_24_4_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_864_32_1_1
TOP_mux_42_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_32_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_mux_84_32_1_1
TOP_flow_control_loop_pipe_sequential_init
TOP_flow_control_loop_pipe_sequential_init
TOP_am_submul_16s_16s_24_4_1
TOP_KBEST_yy_V_RAM_AUTO_1R1W
TOP_KBEST_survival_path_RAM_AUTO_1R1W
TOP_ddiv_64ns_64ns_64_5_no_dsp_1
TOP_ddiv_64ns_64ns_64_5_no_dsp_1
TOP_dsqrt_64ns_64ns_64_3_no_dsp_1
TOP_dlog_64ns_64ns_64_2_med_dsp_1
TOP_H_mul_x_RAM_AUTO_1R1W
TOP_H_rvd_RAM_AUTO_1R1W
TOP_y_receive_V_RAM_AUTO_1R1W
TOP_Q_RAM_1WNR_AUTO_1R1W
TOP_R_V_RAM_AUTO_1R1W
TOP_Pipeline_VITIS_LOOP_461_1
seedInitialization_Pipeline_SEED_INIT_LOOP
seedInitialization
Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
Rayleigh_Pipeline_VITIS_LOOP_69_6
Rayleigh
AWGN
TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3
TOP_Pipeline_VITIS_LOOP_488_4
TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6
CORDIC_V_Pipeline_VITIS_LOOP_94_2
CORDIC_V
CORDIC_R_Pipeline_VITIS_LOOP_32_2
CORDIC_R
QRD_Pipeline_LOOP_01
QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6
QRD_Pipeline_VITIS_LOOP_268_8
QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10
QRD
TOP_Pipeline_VITIS_LOOP_433_1
KBEST_Pipeline_1
KBEST_Pipeline_VITIS_LOOP_347_1
KBEST_Pipeline_VITIS_LOOP_364_3
KBEST_Pipeline_VITIS_LOOP_373_5
KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7
KBEST_Pipeline_VITIS_LOOP_410_9
KBEST_Pipeline_VITIS_LOOP_420_10
KBEST
TOP
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_461_1.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization_Pipeline_SEED_INIT_LOOP.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/seedInitialization.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh_Pipeline_VITIS_LOOP_69_6.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/Rayleigh.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/AWGN.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_488_4.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V_Pipeline_VITIS_LOOP_94_2.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_V.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R_Pipeline_VITIS_LOOP_32_2.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/CORDIC_R.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_01.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_268_8.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/QRD.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP_Pipeline_VITIS_LOOP_433_1.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_1.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_347_1.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_364_3.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_373_5.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_410_9.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST_Pipeline_VITIS_LOOP_420_10.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/KBEST.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.constraint.tcl 
Execute       sc_get_clocks TOP 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dadd_64ns_64ns_64_1_full_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dadd_64ns_64ns_64_1_no_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dadd_64ns_64ns_64_2_no_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dadddsub_64ns_64ns_64_2_no_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dcmp_64ns_64ns_1_1_no_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_ddiv_64ns_64ns_64_5_no_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dlog_64ns_64ns_64_2_med_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dlog_64ns_64ns_64_4_med_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dmul_64ns_64ns_64_1_max_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dmul_64ns_64ns_64_1_med_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dmul_64ns_64ns_64_2_max_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dmul_64ns_64ns_64_2_med_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dsqrt_64ns_64ns_64_3_no_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dsqrt_64ns_64ns_64_5_no_dsp_1_ip.tcl 
Execute       source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/impl/misc/TOP_dsub_64ns_64ns_64_1_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='' bind_report_dict='TOP TOP DATA {TOP {DEPTH 1 CHILDREN {TOP_Pipeline_VITIS_LOOP_461_1 Rayleigh AWGN TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 TOP_Pipeline_VITIS_LOOP_488_4 TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 QRD TOP_Pipeline_VITIS_LOOP_433_1 KBEST} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME H_mul_x_U SOURCE QRD.cpp:467 VARIABLE H_mul_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME H_rvd_U SOURCE {} VARIABLE H_rvd LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_U SOURCE {} VARIABLE y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME y_receive_V_U SOURCE QRD.cpp:479 VARIABLE y_receive_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME Q_U SOURCE {} VARIABLE Q LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME R_V_U SOURCE QRD.cpp:500 VARIABLE R_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME y_hat_V_U SOURCE QRD.cpp:503 VARIABLE y_hat_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 253 BRAM 8 URAM 0}} TOP_Pipeline_VITIS_LOOP_461_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln461_fu_124_p2 SOURCE QRD.cpp:461 VARIABLE add_ln461 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_7_fu_200_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_7 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_220_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_fu_232_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_fu_238_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_10_fu_495_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_10 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_1_fu_515_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_1 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_1_fu_527_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_1 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_1_fu_533_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_1 LOOP VITIS_LOOP_461_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Rayleigh {DEPTH 2 CHILDREN {seedInitialization Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 Rayleigh_Pipeline_VITIS_LOOP_69_6} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rngMT19937ICN_uniformRNG_mt_odd_0_V_U SOURCE Rayleigh.cpp:20 VARIABLE rngMT19937ICN_uniformRNG_mt_odd_0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rngMT19937ICN_1_U SOURCE {} VARIABLE rngMT19937ICN_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rngMT19937ICN_uniformRNG_mt_even_0_V_U SOURCE Rayleigh.cpp:20 VARIABLE rngMT19937ICN_uniformRNG_mt_even_0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rngMT19937ICN_3_U SOURCE {} VARIABLE rngMT19937ICN_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Hr_U SOURCE Rayleigh.cpp:25 VARIABLE Hr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Hi_U SOURCE Rayleigh.cpp:26 VARIABLE Hi LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 103 BRAM 4 URAM 0}} seedInitialization {DEPTH 3 CHILDREN seedInitialization_Pipeline_SEED_INIT_LOOP BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mt_reg_V_fu_111_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE mt_reg_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} seedInitialization_Pipeline_SEED_INIT_LOOP {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32ns_32_1_1_U6 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:1539 VARIABLE ret LOOP SEED_INIT_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mt_reg_V_fu_174_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223 VARIABLE mt_reg_V LOOP SEED_INIT_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_fu_202_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE i_V LOOP SEED_INIT_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_750_p2 SOURCE Rayleigh.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_774_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_2523_p2 SOURCE Rayleigh.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_2551_p2 SOURCE Rayleigh.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_3_V_fu_814_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE addr_head_p_3_V LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_m_p_1_V_fu_820_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE addr_head_p_m_p_1_V LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_n_V_fu_1554_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE addr_head_p_n_V LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_fu_1154_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE sub_ln947 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_1160_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE lsb_index LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_fu_1190_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:950 VARIABLE sub_ln950 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_fu_1264_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:962 VARIABLE sub_ln962 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_fu_1288_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:961 VARIABLE add_ln961 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_2_fu_1324_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:964 VARIABLE m_2 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln969_fu_1352_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:969 VARIABLE sub_ln969 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_1358_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE add_ln968 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U18 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472 VARIABLE z LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U30 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474 VARIABLE r_5 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_1_no_dsp_1_U19 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449 VARIABLE tmp_6 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U31 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455 VARIABLE t2 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U32 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490 VARIABLE t4 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U20 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492 VARIABLE t5 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U34 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494 VARIABLE t6 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U22 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496 VARIABLE t7 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U36 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498 VARIABLE t8 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U24 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500 VARIABLE t9 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U38 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502 VARIABLE t10 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U26 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504 VARIABLE t11 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U40 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506 VARIABLE t12 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U28 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508 VARIABLE f1_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U42 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511 VARIABLE f1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U33 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517 VARIABLE t13 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U21 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519 VARIABLE t14 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U35 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521 VARIABLE t15 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U23 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523 VARIABLE t16 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U37 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525 VARIABLE t17 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U25 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527 VARIABLE f2 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U39 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530 VARIABLE t18 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U27 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532 VARIABLE f2_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U41 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535 VARIABLE t19 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U29 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537 VARIABLE f2_3 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_3_V_1_fu_1470_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE addr_head_p_3_V_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_m_p_1_V_1_fu_1476_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE addr_head_p_m_p_1_V_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_n_V_1_fu_1575_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE addr_head_p_n_V_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_1_fu_1482_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885 VARIABLE add_ln885_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_1_fu_1890_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE sub_ln947_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_1_fu_1896_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE lsb_index_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_1_fu_1926_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:950 VARIABLE sub_ln950_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_1_fu_2000_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:962 VARIABLE sub_ln962_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_1_fu_2024_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:961 VARIABLE add_ln961_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_7_fu_2060_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:964 VARIABLE m_7 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln969_1_fu_2088_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:969 VARIABLE sub_ln969_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_1_fu_2094_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE add_ln968_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U18 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472 VARIABLE z_3 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U30 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474 VARIABLE r_10 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_1_no_dsp_1_U19 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449 VARIABLE tmp_4 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U31 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455 VARIABLE t2_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U32 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490 VARIABLE t4_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U20 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492 VARIABLE t5_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U34 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494 VARIABLE t6_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U22 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496 VARIABLE t7_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U36 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498 VARIABLE t8_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U24 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500 VARIABLE t9_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U38 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502 VARIABLE t10_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U26 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504 VARIABLE t11_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U40 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506 VARIABLE t12_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U28 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508 VARIABLE f1_1_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U42 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511 VARIABLE f1_2 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U33 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517 VARIABLE t13_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U21 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519 VARIABLE t14_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U35 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521 VARIABLE t15_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U23 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523 VARIABLE t16_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U37 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525 VARIABLE t17_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U25 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527 VARIABLE f2_4 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U39 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530 VARIABLE t18_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U27 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532 VARIABLE f2_5 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U41 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535 VARIABLE t19_1 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U29 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537 VARIABLE f2_7 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_1522_p2 SOURCE Rayleigh.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_28_1_VITIS_LOOP_29_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 78 BRAM 0 URAM 0}} Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_160_p2 SOURCE Rayleigh.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_40_3_VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_172_p2 SOURCE Rayleigh.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_3_VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_216_p2 SOURCE Rayleigh.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_40_3_VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_232_p2 SOURCE Rayleigh.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_40_3_VITIS_LOOP_41_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Rayleigh_Pipeline_VITIS_LOOP_69_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_203_p2 SOURCE Rayleigh.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_1_max_dsp_1_U66 SOURCE Rayleigh.cpp:73 VARIABLE mul LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U64 SOURCE Rayleigh.cpp:73 VARIABLE add LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_1_max_dsp_1_U67 SOURCE Rayleigh.cpp:73 VARIABLE mul_1 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U64 SOURCE Rayleigh.cpp:73 VARIABLE add_1 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_1_max_dsp_1_U66 SOURCE Rayleigh.cpp:73 VARIABLE mul_2 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U64 SOURCE Rayleigh.cpp:73 VARIABLE add_2 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_1_max_dsp_1_U67 SOURCE Rayleigh.cpp:73 VARIABLE mul_3 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U64 SOURCE Rayleigh.cpp:73 VARIABLE add_3 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_1_max_dsp_1_U66 SOURCE Rayleigh.cpp:73 VARIABLE mul_4 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U65 SOURCE Rayleigh.cpp:73 VARIABLE add_4 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_1_max_dsp_1_U67 SOURCE Rayleigh.cpp:73 VARIABLE mul_5 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U65 SOURCE Rayleigh.cpp:73 VARIABLE add_5 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_1_max_dsp_1_U66 SOURCE Rayleigh.cpp:73 VARIABLE mul_6 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U65 SOURCE Rayleigh.cpp:73 VARIABLE add_6 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 0 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_1_max_dsp_1_U67 SOURCE Rayleigh.cpp:73 VARIABLE mul_7 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 8 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U65 SOURCE Rayleigh.cpp:73 VARIABLE add_7 LOOP VITIS_LOOP_69_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}}} AREA {DSP 22 BRAM 0 URAM 0}} AWGN {DEPTH 2 CHILDREN seedInitialization BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rngMT19937ICN_uniformRNG_mt_odd_0_V_U SOURCE AWGN.cpp:12 VARIABLE rngMT19937ICN_uniformRNG_mt_odd_0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rngMT19937ICN_1_U SOURCE {} VARIABLE rngMT19937ICN_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME rngMT19937ICN_uniformRNG_mt_even_0_V_U SOURCE AWGN.cpp:12 VARIABLE rngMT19937ICN_uniformRNG_mt_even_0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME rngMT19937ICN_3_U SOURCE {} VARIABLE rngMT19937ICN_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_636_p2 SOURCE AWGN.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_3_V_fu_650_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE addr_head_p_3_V LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_head_p_m_p_1_V_fu_656_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229 VARIABLE addr_head_p_m_p_1_V LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_fu_1034_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE sub_ln947 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_1040_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE lsb_index LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_fu_1070_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:950 VARIABLE sub_ln950 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_fu_1144_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:962 VARIABLE sub_ln962 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_fu_1168_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:961 VARIABLE add_ln961 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_33_fu_1204_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:964 VARIABLE m_33 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln969_fu_1232_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:969 VARIABLE sub_ln969 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_1238_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE add_ln968 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U82 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472 VARIABLE z LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U95 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474 VARIABLE r_13 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_1_no_dsp_1_U81 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449 VARIABLE tmp_21 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U94 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455 VARIABLE t2 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U96 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490 VARIABLE t4 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U83 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492 VARIABLE t5 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U98 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494 VARIABLE t6 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U85 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496 VARIABLE t7 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U100 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498 VARIABLE t8 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U87 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500 VARIABLE t9 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U102 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502 VARIABLE t10 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U89 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504 VARIABLE t11 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U104 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506 VARIABLE t12 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U91 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508 VARIABLE f1_1 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U106 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511 VARIABLE f1 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U97 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517 VARIABLE t13 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U84 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519 VARIABLE t14 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U99 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521 VARIABLE t15 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U86 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523 VARIABLE t16 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U101 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525 VARIABLE t17 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U88 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527 VARIABLE f2 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U103 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530 VARIABLE t18 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U90 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532 VARIABLE f2_8 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 0 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_1_med_dsp_1_U105 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535 VARIABLE t19 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE dadd PRAGMA yes RTLNAME dadd_64ns_64ns_64_1_no_dsp_1_U92 SOURCE /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537 VARIABLE f2_10 LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 0 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_1_full_dsp_1_U93 SOURCE AWGN.cpp:19 VARIABLE add LOOP VITIS_LOOP_17_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}}} AREA {DSP 84 BRAM 4 URAM 0}} TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln482_1_fu_265_p2 SOURCE QRD.cpp:482 VARIABLE add_ln482_1 LOOP VITIS_LOOP_482_2_VITIS_LOOP_483_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln482_fu_277_p2 SOURCE QRD.cpp:482 VARIABLE add_ln482 LOOP VITIS_LOOP_482_2_VITIS_LOOP_483_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln484_fu_321_p2 SOURCE QRD.cpp:484 VARIABLE add_ln484 LOOP VITIS_LOOP_482_2_VITIS_LOOP_483_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_5_fu_410_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_5 LOOP VITIS_LOOP_482_2_VITIS_LOOP_483_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_430_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2 LOOP VITIS_LOOP_482_2_VITIS_LOOP_483_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_fu_442_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590 LOOP VITIS_LOOP_482_2_VITIS_LOOP_483_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_fu_448_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590 LOOP VITIS_LOOP_482_2_VITIS_LOOP_483_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln483_fu_332_p2 SOURCE QRD.cpp:483 VARIABLE add_ln483 LOOP VITIS_LOOP_482_2_VITIS_LOOP_483_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} TOP_Pipeline_VITIS_LOOP_488_4 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln488_fu_112_p2 SOURCE QRD.cpp:488 VARIABLE add_ln488 LOOP VITIS_LOOP_488_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_3_fu_174_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_3 LOOP VITIS_LOOP_488_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_194_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2 LOOP VITIS_LOOP_488_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_fu_206_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590 LOOP VITIS_LOOP_488_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_fu_212_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590 LOOP VITIS_LOOP_488_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_1_fu_582_p2 SOURCE QRD.cpp:492 VARIABLE add_ln492_1 LOOP VITIS_LOOP_492_5_VITIS_LOOP_493_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_fu_594_p2 SOURCE QRD.cpp:492 VARIABLE add_ln492 LOOP VITIS_LOOP_492_5_VITIS_LOOP_493_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_1_fu_712_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_1 LOOP VITIS_LOOP_492_5_VITIS_LOOP_493_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_fu_732_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2 LOOP VITIS_LOOP_492_5_VITIS_LOOP_493_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_fu_744_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590 LOOP VITIS_LOOP_492_5_VITIS_LOOP_493_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_fu_750_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590 LOOP VITIS_LOOP_492_5_VITIS_LOOP_493_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln493_fu_645_p2 SOURCE QRD.cpp:493 VARIABLE add_ln493 LOOP VITIS_LOOP_492_5_VITIS_LOOP_493_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} QRD {DEPTH 2 CHILDREN {CORDIC_V CORDIC_R CORDIC_R CORDIC_R CORDIC_R CORDIC_R CORDIC_R QRD_Pipeline_LOOP_01 QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 QRD_Pipeline_VITIS_LOOP_268_8 QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_12_fu_4923_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_12 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3848_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3859_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3865_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3848_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_38 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3859_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_7 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3865_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_7 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3848_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_49 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3859_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_10 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3865_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_10 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_172_fu_5163_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_172 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_53_fu_5183_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_53 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_13_fu_5195_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_13 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_13_fu_5201_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_13 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_246_fu_5348_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_246 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_63_fu_5368_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_63 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_19_fu_5380_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_19 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_19_fu_5386_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_19 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_331_fu_5560_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_331 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_125_fu_5580_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_125 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_25_fu_5592_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_25 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_25_fu_5598_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_25 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_371_fu_5772_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_371 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_133_fu_5792_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_133 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_31_fu_5804_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_31 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_31_fu_5810_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_31 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_396_fu_5984_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_396 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_142_fu_6004_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_142 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_37_fu_6016_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_37 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_37_fu_6022_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_37 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_414_fu_6196_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_414 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_148_fu_6216_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_148 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_44_fu_6228_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_44 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_44_fu_6234_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_44 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_432_fu_6408_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_432 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_154_fu_6428_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_154 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_51_fu_6440_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_51 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_51_fu_6446_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_51 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_237_fu_6650_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_237 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_62_fu_6670_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_62 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_18_fu_6682_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_18 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_18_fu_6688_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_18 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_322_fu_6862_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_322 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_77_fu_6882_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_77 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_24_fu_6894_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_24 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_24_fu_6900_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_24 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_368_fu_7074_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_368 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_132_fu_7094_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_132 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_30_fu_7106_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_30 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_30_fu_7112_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_30 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_393_fu_7286_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_393 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_141_fu_7306_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_141 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_36_fu_7318_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_36 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_36_fu_7324_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_36 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_411_fu_7498_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_411 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_147_fu_7518_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_147 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_43_fu_7530_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_43 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_43_fu_7536_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_43 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_429_fu_7710_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_429 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_153_fu_7730_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_153 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_50_fu_7742_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_50 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_50_fu_7748_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_50 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_228_fu_7952_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_228 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_61_fu_7972_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_61 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_17_fu_7984_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_17 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_17_fu_7990_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_17 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_313_fu_8164_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_313 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_76_fu_8184_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_76 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_23_fu_8196_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_23 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_23_fu_8202_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_23 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_365_fu_8376_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_365 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_131_fu_8396_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_131 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_29_fu_8408_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_29 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_29_fu_8414_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_29 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_390_fu_8588_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_390 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_140_fu_8608_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_140 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_35_fu_8620_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_35 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_35_fu_8626_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_35 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_408_fu_8800_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_408 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_146_fu_8820_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_146 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_42_fu_8832_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_42 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_42_fu_8838_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_42 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_426_fu_9012_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_426 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_152_fu_9032_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_152 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_49_fu_9044_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_49 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_49_fu_9050_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_49 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_219_fu_9254_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_219 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_60_fu_9274_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_60 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_16_fu_9286_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_16 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_16_fu_9292_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_16 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_304_fu_9466_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_304 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_75_fu_9486_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_75 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_22_fu_9498_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_22 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_22_fu_9504_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_22 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_362_fu_9678_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_362 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_130_fu_9698_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_130 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_28_fu_9710_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_28 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_28_fu_9716_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_28 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_387_fu_9890_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_387 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_139_fu_9910_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_139 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_34_fu_9922_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_34 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_34_fu_9928_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_34 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_405_fu_10102_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_405 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_145_fu_10122_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_145 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_41_fu_10134_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_41 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_41_fu_10140_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_41 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_423_fu_10314_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_423 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_151_fu_10334_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_151 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_48_fu_10346_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_48 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_48_fu_10352_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_48 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_10510_p2 SOURCE QRD.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_132_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_10565_p2 SOURCE QRD.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_57_fu_10696_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_57 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3944_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_16 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3955_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_6 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3961_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_6 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3944_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_47 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3955_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_9 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3961_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_9 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3944_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_51 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3955_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_12 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3961_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_12 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3944_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_54 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3955_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_15 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3961_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_15 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3944_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_64 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3955_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_21 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3961_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_21 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3944_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_74 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3955_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_27 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3961_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_27 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_340_fu_11047_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_340 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_126_fu_11067_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_126 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_33_fu_11079_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_33 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_33_fu_11085_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_33 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_374_fu_11231_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_374 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4058_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_135 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4069_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_39 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4075_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_39 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_402_fu_11367_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_402 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_144_fu_11387_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_144 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_46_fu_11399_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_46 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_46_fu_11405_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_46 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_420_fu_11579_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_420 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_150_fu_11599_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_150 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_53_fu_11611_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_53 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_53_fu_11617_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_53 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_438_fu_11791_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_438 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_156_fu_11811_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_156 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_56_fu_11823_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_56 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_56_fu_11829_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_56 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_444_fu_12003_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_444 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_158_fu_12023_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_158 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_59_fu_12035_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_59 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_59_fu_12041_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_59 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_450_fu_12215_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_450 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_160_fu_12235_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_160 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_62_fu_12247_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_62 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_62_fu_12253_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_62 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_456_fu_12426_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_456 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_162_fu_12446_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_162 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_65_fu_12458_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_65 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_65_fu_12464_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_65 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_462_fu_12637_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_462 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_164_fu_12657_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_164 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_68_fu_12669_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_68 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_68_fu_12675_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_68 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_468_fu_12848_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_468 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_166_fu_12868_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_166 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_71_fu_12880_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_71 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_71_fu_12886_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_71 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_474_fu_13059_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_474 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_168_fu_13079_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_168 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_74_fu_13091_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_74 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_74_fu_13097_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_74 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_480_fu_13270_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_480 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_170_fu_13290_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_170 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_77_fu_13302_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_77 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_77_fu_13308_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_77 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_486_fu_13481_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_486 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_172_fu_13501_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_172 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_80_fu_13513_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_80 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_80_fu_13519_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_80 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4058_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_134 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4069_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_40 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4075_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_40 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_399_fu_13853_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_399 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_143_fu_13873_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_143 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_47_fu_13885_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_47 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_47_fu_13891_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_47 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_417_fu_14065_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_417 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_149_fu_14085_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_149 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_54_fu_14097_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_54 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_54_fu_14103_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_54 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_435_fu_14277_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_435 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_155_fu_14297_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_155 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_57_fu_14309_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_57 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_57_fu_14315_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_57 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_441_fu_14489_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_441 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_157_fu_14509_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_157 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_60_fu_14521_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_60 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_60_fu_14527_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_60 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_447_fu_14701_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_447 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_159_fu_14721_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_159 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_63_fu_14733_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_63 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_63_fu_14739_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_63 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_453_fu_14912_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_453 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_161_fu_14932_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_161 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_66_fu_14944_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_66 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_66_fu_14950_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_66 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_459_fu_15123_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_459 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_163_fu_15143_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_163 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_69_fu_15155_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_69 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_69_fu_15161_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_69 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_465_fu_15334_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_465 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_165_fu_15354_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_165 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_72_fu_15366_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_72 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_72_fu_15372_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_72 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_471_fu_15545_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_471 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_167_fu_15565_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_167 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_75_fu_15577_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_75 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_75_fu_15583_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_75 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_477_fu_15756_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_477 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_169_fu_15776_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_169 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_78_fu_15788_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_78 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_78_fu_15794_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_78 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_483_fu_15967_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_483 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_171_fu_15987_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_171 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_81_fu_15999_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_81 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_81_fu_16005_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_81 LOOP VITIS_LOOP_145_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_15_fu_16279_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_2_fu_16299_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_2_fu_16311_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_2_fu_16317_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_18_fu_16565_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_3_fu_16585_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_3_fu_16597_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_3_fu_16603_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_21_fu_16869_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_4_fu_16889_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_4_fu_16901_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_4_fu_16907_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_24_fu_17149_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_5_fu_17169_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_5_fu_17181_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_5_fu_17187_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_27_fu_17429_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_6_fu_17449_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_8_fu_17461_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_8_fu_17467_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_30_fu_17709_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_7_fu_17729_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_11_fu_17741_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_11_fu_17747_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_33_fu_17989_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_8_fu_18009_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_14_fu_18021_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_14_fu_18027_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_36_fu_18269_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_9_fu_18289_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_20_fu_18301_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_20_fu_18307_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_39_fu_18549_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_10_fu_18569_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_26_fu_18581_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_26_fu_18587_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_42_fu_18829_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_11_fu_18849_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_32_fu_18861_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_32_fu_18867_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_45_fu_19109_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_12_fu_19129_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_38_fu_19141_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_38_fu_19147_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_48_fu_19389_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_13_fu_19409_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_45_fu_19421_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_45_fu_19427_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_51_fu_19669_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_14_fu_19689_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_52_fu_19701_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_52_fu_19707_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_54_fu_19949_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_15_fu_19969_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_55_fu_19981_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_55_fu_19987_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_122_fu_20406_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_122 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4180_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_37 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4191_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_82 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4197_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_82 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4180_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_48 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4191_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_84 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4197_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_84 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_165_fu_20587_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_165 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_52_fu_20607_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_52 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_86_fu_20619_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_86 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_86_fu_20625_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_86 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_212_fu_20772_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_212 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_59_fu_20792_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_59 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_91_fu_20804_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_91 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_91_fu_20810_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_91 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_292_fu_20984_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_292 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_69_fu_21004_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_69 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_95_fu_21016_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_95 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_95_fu_21022_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_95 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_359_fu_21196_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_359 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_129_fu_21216_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_129 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_99_fu_21228_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_99 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_99_fu_21234_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_99 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_384_fu_21408_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_384 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_138_fu_21428_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_138 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_103_fu_21440_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_103 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_103_fu_21446_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_103 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_203_fu_21680_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_203 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_58_fu_21700_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_58 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_90_fu_21712_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_90 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_90_fu_21718_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_90 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_283_fu_21892_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_283 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_68_fu_21912_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_68 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_94_fu_21924_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_94 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_94_fu_21930_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_94 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_356_fu_22104_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_356 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_128_fu_22124_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_128 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_98_fu_22136_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_98 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_98_fu_22142_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_98 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_381_fu_22316_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_381 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_137_fu_22336_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_137 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_102_fu_22348_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_102 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_102_fu_22354_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_102 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_194_fu_22588_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_194 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_57_fu_22608_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_57 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_89_fu_22620_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_89 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_89_fu_22626_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_89 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_274_fu_22800_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_274 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_67_fu_22820_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_67 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_93_fu_22832_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_93 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_93_fu_22838_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_93 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_349_fu_23012_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_349 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_127_fu_23032_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_127 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_97_fu_23044_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_97 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_97_fu_23050_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_97 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_378_fu_23224_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_378 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_136_fu_23244_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_136 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_101_fu_23256_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_101 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_101_fu_23262_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_101 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_23450_p2 SOURCE QRD.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_180_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_60_fu_23512_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_17_fu_23532_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_58_fu_23544_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_58_fu_23550_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_65_fu_23796_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_18_fu_23816_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_61_fu_23828_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_61_fu_23834_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_68_fu_24077_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_19_fu_24097_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_64_fu_24109_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_64_fu_24115_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_71_fu_24358_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_20_fu_24378_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_67_fu_24390_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_67_fu_24396_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_74_fu_24638_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_21_fu_24658_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_70_fu_24670_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_70_fu_24676_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_77_fu_24919_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_22_fu_24939_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_73_fu_24951_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_73_fu_24957_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_80_fu_25199_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_23_fu_25219_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_76_fu_25231_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_76_fu_25237_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_83_fu_25480_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_24_fu_25500_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_79_fu_25512_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_79_fu_25518_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_86_fu_25760_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_25_fu_25780_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_83_fu_25792_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_83_fu_25798_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_89_fu_26041_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_26_fu_26061_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_85_fu_26073_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_85_fu_26079_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_92_fu_26327_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_27_fu_26347_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_87_fu_26359_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_87_fu_26365_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_95_fu_26611_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_28_fu_26631_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_88_fu_26643_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_88_fu_26649_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_98_fu_26906_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_29_fu_26926_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_92_fu_26938_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_92_fu_26944_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_101_fu_27186_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_30_fu_27206_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_96_fu_27218_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_96_fu_27224_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_104_fu_27466_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_31_fu_27486_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_100_fu_27498_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_100_fu_27504_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_107_fu_27746_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_32_fu_27766_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_104_fu_27778_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_104_fu_27784_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_110_fu_28026_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_33_fu_28046_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_105_fu_28058_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_105_fu_28064_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_113_fu_28306_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_34_fu_28326_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_106_fu_28338_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_106_fu_28344_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_116_fu_28586_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_35_fu_28606_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_107_fu_28618_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_107_fu_28624_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_119_fu_28866_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_36_fu_28886_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_108_fu_28898_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_108_fu_28904_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_148_fu_29551_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_148 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_46_fu_29571_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_46 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_116_fu_29583_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_116 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_116_fu_29589_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_116 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_155_fu_29733_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_155 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_50_fu_29753_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_50 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_117_fu_29765_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_117 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_117_fu_29771_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_117 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_184_fu_29926_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_184 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4302_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_56 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4313_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_119 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4319_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_119 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_265_fu_30062_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_265 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_66_fu_30082_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_66 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_121_fu_30094_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_121 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_121_fu_30100_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_121 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4302_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_55 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_4313_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_118 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_4319_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_118 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_258_fu_30374_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_258 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_65_fu_30394_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_65 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_120_fu_30406_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_120 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_120_fu_30412_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_120 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_30570_p2 SOURCE QRD.cpp:214 VARIABLE add_ln214 LOOP VITIS_LOOP_214_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_125_fu_30632_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_39_fu_30652_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_109_fu_30664_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_109_fu_30670_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_130_fu_30914_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_40_fu_30934_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_110_fu_30946_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_110_fu_30952_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_133_fu_31194_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_41_fu_31214_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_111_fu_31226_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_111_fu_31232_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_136_fu_31474_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_42_fu_31494_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_112_fu_31506_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_112_fu_31512_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_139_fu_31755_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_43_fu_31775_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_113_fu_31787_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_113_fu_31793_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_142_fu_32035_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_44_fu_32055_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_114_fu_32067_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_114_fu_32073_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME man_V_145_fu_32336_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:501 VARIABLE man_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME F2_45_fu_32356_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE F2_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln590_115_fu_32368_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE add_ln590_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln590_115_fu_32374_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed.h:191 VARIABLE sub_ln590_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_33163_p2 SOURCE QRD.cpp:267 VARIABLE add_ln267 LOOP VITIS_LOOP_267_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 37 BRAM 0 URAM 0}} CORDIC_V {DEPTH 3 CHILDREN CORDIC_V_Pipeline_VITIS_LOOP_94_2 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_fu_197_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE x_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_fu_203_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_2_fu_249_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE x_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_9_fu_255_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE y_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_327_p2 SOURCE QRD.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_4_fu_393_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE x_V_4 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_V_11_fu_398_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE y_V_11 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_V_2_fu_363_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE z_V_2 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_5_fu_403_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE x_V_5 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_12_fu_408_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE y_V_12 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_V_3_fu_369_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE z_V_3 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_25_4_1_U166 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1171 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_452_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:942 VARIABLE tmp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_fu_488_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE sub_ln947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_494_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE lsb_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_fu_524_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:950 VARIABLE sub_ln950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_fu_598_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:962 VARIABLE sub_ln962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_fu_622_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:961 VARIABLE add_ln961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_13_fu_658_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:964 VARIABLE m_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln968_fu_698_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE sub_ln968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_704_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE add_ln968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_7_fu_756_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:942 VARIABLE tmp_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_2_fu_800_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE sub_ln947_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_2_fu_810_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE lsb_index_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_2_fu_836_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:950 VARIABLE sub_ln950_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln952_fu_884_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:952 VARIABLE add_ln952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_2_fu_914_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:961 VARIABLE add_ln961_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_2_fu_930_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:962 VARIABLE sub_ln962_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_18_fu_964_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:964 VARIABLE m_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln968_1_fu_1004_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE sub_ln968_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_2_fu_1010_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE add_ln968_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cordic_phase_V_U SOURCE {} VARIABLE cordic_phase_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 0 URAM 0}} CORDIC_V_Pipeline_VITIS_LOOP_94_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_115_p2 SOURCE QRD.cpp:94 VARIABLE add_ln94 LOOP VITIS_LOOP_94_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} CORDIC_R {DEPTH 3 CHILDREN CORDIC_R_Pipeline_VITIS_LOOP_32_2 BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_fu_182_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE y_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_fu_188_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE x_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1548_fu_210_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1548 VARIABLE add_ln1548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_V_fu_216_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1548 VARIABLE z_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_268_p2 SOURCE QRD.cpp:29 VARIABLE add_ln29 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_8_fu_338_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE x_V_8 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME y_V_15_fu_343_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE y_V_15 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME z_V_6_fu_307_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE z_V_6 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME x_V_9_fu_348_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE x_V_9 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_V_16_fu_353_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE y_V_16 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME z_V_7_fu_313_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE z_V_7 LOOP VITIS_LOOP_29_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_25_4_1_U176 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1171 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_397_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:942 VARIABLE tmp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_fu_433_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE sub_ln947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_439_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE lsb_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_fu_469_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:950 VARIABLE sub_ln950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_fu_543_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:962 VARIABLE sub_ln962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_fu_567_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:961 VARIABLE add_ln961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_23_fu_603_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:964 VARIABLE m_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln968_fu_643_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE sub_ln968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_fu_649_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE add_ln968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_8ns_25_4_1_U177 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1171 VARIABLE r_V_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_12_fu_702_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:942 VARIABLE tmp_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln947_3_fu_738_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE sub_ln947_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_3_fu_744_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:947 VARIABLE lsb_index_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln950_3_fu_774_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:950 VARIABLE sub_ln950_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln962_3_fu_848_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:962 VARIABLE sub_ln962_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln961_3_fu_872_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:961 VARIABLE add_ln961_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_28_fu_908_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:964 VARIABLE m_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln968_2_fu_948_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE sub_ln968_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln968_3_fu_954_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:968 VARIABLE add_ln968_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cordic_phase_V_U SOURCE {} VARIABLE cordic_phase_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 2 BRAM 0 URAM 0}} CORDIC_R_Pipeline_VITIS_LOOP_32_2 {DEPTH 4 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_115_p2 SOURCE QRD.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} QRD_Pipeline_LOOP_01 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_fu_1238_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE sub_ln712 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_1_fu_1324_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE sub_ln712_1 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_2_fu_1410_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE sub_ln712_2 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_3_fu_1496_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE sub_ln712_3 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_1582_p2 SOURCE QRD.cpp:240 VARIABLE add_ln240 LOOP LOOP_01 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_1_fu_605_p2 SOURCE QRD.cpp:250 VARIABLE add_ln250_1 LOOP LOOP_02_VITIS_LOOP_251_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln250_fu_617_p2 SOURCE QRD.cpp:250 VARIABLE add_ln250 LOOP LOOP_02_VITIS_LOOP_251_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_661_p2 SOURCE QRD.cpp:252 VARIABLE add_ln252 LOOP LOOP_02_VITIS_LOOP_251_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_871_p2 SOURCE QRD.cpp:251 VARIABLE add_ln251 LOOP LOOP_02_VITIS_LOOP_251_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} QRD_Pipeline_VITIS_LOOP_268_8 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U414 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U414 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U415 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_1 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U415 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_1 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U416 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_2 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U416 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_2 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U417 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_3 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U417 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_3 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U418 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_4 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U418 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_4 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U419 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_5 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U419 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_5 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U420 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_6 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U420 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_6 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U421 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_7 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U421 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_7 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U422 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_8 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U422 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_8 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U423 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_9 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U423 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_9 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U424 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_10 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U424 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_10 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U425 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_11 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U425 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_11 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U426 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_12 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U426 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_12 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U427 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE mul_ln1246_13 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U427 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_13 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U428 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:736 VARIABLE mul_ln736 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U428 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_14 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U429 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:736 VARIABLE mul_ln736_1 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_16s_16s_24ns_24_4_1_U429 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V_15 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_2021_p2 SOURCE QRD.cpp:268 VARIABLE add_ln268 LOOP VITIS_LOOP_268_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_1_fu_1127_p2 SOURCE QRD.cpp:316 VARIABLE add_ln316_1 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_1139_p2 SOURCE QRD.cpp:316 VARIABLE add_ln316 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_287_fu_1526_p2 SOURCE QRD.cpp:316 VARIABLE empty_287 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U581 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:717 VARIABLE mul_ln717 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U582 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U582 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U583 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_7 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U583 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_7 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U584 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_8 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U584 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_8 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U585 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_9 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U585 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_9 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U586 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_10 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U586 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_10 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U587 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_11 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U587 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_11 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U588 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_12 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U588 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_12 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_1223_p2 SOURCE QRD.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_316_9_VITIS_LOOP_317_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} TOP_Pipeline_VITIS_LOOP_433_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_276_p2 SOURCE QRD.cpp:433 VARIABLE add_ln433 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1169_fu_329_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1169 VARIABLE add_ln1169 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_24_4_1_U777 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:717 VARIABLE mul_ln717 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U778 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U778 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U779 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_1 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U779 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_1 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U780 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_2 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U780 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_2 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U781 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_3 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U781 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_3 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U782 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_4 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U782 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_4 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U783 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_5 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U783 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_5 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U784 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE mul_ln1245_6 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_24ns_24_4_1_U784 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1245 VARIABLE add_ln1245_6 LOOP VITIS_LOOP_433_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 8 BRAM 0 URAM 0}} KBEST {DEPTH 2 CHILDREN {KBEST_Pipeline_1 KBEST_Pipeline_VITIS_LOOP_347_1 KBEST_Pipeline_VITIS_LOOP_364_3 KBEST_Pipeline_VITIS_LOOP_420_10 KBEST_Pipeline_VITIS_LOOP_373_5 KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 KBEST_Pipeline_VITIS_LOOP_410_9} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME yy_V_U SOURCE QRD.cpp:337 VARIABLE yy_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME survival_path_U SOURCE QRD.cpp:341 VARIABLE survival_path LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_2104_p2 SOURCE QRD.cpp:371 VARIABLE add_ln371 LOOP VITIS_LOOP_371_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_16s_16s_24_4_1_U1044 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1246 VARIABLE ret_V LOOP VITIS_LOOP_371_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_16s_16s_24_4_1_U1044 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1168 VARIABLE mul_ln1168 LOOP VITIS_LOOP_371_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME PED_V_0_fu_2176_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE PED_V_0 LOOP VITIS_LOOP_371_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_2276_p2 SOURCE QRD.cpp:352 VARIABLE add_ln352 LOOP VITIS_LOOP_352_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} KBEST_Pipeline_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_322_fu_322_p2 SOURCE {} VARIABLE empty_322 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_347_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_fu_82_p2 SOURCE QRD.cpp:347 VARIABLE add_ln347 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_9ns_24_4_1_U827 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:1168 VARIABLE mul_ln1168 LOOP VITIS_LOOP_347_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_364_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln364_fu_852_p2 SOURCE QRD.cpp:364 VARIABLE add_ln364 LOOP VITIS_LOOP_364_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_420_10 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln420_fu_84_p2 SOURCE QRD.cpp:420 VARIABLE add_ln420 LOOP VITIS_LOOP_420_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_373_5 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_371_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712 LOOP VITIS_LOOP_373_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME dist_V_1_fu_476_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE dist_V_1 LOOP VITIS_LOOP_373_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME dist_V_2_fu_482_p2 SOURCE /opt/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE dist_V_2 LOOP VITIS_LOOP_373_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_462_p2 SOURCE QRD.cpp:373 VARIABLE add_ln373 LOOP VITIS_LOOP_373_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln391_fu_949_p2 SOURCE QRD.cpp:391 VARIABLE add_ln391 LOOP VITIS_LOOP_391_6_VITIS_LOOP_392_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_fu_1084_p2 SOURCE QRD.cpp:393 VARIABLE add_ln393 LOOP VITIS_LOOP_391_6_VITIS_LOOP_392_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KBEST_Pipeline_VITIS_LOOP_410_9 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln410_fu_203_p2 SOURCE QRD.cpp:410 VARIABLE add_ln410 LOOP VITIS_LOOP_410_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.76 seconds; current allocated memory: 1.328 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for TOP.
INFO: [VLOG 209-307] Generating Verilog RTL for TOP.
Execute       syn_report -model TOP -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 24.51 MHz
Command     autosyn done; 119.95 sec.
Command   csynth_design done; 258.85 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 236.81 seconds. CPU system time: 9.48 seconds. Elapsed time: 258.85 seconds; current allocated memory: 158.891 MB.
Command ap_source done; 260.98 sec.
Execute cleanup_all 
Command cleanup_all done; 0.21 sec.
INFO-FLOW: Workspace /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol opened at Wed May 25 16:35:48 CST 2022
Execute     ap_set_clock -name default -period 60 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 60ns.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 1.66 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.84 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.86 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute     create_platform xcu50-fsvh2104-2-e -board  
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 60 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 60 -name default 
Execute   source ./normalRNG.prj/sol/directives.tcl 
Execute     set_directive_top -name TOP TOP 
INFO: [HLS 200-1510] Running: set_directive_top -name TOP TOP 
Execute   cosim_design -ldflags -L./ -ldcmt 
INFO: [HLS 200-1510] Running: cosim_design -ldflags -L./ -ldcmt 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=60.000 (was NA)
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/tb_AWGN.cpp /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/tb_AWGN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/tb_AWGN.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/tb_AWGN.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.06 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/Rayleigh.cpp /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/Rayleigh.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/Rayleigh.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/Rayleigh.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 5.11 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/QRD.cpp /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/QRD.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/QRD.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/QRD.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.58 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/Modulation.cpp /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/Modulation.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/Modulation.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/Modulation.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 4.69 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/AWGN.cpp /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/AWGN.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/AWGN.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/AWGN.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 4.7 sec.
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/global.setting.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.rtl_wrap.cfg.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.5 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     source /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/.autopilot/db/TOP.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 94.9 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 172.01 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 312.74 seconds. CPU system time: 24.62 seconds. Elapsed time: 172.01 seconds; current allocated memory: -931.273 MB.
Command ap_source done; 174.09 sec.
Execute cleanup_all 
