{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529088948598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529088948607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 15:55:48 2018 " "Processing started: Fri Jun 15 15:55:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529088948607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088948607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controle -c controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off controle -c controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088948607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529088948992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529088948992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-strutura " "Found design unit 1: controle-strutura" {  } { { "controle.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960788 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088960788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/flipflop.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960792 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/flipflop.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088960792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latchd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latchd-strutura " "Found design unit 1: latchd-strutura" {  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960796 ""} { "Info" "ISGN_ENTITY_NAME" "1 latchd " "Found entity 1: latchd" {  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088960796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senha-strutura " "Found design unit 1: senha-strutura" {  } { { "senha.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/senha.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960799 ""} { "Info" "ISGN_ENTITY_NAME" "1 senha " "Found entity 1: senha" {  } { { "senha.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/senha.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088960799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trava.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trava.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trava-strutura " "Found design unit 1: trava-strutura" {  } { { "trava.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/trava.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960803 ""} { "Info" "ISGN_ENTITY_NAME" "1 trava " "Found entity 1: trava" {  } { { "trava.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/trava.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088960803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_BCD-Behavior " "Found design unit 1: display_BCD-Behavior" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/display_BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960807 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_BCD " "Found entity 1: display_BCD" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/display_BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529088960807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088960807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle " "Elaborating entity \"controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529088960838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senha senha:stage0 " "Elaborating entity \"senha\" for hierarchy \"senha:stage0\"" {  } { { "controle.vhd" "stage0" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529088960855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latchd senha:stage0\|latchd:stage0 " "Elaborating entity \"latchd\" for hierarchy \"senha:stage0\|latchd:stage0\"" {  } { { "senha.vhd" "stage0" { Text "C:/Users/14118293/Desktop/projeto/senha.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529088960858 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q latchd.vhd(10) " "VHDL Process Statement warning at latchd.vhd(10): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1529088960859 "|controle|senha:stage0|latchd:stage0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q latchd.vhd(10) " "Inferred latch for \"q\" at latchd.vhd(10)" {  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088960859 "|controle|senha:stage0|latchd:stage0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trava trava:stage1 " "Elaborating entity \"trava\" for hierarchy \"trava:stage1\"" {  } { { "controle.vhd" "stage1" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529088960861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop trava:stage1\|flipflop:stage0 " "Elaborating entity \"flipflop\" for hierarchy \"trava:stage1\|flipflop:stage0\"" {  } { { "trava.vhd" "stage0" { Text "C:/Users/14118293/Desktop/projeto/trava.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529088960864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_BCD display_BCD:stage2 " "Elaborating entity \"display_BCD\" for hierarchy \"display_BCD:stage2\"" {  } { { "controle.vhd" "stage2" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529088960867 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "err display_BCD.vhd(82) " "VHDL Process Statement warning at display_BCD.vhd(82): signal \"err\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/display_BCD.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529088960868 "|controle|display_BCD:stage2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led display_BCD.vhd(83) " "VHDL Process Statement warning at display_BCD.vhd(83): signal \"led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_BCD.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/display_BCD.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1529088960869 "|controle|display_BCD:stage2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display_BCD:stage2\|Ram0 " "RAM logic \"display_BCD:stage2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "display_BCD.vhd" "Ram0" { Text "C:/Users/14118293/Desktop/projeto/display_BCD.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529088961108 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1529088961108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "senha:stage0\|latchd:stage0\|q " "Latch senha:stage0\|latchd:stage0\|q has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[0\] " "Ports D and ENA on the latch are fed by the same signal x\[0\]" {  } { { "controle.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529088961361 ""}  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529088961361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "senha:stage0\|latchd:stage1\|q " "Latch senha:stage0\|latchd:stage1\|q has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[1\] " "Ports D and ENA on the latch are fed by the same signal x\[1\]" {  } { { "controle.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529088961361 ""}  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529088961361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "senha:stage0\|latchd:stage2\|q " "Latch senha:stage0\|latchd:stage2\|q has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[2\] " "Ports D and ENA on the latch are fed by the same signal x\[2\]" {  } { { "controle.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529088961361 ""}  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529088961361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "senha:stage0\|latchd:stage3\|q " "Latch senha:stage0\|latchd:stage3\|q has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[3\] " "Ports D and ENA on the latch are fed by the same signal x\[3\]" {  } { { "controle.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529088961361 ""}  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529088961361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "senha:stage0\|latchd:stage4\|q " "Latch senha:stage0\|latchd:stage4\|q has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[4\] " "Ports D and ENA on the latch are fed by the same signal x\[4\]" {  } { { "controle.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529088961361 ""}  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529088961361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "senha:stage0\|latchd:stage5\|q " "Latch senha:stage0\|latchd:stage5\|q has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x\[5\] " "Ports D and ENA on the latch are fed by the same signal x\[5\]" {  } { { "controle.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/controle.vhd" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1529088961361 ""}  } { { "latchd.vhd" "" { Text "C:/Users/14118293/Desktop/projeto/latchd.vhd" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1529088961361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529088961469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529088962143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529088962143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529088962210 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529088962210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529088962210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529088962210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529088962242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 15:56:02 2018 " "Processing ended: Fri Jun 15 15:56:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529088962242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529088962242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529088962242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529088962242 ""}
