#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: wenqing笔记本
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Jan  4 23:13:57 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 4)] Analyzing module Bitmap (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 1)] Analyzing module Top (library work)
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 32)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 33)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/Wrapper.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/Wrapper.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/Wrapper.v(line number: 1)] Analyzing module Wrapper (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/Wrapper.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 1)] Analyzing module BlockController (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/uart_tx.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/uart_tx.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/uart_tx.v(line number: 6)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/uart_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/KeyDebounce.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/KeyDebounce.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/KeyDebounce.v(line number: 1)] Analyzing module KeyDebounce (library work)
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/KeyDebounce.v(line number: 13)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/KeyDebounce.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v(line number: 1)] Analyzing module UartWrapper (library work)
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v(line number: 59)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v(line number: 62)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v(line number: 64)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v
W: Verilog-2005: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v(line number: 21)] Macro UD is redefined
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/ms7200_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/ms7200_ctl.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/ms7210_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/ms7210_ctl.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/pattern_vg.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/pattern_vg.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/pattern_vg.v(line number: 24)] Analyzing module pattern_vg (library work)
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/pattern_vg.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/pattern_vg.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86132/Desktop/Template_Final_Terris/source/pattern_vg.v(line number: 45)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/pattern_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/sync_vg.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/sync_vg.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/sync_vg.v(line number: 34)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/sync_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/HdmiWrapper.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/HdmiWrapper.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/HdmiWrapper.v(line number: 1)] Analyzing module HdmiWrapper (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/HdmiWrapper.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/iic_dri.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/iic_dri.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/SegWrapper.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/source/SegWrapper.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/source/SegWrapper.v(line number: 12)] Analyzing module SegWrapper (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/source/SegWrapper.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v
I: Verilog-0001: Analyzing file C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v
I: Verilog-0002: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 20)] Analyzing module PLL_148M5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86132/Desktop/Template_Final_Terris} C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v successfully.
I: Module "Top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.114s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 1)] Elaborating module Top
I: Module instance {Top} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    AREA_ROW = 32'b00000000000000000000000000100000
    AREA_COL = 32'b00000000000000000000000000010000
    ROW_ADDR_W = 32'b00000000000000000000000000000101
    COL_ADDR_W = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 48)] Elaborating instance u_pll
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 20)] Elaborating module PLL_148M5
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 119)] Net clkfb in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 122)] Net pfden in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 123)] Net clkout0_gate in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 124)] Net clkout0_2pad_gate in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 125)] Net clkout1_gate in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 126)] Net clkout2_gate in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 127)] Net clkout3_gate in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 128)] Net clkout4_gate in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 129)] Net clkout5_gate in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 130)] Net dyn_idiv in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 131)] Net dyn_odiv0 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 132)] Net dyn_odiv1 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 133)] Net dyn_odiv2 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 134)] Net dyn_odiv3 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 135)] Net dyn_odiv4 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 136)] Net dyn_fdiv in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 137)] Net dyn_duty0 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 138)] Net dyn_duty1 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 139)] Net dyn_duty2 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 140)] Net dyn_duty3 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86132/Desktop/Template_Final_Terris/ipcore/PLL_148M5/PLL_148M5.v(line number: 141)] Net dyn_duty4 in PLL_148M5(original module PLL_148M5) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 60)] Elaborating instance u_hdmi
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/HdmiWrapper.v(line number: 1)] Elaborating module HdmiWrapper
I: Module instance {Top.u_hdmi} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/HdmiWrapper.v(line number: 134)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v(line number: 76)] Elaborating instance ms7200_ctl
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {Top.u_hdmi.ms72xx_ctl.ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v(line number: 91)] Elaborating instance ms7210_ctl
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {Top.u_hdmi.ms72xx_ctl.ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v(line number: 129)] Elaborating instance iic_dri_rx
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {Top.u_hdmi.ms72xx_ctl.iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/ms72xx_ctl.v(line number: 164)] Elaborating instance iic_dri_tx
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {Top.u_hdmi.ms72xx_ctl.iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/HdmiWrapper.v(line number: 173)] Elaborating instance sync_vg
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/sync_vg.v(line number: 34)] Elaborating module sync_vg
I: Module instance {Top.u_hdmi.sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/HdmiWrapper.v(line number: 189)] Elaborating instance pattern_vg
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/pattern_vg.v(line number: 24)] Elaborating module pattern_vg
I: Module instance {Top.u_hdmi.pattern_vg} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000
    DATA_WHITE = 2'b00
    DATA_RED = 2'b01
    DATA_BLUE = 2'b10
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 99)] Elaborating instance u_key
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/KeyDebounce.v(line number: 1)] Elaborating module KeyDebounce
I: Module instance {Top.u_key} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    KEY_CNT = 32'b00000000000000000000000000000111
    CLK_MAX = 32'b00000000000011110100001000111111
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 123)] Elaborating instance u_wrapper
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/Wrapper.v(line number: 1)] Elaborating module Wrapper
I: Module instance {Top.u_wrapper} parameter value:
    AREA_ROW = 32'b00000000000000000000000000100000
    AREA_COL = 32'b00000000000000000000000000010000
    ROW_ADDR_W = 32'b00000000000000000000000000000101
    COL_ADDR_W = 32'b00000000000000000000000000000100
    SPEED_FREQ = 32'b00000010111110101111000010000000
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/Wrapper.v(line number: 100)] Elaborating instance u_bitmap
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 4)] Elaborating module Bitmap
I: Module instance {Top.u_wrapper.u_bitmap} parameter value:
    AREA_ROW = 32'b00000000000000000000000000100000
    AREA_COL = 32'b00000000000000000000000000010000
    ROW_ADDR_W = 32'b00000000000000000000000000000101
    COL_ADDR_W = 32'b00000000000000000000000000000100
    SPEED_FREQ = 32'b00000010111110101111000010000000
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/Wrapper.v(line number: 125)] Elaborating instance u_block_ctrl
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 1)] Elaborating module BlockController
W: Verilog-2032: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 28)] Assigned initial value to variable BLK_0 that is unassigned but has initial value
W: Verilog-2032: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 36)] Assigned initial value to variable BLK_1 that is unassigned but has initial value
W: Verilog-2032: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 44)] Assigned initial value to variable BLK_2 that is unassigned but has initial value
W: Verilog-2032: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 52)] Assigned initial value to variable BLK_3 that is unassigned but has initial value
W: Verilog-2032: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 60)] Assigned initial value to variable BLK_4 that is unassigned but has initial value
W: Verilog-2032: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 68)] Assigned initial value to variable BLK_5 that is unassigned but has initial value
W: Verilog-2032: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 76)] Assigned initial value to variable BLK_6 that is unassigned but has initial value
W: Verilog-2032: [C:/Users/86132/Desktop/Template_Final_Terris/source/BlockController.v(line number: 84)] Assigned initial value to variable BLK_7 that is unassigned but has initial value
I: Module instance {Top.u_wrapper.u_block_ctrl} parameter value:
    AREA_ROW = 32'b00000000000000000000000000100000
    AREA_COL = 32'b00000000000000000000000000010000
    ROW_ADDR_W = 32'b00000000000000000000000000000101
    COL_ADDR_W = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 152)] Elaborating instance u_uart
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v(line number: 1)] Elaborating module UartWrapper
I: Module instance {Top.u_uart} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    AREA_ROW = 32'b00000000000000000000000000100000
    AREA_COL = 32'b00000000000000000000000000010000
    ROW_ADDR_W = 32'b00000000000000000000000000000101
    COL_ADDR_W = 32'b00000000000000000000000000000100
    BPS_NUM = 16'b0000000110110010
    UART_ENCODE_HEAD_R = 2'b00
    UART_ENCODE_HEAD_C = 2'b01
    UART_ENCODE_DATA = 2'b10
    UART_ENCODE_TAIL = 2'b11
    UART_ENCODE_DATA_END = 32'b00000000000000000000000111111100
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/UartWrapper.v(line number: 41)] Elaborating instance u_uart_tx
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/uart_tx.v(line number: 6)] Elaborating module uart_tx
I: Module instance {Top.u_uart.u_uart_tx} parameter value:
    BPS_NUM = 16'b0000000110110010
I: Verilog-0004: [C:/Users/86132/Desktop/Template_Final_Terris/source/Top.v(line number: 167)] Elaborating instance u_seg
I: Verilog-0003: [C:/Users/86132/Desktop/Template_Final_Terris/source/SegWrapper.v(line number: 12)] Elaborating module SegWrapper
I: Module instance {Top.u_seg} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    SEG_FLASH_DUR = 32'b00000000000000001100001101001111
Executing : rtl-elaborate successfully. Time elapsed: 0.081s wall, 0.016s user + 0.000s system = 0.016s CPU (19.3%)

Start rtl-prep.
W: Sdm-2003: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] The net 'bitmap_delay[0]' in Top.u_wrapper.u_bitmap is un-driven.
W: Sdm-2003: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] The net 'bitmap_pos[0]' in Top.u_wrapper.u_bitmap is un-driven.
W: Sdm-2003: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] The net 'bitmap_parrallel[0]' in Top.u_wrapper.u_bitmap is un-driven.
Executing : rtl-prep successfully. Time elapsed: 0.246s wall, 0.078s user + 0.000s system = 0.078s CPU (31.7%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[30]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[29]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[28]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[27]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[26]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[25]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[24]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[23]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[22]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[21]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[20]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[19]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[18]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[17]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[16]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[15]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[14]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[13]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[12]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[11]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 35)] Feedback mux created for signal 'bitmap_parrallel[31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 37)] Feedback mux created for signal 'bitmap_delay[31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86132/Desktop/Template_Final_Terris/source/Bitmap.v(line number: 36)] Feedback mux created for signal 'bitmap_pos[31]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 1.261s wall, 0.234s user + 0.125s system = 0.359s CPU (28.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.107s wall, 0.016s user + 0.000s system = 0.016s CPU (14.6%)

Start FSM inference.
I: FSM uart_encode_cur_state_fsm[1:0] inferred.
I: FSM seg_sel_r_fsm[5:0] inferred.
I: FSM tx_state_fsm[2:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.071s wall, 0.031s user + 0.000s system = 0.031s CPU (44.1%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N58 (bmsWIDEMUX).
I: Constant propagation done on N66 (bmsWIDEMUX).
I: Constant propagation done on N73 (bmsWIDEMUX).
I: Constant propagation done on N80 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N142 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N156 (bmsPMUX).
I: Constant propagation done on N162 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N167_1 (bmsPMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.201s wall, 0.078s user + 0.000s system = 0.078s CPU (38.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:6s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Thu Jan  4 23:14:02 2024
Action compile: Peak memory pool usage is 164 MB
