
BEGIN ipgen_{{ userlogic_name.lower() }}

## Peripheral Options
OPTION IPTYPE = PERIPHERAL
OPTION IMP_NETLIST = TRUE
OPTION STYLE = HDL
OPTION DESC = {{ userlogic_name }}
OPTION LONG_DESC = IPcore of {{ userlogic_name }} generated by IPgen
OPTION HDL = VERILOG
OPTION RUN_NGCBUILD = FALSE
{%- if not single_clock %}
OPTION PLATGEN_SYSLEVEL_UPDATE_PROC = platgen_update
{% endif %}

## User logic Clock and Reset
PORT UCLK = "", DIR = I, SIGIS = CLK
PORT URESETN = "", DIR = I, SIGIS = RST

## Bus Interfaces
{%- for master in masterlist | sort(attribute='name') %}
BUS_INTERFACE BUS = {{ master.name }}_AXI, BUS_STD = AXI, BUS_TYPE = MASTER
{%- endfor %}
{%- for slave in slavelist | sort(attribute='name') %}
BUS_INTERFACE BUS = {{ slave.name }}_AXI, BUS_STD = AXI, BUS_TYPE = SLAVE
{%- endfor %}

{% for master in masterlist | sort(attribute='name') %}
## Generics for VHDL or Parameters for Verilog
{%- if not master.lite %}
PARAMETER C_{{ master.name }}_AXI_SUPPORTS_THREADS = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, BUS = {{ master.name }}_AXI
PARAMETER C_{{ master.name }}_AXI_THREAD_ID_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, BUS = {{ master.name }}_AXI
{%- endif %}
PARAMETER C_{{ master.name }}_AXI_ADDR_WIDTH = {{ ext_addrwidth }}, DT = integer, ASSIGNMENT = CONSTANT, BUS = {{ master.name }}_AXI
PARAMETER C_{{ master.name }}_AXI_DATA_WIDTH = {{ master.ext_datawidth }}, DT = integer, ASSIGNMENT = CONSTANT, BUS = {{ master.name }}_AXI
{%- if not master.lite %}
PARAMETER C_{{ master.name }}_AXI_PROTOCOL = AXI4, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = {{ master.name }}_AXI
{%- else %}
PARAMETER C_{{ master.name }}_AXI_PROTOCOL = AXI4Lite, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = {{ master.name }}_AXI
{%- endif %}

## Max number of write commands able to be issued without responses
{%- if not master.lite %}
PARAMETER C_{{ master.name }}_AXI_SUPPORTS_READ = 1, DT = integer, ASSIGNMENT = CONSTANT, BUS = {{ master.name }}_AXI #,TYPE = NON_HDL
PARAMETER C_{{ master.name }}_AXI_SUPPORTS_WRITE = 1, DT = integer, ASSIGNMENT = CONSTANT, BUS = {{ master.name }}_AXI #,TYPE = NON_HDL
PARAMETER C_{{ master.name }}_AXI_SUPPORTS_USER_SIGNALS = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, BUS = {{ master.name }}_AXI
PARAMETER C_{{ master.name }}_AXI_AWUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ master.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ master.name }}_AXI
PARAMETER C_{{ master.name }}_AXI_ARUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ master.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ master.name }}_AXI
PARAMETER C_{{ master.name }}_AXI_WUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ master.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ master.name }}_AXI
PARAMETER C_{{ master.name }}_AXI_RUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ master.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ master.name }}_AXI
PARAMETER C_{{ master.name }}_AXI_BUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ master.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ master.name }}_AXI
PARAMETER C_{{ master.name }}_AXI_SUPPORTS_NARROW_BURST = 0, DT = integer, ASSIGNMENT = CONSTANT, TYPE = NON_HDL, BUS = {{ master.name }}_AXI
{%- endif %}

## Ports
PORT {{ master.name }}_AXI_ACLK = "", BUS = {{ master.name }}_AXI, DIR = I, SIGIS = CLK
PORT {{ master.name }}_AXI_ARESETN = ARESETN, BUS = {{ master.name }}_AXI, DIR = I, SIGIS = RST
{%- if not master.lite %}
PORT {{ master.name }}_AXI_AWID = AWID, BUS = {{ master.name }}_AXI, DIR = O, VEC = [(C_{{ master.name }}_AXI_THREAD_ID_WIDTH-1):0]
{%- endif %}
PORT {{ master.name }}_AXI_AWADDR = AWADDR, BUS = {{ master.name }}_AXI, DIR = O, VEC = [(C_{{ master.name }}_AXI_ADDR_WIDTH-1):0]
{%- if not master.lite %}
PORT {{ master.name }}_AXI_AWLEN = AWLEN, BUS = {{ master.name }}_AXI, DIR = O, VEC = [7:0]
PORT {{ master.name }}_AXI_AWSIZE = AWSIZE, BUS = {{ master.name }}_AXI, DIR = O, VEC = [2:0]
PORT {{ master.name }}_AXI_AWBURST = AWBURST, BUS = {{ master.name }}_AXI, DIR = O, VEC = [1:0]
PORT {{ master.name }}_AXI_AWLOCK = AWLOCK, BUS = {{ master.name }}_AXI, DIR = O #, VEC = [1:0]
{%- endif %}
PORT {{ master.name }}_AXI_AWCACHE = AWCACHE, BUS = {{ master.name }}_AXI, DIR = O, VEC = [3:0]
PORT {{ master.name }}_AXI_AWPROT = AWPROT, BUS = {{ master.name }}_AXI, DIR = O, VEC = [2:0]
{%- if not master.lite %}
PORT {{ master.name }}_AXI_AWQOS = AWQOS, BUS = {{ master.name }}_AXI, DIR = O, VEC = [3:0]
PORT {{ master.name }}_AXI_AWUSER = AWUSER, BUS = {{ master.name }}_AXI, DIR = O, VEC = [C_{{ master.name }}_AXI_AWUSER_WIDTH-1:0]
{%- endif %}
PORT {{ master.name }}_AXI_AWVALID = AWVALID, BUS = {{ master.name }}_AXI, DIR = O
PORT {{ master.name }}_AXI_AWREADY = AWREADY, BUS = {{ master.name }}_AXI, DIR = I
PORT {{ master.name }}_AXI_WDATA = WDATA, BUS = {{ master.name }}_AXI, DIR = O, VEC = [(C_{{ master.name }}_AXI_DATA_WIDTH-1):0]
PORT {{ master.name }}_AXI_WSTRB = WSTRB, BUS = {{ master.name }}_AXI, DIR = O, VEC = [((C_{{ master.name }}_AXI_DATA_WIDTH/8) -1):0]
{%- if not master.lite %}
PORT {{ master.name }}_AXI_WLAST = WLAST, BUS = {{ master.name }}_AXI, DIR = O
PORT {{ master.name }}_AXI_WUSER = WUSER, BUS = {{ master.name }}_AXI, DIR = O, VEC = [(C_{{ master.name }}_AXI_WUSER_WIDTH-1):0]
{%- endif %}
PORT {{ master.name }}_AXI_WVALID = WVALID, BUS = {{ master.name }}_AXI, DIR = O
PORT {{ master.name }}_AXI_WREADY = WREADY, BUS = {{ master.name }}_AXI, DIR = I
{%- if not master.lite %}
PORT {{ master.name }}_AXI_BID = BID, BUS = {{ master.name }}_AXI, DIR = I, VEC = [(C_{{ master.name }}_AXI_THREAD_ID_WIDTH-1):0]
{%- endif %}
PORT {{ master.name }}_AXI_BRESP = BRESP, BUS = {{ master.name }}_AXI, DIR = I, VEC = [1:0]
{%- if not master.lite %}
PORT {{ master.name }}_AXI_BUSER = BUSER, BUS = {{ master.name }}_AXI, DIR = I, VEC = [(C_{{ master.name }}_AXI_BUSER_WIDTH-1):0]
{%- endif %}
PORT {{ master.name }}_AXI_BVALID = BVALID, BUS = {{ master.name }}_AXI, DIR = I
PORT {{ master.name }}_AXI_BREADY = BREADY, BUS = {{ master.name }}_AXI, DIR = O
{%- if not master.lite %}
PORT {{ master.name }}_AXI_ARID = ARID, BUS = {{ master.name }}_AXI, DIR = O, VEC = [(C_{{ master.name }}_AXI_THREAD_ID_WIDTH-1):0]
{%- endif %}
PORT {{ master.name }}_AXI_ARADDR = ARADDR, BUS = {{ master.name }}_AXI, DIR = O, VEC = [(C_{{ master.name }}_AXI_ADDR_WIDTH-1):0]
{%- if not master.lite %}
PORT {{ master.name }}_AXI_ARLEN = ARLEN, BUS = {{ master.name }}_AXI, DIR = O, VEC = [7:0]
PORT {{ master.name }}_AXI_ARSIZE = ARSIZE, BUS = {{ master.name }}_AXI, DIR = O, VEC = [2:0]
PORT {{ master.name }}_AXI_ARBURST = ARBURST, BUS = {{ master.name }}_AXI, DIR = O, VEC = [1:0]
PORT {{ master.name }}_AXI_ARLOCK = ARLOCK, BUS = {{ master.name }}_AXI, DIR = O, VEC = [1:0]
{%- endif %}
PORT {{ master.name }}_AXI_ARCACHE = ARCACHE, BUS = {{ master.name }}_AXI, DIR = O, VEC = [3:0]
PORT {{ master.name }}_AXI_ARPROT = ARPROT, BUS = {{ master.name }}_AXI, DIR = O, VEC = [2:0]
{%- if not master.lite %}
PORT {{ master.name }}_AXI_ARQOS = ARQOS, BUS = {{ master.name }}_AXI, DIR = O, VEC = [3:0]
PORT {{ master.name }}_AXI_ARUSER = ARUSER, BUS = {{ master.name }}_AXI, DIR = O, VEC = [(C_{{ master.name }}_AXI_ARUSER_WIDTH-1):0]
{%- endif %}
PORT {{ master.name }}_AXI_ARVALID = ARVALID, BUS = {{ master.name }}_AXI, DIR = O
PORT {{ master.name }}_AXI_ARREADY = ARREADY, BUS = {{ master.name }}_AXI, DIR = I
{%- if not master.lite %}
PORT {{ master.name }}_AXI_RID = RID, BUS = {{ master.name }}_AXI, DIR = I, VEC = [(C_{{ master.name }}_AXI_THREAD_ID_WIDTH-1):0]
{%- endif %}
PORT {{ master.name }}_AXI_RDATA = RDATA, BUS = {{ master.name }}_AXI, DIR = I, VEC = [(C_{{ master.name }}_AXI_DATA_WIDTH-1):0]
PORT {{ master.name }}_AXI_RRESP = RRESP, BUS = {{ master.name }}_AXI, DIR = I, VEC = [1:0]
{%- if not master.lite %}
PORT {{ master.name }}_AXI_RLAST = RLAST, BUS = {{ master.name }}_AXI, DIR = I
PORT {{ master.name }}_AXI_RUSER = RUSER, BUS = {{ master.name }}_AXI, DIR = I, VEC = [(C_{{ master.name }}_AXI_RUSER_WIDTH-1):0]
{%- endif %}
PORT {{ master.name }}_AXI_RVALID = RVALID, BUS = {{ master.name }}_AXI, DIR = I
PORT {{ master.name }}_AXI_RREADY = RREADY, BUS = {{ master.name }}_AXI, DIR = O
{% endfor %}

{% for slave in slavelist | sort(attribute='name') %}
## Generics for VHDL or Parameters for Verilog
{%- if not slave.lite %}
PARAMETER C_{{ slave.name }}_AXI_ID_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, BUS = {{ slave.name }}_AXI
{%- endif %}
PARAMETER C_{{ slave.name }}_AXI_ADDR_WIDTH = {{ ext_addrwidth }}, DT = integer, ASSIGNMENT = CONSTANT, BUS = {{ slave.name }}_AXI
PARAMETER C_{{ slave.name }}_AXI_DATA_WIDTH = {{ slave.ext_datawidth }}, DT = integer, ASSIGNMENT = CONSTANT, BUS = {{ slave.name }}_AXI
{%- if not slave.lite %}
PARAMETER C_{{ slave.name }}_AXI_PROTOCOL = AXI4, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = {{ slave.name }}_AXI
{%- else %}
PARAMETER C_{{ slave.name }}_AXI_PROTOCOL = AXI4Lite, DT = string, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = {{ slave.name }}_AXI
{%- endif %}
{%- if not slave.lite %}
PARAMETER C_{{ slave.name }}_AXI_SUPPORTS_READ = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = CONSTANT, BUS = {{ slave.name }}_AXI #,TYPE = NON_HDL
PARAMETER C_{{ slave.name }}_AXI_SUPPORTS_WRITE = 1, DT = integer, RANGE = (0,1), ASSIGNMENT = CONSTANT, BUS = {{ slave.name }}_AXI #,TYPE = NON_HDL 
PARAMETER C_{{ slave.name }}_AXI_SUPPORTS_USER_SIGNALS = 0, DT = integer, TYPE = NON_HDL, ASSIGNMENT = CONSTANT, BUS = {{ slave.name }}_AXI
PARAMETER C_{{ slave.name }}_AXI_AWUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ slave.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ slave.name }}_AXI
PARAMETER C_{{ slave.name }}_AXI_ARUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ slave.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ slave.name }}_AXI
PARAMETER C_{{ slave.name }}_AXI_WUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ slave.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ slave.name }}_AXI
PARAMETER C_{{ slave.name }}_AXI_RUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ slave.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ slave.name }}_AXI
PARAMETER C_{{ slave.name }}_AXI_BUSER_WIDTH = 1, DT = integer, ASSIGNMENT = CONSTANT, ISVALID = (C_{{ slave.name }}_AXI_SUPPORTS_USER_SIGNALS == 1), BUS = {{ slave.name }}_AXI
{%- endif %}
PARAMETER C_{{ slave.name }}_AXI_NUM_ADDR_RANGES = 1, BUS = {{ slave.name }}_AXI, DT = INTEGER, ASSIGNMENT = OPTIONAL_UPDATE, TYPE = NON_HDL, RANGE = (1:4)
PARAMETER C_{{ slave.name }}_AXI_RNG00_BASEADDR = 0xFFFFFFFF, BUS = {{ slave.name }}_AXI, DT = std_logic_vector, ADDRESS = BASE, PAIR = C_{{ slave.name }}_AXI_RNG00_HIGHADDR, ISVALID = (C_{{ slave.name }}_AXI_NUM_ADDR_RANGES >= 1), TYPE = NON_HDL, MIN_SIZE = 0x1000
PARAMETER C_{{ slave.name }}_AXI_RNG00_HIGHADDR = 0x00000000, BUS = {{ slave.name }}_AXI, DT = std_logic_vector, ADDRESS = HIGH, PAIR = C_{{ slave.name }}_AXI_RNG00_BASEADDR, ISVALID = (C_{{ slave.name }}_AXI_NUM_ADDR_RANGES >= 1), TYPE = NON_HDL
PARAMETER C_{{ slave.name }}_AXI_RNG01_BASEADDR = 0xFFFFFFFF, BUS = {{ slave.name }}_AXI, DT = std_logic_vector, ADDRESS = BASE, PAIR = C_{{ slave.name }}_AXI_RNG01_HIGHADDR, ISVALID = (C_{{ slave.name }}_AXI_NUM_ADDR_RANGES >= 2), TYPE = NON_HDL, MIN_SIZE = 0x1000
PARAMETER C_{{ slave.name }}_AXI_RNG01_HIGHADDR = 0x00000000, BUS = {{ slave.name }}_AXI, DT = std_logic_vector, ADDRESS = HIGH, PAIR = C_{{ slave.name }}_AXI_RNG01_BASEADDR, ISVALID = (C_{{ slave.name }}_AXI_NUM_ADDR_RANGES >= 2), TYPE = NON_HDL
PARAMETER C_{{ slave.name }}_AXI_RNG02_BASEADDR = 0xFFFFFFFF, BUS = {{ slave.name }}_AXI, DT = std_logic_vector, ADDRESS = BASE, PAIR = C_{{ slave.name }}_AXI_RNG02_HIGHADDR, ISVALID = (C_{{ slave.name }}_AXI_NUM_ADDR_RANGES >= 3), TYPE = NON_HDL, MIN_SIZE = 0x1000
PARAMETER C_{{ slave.name }}_AXI_RNG02_HIGHADDR = 0x00000000, BUS = {{ slave.name }}_AXI, DT = std_logic_vector, ADDRESS = HIGH, PAIR = C_{{ slave.name }}_AXI_RNG02_BASEADDR, ISVALID = (C_{{ slave.name }}_AXI_NUM_ADDR_RANGES >= 3), TYPE = NON_HDL
PARAMETER C_{{ slave.name }}_AXI_RNG03_BASEADDR = 0xFFFFFFFF, BUS = {{ slave.name }}_AXI, DT = std_logic_vector, ADDRESS = BASE, PAIR = C_{{ slave.name }}_AXI_RNG03_HIGHADDR, ISVALID = (C_{{ slave.name }}_AXI_NUM_ADDR_RANGES >= 4), TYPE = NON_HDL, MIN_SIZE = 0x1000
PARAMETER C_{{ slave.name }}_AXI_RNG03_HIGHADDR = 0x00000000, BUS = {{ slave.name }}_AXI, DT = std_logic_vector, ADDRESS = HIGH, PAIR = C_{{ slave.name }}_AXI_RNG03_BASEADDR, ISVALID = (C_{{ slave.name }}_AXI_NUM_ADDR_RANGES >= 4), TYPE = NON_HDL

## Ports
PORT {{ slave.name }}_AXI_ACLK = "", BUS = {{ slave.name }}_AXI, DIR = I, SIGIS = CLK
PORT {{ slave.name }}_AXI_ARESETN = ARESETN, BUS = {{ slave.name }}_AXI, DIR = I, SIGIS = RST
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_AWID = AWID, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [(C_{{ slave.name }}_AXI_ID_WIDTH-1):0]
{%- endif %}
PORT {{ slave.name }}_AXI_AWADDR = AWADDR, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [(C_{{ slave.name }}_AXI_ADDR_WIDTH-1):0]
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_AWLEN = AWLEN, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [7:0]
PORT {{ slave.name }}_AXI_AWSIZE = AWSIZE, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [2:0]
PORT {{ slave.name }}_AXI_AWBURST = AWBURST, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [1:0]
PORT {{ slave.name }}_AXI_AWLOCK = AWLOCK, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [1:0]
{%- endif %}
PORT {{ slave.name }}_AXI_AWCACHE = AWCACHE, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [3:0]
PORT {{ slave.name }}_AXI_AWPROT = AWPROT, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [2:0]
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_AWQOS = AWQOS, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [3:0]
PORT {{ slave.name }}_AXI_AWUSER = AWUSER, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [C_{{ slave.name }}_AXI_AWUSER_WIDTH-1:0]
{%- endif %}
PORT {{ slave.name }}_AXI_AWVALID = AWVALID, BUS = {{ slave.name }}_AXI, DIR = I
PORT {{ slave.name }}_AXI_AWREADY = AWREADY, BUS = {{ slave.name }}_AXI, DIR = O
PORT {{ slave.name }}_AXI_WDATA = WDATA, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [(C_{{ slave.name }}_AXI_DATA_WIDTH-1):0]
PORT {{ slave.name }}_AXI_WSTRB = WSTRB, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [((C_{{ slave.name }}_AXI_DATA_WIDTH/8) -1):0]
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_WLAST = WLAST, BUS = {{ slave.name }}_AXI, DIR = I
PORT {{ slave.name }}_AXI_WUSER = WUSER, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [(C_{{ slave.name }}_AXI_WUSER_WIDTH-1):0]
{%- endif %}
PORT {{ slave.name }}_AXI_WVALID = WVALID, BUS = {{ slave.name }}_AXI, DIR = I
PORT {{ slave.name }}_AXI_WREADY = WREADY, BUS = {{ slave.name }}_AXI, DIR = O
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_BID = BID, BUS = {{ slave.name }}_AXI, DIR = O, VEC = [(C_{{ slave.name }}_AXI_ID_WIDTH-1):0]
{%- endif %}
PORT {{ slave.name }}_AXI_BRESP = BRESP, BUS = {{ slave.name }}_AXI, DIR = O, VEC = [1:0]
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_BUSER = BUSER, BUS = {{ slave.name }}_AXI, DIR = O, VEC = [(C_{{ slave.name }}_AXI_BUSER_WIDTH-1):0]
{%- endif %}
PORT {{ slave.name }}_AXI_BVALID = BVALID, BUS = {{ slave.name }}_AXI, DIR = O
PORT {{ slave.name }}_AXI_BREADY = BREADY, BUS = {{ slave.name }}_AXI, DIR = I
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_ARID = ARID, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [(C_{{ slave.name }}_AXI_ID_WIDTH-1):0]
{%- endif %}
PORT {{ slave.name }}_AXI_ARADDR = ARADDR, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [(C_{{ slave.name }}_AXI_ADDR_WIDTH-1):0]
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_ARLEN = ARLEN, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [7:0]
PORT {{ slave.name }}_AXI_ARSIZE = ARSIZE, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [2:0]
PORT {{ slave.name }}_AXI_ARBURST = ARBURST, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [1:0]
PORT {{ slave.name }}_AXI_ARLOCK = ARLOCK, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [1:0]
{%- endif %}
PORT {{ slave.name }}_AXI_ARCACHE = ARCACHE, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [3:0]
PORT {{ slave.name }}_AXI_ARPROT = ARPROT, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [2:0]
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_ARQOS = ARQOS, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [3:0]
PORT {{ slave.name }}_AXI_ARUSER = ARUSER, BUS = {{ slave.name }}_AXI, DIR = I, VEC = [(C_{{ slave.name }}_AXI_ARUSER_WIDTH-1):0]
{%- endif %}
PORT {{ slave.name }}_AXI_ARVALID = ARVALID, BUS = {{ slave.name }}_AXI, DIR = I
PORT {{ slave.name }}_AXI_ARREADY = ARREADY, BUS = {{ slave.name }}_AXI, DIR = O
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_RID = RID, BUS = {{ slave.name }}_AXI, DIR = O, VEC = [(C_{{ slave.name }}_AXI_ID_WIDTH-1):0]
{%- endif %}
PORT {{ slave.name }}_AXI_RDATA = RDATA, BUS = {{ slave.name }}_AXI, DIR = O, VEC = [(C_{{ slave.name }}_AXI_DATA_WIDTH-1):0]
PORT {{ slave.name }}_AXI_RRESP = RRESP, BUS = {{ slave.name }}_AXI, DIR = O, VEC = [1:0]
{%- if not slave.lite %}
PORT {{ slave.name }}_AXI_RLAST = RLAST, BUS = {{ slave.name }}_AXI, DIR = O
PORT {{ slave.name }}_AXI_RUSER = RUSER, BUS = {{ slave.name }}_AXI, DIR = O, VEC = [(C_{{ slave.name }}_AXI_RUSER_WIDTH-1):0]
{%- endif %}
PORT {{ slave.name }}_AXI_RVALID = RVALID, BUS = {{ slave.name }}_AXI, DIR = O
PORT {{ slave.name }}_AXI_RREADY = RREADY, BUS = {{ slave.name }}_AXI, DIR = I
{% endfor %}

################################################################################
# User defined ports
################################################################################
{%- for param in mpd_parameters | sort(attribute=0) %}
PARAMETER {{ param[0] }} = {{ param[1] }}, DT = {{ param[2] }}
{%- endfor %}

{%- for port in mpd_ports | sort(attribute=0) %}
PORT {{ port[0] }} = "", DIR = {{ port[1] }}{% if port[2] != '' %}, VEC = {{ port[2] }}{% endif %}
{%- endfor %}

END
