Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot testing_tb_func_synth xil_defaultlib.testing_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.GND
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module unisims_ver.RAMB36E2(CLOCK_DOMAINS="COMMON",...
Compiling module xil_defaultlib.RAM_TEST
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_0
Compiling module unisims_ver.CARRY8
Compiling module xil_defaultlib.read_ram
Compiling module xil_defaultlib.testing_module
Compiling module xil_defaultlib.testing_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testing_tb_func_synth
