
*** Running vivado
    with args -log fir_filtar.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filtar.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fir_filtar.tcl -notrace
Command: synth_design -top fir_filtar -part xc7z010clg400-1 -mode Out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.898 ; gain = 15.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_filtar' [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.srcs/sources_1/new/fir_filtar.vhd:52]
	Parameter fir_ord bound to: 20 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter FIXED_POINT_POSITION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mac' [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.srcs/sources_1/new/mac.vhd:47]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mac' (1#1) [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.srcs/sources_1/new/mac.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'fir_filtar' (2#1) [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.srcs/sources_1/new/fir_filtar.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.926 ; gain = 70.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.926 ; gain = 70.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.926 ; gain = 70.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1196.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.srcs/constrs_1/new/clock_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.srcs/constrs_1/new/clock_constraint.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.srcs/constrs_1/new/clock_constraint.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.srcs/constrs_1/new/clock_constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1319.883 ; gain = 6.945
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1319.883 ; gain = 193.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1319.883 ; gain = 193.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1319.883 ; gain = 193.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1319.883 ; gain = 193.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 40    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
DSP Report: Generating DSP sum_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register b_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register a_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register sum_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: register m_reg_reg is absorbed into DSP sum_reg_reg.
DSP Report: operator sum_next is absorbed into DSP sum_reg_reg.
DSP Report: operator m_next is absorbed into DSP sum_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1319.883 ; gain = 193.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|mac         | (C+(A2*B2)')' | 17     | 17     | 34     | -      | 34     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1339.473 ; gain = 212.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1340.367 ; gain = 213.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1359.445 ; gain = 232.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1367.336 ; gain = 240.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1367.336 ; gain = 240.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1367.336 ; gain = 240.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1367.336 ; gain = 240.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1367.336 ; gain = 240.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1367.336 ; gain = 240.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |    20|
|2     |LUT6    |    20|
|3     |FDRE    |   340|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1367.336 ; gain = 240.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1367.336 ; gain = 117.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1367.336 ; gain = 240.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1367.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1367.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:08 . Memory (MB): peak = 1367.336 ; gain = 240.809
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/master_sve/GITHAB/DSONG/fir_bez_toleranicje/fir_filtar.runs/synth_1/fir_filtar.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_filtar_utilization_synth.rpt -pb fir_filtar_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 20 12:39:53 2024...
