--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.510ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (0.649 - 0.812)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y10.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y11.F2      net (fanout=1)        0.384   ftop/clkN210/locked_d
    SLICE_X57Y11.CLK     Tfck                  0.602   ftop/clkN210/unlock2
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (1.126ns logic, 0.384ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y11.XQ      Tcko                  0.495   ftop/clkN210/unlock2
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y11.BY      net (fanout=2)        0.615   ftop/clkN210/unlock2
    SLICE_X57Y11.CLK     Tdick                 0.247   ftop/clkN210/unlock2
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.742ns logic, 0.615ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.810 - 0.650)
  Source Clock:         ftop/clkIn_O rising at 12.500ns
  Destination Clock:    ftop/clkIn_O rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y10.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y11.F2      net (fanout=1)        0.307   ftop/clkN210/locked_d
    SLICE_X57Y11.CLK     Tckf        (-Th)    -0.406   ftop/clkN210/unlock2
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.825ns logic, 0.307ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.500ns
  Destination Clock:    ftop/clkIn_O rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y11.XQ      Tcko                  0.396   ftop/clkN210/unlock2
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y11.BY      net (fanout=2)        0.492   ftop/clkN210/unlock2
    SLICE_X57Y11.CLK     Tckdi       (-Th)    -0.122   ftop/clkN210/unlock2
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.518ns logic, 0.492ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 7.144ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.856ns (350.140MHz) (Tdcmpfx)
  Physical resource: ftop/clkN210/dcm/CLKFX
  Logical resource: ftop/clkN210/dcm/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: ftop/clkN210/clk125_unbuf
--------------------------------------------------------------------------------
Slack: 8.930ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.930ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X59Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y57.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 187.500ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 187.500ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpfx)
  Physical resource: ftop/clkN210/dcm/CLKFX
  Logical resource: ftop/clkN210/dcm/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: ftop/clkN210/clk125_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6939 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.920ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.840ns (Levels of Logic = 8)
  Clock Path Skew:      -0.080ns (0.490 - 0.570)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y181.XQ     Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X86Y186.G3     net (fanout=8)        0.605   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X86Y193.G2     net (fanout=13)       0.189   ftop/gbe0/gmac/N2
    SLICE_X86Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<1>1
    SLICE_X87Y194.G2     net (fanout=3)        0.360   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X87Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X83Y194.G1     net (fanout=9)        0.729   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X83Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X83Y194.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X83Y194.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.840ns (5.229ns logic, 2.611ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (0.490 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X86Y186.G1     net (fanout=25)       0.562   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X86Y193.G2     net (fanout=13)       0.189   ftop/gbe0/gmac/N2
    SLICE_X86Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<1>1
    SLICE_X87Y194.G2     net (fanout=3)        0.360   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X87Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X83Y194.G1     net (fanout=9)        0.729   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X83Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X83Y194.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X83Y194.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (5.255ns logic, 2.568ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.818ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.496 - 0.570)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y181.XQ     Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X86Y186.G3     net (fanout=8)        0.605   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X84Y192.G1     net (fanout=13)       0.714   ftop/gbe0/gmac/N2
    SLICE_X84Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<3>1
    SLICE_X84Y197.G4     net (fanout=7)        0.372   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X84Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X85Y196.G2     net (fanout=3)        0.115   ftop/gbe0/gmac/txRS_crc/N11
    SLICE_X85Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<9>_SW0
    SLICE_X85Y196.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<9>_SW0/O
    SLICE_X85Y196.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.818ns (5.284ns logic, 2.534ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.496 - 0.570)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y181.XQ     Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X86Y186.G3     net (fanout=8)        0.605   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X84Y192.G1     net (fanout=13)       0.714   ftop/gbe0/gmac/N2
    SLICE_X84Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<3>1
    SLICE_X84Y197.G4     net (fanout=7)        0.372   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X84Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X84Y197.F3     net (fanout=3)        0.062   ftop/gbe0/gmac/txRS_crc/N11
    SLICE_X84Y197.X      Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X85Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txRS_crc/N34
    SLICE_X85Y197.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (5.324ns logic, 2.481ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (0.496 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X86Y186.G1     net (fanout=25)       0.562   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X84Y192.G1     net (fanout=13)       0.714   ftop/gbe0/gmac/N2
    SLICE_X84Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<3>1
    SLICE_X84Y197.G4     net (fanout=7)        0.372   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X84Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X85Y196.G2     net (fanout=3)        0.115   ftop/gbe0/gmac/txRS_crc/N11
    SLICE_X85Y196.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<9>_SW0
    SLICE_X85Y196.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<9>_SW0/O
    SLICE_X85Y196.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (5.310ns logic, 2.491ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.798ns (Levels of Logic = 8)
  Clock Path Skew:      -0.074ns (0.496 - 0.570)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y181.XQ     Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X86Y186.G3     net (fanout=8)        0.605   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X86Y193.G2     net (fanout=13)       0.189   ftop/gbe0/gmac/N2
    SLICE_X86Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<1>1
    SLICE_X87Y194.G2     net (fanout=3)        0.360   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X87Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X87Y194.F3     net (fanout=9)        0.120   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X87Y194.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X85Y197.F2     net (fanout=4)        0.587   ftop/gbe0/gmac/txRS_crc/N12
    SLICE_X85Y197.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (5.230ns logic, 2.568ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.490 - 0.570)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y181.XQ     Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X86Y186.G3     net (fanout=8)        0.605   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X86Y192.G2     net (fanout=13)       0.189   ftop/gbe0/gmac/N2
    SLICE_X86Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X83Y195.G1     net (fanout=8)        0.995   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X83Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<17>21_SW0
    SLICE_X83Y195.F1     net (fanout=1)        0.620   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<17>21_SW0/O
    SLICE_X83Y195.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (4.668ns logic, 3.116ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (0.496 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X86Y186.G1     net (fanout=25)       0.562   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X84Y192.G1     net (fanout=13)       0.714   ftop/gbe0/gmac/N2
    SLICE_X84Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<3>1
    SLICE_X84Y197.G4     net (fanout=7)        0.372   ftop/gbe0/gmac/txRS_crc_add_data<3>
    SLICE_X84Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X84Y197.F3     net (fanout=3)        0.062   ftop/gbe0/gmac/txRS_crc/N11
    SLICE_X84Y197.X      Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N34
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0_SW0
    SLICE_X85Y197.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txRS_crc/N34
    SLICE_X85Y197.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.788ns (5.350ns logic, 2.438ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.766ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.476 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_lenCnt_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X84Y199.G3     net (fanout=25)       2.484   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X84Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X82Y181.G4     net (fanout=59)       1.871   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X82Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_lenCnt_value<0>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_D_IN<0>131
    SLICE_X82Y183.G1     net (fanout=12)       0.987   ftop/gbe0/gmac/N26
    SLICE_X82Y183.CLK    Tgck                  0.671   ftop/gbe0/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_D_IN<8>1
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_8
    -------------------------------------------------  ---------------------------
    Total                                      7.766ns (2.424ns logic, 5.342ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.490 - 0.598)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X89Y183.G2     net (fanout=5)        0.545   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X89Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/N32
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X89Y183.F4     net (fanout=2)        0.032   ftop/gbe0/gmac/N38
    SLICE_X89Y183.X      Tilo                  0.562   ftop/gbe0/gmac/N32
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>222
    SLICE_X85Y186.G1     net (fanout=14)       0.990   ftop/gbe0/gmac/N32
    SLICE_X85Y186.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X85Y186.F3     net (fanout=3)        0.049   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X85Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X85Y183.F2     net (fanout=1)        0.315   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X85Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_EN1
    SLICE_X82Y194.CE     net (fanout=26)       2.260   ftop/gbe0/gmac/txRS_crc/rRemainder_EN
    SLICE_X82Y194.CLK    Tceck                 0.155   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (3.559ns logic, 4.191ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.750ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.490 - 0.598)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y183.YQ     Tcko                  0.596   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X89Y183.G2     net (fanout=5)        0.545   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X89Y183.Y      Tilo                  0.561   ftop/gbe0/gmac/N32
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X89Y183.F4     net (fanout=2)        0.032   ftop/gbe0/gmac/N38
    SLICE_X89Y183.X      Tilo                  0.562   ftop/gbe0/gmac/N32
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>222
    SLICE_X85Y186.G1     net (fanout=14)       0.990   ftop/gbe0/gmac/N32
    SLICE_X85Y186.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X85Y186.F3     net (fanout=3)        0.049   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X85Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X85Y183.F2     net (fanout=1)        0.315   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X85Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_EN1
    SLICE_X82Y194.CE     net (fanout=26)       2.260   ftop/gbe0/gmac/txRS_crc/rRemainder_EN
    SLICE_X82Y194.CLK    Tceck                 0.155   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.750ns (3.559ns logic, 4.191ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.781ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (0.496 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X86Y186.G1     net (fanout=25)       0.562   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X86Y193.G2     net (fanout=13)       0.189   ftop/gbe0/gmac/N2
    SLICE_X86Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<1>1
    SLICE_X87Y194.G2     net (fanout=3)        0.360   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X87Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X87Y194.F3     net (fanout=9)        0.120   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X87Y194.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X85Y197.F2     net (fanout=4)        0.587   ftop/gbe0/gmac/txRS_crc/N12
    SLICE_X85Y197.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (5.256ns logic, 2.525ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.081ns (0.490 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X86Y186.G1     net (fanout=25)       0.562   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X86Y192.G2     net (fanout=13)       0.189   ftop/gbe0/gmac/N2
    SLICE_X86Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X83Y195.G1     net (fanout=8)        0.995   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X83Y195.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<17>21_SW0
    SLICE_X83Y195.F1     net (fanout=1)        0.620   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<17>21_SW0/O
    SLICE_X83Y195.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (4.694ns logic, 3.073ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.763ns (Levels of Logic = 8)
  Clock Path Skew:      -0.081ns (0.490 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.YQ     Tcko                  0.596   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X86Y186.G4     net (fanout=25)       0.427   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X86Y193.G2     net (fanout=13)       0.189   ftop/gbe0/gmac/N2
    SLICE_X86Y193.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<1>1
    SLICE_X87Y194.G2     net (fanout=3)        0.360   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X87Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X83Y194.G1     net (fanout=9)        0.729   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X83Y194.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>_SW0
    SLICE_X83Y194.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>_SW0/O
    SLICE_X83Y194.CLK    Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (5.330ns logic, 2.433ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.770ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.496 - 0.570)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y181.XQ     Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X86Y186.G3     net (fanout=8)        0.605   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X86Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/N47
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>212
    SLICE_X86Y187.G4     net (fanout=6)        0.125   ftop/gbe0/gmac/N27
    SLICE_X86Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>112
    SLICE_X86Y187.F3     net (fanout=5)        0.102   ftop/gbe0/gmac/N34
    SLICE_X86Y187.X      Tilo                  0.601   ftop/gbe0/gmac/N381
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1_SW0_SW0
    SLICE_X87Y192.G3     net (fanout=1)        0.480   ftop/gbe0/gmac/N381
    SLICE_X87Y192.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X85Y198.G4     net (fanout=13)       1.085   ftop/gbe0/gmac/N2
    SLICE_X85Y198.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X84Y196.G1     net (fanout=5)        0.616   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X84Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<14>_SW0
    SLICE_X84Y196.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<14>_SW0/O
    SLICE_X84Y196.CLK    Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (4.722ns logic, 3.048ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.476 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_lenCnt_value_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X84Y199.G3     net (fanout=25)       2.484   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X84Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X82Y181.G4     net (fanout=59)       1.871   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X82Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_lenCnt_value<0>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_D_IN<0>131
    SLICE_X82Y183.F1     net (fanout=12)       0.982   ftop/gbe0/gmac/N26
    SLICE_X82Y183.CLK    Tfck                  0.656   ftop/gbe0/gmac/txRS_lenCnt_value<9>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_D_IN<9>1
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_9
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (2.409ns logic, 5.337ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.490 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X84Y199.G3     net (fanout=25)       2.484   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X84Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X85Y183.F3     net (fanout=59)       1.160   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X85Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_EN1
    SLICE_X82Y194.CE     net (fanout=26)       2.260   ftop/gbe0/gmac/txRS_crc/rRemainder_EN
    SLICE_X82Y194.CLK    Tceck                 0.155   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (1.854ns logic, 5.904ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.490 - 0.571)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y184.XQ     Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X84Y199.G3     net (fanout=25)       2.484   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X84Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X85Y183.F3     net (fanout=59)       1.160   ftop/gbe0/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X85Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_EN1
    SLICE_X82Y194.CE     net (fanout=26)       2.260   ftop/gbe0/gmac/txRS_crc/rRemainder_EN
    SLICE_X82Y194.CLK    Tceck                 0.155   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (1.854ns logic, 5.904ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.490 - 0.602)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_isSOF to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y189.YQ     Tcko                  0.524   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF
    SLICE_X89Y183.F1     net (fanout=8)        1.186   ftop/gbe0/gmac/txRS_isSOF
    SLICE_X89Y183.X      Tilo                  0.562   ftop/gbe0/gmac/N32
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>222
    SLICE_X85Y186.G1     net (fanout=14)       0.990   ftop/gbe0/gmac/N32
    SLICE_X85Y186.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X85Y186.F3     net (fanout=3)        0.049   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X85Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X85Y183.F2     net (fanout=1)        0.315   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X85Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_EN1
    SLICE_X82Y194.CE     net (fanout=26)       2.260   ftop/gbe0/gmac/txRS_crc/rRemainder_EN
    SLICE_X82Y194.CLK    Tceck                 0.155   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (2.926ns logic, 4.800ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.490 - 0.602)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_isSOF to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y189.YQ     Tcko                  0.524   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF
    SLICE_X89Y183.F1     net (fanout=8)        1.186   ftop/gbe0/gmac/txRS_isSOF
    SLICE_X89Y183.X      Tilo                  0.562   ftop/gbe0/gmac/N32
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>222
    SLICE_X85Y186.G1     net (fanout=14)       0.990   ftop/gbe0/gmac/N32
    SLICE_X85Y186.Y      Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X85Y186.F3     net (fanout=3)        0.049   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X85Y186.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_crc_EN_add
                                                       ftop/gbe0/gmac/txRS_crc_EN_add1
    SLICE_X85Y183.F2     net (fanout=1)        0.315   ftop/gbe0/gmac/txRS_crc_EN_add
    SLICE_X85Y183.X      Tilo                  0.562   ftop/gbe0/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_EN1
    SLICE_X82Y194.CE     net (fanout=26)       2.260   ftop/gbe0/gmac/txRS_crc/rRemainder_EN
    SLICE_X82Y194.CLK    Tceck                 0.155   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (2.926ns logic, 4.800ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.581 - 0.502)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y177.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X83Y177.BX     net (fanout=5)        0.378   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X83Y177.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.481ns logic, 0.378ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.800ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y174.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X84Y175.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X84Y175.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.011 - 0.009)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y193.YQ    Tcko                  0.419   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X114Y192.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X114Y192.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y177.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X85Y177.BX     net (fanout=6)        0.408   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X85Y177.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.478ns logic, 0.408ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.040 - 0.034)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y174.YQ     Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X84Y175.BY     net (fanout=1)        0.331   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X84Y175.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.614ns logic, 0.331ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.600 - 0.503)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y173.YQ     Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_2
    SLICE_X84Y172.BY     net (fanout=1)        0.481   ftop/gbe0/gmac/txRS_txF/dSyncReg1<2>
    SLICE_X84Y172.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.614ns logic, 0.481ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.272 - 0.228)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_11 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y195.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    SLICE_X86Y195.F2     net (fanout=2)        0.292   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
    SLICE_X86Y195.CLK    Tckf        (-Th)    -0.438   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      1.126ns (0.834ns logic, 0.292ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_23 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.270 - 0.226)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_23 to ftop/gbe0/gmac/txRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y197.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_23
    SLICE_X88Y197.F2     net (fanout=2)        0.293   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
    SLICE_X88Y197.CLK    Tckf        (-Th)    -0.438   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<31>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.834ns logic, 0.293ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y176.YQ     Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X85Y176.BY     net (fanout=2)        0.492   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X85Y176.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.599ns logic, 0.492ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.185ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.600 - 0.503)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y173.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X84Y172.BX     net (fanout=1)        0.666   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X84Y172.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.519ns logic, 0.666ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_ifgCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y182.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X89Y182.F4     net (fanout=5)        0.289   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X89Y182.CLK    Tckf        (-Th)    -0.406   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.802ns logic, 0.289ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.581 - 0.502)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y177.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X82Y176.F4     net (fanout=6)        0.341   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X82Y176.CLK    Tckf        (-Th)    -0.438   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_incrGrayP_2_incrGrayPBlock_incrGray_2_incrGray_Result<2>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.834ns logic, 0.341ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.266 - 0.220)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_14 to ftop/gbe0/gmac/txRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y196.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    SLICE_X87Y197.G1     net (fanout=2)        0.345   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
    SLICE_X87Y197.CLK    Tckg        (-Th)    -0.406   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<22>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.823ns logic, 0.345ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_6 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.259 - 0.226)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_6 to ftop/gbe0/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y196.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_6
    SLICE_X84Y196.F2     net (fanout=2)        0.307   ftop/gbe0/gmac/txRS_crc/rRemainder<6>
    SLICE_X84Y196.CLK    Tckf        (-Th)    -0.438   ftop/gbe0/gmac/txRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<14>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.855ns logic, 0.307ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.581 - 0.502)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y177.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X82Y176.G4     net (fanout=6)        0.372   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X82Y176.CLK    Tckg        (-Th)    -0.450   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_incrGrayP_2_incrGrayPBlock_incrGray_2_incrGray_Result<1>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.846ns logic, 0.372ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_emitFCS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y185.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X87Y185.G4     net (fanout=17)       0.319   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X87Y185.CLK    Tckg        (-Th)    -0.406   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_D_IN<2>1
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.825ns logic, 0.319ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_18 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.017 - 0.010)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_18 to ftop/gbe0/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y196.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_18
    SLICE_X82Y194.G2     net (fanout=2)        0.306   ftop/gbe0/gmac/txRS_crc/rRemainder<18>
    SLICE_X82Y194.CLK    Tckg        (-Th)    -0.450   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.846ns logic, 0.306ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_22 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.245 - 0.226)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_22 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y197.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_22
    SLICE_X85Y199.F1     net (fanout=2)        0.340   ftop/gbe0/gmac/txRS_crc/rRemainder<22>
    SLICE_X85Y199.CLK    Tckf        (-Th)    -0.406   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.825ns logic, 0.340ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y190.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X93Y190.G4     net (fanout=5)        0.321   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X93Y190.CLK    Tckg        (-Th)    -0.406   ftop/gbe0/gmac/txRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_D_IN<0>1
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.825ns logic, 0.321ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y190.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X93Y190.F4     net (fanout=5)        0.321   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X93Y190.CLK    Tckf        (-Th)    -0.406   ftop/gbe0/gmac/txRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_D_IN<1>1
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.825ns logic, 0.321ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X82Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X82Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X82Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X82Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X84Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X84Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X114Y192.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X114Y192.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X84Y174.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X84Y174.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X84Y174.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X84Y174.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X80Y173.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X80Y173.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X80Y173.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X80Y173.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X90Y184.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X90Y184.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X84Y175.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X84Y175.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2234 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.475ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.194ns (Levels of Logic = 4)
  Clock Path Skew:      -0.281ns (0.619 - 0.900)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y107.G2    net (fanout=17)       0.744   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.SR     net (fanout=17)       1.990   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.194ns (3.156ns logic, 4.038ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.224ns (0.259 - 0.483)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y107.G2    net (fanout=17)       0.744   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.SR      net (fanout=17)       1.875   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (3.156ns logic, 3.923ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 4)
  Clock Path Skew:      -0.213ns (0.270 - 0.483)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y107.G2    net (fanout=17)       0.744   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y98.SR      net (fanout=17)       1.873   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y98.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (3.156ns logic, 3.921ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.096ns (Levels of Logic = 4)
  Clock Path Skew:      -0.189ns (0.265 - 0.454)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y106.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y107.G4    net (fanout=2)        0.646   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.SR     net (fanout=17)       1.990   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (3.156ns logic, 3.940ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.185ns (0.265 - 0.450)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y109.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X111Y107.F2    net (fanout=2)        0.650   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X111Y107.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.SR     net (fanout=17)       1.990   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (3.102ns logic, 3.958ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.269ns (0.631 - 0.900)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y107.G2    net (fanout=17)       0.744   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X96Y107.SR     net (fanout=17)       1.766   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X96Y107.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (3.156ns logic, 3.814ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.981ns (Levels of Logic = 4)
  Clock Path Skew:      -0.258ns (0.613 - 0.871)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y106.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y107.G4    net (fanout=2)        0.646   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.SR      net (fanout=17)       1.875   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.981ns (3.156ns logic, 3.825ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.979ns (Levels of Logic = 4)
  Clock Path Skew:      -0.247ns (0.624 - 0.871)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y106.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X110Y107.G4    net (fanout=2)        0.646   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y98.SR      net (fanout=17)       1.873   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y98.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (3.156ns logic, 3.823ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.205ns (0.265 - 0.470)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y122.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X107Y108.G2    net (fanout=14)       2.299   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.SR     net (fanout=17)       1.990   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.008ns (1.939ns logic, 5.069ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.995ns (Levels of Logic = 4)
  Clock Path Skew:      -0.208ns (0.265 - 0.473)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y108.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y107.G1    net (fanout=2)        0.545   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.SR     net (fanout=17)       1.990   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.995ns (3.156ns logic, 3.839ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.012ns (Levels of Logic = 4)
  Clock Path Skew:      -0.189ns (0.265 - 0.454)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y106.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X111Y107.F1    net (fanout=2)        0.530   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y107.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.SR     net (fanout=17)       1.990   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y106.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.012ns (3.174ns logic, 3.838ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.945ns (Levels of Logic = 4)
  Clock Path Skew:      -0.254ns (0.613 - 0.867)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y109.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X111Y107.F2    net (fanout=2)        0.650   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X111Y107.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.SR      net (fanout=17)       1.875   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.945ns (3.102ns logic, 3.843ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.943ns (Levels of Logic = 4)
  Clock Path Skew:      -0.243ns (0.624 - 0.867)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y109.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X111Y107.F2    net (fanout=2)        0.650   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X111Y107.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y98.SR      net (fanout=17)       1.873   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X94Y98.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.943ns (3.102ns logic, 3.841ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.231ns (0.669 - 0.900)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y139.G4    net (fanout=17)       1.998   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y139.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN211
    SLICE_X101Y108.CE    net (fanout=25)       3.708   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y108.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (1.240ns logic, 5.706ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.231ns (0.669 - 0.900)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y139.G4    net (fanout=17)       1.998   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y139.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN211
    SLICE_X101Y108.CE    net (fanout=25)       3.708   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X101Y108.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (1.240ns logic, 5.706ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.274ns (0.613 - 0.887)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y122.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X107Y108.G2    net (fanout=14)       2.299   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.SR      net (fanout=17)       1.875   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.893ns (1.939ns logic, 4.954ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.182ns (0.718 - 0.900)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y139.G4    net (fanout=17)       1.998   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y139.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN211
    SLICE_X113Y139.F4    net (fanout=25)       0.078   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X113Y139.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN29
    SLICE_X112Y137.G2    net (fanout=2)        0.335   ftop/gbe0/gmac/rxRS_rxActive_EN29
    SLICE_X112Y137.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X111Y119.CE    net (fanout=4)        2.154   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X111Y119.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (2.418ns logic, 4.565ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.139ns (0.344 - 0.483)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y107.G2    net (fanout=17)       0.744   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y101.BX    net (fanout=17)       1.350   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X102Y101.CLK   Tdick                 0.760   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.022ns (3.624ns logic, 3.398ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.880ns (Levels of Logic = 4)
  Clock Path Skew:      -0.277ns (0.613 - 0.890)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y108.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y107.G1    net (fanout=2)        0.545   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X110Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X110Y107.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112/O
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.SR      net (fanout=17)       1.875   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.880ns (3.156ns logic, 3.724ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.897ns (Levels of Logic = 4)
  Clock Path Skew:      -0.258ns (0.613 - 0.871)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y106.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X111Y107.F1    net (fanout=2)        0.530   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X111Y107.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X110Y107.X     Tilo                  0.601   ftop/gbe0/gmac/N28
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X107Y108.G3    net (fanout=3)        0.503   ftop/gbe0/gmac/N28
    SLICE_X107Y108.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y115.F3    net (fanout=11)       0.780   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y115.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.SR      net (fanout=17)       1.875   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X92Y99.CLK     Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.897ns (3.174ns logic, 3.723ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.392 - 0.333)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y112.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X103Y113.BX    net (fanout=2)        0.330   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X103Y113.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.458ns logic, 0.330ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y97.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X103Y96.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X103Y96.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.125ns (0.890 - 0.765)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y108.CE    net (fanout=17)       0.510   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y108.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.419ns logic, 0.510ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.019 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y99.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X113Y101.BY    net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X113Y101.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.045 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y135.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X110Y132.BX    net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X110Y132.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.519ns logic, 0.313ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.011 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/rxRS_rxPipe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y157.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    SLICE_X112Y156.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxData<5>
    SLICE_X112Y156.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y97.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X103Y96.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X103Y96.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.370 - 0.338)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y109.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X101Y108.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X101Y108.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.541ns logic, 0.344ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.392 - 0.333)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y112.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X103Y113.BY    net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X103Y113.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.541ns logic, 0.371ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.361 - 0.272)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y101.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X99Y99.BX      net (fanout=1)        0.486   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X99Y99.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.458ns logic, 0.486ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.029 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y134.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X114Y133.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X114Y133.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y98.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X104Y98.BX     net (fanout=7)        0.346   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X104Y98.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.521ns logic, 0.346ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.020 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y112.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X102Y112.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X102Y112.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.718 - 0.632)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y136.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X110Y133.BX    net (fanout=2)        0.461   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X110Y133.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.519ns logic, 0.461ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y98.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X105Y98.BX     net (fanout=6)        0.436   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X105Y98.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.478ns logic, 0.436ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.919ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.045 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y135.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X110Y132.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X110Y132.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.614ns logic, 0.310ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.029 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y134.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X114Y133.BY    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X114Y133.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.614ns logic, 0.310ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.361 - 0.272)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y101.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X99Y99.BY      net (fanout=1)        0.486   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X99Y99.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.541ns logic, 0.486ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.371 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y98.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X100Y99.BY     net (fanout=4)        0.389   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X100Y99.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.614ns logic, 0.389ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.977ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.361 - 0.316)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y98.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y98.G3      net (fanout=13)       0.546   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y98.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.476ns logic, 0.546ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X102Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y99.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y99.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y99.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y99.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X102Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y112.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y112.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X100Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X100Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X100Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X100Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y99.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y99.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 650 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.210ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_cpReqF/sGEnqPtr_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dSyncReg1_2 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.016ns (Levels of Logic = 0)
  Clock Path Skew:      -0.426ns (1.867 - 2.293)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_cpReqF/sGEnqPtr_3 to ftop/gbe0/dcp_cpReqF/dSyncReg1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.YQ      Tcko                  0.596   ftop/gbe0/dcp_cpReqF/sGEnqPtr<3>
                                                       ftop/gbe0/dcp_cpReqF/sGEnqPtr_3
    SLICE_X54Y49.BY      net (fanout=2)        1.140   ftop/gbe0/dcp_cpReqF/sGEnqPtr<3>
    SLICE_X54Y49.CLK     Tdick                 0.280   ftop/gbe0/dcp_cpReqF/dSyncReg1<2>
                                                       ftop/gbe0/dcp_cpReqF/dSyncReg1_2
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.876ns logic, 1.140ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_cpReqF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dSyncReg1_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.978ns (Levels of Logic = 0)
  Clock Path Skew:      -0.429ns (1.864 - 2.293)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_cpReqF/sGEnqPtr_1 to ftop/gbe0/dcp_cpReqF/dSyncReg1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.YQ      Tcko                  0.596   ftop/gbe0/dcp_cpReqF/sGEnqPtr<2>
                                                       ftop/gbe0/dcp_cpReqF/sGEnqPtr_1
    SLICE_X54Y51.BY      net (fanout=5)        1.102   ftop/gbe0/dcp_cpReqF/sGEnqPtr<1>
    SLICE_X54Y51.CLK     Tdick                 0.280   ftop/gbe0/dcp_cpReqF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/dSyncReg1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.876ns logic, 1.102ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_cpReqF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dSyncReg1_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.914ns (Levels of Logic = 0)
  Clock Path Skew:      -0.429ns (1.864 - 2.293)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_cpReqF/sGEnqPtr_2 to ftop/gbe0/dcp_cpReqF/dSyncReg1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.XQ      Tcko                  0.521   ftop/gbe0/dcp_cpReqF/sGEnqPtr<2>
                                                       ftop/gbe0/dcp_cpReqF/sGEnqPtr_2
    SLICE_X54Y51.BX      net (fanout=3)        1.156   ftop/gbe0/dcp_cpReqF/sGEnqPtr<2>
    SLICE_X54Y51.CLK     Tdick                 0.237   ftop/gbe0/dcp_cpReqF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/dSyncReg1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (0.758ns logic, 1.156ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_1 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.780ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.789 - 0.978)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_1 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.YQ       Tcko                  0.524   ftop/freeCnt<0>
                                                       ftop/freeCnt_1
    SLICE_X49Y8.F3       net (fanout=4)        1.441   ftop/freeCnt<1>
    SLICE_X49Y8.COUT     Topcyf                1.026   ftop/Mcompar_doInit_EN_cy<1>
                                                       ftop/Mcompar_doInit_EN_lut<0>
                                                       ftop/Mcompar_doInit_EN_cy<0>
                                                       ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.COUT     Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.780ns (2.311ns logic, 2.469ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_3 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.761ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.789 - 0.978)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_3 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y1.YQ       Tcko                  0.524   ftop/freeCnt<2>
                                                       ftop/freeCnt_3
    SLICE_X49Y8.F1       net (fanout=4)        1.422   ftop/freeCnt<3>
    SLICE_X49Y8.COUT     Topcyf                1.026   ftop/Mcompar_doInit_EN_cy<1>
                                                       ftop/Mcompar_doInit_EN_lut<0>
                                                       ftop/Mcompar_doInit_EN_cy<0>
                                                       ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.COUT     Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (2.311ns logic, 2.450ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_6 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.752ns (Levels of Logic = 5)
  Clock Path Skew:      -0.185ns (0.789 - 0.974)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_6 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y3.XQ       Tcko                  0.495   ftop/freeCnt<6>
                                                       ftop/freeCnt_6
    SLICE_X49Y8.G3       net (fanout=4)        1.459   ftop/freeCnt<6>
    SLICE_X49Y8.COUT     Topcyg                1.009   ftop/Mcompar_doInit_EN_cy<1>
                                                       ftop/Mcompar_doInit_EN_lut<1>
                                                       ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.COUT     Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.752ns (2.265ns logic, 2.487ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_7 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.735ns (Levels of Logic = 5)
  Clock Path Skew:      -0.185ns (0.789 - 0.974)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_7 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y3.YQ       Tcko                  0.524   ftop/freeCnt<6>
                                                       ftop/freeCnt_7
    SLICE_X49Y8.G1       net (fanout=4)        1.413   ftop/freeCnt<7>
    SLICE_X49Y8.COUT     Topcyg                1.009   ftop/Mcompar_doInit_EN_cy<1>
                                                       ftop/Mcompar_doInit_EN_lut<1>
                                                       ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.COUT     Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (2.294ns logic, 2.441ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_4 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.685ns (Levels of Logic = 5)
  Clock Path Skew:      -0.185ns (0.789 - 0.974)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_4 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y2.XQ       Tcko                  0.495   ftop/freeCnt<4>
                                                       ftop/freeCnt_4
    SLICE_X49Y8.G2       net (fanout=4)        1.392   ftop/freeCnt<4>
    SLICE_X49Y8.COUT     Topcyg                1.009   ftop/Mcompar_doInit_EN_cy<1>
                                                       ftop/Mcompar_doInit_EN_lut<1>
                                                       ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.COUT     Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (2.265ns logic, 2.420ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_8 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.598ns (Levels of Logic = 4)
  Clock Path Skew:      -0.178ns (0.789 - 0.967)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_8 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y4.XQ       Tcko                  0.495   ftop/freeCnt<8>
                                                       ftop/freeCnt_8
    SLICE_X49Y9.F1       net (fanout=4)        1.418   ftop/freeCnt<8>
    SLICE_X49Y9.COUT     Topcyf                1.026   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_lut<2>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (2.152ns logic, 2.446ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_9 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.512ns (Levels of Logic = 4)
  Clock Path Skew:      -0.178ns (0.789 - 0.967)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_9 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y4.YQ       Tcko                  0.524   ftop/freeCnt<8>
                                                       ftop/freeCnt_9
    SLICE_X49Y9.F3       net (fanout=4)        1.303   ftop/freeCnt<9>
    SLICE_X49Y9.COUT     Topcyf                1.026   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_lut<2>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.512ns (2.181ns logic, 2.331ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_0 (FF)
  Destination:          ftop/freeCnt_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.571ns (Levels of Logic = 16)
  Clock Path Skew:      -0.072ns (0.412 - 0.484)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_0 to ftop/freeCnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.495   ftop/freeCnt<0>
                                                       ftop/freeCnt_0
    SLICE_X43Y0.F1       net (fanout=3)        0.526   ftop/freeCnt<0>
    SLICE_X43Y0.COUT     Topcyf                1.026   ftop/freeCnt<0>
                                                       ftop/Mcount_freeCnt_lut<0>_INV_0
                                                       ftop/Mcount_freeCnt_cy<0>
                                                       ftop/Mcount_freeCnt_cy<1>
    SLICE_X43Y1.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<1>
    SLICE_X43Y1.COUT     Tbyp                  0.130   ftop/freeCnt<2>
                                                       ftop/Mcount_freeCnt_cy<2>
                                                       ftop/Mcount_freeCnt_cy<3>
    SLICE_X43Y2.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<3>
    SLICE_X43Y2.COUT     Tbyp                  0.130   ftop/freeCnt<4>
                                                       ftop/Mcount_freeCnt_cy<4>
                                                       ftop/Mcount_freeCnt_cy<5>
    SLICE_X43Y3.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<5>
    SLICE_X43Y3.COUT     Tbyp                  0.130   ftop/freeCnt<6>
                                                       ftop/Mcount_freeCnt_cy<6>
                                                       ftop/Mcount_freeCnt_cy<7>
    SLICE_X43Y4.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<7>
    SLICE_X43Y4.COUT     Tbyp                  0.130   ftop/freeCnt<8>
                                                       ftop/Mcount_freeCnt_cy<8>
                                                       ftop/Mcount_freeCnt_cy<9>
    SLICE_X43Y5.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<9>
    SLICE_X43Y5.COUT     Tbyp                  0.130   ftop/freeCnt<10>
                                                       ftop/Mcount_freeCnt_cy<10>
                                                       ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.COUT     Tbyp                  0.130   ftop/freeCnt<12>
                                                       ftop/Mcount_freeCnt_cy<12>
                                                       ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.COUT     Tbyp                  0.130   ftop/freeCnt<14>
                                                       ftop/Mcount_freeCnt_cy<14>
                                                       ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.COUT     Tbyp                  0.130   ftop/freeCnt<16>
                                                       ftop/Mcount_freeCnt_cy<16>
                                                       ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.COUT     Tbyp                  0.130   ftop/freeCnt<18>
                                                       ftop/Mcount_freeCnt_cy<18>
                                                       ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.COUT    Tbyp                  0.130   ftop/freeCnt<20>
                                                       ftop/Mcount_freeCnt_cy<20>
                                                       ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.COUT    Tbyp                  0.130   ftop/freeCnt<22>
                                                       ftop/Mcount_freeCnt_cy<22>
                                                       ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.COUT    Tbyp                  0.130   ftop/freeCnt<24>
                                                       ftop/Mcount_freeCnt_cy<24>
                                                       ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.COUT    Tbyp                  0.130   ftop/freeCnt<26>
                                                       ftop/Mcount_freeCnt_cy<26>
                                                       ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.COUT    Tbyp                  0.130   ftop/freeCnt<28>
                                                       ftop/Mcount_freeCnt_cy<28>
                                                       ftop/Mcount_freeCnt_cy<29>
    SLICE_X43Y15.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<29>
    SLICE_X43Y15.CLK     Tcinck                0.704   ftop/freeCnt<30>
                                                       ftop/Mcount_freeCnt_cy<30>
                                                       ftop/Mcount_freeCnt_xor<31>
                                                       ftop/freeCnt_31
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (4.045ns logic, 0.526ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_5 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.432ns (Levels of Logic = 5)
  Clock Path Skew:      -0.185ns (0.789 - 0.974)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_5 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y2.YQ       Tcko                  0.524   ftop/freeCnt<4>
                                                       ftop/freeCnt_5
    SLICE_X49Y8.G4       net (fanout=4)        1.110   ftop/freeCnt<5>
    SLICE_X49Y8.COUT     Topcyg                1.009   ftop/Mcompar_doInit_EN_cy<1>
                                                       ftop/Mcompar_doInit_EN_lut<1>
                                                       ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.COUT     Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (2.294ns logic, 2.138ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_1 (FF)
  Destination:          ftop/freeCnt_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.516ns (Levels of Logic = 16)
  Clock Path Skew:      -0.072ns (0.412 - 0.484)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_1 to ftop/freeCnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.YQ       Tcko                  0.524   ftop/freeCnt<0>
                                                       ftop/freeCnt_1
    SLICE_X43Y0.G3       net (fanout=4)        0.459   ftop/freeCnt<1>
    SLICE_X43Y0.COUT     Topcyg                1.009   ftop/freeCnt<0>
                                                       ftop/freeCnt<1>_rt
                                                       ftop/Mcount_freeCnt_cy<1>
    SLICE_X43Y1.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<1>
    SLICE_X43Y1.COUT     Tbyp                  0.130   ftop/freeCnt<2>
                                                       ftop/Mcount_freeCnt_cy<2>
                                                       ftop/Mcount_freeCnt_cy<3>
    SLICE_X43Y2.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<3>
    SLICE_X43Y2.COUT     Tbyp                  0.130   ftop/freeCnt<4>
                                                       ftop/Mcount_freeCnt_cy<4>
                                                       ftop/Mcount_freeCnt_cy<5>
    SLICE_X43Y3.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<5>
    SLICE_X43Y3.COUT     Tbyp                  0.130   ftop/freeCnt<6>
                                                       ftop/Mcount_freeCnt_cy<6>
                                                       ftop/Mcount_freeCnt_cy<7>
    SLICE_X43Y4.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<7>
    SLICE_X43Y4.COUT     Tbyp                  0.130   ftop/freeCnt<8>
                                                       ftop/Mcount_freeCnt_cy<8>
                                                       ftop/Mcount_freeCnt_cy<9>
    SLICE_X43Y5.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<9>
    SLICE_X43Y5.COUT     Tbyp                  0.130   ftop/freeCnt<10>
                                                       ftop/Mcount_freeCnt_cy<10>
                                                       ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.COUT     Tbyp                  0.130   ftop/freeCnt<12>
                                                       ftop/Mcount_freeCnt_cy<12>
                                                       ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.COUT     Tbyp                  0.130   ftop/freeCnt<14>
                                                       ftop/Mcount_freeCnt_cy<14>
                                                       ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.COUT     Tbyp                  0.130   ftop/freeCnt<16>
                                                       ftop/Mcount_freeCnt_cy<16>
                                                       ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.COUT     Tbyp                  0.130   ftop/freeCnt<18>
                                                       ftop/Mcount_freeCnt_cy<18>
                                                       ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.COUT    Tbyp                  0.130   ftop/freeCnt<20>
                                                       ftop/Mcount_freeCnt_cy<20>
                                                       ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.COUT    Tbyp                  0.130   ftop/freeCnt<22>
                                                       ftop/Mcount_freeCnt_cy<22>
                                                       ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.COUT    Tbyp                  0.130   ftop/freeCnt<24>
                                                       ftop/Mcount_freeCnt_cy<24>
                                                       ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.COUT    Tbyp                  0.130   ftop/freeCnt<26>
                                                       ftop/Mcount_freeCnt_cy<26>
                                                       ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.COUT    Tbyp                  0.130   ftop/freeCnt<28>
                                                       ftop/Mcount_freeCnt_cy<28>
                                                       ftop/Mcount_freeCnt_cy<29>
    SLICE_X43Y15.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<29>
    SLICE_X43Y15.CLK     Tcinck                0.704   ftop/freeCnt<30>
                                                       ftop/Mcount_freeCnt_cy<30>
                                                       ftop/Mcount_freeCnt_xor<31>
                                                       ftop/freeCnt_31
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (4.057ns logic, 0.459ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_15 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.789 - 0.957)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_15 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y7.YQ       Tcko                  0.524   ftop/freeCnt<14>
                                                       ftop/freeCnt_15
    SLICE_X49Y9.G1       net (fanout=4)        1.201   debug_31_OBUF
    SLICE_X49Y9.COUT     Topcyg                1.009   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_lut<3>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (2.164ns logic, 2.229ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_0 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.338ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.789 - 0.978)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_0 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.495   ftop/freeCnt<0>
                                                       ftop/freeCnt_0
    SLICE_X49Y8.F4       net (fanout=3)        1.028   ftop/freeCnt<0>
    SLICE_X49Y8.COUT     Topcyf                1.026   ftop/Mcompar_doInit_EN_cy<1>
                                                       ftop/Mcompar_doInit_EN_lut<0>
                                                       ftop/Mcompar_doInit_EN_cy<0>
                                                       ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.COUT     Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (2.282ns logic, 2.056ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_2 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.789 - 0.978)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_2 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y1.XQ       Tcko                  0.495   ftop/freeCnt<2>
                                                       ftop/freeCnt_2
    SLICE_X49Y8.F2       net (fanout=4)        1.022   ftop/freeCnt<2>
    SLICE_X49Y8.COUT     Topcyf                1.026   ftop/Mcompar_doInit_EN_cy<1>
                                                       ftop/Mcompar_doInit_EN_lut<0>
                                                       ftop/Mcompar_doInit_EN_cy<0>
                                                       ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.CIN      net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<1>
    SLICE_X49Y9.COUT     Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_cy<2>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (2.282ns logic, 2.050ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_12 (FF)
  Destination:          ftop/doInit (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.789 - 0.957)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_12 to ftop/doInit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y6.XQ       Tcko                  0.495   ftop/freeCnt<12>
                                                       ftop/freeCnt_12
    SLICE_X49Y9.G4       net (fanout=4)        1.185   ftop/freeCnt<12>
    SLICE_X49Y9.COUT     Topcyg                1.009   ftop/Mcompar_doInit_EN_cy<3>
                                                       ftop/Mcompar_doInit_EN_lut<3>
                                                       ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<3>
    SLICE_X49Y10.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<5>
                                                       ftop/Mcompar_doInit_EN_cy<4>
                                                       ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<5>
    SLICE_X49Y11.COUT    Tbyp                  0.130   ftop/Mcompar_doInit_EN_cy<7>
                                                       ftop/Mcompar_doInit_EN_cy<6>
                                                       ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.CIN     net (fanout=1)        0.000   ftop/Mcompar_doInit_EN_cy<7>
    SLICE_X49Y12.XB      Tcinxb                0.216   ftop/Mcompar_doInit_EN_cy<8>
                                                       ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CE       net (fanout=1)        1.028   ftop/Mcompar_doInit_EN_cy<8>
    SLICE_X61Y9.CLK      Tceck                 0.155   ftop/doInit
                                                       ftop/doInit
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (2.135ns logic, 2.213ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_0 (FF)
  Destination:          ftop/freeCnt_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.441ns (Levels of Logic = 15)
  Clock Path Skew:      -0.072ns (0.412 - 0.484)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_0 to ftop/freeCnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y0.XQ       Tcko                  0.495   ftop/freeCnt<0>
                                                       ftop/freeCnt_0
    SLICE_X43Y0.F1       net (fanout=3)        0.526   ftop/freeCnt<0>
    SLICE_X43Y0.COUT     Topcyf                1.026   ftop/freeCnt<0>
                                                       ftop/Mcount_freeCnt_lut<0>_INV_0
                                                       ftop/Mcount_freeCnt_cy<0>
                                                       ftop/Mcount_freeCnt_cy<1>
    SLICE_X43Y1.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<1>
    SLICE_X43Y1.COUT     Tbyp                  0.130   ftop/freeCnt<2>
                                                       ftop/Mcount_freeCnt_cy<2>
                                                       ftop/Mcount_freeCnt_cy<3>
    SLICE_X43Y2.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<3>
    SLICE_X43Y2.COUT     Tbyp                  0.130   ftop/freeCnt<4>
                                                       ftop/Mcount_freeCnt_cy<4>
                                                       ftop/Mcount_freeCnt_cy<5>
    SLICE_X43Y3.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<5>
    SLICE_X43Y3.COUT     Tbyp                  0.130   ftop/freeCnt<6>
                                                       ftop/Mcount_freeCnt_cy<6>
                                                       ftop/Mcount_freeCnt_cy<7>
    SLICE_X43Y4.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<7>
    SLICE_X43Y4.COUT     Tbyp                  0.130   ftop/freeCnt<8>
                                                       ftop/Mcount_freeCnt_cy<8>
                                                       ftop/Mcount_freeCnt_cy<9>
    SLICE_X43Y5.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<9>
    SLICE_X43Y5.COUT     Tbyp                  0.130   ftop/freeCnt<10>
                                                       ftop/Mcount_freeCnt_cy<10>
                                                       ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.COUT     Tbyp                  0.130   ftop/freeCnt<12>
                                                       ftop/Mcount_freeCnt_cy<12>
                                                       ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.COUT     Tbyp                  0.130   ftop/freeCnt<14>
                                                       ftop/Mcount_freeCnt_cy<14>
                                                       ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.COUT     Tbyp                  0.130   ftop/freeCnt<16>
                                                       ftop/Mcount_freeCnt_cy<16>
                                                       ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.COUT     Tbyp                  0.130   ftop/freeCnt<18>
                                                       ftop/Mcount_freeCnt_cy<18>
                                                       ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.COUT    Tbyp                  0.130   ftop/freeCnt<20>
                                                       ftop/Mcount_freeCnt_cy<20>
                                                       ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.COUT    Tbyp                  0.130   ftop/freeCnt<22>
                                                       ftop/Mcount_freeCnt_cy<22>
                                                       ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.COUT    Tbyp                  0.130   ftop/freeCnt<24>
                                                       ftop/Mcount_freeCnt_cy<24>
                                                       ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.COUT    Tbyp                  0.130   ftop/freeCnt<26>
                                                       ftop/Mcount_freeCnt_cy<26>
                                                       ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.CLK     Tcinck                0.704   ftop/freeCnt<28>
                                                       ftop/Mcount_freeCnt_cy<28>
                                                       ftop/Mcount_freeCnt_xor<29>
                                                       ftop/freeCnt_29
    -------------------------------------------------  ---------------------------
    Total                                      4.441ns (3.915ns logic, 0.526ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_2 (FF)
  Destination:          ftop/freeCnt_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.413ns (Levels of Logic = 15)
  Clock Path Skew:      -0.072ns (0.412 - 0.484)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_2 to ftop/freeCnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y1.XQ       Tcko                  0.495   ftop/freeCnt<2>
                                                       ftop/freeCnt_2
    SLICE_X43Y1.F2       net (fanout=4)        0.498   ftop/freeCnt<2>
    SLICE_X43Y1.COUT     Topcyf                1.026   ftop/freeCnt<2>
                                                       ftop/freeCnt<2>_rt
                                                       ftop/Mcount_freeCnt_cy<2>
                                                       ftop/Mcount_freeCnt_cy<3>
    SLICE_X43Y2.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<3>
    SLICE_X43Y2.COUT     Tbyp                  0.130   ftop/freeCnt<4>
                                                       ftop/Mcount_freeCnt_cy<4>
                                                       ftop/Mcount_freeCnt_cy<5>
    SLICE_X43Y3.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<5>
    SLICE_X43Y3.COUT     Tbyp                  0.130   ftop/freeCnt<6>
                                                       ftop/Mcount_freeCnt_cy<6>
                                                       ftop/Mcount_freeCnt_cy<7>
    SLICE_X43Y4.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<7>
    SLICE_X43Y4.COUT     Tbyp                  0.130   ftop/freeCnt<8>
                                                       ftop/Mcount_freeCnt_cy<8>
                                                       ftop/Mcount_freeCnt_cy<9>
    SLICE_X43Y5.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<9>
    SLICE_X43Y5.COUT     Tbyp                  0.130   ftop/freeCnt<10>
                                                       ftop/Mcount_freeCnt_cy<10>
                                                       ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.COUT     Tbyp                  0.130   ftop/freeCnt<12>
                                                       ftop/Mcount_freeCnt_cy<12>
                                                       ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.COUT     Tbyp                  0.130   ftop/freeCnt<14>
                                                       ftop/Mcount_freeCnt_cy<14>
                                                       ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.COUT     Tbyp                  0.130   ftop/freeCnt<16>
                                                       ftop/Mcount_freeCnt_cy<16>
                                                       ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.COUT     Tbyp                  0.130   ftop/freeCnt<18>
                                                       ftop/Mcount_freeCnt_cy<18>
                                                       ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.COUT    Tbyp                  0.130   ftop/freeCnt<20>
                                                       ftop/Mcount_freeCnt_cy<20>
                                                       ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.COUT    Tbyp                  0.130   ftop/freeCnt<22>
                                                       ftop/Mcount_freeCnt_cy<22>
                                                       ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.COUT    Tbyp                  0.130   ftop/freeCnt<24>
                                                       ftop/Mcount_freeCnt_cy<24>
                                                       ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.COUT    Tbyp                  0.130   ftop/freeCnt<26>
                                                       ftop/Mcount_freeCnt_cy<26>
                                                       ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.COUT    Tbyp                  0.130   ftop/freeCnt<28>
                                                       ftop/Mcount_freeCnt_cy<28>
                                                       ftop/Mcount_freeCnt_cy<29>
    SLICE_X43Y15.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<29>
    SLICE_X43Y15.CLK     Tcinck                0.704   ftop/freeCnt<30>
                                                       ftop/Mcount_freeCnt_cy<30>
                                                       ftop/Mcount_freeCnt_xor<31>
                                                       ftop/freeCnt_31
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (3.915ns logic, 0.498ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/freeCnt_11 (FF)
  Destination:          ftop/freeCnt_31 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.423ns (Levels of Logic = 11)
  Clock Path Skew:      -0.061ns (0.412 - 0.473)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/freeCnt_11 to ftop/freeCnt_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y5.YQ       Tcko                  0.524   ftop/freeCnt<10>
                                                       ftop/freeCnt_11
    SLICE_X43Y5.G4       net (fanout=4)        1.016   ftop/freeCnt<11>
    SLICE_X43Y5.COUT     Topcyg                1.009   ftop/freeCnt<10>
                                                       ftop/freeCnt<11>_rt
                                                       ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<11>
    SLICE_X43Y6.COUT     Tbyp                  0.130   ftop/freeCnt<12>
                                                       ftop/Mcount_freeCnt_cy<12>
                                                       ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<13>
    SLICE_X43Y7.COUT     Tbyp                  0.130   ftop/freeCnt<14>
                                                       ftop/Mcount_freeCnt_cy<14>
                                                       ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<15>
    SLICE_X43Y8.COUT     Tbyp                  0.130   ftop/freeCnt<16>
                                                       ftop/Mcount_freeCnt_cy<16>
                                                       ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.CIN      net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<17>
    SLICE_X43Y9.COUT     Tbyp                  0.130   ftop/freeCnt<18>
                                                       ftop/Mcount_freeCnt_cy<18>
                                                       ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<19>
    SLICE_X43Y10.COUT    Tbyp                  0.130   ftop/freeCnt<20>
                                                       ftop/Mcount_freeCnt_cy<20>
                                                       ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<21>
    SLICE_X43Y11.COUT    Tbyp                  0.130   ftop/freeCnt<22>
                                                       ftop/Mcount_freeCnt_cy<22>
                                                       ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<23>
    SLICE_X43Y12.COUT    Tbyp                  0.130   ftop/freeCnt<24>
                                                       ftop/Mcount_freeCnt_cy<24>
                                                       ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<25>
    SLICE_X43Y13.COUT    Tbyp                  0.130   ftop/freeCnt<26>
                                                       ftop/Mcount_freeCnt_cy<26>
                                                       ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<27>
    SLICE_X43Y14.COUT    Tbyp                  0.130   ftop/freeCnt<28>
                                                       ftop/Mcount_freeCnt_cy<28>
                                                       ftop/Mcount_freeCnt_cy<29>
    SLICE_X43Y15.CIN     net (fanout=1)        0.000   ftop/Mcount_freeCnt_cy<29>
    SLICE_X43Y15.CLK     Tcinck                0.704   ftop/freeCnt<30>
                                                       ftop/Mcount_freeCnt_cy<30>
                                                       ftop/Mcount_freeCnt_xor<31>
                                                       ftop/freeCnt_31
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (3.407ns logic, 1.016ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_8 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_8 to ftop/gbe0/phyRst/rstSync/reset_hold_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y35.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_8
    SLICE_X93Y35.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<8>
    SLICE_X93Y35.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_9
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_6 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_6 to ftop/gbe0/phyRst/rstSync/reset_hold_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y31.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_6
    SLICE_X91Y31.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<6>
    SLICE_X91Y31.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_7
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_4 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_4 to ftop/gbe0/phyRst/rstSync/reset_hold_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y29.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_4
    SLICE_X91Y29.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<4>
    SLICE_X91Y29.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_5
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_14 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_14 to ftop/gbe0/phyRst/rstSync/reset_hold_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y66.YQ     Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<15>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_14
    SLICE_X103Y66.BX     net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<14>
    SLICE_X103Y66.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<15>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_15
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_10 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_10 to ftop/gbe0/phyRst/rstSync/reset_hold_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y41.YQ      Tcko                  0.419   ftop/gbe0/phyRst/rstSync/reset_hold<11>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_10
    SLICE_X95Y41.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<10>
    SLICE_X95Y41.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/phyRst/rstSync/reset_hold<11>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_11
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.481ns logic, 0.287ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_5 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.014 - 0.010)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_5 to ftop/gbe0/phyRst/rstSync/reset_hold_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y29.XQ      Tcko                  0.396   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_5
    SLICE_X91Y31.BY      net (fanout=1)        0.284   ftop/gbe0/phyRst/rstSync/reset_hold<5>
    SLICE_X91Y31.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_6
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.518ns logic, 0.284ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.288 - 0.252)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_1 to ftop/gbe0/phyRst/rstSync/reset_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y28.XQ      Tcko                  0.417   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    SLICE_X90Y28.BY      net (fanout=1)        0.313   ftop/gbe0/phyRst/rstSync/reset_hold<1>
    SLICE_X90Y28.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.554ns logic, 0.313ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.053 - 0.045)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dGDeqPtr1_2 to ftop/gbe0/dcp_cpReqF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.YQ      Tcko                  0.419   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<3>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr1_2
    SLICE_X52Y42.BX      net (fanout=2)        0.319   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<2>
    SLICE_X52Y42.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.521ns logic, 0.319ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_3 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_3 to ftop/gbe0/phyRst/rstSync/reset_hold_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y28.XQ      Tcko                  0.417   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_3
    SLICE_X91Y29.BY      net (fanout=1)        0.313   ftop/gbe0/phyRst/rstSync/reset_hold<3>
    SLICE_X91Y29.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/phyRst/rstSync/reset_hold<5>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_4
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.539ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.047 - 0.045)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dGDeqPtr1_3 to ftop/gbe0/dcp_cpReqF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<3>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr1_3
    SLICE_X53Y44.BY      net (fanout=2)        0.343   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<3>
    SLICE_X53Y44.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/dcp_cpReqF/dGDeqPtr<3>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.518ns logic, 0.343ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0 to ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<0>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0
    SLICE_X53Y42.BX      net (fanout=4)        0.382   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<0>
    SLICE_X53Y42.CLK     Tckdi       (-Th)    -0.082   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<0>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.478ns logic, 0.382ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_12 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_12 to ftop/gbe0/phyRst/rstSync/reset_hold_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y50.YQ      Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<13>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_12
    SLICE_X98Y50.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<12>
    SLICE_X98Y50.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<13>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_13
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_2 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_2 to ftop/gbe0/phyRst/rstSync/reset_hold_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y28.YQ      Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_2
    SLICE_X90Y28.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<2>
    SLICE_X90Y28.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<3>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_3
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y28.YQ      Tcko                  0.477   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X92Y28.BX      net (fanout=1)        0.287   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X92Y28.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/phyRst/rstSync/reset_hold<1>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.579ns logic, 0.287ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_9 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.608 - 0.529)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_9 to ftop/gbe0/phyRst/rstSync/reset_hold_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y35.XQ      Tcko                  0.396   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_9
    SLICE_X95Y41.BY      net (fanout=1)        0.472   ftop/gbe0/phyRst/rstSync/reset_hold<9>
    SLICE_X95Y41.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/phyRst/rstSync/reset_hold<11>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_10
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.518ns logic, 0.472ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_7 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.302 - 0.247)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/phyRst/rstSync/reset_hold_7 to ftop/gbe0/phyRst/rstSync/reset_hold_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y31.XQ      Tcko                  0.396   ftop/gbe0/phyRst/rstSync/reset_hold<7>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_7
    SLICE_X93Y35.BY      net (fanout=1)        0.472   ftop/gbe0/phyRst/rstSync/reset_hold<7>
    SLICE_X93Y35.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/phyRst/rstSync/reset_hold<9>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_8
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.518ns logic, 0.472ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.019 - 0.010)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dSyncReg1_1 to ftop/gbe0/dcp_cpReqF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.XQ      Tcko                  0.417   ftop/gbe0/dcp_cpReqF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/dSyncReg1_1
    SLICE_X54Y44.BX      net (fanout=1)        0.449   ftop/gbe0/dcp_cpReqF/dSyncReg1<1>
    SLICE_X54Y44.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/dcp_cpReqF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.519ns logic, 0.449ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.053 - 0.045)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dGDeqPtr1_1 to ftop/gbe0/dcp_cpReqF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.YQ      Tcko                  0.419   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<0>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr1_1
    SLICE_X52Y42.BY      net (fanout=4)        0.425   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<1>
    SLICE_X52Y42.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.556ns logic, 0.425ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.019 - 0.010)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dSyncReg1_0 to ftop/gbe0/dcp_cpReqF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.YQ      Tcko                  0.477   ftop/gbe0/dcp_cpReqF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/dSyncReg1_0
    SLICE_X54Y44.BY      net (fanout=1)        0.449   ftop/gbe0/dcp_cpReqF/dSyncReg1<0>
    SLICE_X54Y44.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/dcp_cpReqF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.614ns logic, 0.449ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.053 - 0.045)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0 to ftop/gbe0/dcp_cpReqF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<0>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr1_0
    SLICE_X53Y43.F4      net (fanout=4)        0.320   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<0>
    SLICE_X53Y43.CLK     Tckf        (-Th)    -0.406   ftop/gbe0/dcp_cpReqF/dGDeqPtr1<3>
                                                       ftop/gbe0/dcp_cpReqF/Mxor_incrGrayP_2_incrGrayPBlock_incrGray_2_incrGray_Result<2>1
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.802ns logic, 0.320ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/RDY_cpClient_request_get/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dNotEmptyReg/SR
  Location pin: SLICE_X52Y44.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/RDY_cpClient_request_get/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dNotEmptyReg/SR
  Location pin: SLICE_X52Y44.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_2/SR
  Location pin: SLICE_X52Y42.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_2/SR
  Location pin: SLICE_X52Y42.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_1/SR
  Location pin: SLICE_X52Y42.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_1/SR
  Location pin: SLICE_X52Y42.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr_1/SR
  Location pin: SLICE_X54Y44.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr_1/SR
  Location pin: SLICE_X54Y44.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr_0/SR
  Location pin: SLICE_X54Y44.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr_0/SR
  Location pin: SLICE_X54Y44.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr_2/SR
  Location pin: SLICE_X52Y45.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr_2/SR
  Location pin: SLICE_X52Y45.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1_1/SR
  Location pin: SLICE_X54Y51.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1_1/SR
  Location pin: SLICE_X54Y51.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1_0/SR
  Location pin: SLICE_X54Y51.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1_0/SR
  Location pin: SLICE_X54Y51.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1_2/SR
  Location pin: SLICE_X54Y49.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dSyncReg1_2/SR
  Location pin: SLICE_X54Y49.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_13/SR
  Location pin: SLICE_X98Y50.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<13>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_13/SR
  Location pin: SLICE_X98Y50.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk125_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk125_unbuf"         TS_SYS0CLK / 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48102 paths analyzed, 1751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.852ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_cpRespF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/dcp_cpRespF/dDoutReg_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.022ns (Levels of Logic = 0)
  Clock Path Skew:      -0.441ns (1.779 - 2.220)
  Source Clock:         ftop/sys0Clk rising at 37.500ns
  Destination Clock:    ftop/sys125Clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_cpRespF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/dcp_cpRespF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.X       Tshcko                1.437   ftop/gbe0/dcp_cpRespF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpRespF/Mram_fifoMem3.WE
                                                       ftop/gbe0/dcp_cpRespF/Mram_fifoMem3.SLICEM_F
    SLICE_X63Y86.BY      net (fanout=1)        0.338   ftop/gbe0/dcp_cpRespF/_varindex0000<2>
    SLICE_X63Y86.CLK     Tdick                 0.247   ftop/gbe0/dcp_cpRespF_dD_OUT<0>
                                                       ftop/gbe0/dcp_cpRespF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (1.684ns logic, 0.338ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_cpReqF/dGDeqPtr_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/sSyncReg1_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.826ns (Levels of Logic = 0)
  Clock Path Skew:      -0.505ns (1.835 - 2.340)
  Source Clock:         ftop/sys0Clk rising at 37.500ns
  Destination Clock:    ftop/sys125Clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_cpReqF/dGDeqPtr_2 to ftop/gbe0/dcp_cpReqF/sSyncReg1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.XQ      Tcko                  0.521   ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr_2
    SLICE_X55Y56.BX      net (fanout=2)        1.134   ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>
    SLICE_X55Y56.CLK     Tdick                 0.171   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/sSyncReg1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.692ns logic, 1.134ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesg_63 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.756ns (Levels of Logic = 7)
  Clock Path Skew:      -0.064ns (0.589 - 0.653)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesg_63 to ftop/gbe0/dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y46.XQ      Tcko                  0.521   ftop/gbe0/rxDCPMesg<63>
                                                       ftop/gbe0/rxDCPMesg_63
    SLICE_X72Y47.G4      net (fanout=2)        1.031   ftop/gbe0/rxDCPMesg<63>
    SLICE_X72Y47.Y       Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>139
    SLICE_X72Y47.F3      net (fanout=1)        0.021   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>139/O
    SLICE_X72Y47.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
    SLICE_X70Y50.G2      net (fanout=2)        0.683   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
    SLICE_X70Y50.X       Tif5x                 0.853   ftop/gbe0/N59
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67_SW0
    SLICE_X71Y69.G4      net (fanout=1)        0.747   ftop/gbe0/N59
    SLICE_X71Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67
    SLICE_X70Y67.G3      net (fanout=5)        0.520   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>
    SLICE_X70Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/data1_reg<66>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN1031
    SLICE_X69Y68.G4      net (fanout=20)       0.986   ftop/gbe0/N1
    SLICE_X69Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<37>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN601
    SLICE_X71Y72.F1      net (fanout=1)        0.837   ftop/gbe0/dcp_dcpReqF_D_IN<36>
    SLICE_X71Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      9.756ns (4.931ns logic, 4.825ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2_1 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 7)
  Clock Path Skew:      -0.081ns (0.589 - 0.670)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2_1 to ftop/gbe0/dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y45.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_2_1
                                                       ftop/gbe0/rxDCPMesgPos_2_1
    SLICE_X73Y43.F1      net (fanout=10)       0.530   ftop/gbe0/rxDCPMesgPos_2_1
    SLICE_X73Y43.X       Tilo                  0.562   ftop/gbe0/N196
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>154_SW0
    SLICE_X75Y42.F2      net (fanout=1)        0.358   ftop/gbe0/N196
    SLICE_X75Y42.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>154
    SLICE_X75Y56.G2      net (fanout=2)        0.580   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>154
    SLICE_X75Y56.X       Tif5x                 0.791   ftop/gbe0/N631
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67_SW0
    SLICE_X73Y57.F2      net (fanout=1)        0.351   ftop/gbe0/N631
    SLICE_X73Y57.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67
    SLICE_X70Y67.G1      net (fanout=5)        1.239   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X70Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/data1_reg<66>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN1031
    SLICE_X69Y68.G4      net (fanout=20)       0.986   ftop/gbe0/N1
    SLICE_X69Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<37>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN601
    SLICE_X71Y72.F1      net (fanout=1)        0.837   ftop/gbe0/dcp_dcpReqF_D_IN<36>
    SLICE_X71Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (4.852ns logic, 4.881ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_1_1 (FF)
  Destination:          ftop/gbe0/rxDCPHdrF/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.583ns (Levels of Logic = 6)
  Clock Path Skew:      -0.206ns (0.464 - 0.670)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_1_1 to ftop/gbe0/rxDCPHdrF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y44.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_1_1
                                                       ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X73Y47.G1      net (fanout=9)        1.021   ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X73Y47.Y       Tilo                  0.561   ftop/gbe0/N1071
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154_SW0
    SLICE_X73Y46.F4      net (fanout=1)        0.022   ftop/gbe0/N1011
    SLICE_X73Y46.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
    SLICE_X72Y55.G1      net (fanout=2)        0.577   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
    SLICE_X72Y55.X       Tif5x                 0.853   ftop/gbe0/N611
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67_SW0
    SLICE_X71Y68.G3      net (fanout=2)        0.917   ftop/gbe0/N611
    SLICE_X71Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<77>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67
    SLICE_X72Y66.F2      net (fanout=4)        0.945   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>
    SLICE_X72Y66.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp23
    SLICE_X75Y103.G1     net (fanout=5)        1.766   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X75Y103.CLK    Tgck                  0.601   ftop/gbe0/rxDCPHdrF_EMPTY_N
                                                       ftop/gbe0/rxDCPHdrF/empty_reg_rstpot
                                                       ftop/gbe0/rxDCPHdrF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.583ns (4.335ns logic, 5.248ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_6 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.701ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (0.485 - 0.560)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_6 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<7>
                                                       ftop/gbe0/rxHdr_sV_6
    SLICE_X72Y117.G2     net (fanout=3)        0.593   ftop/gbe0/rxHdr_sV<6>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>139
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.G3     net (fanout=2)        0.573   ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp21
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000065_1
    SLICE_X72Y132.G1     net (fanout=2)        0.864   ftop/gbe0/rxHdr_mCnt_cmp_eq000065
    SLICE_X72Y132.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>200
                                                       ftop/gbe0/dcpRespF_DEQ11
    SLICE_X73Y154.G1     net (fanout=24)       1.900   ftop/gbe0/N39
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac_tx_put<5>238
                                                       ftop/gbe0/gmac_tx_put<5>172
    SLICE_X73Y154.F2     net (fanout=1)        0.402   ftop/gbe0/gmac_tx_put<5>172/O
    SLICE_X73Y154.X      Tilo                  0.562   ftop/gbe0/gmac_tx_put<5>238
                                                       ftop/gbe0/gmac_tx_put<5>238
    SLICE_X77Y152.G4     net (fanout=1)        0.502   ftop/gbe0/gmac_tx_put<5>238
    SLICE_X77Y152.Y      Tilo                  0.561   ftop/gbe0/gmac_tx_put<5>
                                                       ftop/gbe0/gmac_tx_put<5>268_SW0
    SLICE_X77Y152.F3     net (fanout=1)        0.021   ftop/gbe0/gmac_tx_put<5>268_SW0/O
    SLICE_X77Y152.X      Tilo                  0.562   ftop/gbe0/gmac_tx_put<5>
                                                       ftop/gbe0/gmac_tx_put<5>268
    SLICE_X76Y153.BY     net (fanout=1)        0.358   ftop/gbe0/gmac_tx_put<5>
    SLICE_X76Y153.CLK    Tds                  -0.075   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      9.701ns (4.488ns logic, 5.213ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_6 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.700ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (0.485 - 0.560)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_6 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<7>
                                                       ftop/gbe0/rxHdr_sV_6
    SLICE_X72Y117.G2     net (fanout=3)        0.593   ftop/gbe0/rxHdr_sV<6>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>139
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.G3     net (fanout=2)        0.573   ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp21
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000065_1
    SLICE_X72Y132.G1     net (fanout=2)        0.864   ftop/gbe0/rxHdr_mCnt_cmp_eq000065
    SLICE_X72Y132.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>200
                                                       ftop/gbe0/dcpRespF_DEQ11
    SLICE_X73Y154.G1     net (fanout=24)       1.900   ftop/gbe0/N39
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac_tx_put<5>238
                                                       ftop/gbe0/gmac_tx_put<5>172
    SLICE_X73Y154.F2     net (fanout=1)        0.402   ftop/gbe0/gmac_tx_put<5>172/O
    SLICE_X73Y154.X      Tilo                  0.562   ftop/gbe0/gmac_tx_put<5>238
                                                       ftop/gbe0/gmac_tx_put<5>238
    SLICE_X77Y152.G4     net (fanout=1)        0.502   ftop/gbe0/gmac_tx_put<5>238
    SLICE_X77Y152.Y      Tilo                  0.561   ftop/gbe0/gmac_tx_put<5>
                                                       ftop/gbe0/gmac_tx_put<5>268_SW0
    SLICE_X77Y152.F3     net (fanout=1)        0.021   ftop/gbe0/gmac_tx_put<5>268_SW0/O
    SLICE_X77Y152.X      Tilo                  0.562   ftop/gbe0/gmac_tx_put<5>
                                                       ftop/gbe0/gmac_tx_put<5>268
    SLICE_X76Y153.BY     net (fanout=1)        0.358   ftop/gbe0/gmac_tx_put<5>
    SLICE_X76Y153.CLK    Tds                  -0.076   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      9.700ns (4.487ns logic, 5.213ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_cpReqF/dGDeqPtr_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/sSyncReg1_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.765ns (Levels of Logic = 0)
  Clock Path Skew:      -0.505ns (1.835 - 2.340)
  Source Clock:         ftop/sys0Clk rising at 37.500ns
  Destination Clock:    ftop/sys125Clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_cpReqF/dGDeqPtr_1 to ftop/gbe0/dcp_cpReqF/sSyncReg1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.YQ      Tcko                  0.596   ftop/gbe0/dcp_cpReqF/dGDeqPtr<2>
                                                       ftop/gbe0/dcp_cpReqF/dGDeqPtr_1
    SLICE_X55Y56.BY      net (fanout=2)        0.922   ftop/gbe0/dcp_cpReqF/dGDeqPtr<1>
    SLICE_X55Y56.CLK     Tdick                 0.247   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/sSyncReg1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.843ns logic, 0.922ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_1_1 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 7)
  Clock Path Skew:      -0.081ns (0.589 - 0.670)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_1_1 to ftop/gbe0/dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y44.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_1_1
                                                       ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X73Y47.F2      net (fanout=9)        0.922   ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X73Y47.X       Tilo                  0.562   ftop/gbe0/N1071
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154_SW0
    SLICE_X72Y47.F4      net (fanout=1)        0.035   ftop/gbe0/N1071
    SLICE_X72Y47.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
    SLICE_X70Y50.G2      net (fanout=2)        0.683   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
    SLICE_X70Y50.X       Tif5x                 0.853   ftop/gbe0/N59
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67_SW0
    SLICE_X71Y69.G4      net (fanout=1)        0.747   ftop/gbe0/N59
    SLICE_X71Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67
    SLICE_X70Y67.G3      net (fanout=5)        0.520   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>
    SLICE_X70Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/data1_reg<66>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN1031
    SLICE_X69Y68.G4      net (fanout=20)       0.986   ftop/gbe0/N1
    SLICE_X69Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<37>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN601
    SLICE_X71Y72.F1      net (fanout=1)        0.837   ftop/gbe0/dcp_dcpReqF_D_IN<36>
    SLICE_X71Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (4.952ns logic, 4.730ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_6 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.821ns (Levels of Logic = 6)
  Clock Path Skew:      0.059ns (0.619 - 0.560)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_6 to ftop/gbe0/dcpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<7>
                                                       ftop/gbe0/rxHdr_sV_6
    SLICE_X72Y117.G2     net (fanout=3)        0.593   ftop/gbe0/rxHdr_sV<6>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>139
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.G3     net (fanout=2)        0.573   ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp21
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000065_1
    SLICE_X72Y132.G1     net (fanout=2)        0.864   ftop/gbe0/rxHdr_mCnt_cmp_eq000065
    SLICE_X72Y132.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>200
                                                       ftop/gbe0/dcpRespF_DEQ11
    SLICE_X71Y131.G3     net (fanout=24)       0.655   ftop/gbe0/N39
    SLICE_X71Y131.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/empty_reg_and0001
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X70Y130.G1     net (fanout=13)       0.255   ftop/gbe0/dcpRespF_DEQ
    SLICE_X70Y130.Y      Tilo                  0.616   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0h1_2
    SLICE_X66Y144.F3     net (fanout=28)       1.644   ftop/gbe0/dcpRespF/d0h11
    SLICE_X66Y144.X      Tilo                  0.601   ftop/gbe0/dcpRespF/N22
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<39>_SW0
    SLICE_X65Y143.SR     net (fanout=1)        0.709   ftop/gbe0/dcpRespF/N22
    SLICE_X65Y143.CLK    Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<39>
                                                       ftop/gbe0/dcpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (4.528ns logic, 5.293ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2_2 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.710ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.589 - 0.627)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2_2 to ftop/gbe0/dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y50.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_2_2
                                                       ftop/gbe0/rxDCPMesgPos_2_2
    SLICE_X74Y45.F2      net (fanout=21)       1.017   ftop/gbe0/rxDCPMesgPos_2_2
    SLICE_X74Y45.X       Tilo                  0.601   ftop/gbe0/N951
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>19_SW2
    SLICE_X75Y56.G1      net (fanout=2)        0.951   ftop/gbe0/N951
    SLICE_X75Y56.X       Tif5x                 0.791   ftop/gbe0/N631
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67_SW0
    SLICE_X73Y57.F2      net (fanout=1)        0.351   ftop/gbe0/N631
    SLICE_X73Y57.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67
    SLICE_X70Y67.G1      net (fanout=5)        1.239   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X70Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/data1_reg<66>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN1031
    SLICE_X69Y68.G4      net (fanout=20)       0.986   ftop/gbe0/N1
    SLICE_X69Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<37>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN601
    SLICE_X71Y72.F1      net (fanout=1)        0.837   ftop/gbe0/dcp_dcpReqF_D_IN<36>
    SLICE_X71Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      9.710ns (4.329ns logic, 5.381ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_1_1 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.662ns (Levels of Logic = 7)
  Clock Path Skew:      -0.081ns (0.589 - 0.670)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_1_1 to ftop/gbe0/dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y44.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_1_1
                                                       ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X73Y47.G1      net (fanout=9)        1.021   ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X73Y47.Y       Tilo                  0.561   ftop/gbe0/N1071
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154_SW0
    SLICE_X73Y46.F4      net (fanout=1)        0.022   ftop/gbe0/N1011
    SLICE_X73Y46.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
    SLICE_X72Y55.G1      net (fanout=2)        0.577   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
    SLICE_X72Y55.X       Tif5x                 0.853   ftop/gbe0/N611
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67_SW0
    SLICE_X71Y68.G3      net (fanout=2)        0.917   ftop/gbe0/N611
    SLICE_X71Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<77>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67
    SLICE_X70Y67.G2      net (fanout=4)        0.390   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>
    SLICE_X70Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/data1_reg<66>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN1031
    SLICE_X69Y68.G4      net (fanout=20)       0.986   ftop/gbe0/N1
    SLICE_X69Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<37>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN601
    SLICE_X71Y72.F1      net (fanout=1)        0.837   ftop/gbe0/dcp_dcpReqF_D_IN<36>
    SLICE_X71Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      9.662ns (4.912ns logic, 4.750ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_1_1 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.657ns (Levels of Logic = 7)
  Clock Path Skew:      -0.081ns (0.589 - 0.670)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_1_1 to ftop/gbe0/dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y44.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_1_1
                                                       ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X72Y47.G3      net (fanout=9)        0.857   ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X72Y47.Y       Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>139
    SLICE_X72Y47.F3      net (fanout=1)        0.021   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>139/O
    SLICE_X72Y47.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
    SLICE_X70Y50.G2      net (fanout=2)        0.683   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
    SLICE_X70Y50.X       Tif5x                 0.853   ftop/gbe0/N59
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67_SW0
    SLICE_X71Y69.G4      net (fanout=1)        0.747   ftop/gbe0/N59
    SLICE_X71Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67
    SLICE_X70Y67.G3      net (fanout=5)        0.520   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>
    SLICE_X70Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/data1_reg<66>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN1031
    SLICE_X69Y68.G4      net (fanout=20)       0.986   ftop/gbe0/N1
    SLICE_X69Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<37>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN601
    SLICE_X71Y72.F1      net (fanout=1)        0.837   ftop/gbe0/dcp_dcpReqF_D_IN<36>
    SLICE_X71Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      9.657ns (5.006ns logic, 4.651ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesg_63 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_76 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.665ns (Levels of Logic = 8)
  Clock Path Skew:      -0.070ns (0.583 - 0.653)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesg_63 to ftop/gbe0/dcp_dcpReqF/data0_reg_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y46.XQ      Tcko                  0.521   ftop/gbe0/rxDCPMesg<63>
                                                       ftop/gbe0/rxDCPMesg_63
    SLICE_X72Y47.G4      net (fanout=2)        1.031   ftop/gbe0/rxDCPMesg<63>
    SLICE_X72Y47.Y       Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>139
    SLICE_X72Y47.F3      net (fanout=1)        0.021   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>139/O
    SLICE_X72Y47.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
    SLICE_X70Y50.G2      net (fanout=2)        0.683   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>154
    SLICE_X70Y50.X       Tif5x                 0.853   ftop/gbe0/N59
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67_SW0
    SLICE_X71Y69.G4      net (fanout=1)        0.747   ftop/gbe0/N59
    SLICE_X71Y69.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>67
    SLICE_X71Y69.F1      net (fanout=5)        0.488   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>
    SLICE_X71Y69.X       Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X70Y69.G4      net (fanout=6)        0.105   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X70Y69.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X71Y74.G2      net (fanout=18)       1.076   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X71Y74.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_D_OUT<76>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<76>_SW0
    SLICE_X71Y74.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<76>_SW0/O
    SLICE_X71Y74.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<76>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_76_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_76
    -------------------------------------------------  ---------------------------
    Total                                      9.665ns (5.493ns logic, 4.172ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_1_2 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.044ns (0.589 - 0.633)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_1_2 to ftop/gbe0/dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y51.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_1_2
                                                       ftop/gbe0/rxDCPMesgPos_1_2
    SLICE_X74Y45.F1      net (fanout=10)       0.990   ftop/gbe0/rxDCPMesgPos_1_2
    SLICE_X74Y45.X       Tilo                  0.601   ftop/gbe0/N951
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>19_SW2
    SLICE_X75Y56.G1      net (fanout=2)        0.951   ftop/gbe0/N951
    SLICE_X75Y56.X       Tif5x                 0.791   ftop/gbe0/N631
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67_SW0
    SLICE_X73Y57.F2      net (fanout=1)        0.351   ftop/gbe0/N631
    SLICE_X73Y57.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67
    SLICE_X70Y67.G1      net (fanout=5)        1.239   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X70Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/data1_reg<66>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN1031
    SLICE_X69Y68.G4      net (fanout=20)       0.986   ftop/gbe0/N1
    SLICE_X69Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<37>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN601
    SLICE_X71Y72.F1      net (fanout=1)        0.837   ftop/gbe0/dcp_dcpReqF_D_IN<36>
    SLICE_X71Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      9.683ns (4.329ns logic, 5.354ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_6 (FF)
  Destination:          ftop/gbe0/rxDCPMesgPos_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.708ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.712 - 0.728)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_6 to ftop/gbe0/rxDCPMesgPos_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<7>
                                                       ftop/gbe0/rxHdr_sV_6
    SLICE_X72Y117.G2     net (fanout=3)        0.593   ftop/gbe0/rxHdr_sV<6>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>139
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X72Y114.F2     net (fanout=2)        0.580   ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X72Y114.X      Tilo                  0.601   ftop/gbe0/rxHdr_mCnt_cmp_eq0000
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000065
    SLICE_X75Y79.G3      net (fanout=24)       1.247   ftop/gbe0/rxHdr_mCnt_cmp_eq0000
    SLICE_X75Y79.Y       Tilo                  0.561   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_1
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_1111
    SLICE_X75Y79.F4      net (fanout=6)        0.046   ftop/gbe0/N211
    SLICE_X75Y79.X       Tilo                  0.562   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_1
                                                       ftop/gbe0/MUX_rxDCPPLI_write_1__SEL_112
    SLICE_X74Y55.F2      net (fanout=60)       2.621   ftop/gbe0/MUX_rxDCPMesgPos_write_1__SEL_1
    SLICE_X74Y55.X       Tilo                  0.601   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_D_IN<1>1
    SLICE_X72Y44.BY      net (fanout=2)        0.876   ftop/gbe0/rxDCPMesgPos_D_IN<1>
    SLICE_X72Y44.CLK     Tdick                 0.280   ftop/gbe0/rxDCPMesgPos_1_1
                                                       ftop/gbe0/rxDCPMesgPos_1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.708ns (3.745ns logic, 5.963ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_6 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_76 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.719ns (Levels of Logic = 8)
  Clock Path Skew:      -0.002ns (0.726 - 0.728)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_6 to ftop/gbe0/dcp_dcpReqF/data0_reg_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<7>
                                                       ftop/gbe0/rxHdr_sV_6
    SLICE_X72Y117.G2     net (fanout=3)        0.593   ftop/gbe0/rxHdr_sV<6>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>139
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.G3     net (fanout=2)        0.573   ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp21
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000065_1
    SLICE_X73Y115.F4     net (fanout=2)        0.025   ftop/gbe0/rxHdr_mCnt_cmp_eq000065
    SLICE_X73Y115.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_dcp21
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp21
    SLICE_X73Y64.F2      net (fanout=2)        1.485   ftop/gbe0/WILL_FIRE_RL_rx_dcp21
    SLICE_X73Y64.X       Tilo                  0.562   ftop/gbe0/N109
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW0_SW0
    SLICE_X71Y69.F2      net (fanout=1)        0.675   ftop/gbe0/N109
    SLICE_X71Y69.X       Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X70Y69.G4      net (fanout=6)        0.105   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X70Y69.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X71Y74.G2      net (fanout=18)       1.076   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X71Y74.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_D_OUT<76>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<76>_SW0
    SLICE_X71Y74.F3      net (fanout=1)        0.021   ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<76>_SW0/O
    SLICE_X71Y74.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<76>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_76_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_76
    -------------------------------------------------  ---------------------------
    Total                                      9.719ns (5.166ns logic, 4.553ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_6 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.275 - 0.311)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_6 to ftop/gbe0/dcpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<7>
                                                       ftop/gbe0/rxHdr_sV_6
    SLICE_X72Y117.G2     net (fanout=3)        0.593   ftop/gbe0/rxHdr_sV<6>
    SLICE_X72Y117.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>139
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.G3     net (fanout=2)        0.573   ftop/gbe0/rxHdr_mCnt_cmp_eq000038
    SLICE_X73Y115.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_dcp21
                                                       ftop/gbe0/rxHdr_mCnt_cmp_eq000065_1
    SLICE_X72Y132.G1     net (fanout=2)        0.864   ftop/gbe0/rxHdr_mCnt_cmp_eq000065
    SLICE_X72Y132.Y      Tilo                  0.616   ftop/gbe0/gmac_tx_put<5>200
                                                       ftop/gbe0/dcpRespF_DEQ11
    SLICE_X71Y131.G3     net (fanout=24)       0.655   ftop/gbe0/N39
    SLICE_X71Y131.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/empty_reg_and0001
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X68Y133.G4     net (fanout=13)       0.477   ftop/gbe0/dcpRespF_DEQ
    SLICE_X68Y133.Y      Tilo                  0.616   ftop/gbe0/dcpRespF_D_OUT<2>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X76Y124.G2     net (fanout=41)       2.353   ftop/gbe0/dcpRespF/d0di
    SLICE_X76Y124.CLK    Tgck                  0.671   ftop/gbe0/dcpRespF_D_OUT<14>
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<14>1
                                                       ftop/gbe0/dcpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      9.680ns (4.165ns logic, 5.515ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_1_1 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.632ns (Levels of Logic = 7)
  Clock Path Skew:      -0.081ns (0.589 - 0.670)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_1_1 to ftop/gbe0/dcp_dcpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y44.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_1_1
                                                       ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X73Y43.F3      net (fanout=9)        0.429   ftop/gbe0/rxDCPMesgPos_1_1
    SLICE_X73Y43.X       Tilo                  0.562   ftop/gbe0/N196
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>154_SW0
    SLICE_X75Y42.F2      net (fanout=1)        0.358   ftop/gbe0/N196
    SLICE_X75Y42.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>154
    SLICE_X75Y56.G2      net (fanout=2)        0.580   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>154
    SLICE_X75Y56.X       Tif5x                 0.791   ftop/gbe0/N631
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67_SW0
    SLICE_X73Y57.F2      net (fanout=1)        0.351   ftop/gbe0/N631
    SLICE_X73Y57.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>67
    SLICE_X70Y67.G1      net (fanout=5)        1.239   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X70Y67.Y       Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/data1_reg<66>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN1031
    SLICE_X69Y68.G4      net (fanout=20)       0.986   ftop/gbe0/N1
    SLICE_X69Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<37>
                                                       ftop/gbe0/Mmux_dcp_dcpReqF_D_IN601
    SLICE_X71Y72.F1      net (fanout=1)        0.837   ftop/gbe0/dcp_dcpReqF_D_IN<36>
    SLICE_X71Y72.CLK     Tfck                  0.602   ftop/gbe0/dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36_rstpot
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      9.632ns (4.852ns logic, 4.780ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2_1 (FF)
  Destination:          ftop/gbe0/rxDCPHdrF/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.503ns (Levels of Logic = 6)
  Clock Path Skew:      -0.206ns (0.464 - 0.670)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2_1 to ftop/gbe0/rxDCPHdrF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y45.YQ      Tcko                  0.596   ftop/gbe0/rxDCPMesgPos_2_1
                                                       ftop/gbe0/rxDCPMesgPos_2_1
    SLICE_X73Y46.G3      net (fanout=10)       0.580   ftop/gbe0/rxDCPMesgPos_2_1
    SLICE_X73Y46.Y       Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>139
    SLICE_X73Y46.F1      net (fanout=1)        0.383   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>139/O
    SLICE_X73Y46.X       Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
    SLICE_X72Y55.G1      net (fanout=2)        0.577   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>154
    SLICE_X72Y55.X       Tif5x                 0.853   ftop/gbe0/N611
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67_SW0_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67_SW0
    SLICE_X71Y68.G3      net (fanout=2)        0.917   ftop/gbe0/N611
    SLICE_X71Y68.Y       Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/data1_reg<77>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>67
    SLICE_X72Y66.F2      net (fanout=4)        0.945   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<6>
    SLICE_X72Y66.X       Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_dcp
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp23
    SLICE_X75Y103.G1     net (fanout=5)        1.766   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X75Y103.CLK    Tgck                  0.601   ftop/gbe0/rxDCPHdrF_EMPTY_N
                                                       ftop/gbe0/rxDCPHdrF/empty_reg_rstpot
                                                       ftop/gbe0/rxDCPHdrF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.503ns (4.335ns logic, 5.168ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk125_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk125_unbuf"
        TS_SYS0CLK / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.679ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.116ns (0.333 - 0.217)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y173.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X78Y172.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X78Y172.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_57 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_65 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.339 - 0.270)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_57 to ftop/gbe0/rxDCPMesg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y63.XQ      Tcko                  0.396   ftop/gbe0/rxDCPMesg<57>
                                                       ftop/gbe0/rxDCPMesg_57
    SLICE_X75Y63.BX      net (fanout=2)        0.301   ftop/gbe0/rxDCPMesg<57>
    SLICE_X75Y63.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<65>
                                                       ftop/gbe0/rxDCPMesg_65
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.458ns logic, 0.301ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_71 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_79 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.365 - 0.273)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_71 to ftop/gbe0/rxDCPMesg_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y47.XQ      Tcko                  0.396   ftop/gbe0/rxDCPMesg<71>
                                                       ftop/gbe0/rxDCPMesg_71
    SLICE_X75Y44.BX      net (fanout=2)        0.325   ftop/gbe0/rxDCPMesg<71>
    SLICE_X75Y44.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<79>
                                                       ftop/gbe0/rxDCPMesg_79
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcpRespF/data0_reg_13 (FF)
  Destination:          ftop/gbe0/dcpRespF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.367 - 0.229)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcpRespF/data0_reg_13 to ftop/gbe0/dcpRespF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y132.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcpRespF/data0_reg_13
    SLICE_X78Y132.BX     net (fanout=3)        0.325   ftop/gbe0/dcp_dcpRespF_D_OUT<13>
    SLICE_X78Y132.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/dcpRespF/data1_reg<13>
                                                       ftop/gbe0/dcpRespF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.521ns logic, 0.325ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_3 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.354 - 0.293)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_3 to ftop/gbe0/rxDCPMesg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y69.XQ      Tcko                  0.417   ftop/gbe0/rxDCPMesg<3>
                                                       ftop/gbe0/rxDCPMesg_3
    SLICE_X75Y67.BX      net (fanout=3)        0.312   ftop/gbe0/rxDCPMesg<3>
    SLICE_X75Y67.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<11>
                                                       ftop/gbe0/rxDCPMesg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y105.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X81Y104.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X81Y104.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_31 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.347 - 0.300)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_31 to ftop/gbe0/rxDCPMesg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y49.XQ      Tcko                  0.417   ftop/gbe0/rxDCPMesg<31>
                                                       ftop/gbe0/rxDCPMesg_31
    SLICE_X75Y48.BX      net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<31>
    SLICE_X75Y48.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<39>
                                                       ftop/gbe0/rxDCPMesg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.116ns (0.333 - 0.217)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y173.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_2
    SLICE_X78Y172.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/txRS_txF/sSyncReg1<2>
    SLICE_X78Y172.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_61 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_69 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.331 - 0.313)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_61 to ftop/gbe0/rxDCPMesg_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y43.XQ      Tcko                  0.396   ftop/gbe0/rxDCPMesg<61>
                                                       ftop/gbe0/rxDCPMesg_61
    SLICE_X77Y43.BX      net (fanout=2)        0.314   ftop/gbe0/rxDCPMesg<61>
    SLICE_X77Y43.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<69>
                                                       ftop/gbe0/rxDCPMesg_69
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcpRespF/data0_reg_19 (FF)
  Destination:          ftop/gbe0/dcpRespF/data1_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.778ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.079 - 0.055)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcpRespF/data0_reg_19 to ftop/gbe0/dcpRespF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y127.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcpRespF_D_OUT<19>
                                                       ftop/gbe0/dcp_dcpRespF/data0_reg_19
    SLICE_X77Y129.BX     net (fanout=3)        0.297   ftop/gbe0/dcp_dcpRespF_D_OUT<19>
    SLICE_X77Y129.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcpRespF/data1_reg<19>
                                                       ftop/gbe0/dcpRespF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.481ns logic, 0.297ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcpRespF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcpRespF/data1_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.778ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.095 - 0.073)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcpRespF/data0_reg_21 to ftop/gbe0/dcpRespF/data1_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y128.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcpRespF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcpRespF/data0_reg_21
    SLICE_X79Y130.BX     net (fanout=3)        0.297   ftop/gbe0/dcp_dcpRespF_D_OUT<21>
    SLICE_X79Y130.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcpRespF/data1_reg<21>
                                                       ftop/gbe0/dcpRespF/data1_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.481ns logic, 0.297ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_41 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.339 - 0.266)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_41 to ftop/gbe0/rxDCPMesg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y60.XQ      Tcko                  0.396   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/rxDCPMesg_41
    SLICE_X74Y62.BX      net (fanout=2)        0.332   ftop/gbe0/rxDCPMesg<41>
    SLICE_X74Y62.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<49>
                                                       ftop/gbe0/rxDCPMesg_49
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.498ns logic, 0.332ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_95 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_103 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.267 - 0.256)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_95 to ftop/gbe0/rxDCPMesg_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y50.XQ      Tcko                  0.396   ftop/gbe0/rxDCPMesg<95>
                                                       ftop/gbe0/rxDCPMesg_95
    SLICE_X79Y50.BX      net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<95>
    SLICE_X79Y50.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<103>
                                                       ftop/gbe0/rxDCPMesg_103
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_67 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_75 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.348 - 0.286)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_67 to ftop/gbe0/rxDCPMesg_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y65.XQ      Tcko                  0.417   ftop/gbe0/rxDCPMesg<67>
                                                       ftop/gbe0/rxDCPMesg_67
    SLICE_X74Y65.BX      net (fanout=2)        0.312   ftop/gbe0/rxDCPMesg<67>
    SLICE_X74Y65.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<75>
                                                       ftop/gbe0/rxDCPMesg_75
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.519ns logic, 0.312ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.443 - 0.386)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_1 to ftop/gbe0/dcp_cpRespF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.YQ      Tcko                  0.419   ftop/gbe0/dcp_cpRespF/dGDeqPtr1<0>
                                                       ftop/gbe0/dcp_cpRespF/dGDeqPtr1_1
    SLICE_X59Y82.BX      net (fanout=4)        0.348   ftop/gbe0/dcp_cpRespF/dGDeqPtr1<1>
    SLICE_X59Y82.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespF/dGDeqPtr<1>
                                                       ftop/gbe0/dcp_cpRespF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.481ns logic, 0.348ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_70 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_78 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.092ns (0.365 - 0.273)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_70 to ftop/gbe0/rxDCPMesg_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y47.YQ      Tcko                  0.419   ftop/gbe0/rxDCPMesg<71>
                                                       ftop/gbe0/rxDCPMesg_70
    SLICE_X75Y44.BY      net (fanout=2)        0.325   ftop/gbe0/rxDCPMesg<70>
    SLICE_X75Y44.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/rxDCPMesg<79>
                                                       ftop/gbe0/rxDCPMesg_78
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.541ns logic, 0.325ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.069 - 0.058)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y173.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_1
    SLICE_X78Y173.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X78Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.034 - 0.028)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y103.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X89Y102.BX     net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X89Y102.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_63 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_71 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.322 - 0.304)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_63 to ftop/gbe0/rxDCPMesg_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y46.XQ      Tcko                  0.417   ftop/gbe0/rxDCPMesg<63>
                                                       ftop/gbe0/rxDCPMesg_63
    SLICE_X77Y47.BX      net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<63>
    SLICE_X77Y47.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<71>
                                                       ftop/gbe0/rxDCPMesg_71
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcpRespF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/dcpRespF/data1_reg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcpRespF/data0_reg_31 to ftop/gbe0/dcpRespF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y120.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcpRespF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcpRespF/data0_reg_31
    SLICE_X71Y121.BX     net (fanout=3)        0.301   ftop/gbe0/dcp_dcpRespF_D_OUT<31>
    SLICE_X71Y121.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcpRespF/data1_reg<31>
                                                       ftop/gbe0/dcpRespF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.481ns logic, 0.301ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk125_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk125_unbuf"
        TS_SYS0CLK / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sNotFullReg/SR
  Location pin: SLICE_X58Y69.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sNotFullReg/SR
  Location pin: SLICE_X58Y69.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X88Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3/SR
  Location pin: SLICE_X88Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X88Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_2/SR
  Location pin: SLICE_X88Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_3/SR
  Location pin: SLICE_X56Y79.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_3/SR
  Location pin: SLICE_X56Y79.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_2/SR
  Location pin: SLICE_X56Y79.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_2/SR
  Location pin: SLICE_X56Y79.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X78Y168.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X78Y168.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X78Y168.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X78Y168.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1_2/SR
  Location pin: SLICE_X52Y46.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sSyncReg1_2/SR
  Location pin: SLICE_X52Y46.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X94Y151.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X94Y151.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X86Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X86Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.500ns|      6.000ns|     12.315ns|            0|            0|            2|        48752|
| TS_ftop_clkN210_clk0_unbuf    |     12.500ns|     12.210ns|          N/A|            0|            0|          650|            0|
| TS_ftop_clkN210_clk125_unbuf  |     10.000ns|      9.852ns|          N/A|            0|            0|        48102|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.475|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.920|         |    3.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    9.820|         |         |         |
sys0_clkp      |    9.820|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    9.820|         |         |         |
sys0_clkp      |    9.820|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57927 paths, 0 nets, and 6123 connections

Design statistics:
   Minimum period:  12.210ns{1}   (Maximum frequency:  81.900MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 27 08:48:13 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 504 MB



