// Seed: 3949102490
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    input id_7,
    input id_8
);
  logic id_9;
  assign id_1 = id_7;
  initial id_5 = 1 == ~id_6 | id_9;
  assign id_5 = 1'd0;
  type_15(
      1, 1, 1, id_8, 1
  );
endmodule
