#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec  7 20:45:37 2022
# Process ID: 30290
# Current directory: /mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/encoding/xsim_script.tcl}
# Log file: /mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/xsim.log
# Journal file: /mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/encoding/xsim_script.tcl
# xsim {encoding} -autoloadwcfg -tclbatch {encoding.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source encoding.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "137000"
// RTL Simulation : 0 / 1 [n/a] @ "66600150000"
// RTL Simulation : 0 / 1 [n/a] @ "133200157000"
// RTL Simulation : 0 / 1 [n/a] @ "199800163000"
// RTL Simulation : 0 / 1 [n/a] @ "266400170000"
// RTL Simulation : 0 / 1 [n/a] @ "333000176000"
// RTL Simulation : 0 / 1 [n/a] @ "399600183000"
// RTL Simulation : 0 / 1 [n/a] @ "466200190000"
