[2021-09-09 09:06:38,969]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 09:06:38,969]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:39,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; ".

Peak memory: 14721024 bytes

[2021-09-09 09:06:39,932]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:40,072]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34684928 bytes

[2021-09-09 09:06:40,075]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 09:06:40,076]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:40,191]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :345
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :345
score:100
	Report mapping result:
		klut_size()     :496
		klut.num_gates():352
		max delay       :5
		max area        :345
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :284
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 10407936 bytes

[2021-09-09 09:06:40,192]mapper_test.py:220:[INFO]: area: 352 level: 5
[2021-09-09 10:54:16,142]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 10:54:16,142]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:17,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; ".

Peak memory: 14708736 bytes

[2021-09-09 10:54:17,062]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:17,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34701312 bytes

[2021-09-09 10:54:17,244]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 10:54:17,245]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:19,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :345
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :410
score:100
	Report mapping result:
		klut_size()     :496
		klut.num_gates():352
		max delay       :5
		max area        :345
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :284
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18702336 bytes

[2021-09-09 10:54:19,312]mapper_test.py:220:[INFO]: area: 352 level: 5
[2021-09-09 12:23:17,943]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 12:23:17,943]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:18,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; ".

Peak memory: 15036416 bytes

[2021-09-09 12:23:18,913]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:19,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34840576 bytes

[2021-09-09 12:23:19,106]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 12:23:19,106]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:21,426]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :347
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :428
score:100
	Report mapping result:
		klut_size()     :498
		klut.num_gates():354
		max delay       :5
		max area        :347
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :290
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18878464 bytes

[2021-09-09 12:23:21,427]mapper_test.py:220:[INFO]: area: 354 level: 5
[2021-09-09 14:46:57,356]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 14:46:57,356]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:46:58,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; ".

Peak memory: 14725120 bytes

[2021-09-09 14:46:58,270]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:46:58,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 35033088 bytes

[2021-09-09 14:46:58,427]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 14:46:58,427]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:47:00,496]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18780160 bytes

[2021-09-09 14:47:00,497]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-09 14:51:47,791]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 14:51:47,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:47,791]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:47,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34807808 bytes

[2021-09-09 14:51:47,976]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 14:51:47,976]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:50,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18862080 bytes

[2021-09-09 14:51:50,069]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-09 15:20:48,304]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 15:20:48,304]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:48,304]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:48,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34590720 bytes

[2021-09-09 15:20:48,456]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 15:20:48,456]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:20:50,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18939904 bytes

[2021-09-09 15:20:50,762]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-09 15:58:47,361]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 15:58:47,361]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:47,361]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:47,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 35106816 bytes

[2021-09-09 15:58:47,512]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 15:58:47,512]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:58:49,873]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18944000 bytes

[2021-09-09 15:58:49,874]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-09 16:33:23,699]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 16:33:23,700]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:23,700]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:23,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34951168 bytes

[2021-09-09 16:33:23,850]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 16:33:23,850]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:26,138]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18948096 bytes

[2021-09-09 16:33:26,139]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-09 17:10:06,324]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-09 17:10:06,325]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:06,325]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:06,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 17:10:06,512]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-09 17:10:06,513]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:08,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18792448 bytes

[2021-09-09 17:10:08,808]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-13 23:18:22,799]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-13 23:18:22,799]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:22,799]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:22,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34525184 bytes

[2021-09-13 23:18:22,992]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-13 23:18:22,992]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:25,014]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :557
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 17039360 bytes

[2021-09-13 23:18:25,014]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-13 23:39:56,937]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-13 23:39:56,937]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:56,937]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:57,078]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34230272 bytes

[2021-09-13 23:39:57,081]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-13 23:39:57,082]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:57,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 9486336 bytes

[2021-09-13 23:39:57,164]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-14 08:46:41,748]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-14 08:46:41,749]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:41,749]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:41,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34267136 bytes

[2021-09-14 08:46:41,894]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-14 08:46:41,894]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:43,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 18968576 bytes

[2021-09-14 08:46:43,908]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-14 09:18:52,798]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-14 09:18:52,798]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:52,799]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:52,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34570240 bytes

[2021-09-14 09:18:52,980]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-14 09:18:52,980]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:53,060]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 10121216 bytes

[2021-09-14 09:18:53,061]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-15 15:22:40,572]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-15 15:22:40,573]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:40,573]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:40,700]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34463744 bytes

[2021-09-15 15:22:40,703]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-15 15:22:40,704]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:42,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 16637952 bytes

[2021-09-15 15:22:42,581]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-15 15:52:32,396]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-15 15:52:32,397]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:32,397]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:32,520]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34598912 bytes

[2021-09-15 15:52:32,523]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-15 15:52:32,524]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:32,594]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 8867840 bytes

[2021-09-15 15:52:32,595]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-18 13:53:21,010]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-18 13:53:21,011]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:21,011]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:21,172]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34455552 bytes

[2021-09-18 13:53:21,175]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-18 13:53:21,176]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:22,981]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :533
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 15843328 bytes

[2021-09-18 13:53:22,981]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-18 16:18:19,019]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-18 16:18:19,020]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:19,020]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:19,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34689024 bytes

[2021-09-18 16:18:19,154]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-18 16:18:19,155]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:20,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 14610432 bytes

[2021-09-18 16:18:20,999]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-22 08:52:53,590]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-22 08:52:53,590]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:53,590]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:53,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34418688 bytes

[2021-09-22 08:52:53,716]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-22 08:52:53,716]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:54,674]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 13471744 bytes

[2021-09-22 08:52:54,675]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-22 11:17:09,576]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-22 11:17:09,577]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:09,577]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:09,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34476032 bytes

[2021-09-22 11:17:09,707]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-22 11:17:09,707]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:11,579]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 13983744 bytes

[2021-09-22 11:17:11,580]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-23 16:35:02,287]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-23 16:35:02,288]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:02,288]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:02,470]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34377728 bytes

[2021-09-23 16:35:02,473]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-23 16:35:02,474]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:04,371]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 14290944 bytes

[2021-09-23 16:35:04,372]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-23 16:59:07,374]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-23 16:59:07,374]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:07,374]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:07,548]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34672640 bytes

[2021-09-23 16:59:07,551]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-23 16:59:07,552]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:09,374]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 13877248 bytes

[2021-09-23 16:59:09,375]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-23 17:40:15,142]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-23 17:40:15,143]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:15,143]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:15,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34324480 bytes

[2021-09-23 17:40:15,315]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-23 17:40:15,316]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:17,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 14311424 bytes

[2021-09-23 17:40:17,148]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-23 17:59:46,536]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-23 17:59:46,536]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:46,536]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:46,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34627584 bytes

[2021-09-23 17:59:46,660]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-23 17:59:46,660]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:48,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 14376960 bytes

[2021-09-23 17:59:48,484]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-27 16:27:12,504]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-27 16:27:12,504]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:12,504]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:12,675]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34181120 bytes

[2021-09-27 16:27:12,678]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-27 16:27:12,678]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:14,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 14307328 bytes

[2021-09-27 16:27:14,571]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-27 17:34:04,609]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-27 17:34:04,609]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:04,609]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:04,783]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34398208 bytes

[2021-09-27 17:34:04,786]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-27 17:34:04,786]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:06,594]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
balancing!
	current map manager:
		current min nodes:825
		current min depth:9
rewriting!
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 14450688 bytes

[2021-09-27 17:34:06,595]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-28 02:00:15,217]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-28 02:00:15,217]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:15,218]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:15,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34549760 bytes

[2021-09-28 02:00:15,347]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-28 02:00:15,347]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:17,183]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 14295040 bytes

[2021-09-28 02:00:17,184]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-28 16:40:15,163]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-28 16:40:15,163]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:15,163]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:15,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34279424 bytes

[2021-09-28 16:40:15,335]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-28 16:40:15,335]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:17,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 13770752 bytes

[2021-09-28 16:40:17,137]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-09-28 17:19:10,049]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-09-28 17:19:10,050]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:10,050]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:10,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34836480 bytes

[2021-09-28 17:19:10,226]mapper_test.py:156:[INFO]: area: 252 level: 5
[2021-09-28 17:19:10,227]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:12,056]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 15667200 bytes

[2021-09-28 17:19:12,057]mapper_test.py:220:[INFO]: area: 391 level: 5
[2021-10-09 10:37:17,608]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-09 10:37:17,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:17,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:17,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34304000 bytes

[2021-10-09 10:37:17,744]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-09 10:37:17,744]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:17,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 9445376 bytes

[2021-10-09 10:37:17,951]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-09 11:19:58,435]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-09 11:19:58,436]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:58,436]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:58,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34439168 bytes

[2021-10-09 11:19:58,574]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-09 11:19:58,574]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:19:58,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 9482240 bytes

[2021-10-09 11:19:58,764]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-09 16:28:26,881]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-09 16:28:26,881]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:26,881]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:27,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34418688 bytes

[2021-10-09 16:28:27,009]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-09 16:28:27,010]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:27,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12066816 bytes

[2021-10-09 16:28:27,924]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-09 16:45:37,384]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-09 16:45:37,384]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:37,384]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:37,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34484224 bytes

[2021-10-09 16:45:37,575]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-09 16:45:37,575]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:38,564]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12177408 bytes

[2021-10-09 16:45:38,565]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-12 10:49:58,615]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-12 10:49:58,616]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:49:58,616]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:49:58,744]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34463744 bytes

[2021-10-12 10:49:58,748]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-12 10:49:58,748]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:00,683]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 13201408 bytes

[2021-10-12 10:50:00,683]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-12 11:13:52,146]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-12 11:13:52,146]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:52,147]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:52,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34504704 bytes

[2021-10-12 11:13:52,283]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-12 11:13:52,284]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:52,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 9093120 bytes

[2021-10-12 11:13:52,485]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-12 13:25:24,776]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-12 13:25:24,777]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:24,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:24,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34418688 bytes

[2021-10-12 13:25:24,910]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-12 13:25:24,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:26,885]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 13258752 bytes

[2021-10-12 13:25:26,886]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-12 14:56:00,473]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-12 14:56:00,473]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:00,473]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:00,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34533376 bytes

[2021-10-12 14:56:00,604]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-12 14:56:00,604]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:02,563]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12791808 bytes

[2021-10-12 14:56:02,564]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-12 18:40:34,626]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-12 18:40:34,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:34,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:34,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34455552 bytes

[2021-10-12 18:40:34,759]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-12 18:40:34,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:36,725]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12955648 bytes

[2021-10-12 18:40:36,725]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-18 11:34:02,990]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-18 11:34:02,990]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:02,991]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:03,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34263040 bytes

[2021-10-18 11:34:03,122]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-18 11:34:03,122]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:05,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12734464 bytes

[2021-10-18 11:34:05,024]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-18 12:02:33,059]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-18 12:02:33,060]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:33,060]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:33,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34283520 bytes

[2021-10-18 12:02:33,190]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-18 12:02:33,190]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:33,247]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 7372800 bytes

[2021-10-18 12:02:33,248]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-19 14:10:30,460]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-19 14:10:30,460]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:30,461]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:30,586]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34340864 bytes

[2021-10-19 14:10:30,590]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-19 14:10:30,590]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:30,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 7536640 bytes

[2021-10-19 14:10:30,639]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-22 13:28:36,488]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-22 13:28:36,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:36,488]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:36,621]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34512896 bytes

[2021-10-22 13:28:36,625]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-22 13:28:36,625]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:36,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 10326016 bytes

[2021-10-22 13:28:36,811]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-22 13:49:29,275]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-22 13:49:29,275]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:29,275]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:29,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34406400 bytes

[2021-10-22 13:49:29,459]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-22 13:49:29,459]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:29,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 10321920 bytes

[2021-10-22 13:49:29,640]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-22 14:00:51,685]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-22 14:00:51,685]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:51,686]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:51,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34455552 bytes

[2021-10-22 14:00:51,814]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-22 14:00:51,815]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:51,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 7462912 bytes

[2021-10-22 14:00:51,867]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-22 14:04:12,352]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-22 14:04:12,353]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:12,353]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:12,524]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34336768 bytes

[2021-10-22 14:04:12,528]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-22 14:04:12,528]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:12,584]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 7548928 bytes

[2021-10-22 14:04:12,585]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-23 13:24:14,687]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-23 13:24:14,687]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:14,687]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:14,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34607104 bytes

[2021-10-23 13:24:14,859]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-23 13:24:14,859]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:16,810]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :504
score:100
	Report mapping result:
		klut_size()     :652
		klut.num_gates():508
		max delay       :5
		max area        :504
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :134
		LUT fanins:3	 numbers :173
		LUT fanins:4	 numbers :195
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12730368 bytes

[2021-10-23 13:24:16,811]mapper_test.py:224:[INFO]: area: 508 level: 5
[2021-10-24 17:35:27,702]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-24 17:35:27,702]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:27,703]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:27,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34680832 bytes

[2021-10-24 17:35:27,837]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-24 17:35:27,837]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:29,735]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :504
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12759040 bytes

[2021-10-24 17:35:29,736]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-24 17:55:53,904]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-24 17:55:53,904]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:55:53,905]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:55:54,035]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34353152 bytes

[2021-10-24 17:55:54,038]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-24 17:55:54,039]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:55:55,923]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
	current map manager:
		current min nodes:825
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :384
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :534
score:100
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12783616 bytes

[2021-10-24 17:55:55,924]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-26 10:24:04,867]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-26 10:24:04,868]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:04,868]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:05,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34443264 bytes

[2021-10-26 10:24:05,051]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-26 10:24:05,051]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:05,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	current map manager:
		current min nodes:825
		current min depth:11
	Report mapping result:
		klut_size()     :457
		klut.num_gates():313
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :117
		LUT fanins:4	 numbers :150
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 7319552 bytes

[2021-10-26 10:24:05,144]mapper_test.py:224:[INFO]: area: 313 level: 5
[2021-10-26 10:53:09,750]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-26 10:53:09,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:09,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:09,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34238464 bytes

[2021-10-26 10:53:09,881]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-26 10:53:09,882]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:11,813]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :457
		klut.num_gates():313
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :117
		LUT fanins:4	 numbers :150
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12505088 bytes

[2021-10-26 10:53:11,813]mapper_test.py:224:[INFO]: area: 313 level: 5
[2021-10-26 11:14:55,540]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-26 11:14:55,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:14:55,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:14:55,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34361344 bytes

[2021-10-26 11:14:55,676]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-26 11:14:55,677]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:14:57,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :508
		klut.num_gates():364
		max delay       :5
		max area        :504
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :100
		LUT fanins:4	 numbers :208
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12668928 bytes

[2021-10-26 11:14:57,550]mapper_test.py:224:[INFO]: area: 364 level: 5
[2021-10-26 12:13:00,479]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-26 12:13:00,480]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:00,480]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:00,658]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34603008 bytes

[2021-10-26 12:13:00,661]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-26 12:13:00,661]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:02,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 12730368 bytes

[2021-10-26 12:13:02,549]mapper_test.py:224:[INFO]: area: 391 level: 5
[2021-10-26 14:11:44,096]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-26 14:11:44,096]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:44,096]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:44,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34500608 bytes

[2021-10-26 14:11:44,232]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-26 14:11:44,233]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:44,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :457
		klut.num_gates():313
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :117
		LUT fanins:4	 numbers :150
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 7323648 bytes

[2021-10-26 14:11:44,316]mapper_test.py:224:[INFO]: area: 313 level: 5
[2021-10-29 16:08:46,255]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-10-29 16:08:46,256]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:46,256]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:46,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34267136 bytes

[2021-10-29 16:08:46,395]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-10-29 16:08:46,395]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:46,451]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :595
		klut.num_gates():451
		max delay       :5
		max area        :444
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :233
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
Peak memory: 7229440 bytes

[2021-10-29 16:08:46,452]mapper_test.py:224:[INFO]: area: 451 level: 5
[2021-11-03 09:49:45,837]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-03 09:49:45,838]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:45,838]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:45,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34271232 bytes

[2021-11-03 09:49:45,973]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-03 09:49:45,974]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:46,061]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :595
		klut.num_gates():451
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :66
		LUT fanins:3	 numbers :146
		LUT fanins:4	 numbers :233
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig_output.v
	Peak memory: 8294400 bytes

[2021-11-03 09:49:46,062]mapper_test.py:226:[INFO]: area: 451 level: 5
[2021-11-03 10:01:45,077]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-03 10:01:45,077]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:45,078]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:45,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34594816 bytes

[2021-11-03 10:01:45,243]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-03 10:01:45,243]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:45,343]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :596
		klut.num_gates():452
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :136
		LUT fanins:4	 numbers :245
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig_output.v
	Peak memory: 8286208 bytes

[2021-11-03 10:01:45,344]mapper_test.py:226:[INFO]: area: 452 level: 5
[2021-11-03 13:41:45,661]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-03 13:41:45,662]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:45,662]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:45,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34656256 bytes

[2021-11-03 13:41:45,797]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-03 13:41:45,798]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:45,891]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :596
		klut.num_gates():452
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :136
		LUT fanins:4	 numbers :245
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig_output.v
	Peak memory: 8347648 bytes

[2021-11-03 13:41:45,892]mapper_test.py:226:[INFO]: area: 452 level: 5
[2021-11-03 13:48:00,973]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-03 13:48:00,973]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:00,974]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:01,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34848768 bytes

[2021-11-03 13:48:01,107]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-03 13:48:01,108]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:01,234]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :596
		klut.num_gates():452
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :136
		LUT fanins:4	 numbers :245
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig_output.v
	Peak memory: 8126464 bytes

[2021-11-03 13:48:01,235]mapper_test.py:226:[INFO]: area: 452 level: 5
[2021-11-04 15:54:51,641]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-04 15:54:51,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:51,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:51,817]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34390016 bytes

[2021-11-04 15:54:51,821]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-04 15:54:51,821]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:51,913]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig_output.v
	Peak memory: 8458240 bytes

[2021-11-04 15:54:51,914]mapper_test.py:226:[INFO]: area: 314 level: 5
[2021-11-04 17:06:48,717]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-04 17:06:48,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:48,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:48,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34316288 bytes

[2021-11-04 17:06:48,856]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-04 17:06:48,856]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:48,950]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.012668 secs
Mapping time: 0.012064 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig_output.v
	Peak memory: 8609792 bytes

[2021-11-04 17:06:48,951]mapper_test.py:230:[INFO]: area: 314 level: 5
[2021-11-16 12:26:46,896]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-16 12:26:46,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:46,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:47,081]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34213888 bytes

[2021-11-16 12:26:47,084]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-16 12:26:47,084]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:47,147]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.012587 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7409664 bytes

[2021-11-16 12:26:47,147]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-16 14:15:41,753]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-16 14:15:41,753]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:41,753]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:41,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34607104 bytes

[2021-11-16 14:15:41,894]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-16 14:15:41,895]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:41,983]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.019016 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7311360 bytes

[2021-11-16 14:15:41,983]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-16 14:22:00,979]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-16 14:22:00,979]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:00,979]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:01,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34410496 bytes

[2021-11-16 14:22:01,167]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-16 14:22:01,168]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:01,255]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.019061 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7208960 bytes

[2021-11-16 14:22:01,256]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-16 14:28:15,323]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-16 14:28:15,323]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:15,324]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:15,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34320384 bytes

[2021-11-16 14:28:15,533]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-16 14:28:15,533]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:15,708]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
best size: 384
curr size: 384
best size: 307
curr size: 307
Mapping time: 0.013141 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7282688 bytes

[2021-11-16 14:28:15,709]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-17 16:34:39,431]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-17 16:34:39,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:39,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:39,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34484224 bytes

[2021-11-17 16:34:39,572]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-17 16:34:39,573]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:39,629]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.012108 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7401472 bytes

[2021-11-17 16:34:39,629]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-18 10:17:04,666]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-18 10:17:04,667]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:04,667]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:04,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34324480 bytes

[2021-11-18 10:17:04,858]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-18 10:17:04,858]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:04,928]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.024335 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :314
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7749632 bytes

[2021-11-18 10:17:04,928]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-23 16:09:55,308]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-23 16:09:55,309]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:55,309]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:55,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34525184 bytes

[2021-11-23 16:09:55,508]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-23 16:09:55,509]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:55,606]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.037471 secs
	Report mapping result:
		klut_size()     :444
		klut.num_gates():300
		max delay       :5
		max area        :300
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :169
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7737344 bytes

[2021-11-23 16:09:55,607]mapper_test.py:228:[INFO]: area: 300 level: 5
[2021-11-23 16:40:52,801]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-23 16:40:52,801]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:52,801]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:52,931]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34590720 bytes

[2021-11-23 16:40:52,934]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-23 16:40:52,934]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:53,045]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.037748 secs
	Report mapping result:
		klut_size()     :444
		klut.num_gates():300
		max delay       :5
		max area        :300
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :169
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7778304 bytes

[2021-11-23 16:40:53,046]mapper_test.py:228:[INFO]: area: 300 level: 5
[2021-11-24 11:37:43,169]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-24 11:37:43,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:43,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:43,298]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34304000 bytes

[2021-11-24 11:37:43,301]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-24 11:37:43,301]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:43,345]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.000724 secs
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7479296 bytes

[2021-11-24 11:37:43,346]mapper_test.py:228:[INFO]: area: 391 level: 5
[2021-11-24 12:00:58,043]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-24 12:00:58,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:58,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:58,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34308096 bytes

[2021-11-24 12:00:58,226]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-24 12:00:58,226]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:58,274]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.000705 secs
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7262208 bytes

[2021-11-24 12:00:58,275]mapper_test.py:228:[INFO]: area: 391 level: 5
[2021-11-24 12:04:24,768]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-24 12:04:24,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:24,769]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:24,896]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34299904 bytes

[2021-11-24 12:04:24,899]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-24 12:04:24,899]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:24,955]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.012175 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7110656 bytes

[2021-11-24 12:04:24,955]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-24 12:10:17,111]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-24 12:10:17,112]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:17,112]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:17,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34746368 bytes

[2021-11-24 12:10:17,291]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-24 12:10:17,291]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:17,342]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00366 secs
	Report mapping result:
		klut_size()     :394
		klut.num_gates():250
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :175
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 8159232 bytes

[2021-11-24 12:10:17,342]mapper_test.py:228:[INFO]: area: 250 level: 8
[2021-11-24 12:56:23,390]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-24 12:56:23,391]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:23,391]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:23,517]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34549760 bytes

[2021-11-24 12:56:23,521]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-24 12:56:23,521]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:23,575]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.012124 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 7217152 bytes

[2021-11-24 12:56:23,576]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-24 13:00:39,504]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-24 13:00:39,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:39,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:39,632]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34488320 bytes

[2021-11-24 13:00:39,635]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-24 13:00:39,636]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:41,547]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.012013 secs
Mapping time: 0.015472 secs
	Report mapping result:
		klut_size()     :458
		klut.num_gates():314
		max delay       :5
		max area        :307
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :42
		LUT fanins:3	 numbers :110
		LUT fanins:4	 numbers :156
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 12644352 bytes

[2021-11-24 13:00:41,548]mapper_test.py:228:[INFO]: area: 314 level: 5
[2021-11-24 13:24:18,631]mapper_test.py:79:[INFO]: run case "frg2_comb"
[2021-11-24 13:24:18,632]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:18,632]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:18,761]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     682.  Ch =     0.  Total mem =    0.13 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     384.0.  Edge =     1244.  Cut =     3394.  T =     0.00 sec
P:  Del =    5.00.  Ar =     259.0.  Edge =      930.  Cut =     3384.  T =     0.00 sec
P:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
E:  Del =    5.00.  Ar =     251.0.  Edge =      896.  Cut =     3388.  T =     0.00 sec
F:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
E:  Del =    5.00.  Ar =     247.0.  Edge =      887.  Cut =     2599.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
A:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
E:  Del =    5.00.  Ar =     246.0.  Edge =      860.  Cut =     2617.  T =     0.00 sec
Total time =     0.01 sec
Duplicated 6 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        6      2.38 %
And          =       57     22.62 %
Or           =        0      0.00 %
Other        =      189     75.00 %
TOTAL        =      252    100.00 %
Level =    1.  COs =   31.    23.7 %
Level =    2.  COs =    8.    29.8 %
Level =    3.  COs =    9.    36.6 %
Level =    4.  COs =   13.    46.6 %
Level =    5.  COs =   70.   100.0 %
Peak memory: 34324480 bytes

[2021-11-24 13:24:18,764]mapper_test.py:160:[INFO]: area: 252 level: 5
[2021-11-24 13:24:18,765]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:20,648]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.opt.aig
Mapping time: 0.000686 secs
Mapping time: 0.000937 secs
	Report mapping result:
		klut_size()     :535
		klut.num_gates():391
		max delay       :5
		max area        :384
	LUTs statics:
		LUT fanins:1	 numbers :6
		LUT fanins:2	 numbers :86
		LUT fanins:3	 numbers :122
		LUT fanins:4	 numbers :177
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/frg2_comb/frg2_comb.ifpga.v
	Peak memory: 12505088 bytes

[2021-11-24 13:24:20,649]mapper_test.py:228:[INFO]: area: 391 level: 5
