#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar 11 23:26:50 2024
# Process ID: 24312
# Current directory: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5700 D:\FPGA\FPGAclass\FPGA_Class\06 LED_flash_uav\LED_flash.xpr
# Log file: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/vivado.log
# Journal file: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/FPGA/Vivado/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: LED_flash_2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 827.566 ; gain = 51.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_flash_2' [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/new/LED_flash_2.v:3]
	Parameter MCNT bound to: 12500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LED_flash_2' (1#1) [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/sources_1/new/LED_flash_2.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 851.535 ; gain = 75.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 851.535 ; gain = 75.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 851.535 ; gain = 75.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Finished Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash.xdc]
Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash1.xdc]
Finished Parsing XDC File [D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1265.457 ; gain = 489.191
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1265.457 ; gain = 489.191
set_property IOSTANDARD LVCMOS33 [get_ports [list {SW[7]} {SW[6]} {SW[5]} {SW[4]} {SW[3]} {SW[2]} {SW[1]} {SW[0]}]]
place_ports {SW[0]} K14
place_ports {SW[1]} L15
place_ports {SW[2]} G14
place_ports {SW[3]} J14
place_ports {SW[4]} F16
place_ports {SW[5]} H15
place_ports {SW[6]} D18
place_ports {SW[7]} E17
set_property target_constrs_file {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.srcs/constrs_1/new/LED_flash1.xdc} [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1269.070 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 14
[Mon Mar 11 23:32:36 2024] Launched synth_1...
Run output will be captured here: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/synth_1/runme.log
[Mon Mar 11 23:32:36 2024] Launched impl_1...
Run output will be captured here: D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/26FBCDDD8871
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2180.004 ; gain = 894.934
set_property PROGRAM.FILE {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/LED_flash_2.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGA/FPGAclass/FPGA_Class/06 LED_flash_uav/LED_flash.runs/impl_1/LED_flash_2.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/26FBCDDD8871
reset_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 23:40:44 2024...
