

================================================================
== Vitis HLS Report for 'FIR_filter_Pipeline_total'
================================================================
* Date:           Tue Feb 20 20:10:37 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        FIR_v2_opt
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.945 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- total   |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    172|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     20|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|     38|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     38|    228|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U84  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_112_p2      |         +|   0|  0|  11|           3|           1|
    |p_Val2_1_fu_157_p2      |         +|   0|  0|  39|          32|          32|
    |ret_V_fu_143_p2         |         +|   0|  0|  40|          33|          33|
    |overflow_fu_177_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_106_p2     |      icmp|   0|  0|   9|           3|           4|
    |select_ln346_fu_189_p3  |    select|   0|  0|  33|           1|          31|
    |total_V_fu_197_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln302_fu_183_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln895_fu_171_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 172|          77|         139|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_58                  |   9|          2|    3|          6|
    |lhs_V_fu_54              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_58                  |   3|   0|    3|          0|
    |lhs_V_fu_54              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  FIR_filter_Pipeline_total|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  FIR_filter_Pipeline_total|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  FIR_filter_Pipeline_total|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  FIR_filter_Pipeline_total|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  FIR_filter_Pipeline_total|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  FIR_filter_Pipeline_total|  return value|
|lhs_V_reload          |   in|   32|     ap_none|               lhs_V_reload|        scalar|
|lhs_V_1_reload        |   in|   32|     ap_none|             lhs_V_1_reload|        scalar|
|lhs_V_2_reload        |   in|   32|     ap_none|             lhs_V_2_reload|        scalar|
|lhs_V_3_reload        |   in|   32|     ap_none|             lhs_V_3_reload|        scalar|
|total_V_2_out         |  out|   32|      ap_vld|              total_V_2_out|       pointer|
|total_V_2_out_ap_vld  |  out|    1|      ap_vld|              total_V_2_out|       pointer|
+----------------------+-----+-----+------------+---------------------------+--------------+

