Vivado Simulator v2024.2.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_Testbench_behav xil_defaultlib.ALU_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [C:/Users/salif/Documents/3C7 Labs/Assignment 01/Assignment01/Assignment01.srcs/sources_1/new/ALU_Logic.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [C:/Users/salif/Documents/3C7 Labs/Assignment 01/Assignment01/Assignment01.srcs/sources_1/new/ALU_Logic.v:31]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'result' [C:/Users/salif/Documents/3C7 Labs/Assignment 01/Assignment01/Assignment01.srcs/sources_1/new/ALU_Logic.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [C:/Users/salif/Documents/3C7 Labs/Assignment 01/Assignment01/Assignment01.srcs/sources_1/new/ALU_Logic.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sel' [C:/Users/salif/Documents/3C7 Labs/Assignment 01/Assignment01/Assignment01.srcs/sources_1/new/ALU_Logic.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.bit_ripple_adder
Compiling module xil_defaultlib.GreaterThan
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.greaterOrEqual
Compiling module xil_defaultlib.lessThan
Compiling module xil_defaultlib.bitwiseXNOR
Compiling module xil_defaultlib.ALU_Logic
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_Testbench_behav
