$date
	Mon Feb 16 17:12:49 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module clock_divider_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk_in $end
$var reg 1 # rst_n $end
$scope module dut $end
$var wire 1 " clk_in $end
$var wire 1 # rst_n $end
$var parameter 32 $ DIVISOR $end
$var reg 1 ! clk_out $end
$var reg 16 % counter [15:0] $end
$upscope $end
$scope task reset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 $
$end
#0
$dumpvars
b0 %
0#
0"
0!
$end
#5
1"
#10
0"
1#
#15
b1 %
1"
#20
0"
#25
1!
b0 %
1"
#30
0"
#35
b1 %
1"
#40
0"
#45
0!
b0 %
1"
#50
0"
#55
b1 %
1"
#60
0"
#65
1!
b0 %
1"
#70
0"
#75
b1 %
1"
#80
0"
#85
0!
b0 %
1"
#90
0"
#95
b1 %
1"
#100
b0 %
0"
0#
#105
1"
#110
0"
1#
#115
b1 %
1"
#120
0"
#125
1!
b0 %
1"
#130
0"
#135
b1 %
1"
#140
0"
#145
0!
b0 %
1"
#150
0"
#155
b1 %
1"
#160
0"
#165
1!
b0 %
1"
#170
0"
#175
b1 %
1"
#180
0"
#185
0!
b0 %
1"
#190
0"
#195
b1 %
1"
#200
0"
