
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep 26 17:50:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'hyeon' on host 'DESKTOP-S15BKKL.localdomain' (Linux_x86_64 version 6.6.87.2-microsoft-standard-WSL2) on Fri Sep 26 17:51:00 KST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/hyeon/ironman/IronMan/test/synthetic_case_generation'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script './script_tmp.tcl'
INFO: [HLS 200-1510] Running: open_project project_tmp 
INFO: [HLS 200-10] Opening project '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp'.
INFO: [HLS 200-1510] Running: set_top case_1 
INFO: [HLS 200-1510] Running: add_files ./HLS/case_1//case_1.cc 
INFO: [HLS 200-10] Adding design file './HLS/case_1//case_1.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution_tmp 
INFO: [HLS 200-10] Opening solution '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./directive_tmp.tcl
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m21 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m22 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m23 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m25 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m26 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m27 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m28 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m29 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m30 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m31 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m32 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m34 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m35 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m36 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m37 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m40 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m41 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m43 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m44 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m48 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m49 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m51 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m52 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m53 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m55 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m57 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m58 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m59 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m62 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m64 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m66 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m67 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m68 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m69 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m70 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m71 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m72 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m75 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m76 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m77 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m78 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m79 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m80 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m83 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m84 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m88 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m89 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m90 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m93 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m95 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m100 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m101 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m102 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m103 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m104 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m105 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m108 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m110 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m111 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m112 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m114 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m117 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m119 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m120 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m121 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m122 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m123 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m124 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m125 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m126 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m127 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m128 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m129 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m132 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m134 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m136 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m137 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m139 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m140 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m141 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m142 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.16 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.6 seconds; current allocated memory: 370.699 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS/case_9/case_9.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/case_8/case_8.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/case_7/case_7.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/case_6/case_6.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/case_5/case_5.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/case_4/case_4.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/case_3/case_3.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/case_2/case_2.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS/case_1/case_1.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.94 seconds. CPU system time: 6.67 seconds. Elapsed time: 58.11 seconds; current allocated memory: 375.355 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 20,507 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,002 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 960 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 960 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 960 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 929 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,003 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,004 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (HLS/case_1/case_1.cc:10:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (HLS/case_1/case_1.cc:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.44 seconds. CPU system time: 1.69 seconds. Elapsed time: 14.28 seconds; current allocated memory: 384.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 386.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.691 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 411.562 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 411.562 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'case_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=m138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=m82) to 3 in order to utilize available DSP registers.
WARNING: [HLS 200-871] Estimated clock period (9.275 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'case_1' consists of the following:
	wire read operation ('in6', HLS/case_1/case_1.cc:28) on port 'in_data_5' (HLS/case_1/case_1.cc:28) [115]  (0.000 ns)
	'mul' operation 19 bit ('mul_ln184', HLS/case_1/case_1.cc:184) [149]  (9.275 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.6 seconds; current allocated memory: 411.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 411.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'case_1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_3' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_5s_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_7s_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_10ns_20_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_13ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_7ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_7s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_7s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_9s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_4s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_7s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_8s_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_10ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_9ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_3_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_4ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_3s_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_10ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_2s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_4s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_5s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_4s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_10ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_4s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_9ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_4s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.67 seconds; current allocated memory: 411.562 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.67 seconds. CPU system time: 0.88 seconds. Elapsed time: 16.54 seconds; current allocated memory: 418.430 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.14 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.43 seconds; current allocated memory: 428.668 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for case_1.
INFO: [VLOG 209-307] Generating Verilog RTL for case_1.
INFO: [HLS 200-789] **** Estimated Fmax: 107.82 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:37; Allocated memory: 58.719 MB.
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep 26 17:52:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/solution_tmp_data.json outdir=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip srcdir=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip/misc
INFO: Copied 1486 verilog file(s) to /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip/hdl/verilog
INFO: Copied 1478 vhdl file(s) to /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip/hdl/vhdl
INFO: Import ports from HDL: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip/hdl/vhdl/case_1.vhd (case_1)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface in_data_0
INFO: Add data interface in_data_1
INFO: Add data interface in_data_2
INFO: Add data interface in_data_3
INFO: Add data interface in_data_4
INFO: Add data interface in_data_5
INFO: Add data interface in_data_6
INFO: Add data interface in_data_7
INFO: Add data interface in_data_8
INFO: Add data interface in_data_9
INFO: Add data interface in_data_10
INFO: Add data interface in_data_11
INFO: Add data interface in_data_12
INFO: Add data interface in_data_13
INFO: Add data interface in_data_14
INFO: Add data interface in_data_15
INFO: Add data interface in_data_16
INFO: Add data interface in_data_17
INFO: Add data interface out_data_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface out_data_1
INFO: Add data interface out_data_2
INFO: Add data interface out_data_3
INFO: Add data interface out_data_4
INFO: Add data interface out_data_5
INFO: Add data interface out_data_6
INFO: Add data interface out_data_7
INFO: Add data interface out_data_8
INFO: Add data interface out_data_9
INFO: Add data interface out_data_10
INFO: Add data interface out_data_11
INFO: Add data interface out_data_12
INFO: Add data interface out_data_13
INFO: Add data interface out_data_14
INFO: Add data interface out_data_15
INFO: Add data interface out_data_16
INFO: Add data interface out_data_17
INFO: Add data interface out_data_18
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip/component.xml
INFO: Created IP archive /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip/xilinx_com_hls_case_1_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 17:53:23 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep 26 17:53:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module case_1
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg484
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:case_1:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_tmp
# dict set report_options hls_solution solution_tmp
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "case_1"
# dict set report_options funcmodules {}
# dict set report_options bindmodules {case_1_mul_10s_4s_10_1_1 case_1_mul_10s_10s_20_1_1 case_1_mul_16ns_9ns_19_1_1 case_1_mul_16ns_10ns_19_1_1 case_1_mul_6s_6s_6_1_1 case_1_mul_10ns_10ns_20_1_1 case_1_mul_9ns_8ns_15_1_1 case_1_mul_10s_10s_10_1_1 case_1_mul_9ns_9ns_18_1_1 case_1_mul_5s_5s_5_1_1 case_1_mul_3s_3s_3_1_1 case_1_mul_3ns_3ns_6_1_1 case_1_mul_10ns_9s_19_1_1 case_1_mul_10ns_5ns_11_1_1 case_1_mul_9ns_10ns_19_1_1 case_1_mul_10ns_7s_15_1_1 case_1_mul_3ns_7s_7_1_1 case_1_mul_5ns_10ns_11_1_1 case_1_mul_8s_8s_8_1_1 case_1_mul_10ns_7ns_15_1_1 case_1_mul_7s_5s_7_1_1 case_1_mul_5ns_3s_7_1_1 case_1_mul_8s_5s_8_1_1 case_1_mul_5s_3s_8_1_1 case_1_mul_8s_7s_15_1_1 case_1_mul_4s_3s_4_1_1 case_1_mul_5ns_3s_8_1_1 case_1_mul_8s_3s_11_1_1 case_1_mul_4s_4s_4_1_1 case_1_mul_10ns_5s_13_1_1 case_1_mul_8ns_4s_9_1_1 case_1_mul_9ns_8s_17_1_1 case_1_mul_4s_4s_8_1_1 case_1_mul_5ns_5s_10_1_1 case_1_mul_9ns_5s_14_1_1 case_1_mul_5s_2s_7_1_1 case_1_mul_10ns_9ns_11_1_1 case_1_mul_9s_4s_13_1_1 case_1_mul_8ns_8ns_16_1_1 case_1_mul_10s_9s_19_1_1 case_1_mul_8ns_7s_15_1_1 case_1_mul_10s_8s_10_1_1 case_1_mul_10s_7s_13_1_1 case_1_mul_10ns_8ns_17_1_1 case_1_mul_8ns_5s_13_1_1 case_1_mul_8s_6s_13_1_1 case_1_mul_10s_8s_16_1_1 case_1_mul_10ns_8ns_15_1_1 case_1_mul_13ns_6s_19_1_1 case_1_mul_10ns_13ns_15_1_1 case_1_mul_10s_9s_10_1_1 case_1_mul_7s_7s_7_1_1 case_1_mul_9s_9s_9_1_1 case_1_mul_8s_7s_8_1_1 case_1_mul_10ns_10ns_15_1_1 case_1_mul_8ns_5ns_11_1_1 case_1_mul_7ns_8ns_15_1_1 case_1_mul_5ns_5ns_10_1_1 case_1_mul_7s_7s_14_1_1 case_1_mul_10ns_5s_15_1_1 case_1_mul_8ns_8s_16_1_1 case_1_mul_7ns_7ns_14_1_1 case_1_mul_10s_6s_16_1_1 case_1_mul_10ns_7s_17_1_1 case_1_mul_10ns_8ns_13_1_1 case_1_mul_4ns_4ns_8_1_1 case_1_mul_10ns_8s_18_1_1 case_1_mul_4ns_8ns_9_1_1 case_1_mul_9ns_4s_13_1_1 case_1_mul_7s_4s_7_1_1 case_1_mac_muladd_10s_10s_5s_10_4_1 case_1_mac_muladd_9s_9s_9ns_9_4_1 case_1_mac_muladd_8s_8s_7s_8_4_1}
# dict set report_options max_module_depth 5
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1607.977 ; gain = 80.039 ; free physical = 1209 ; free virtual = 3553
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-09-26 17:53:46 KST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 26 17:53:47 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Sep 26 17:53:47 2025] Launched synth_1...
Run output will be captured here: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/runme.log
[Fri Sep 26 17:53:47 2025] Waiting for synth_1 to finish...
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep 26 17:55:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.031 ; gain = 0.000 ; free physical = 1139 ; free virtual = 3117
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1910.375 ; gain = 421.797 ; free physical = 499 ; free virtual = 2477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-38553-DESKTOP-S15BKKL/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/.Xil/Vivado-38553-DESKTOP-S15BKKL/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1988.312 ; gain = 499.734 ; free physical = 401 ; free virtual = 2380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.219 ; gain = 508.641 ; free physical = 399 ; free virtual = 2378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1997.219 ; gain = 508.641 ; free physical = 399 ; free virtual = 2378
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1997.219 ; gain = 0.000 ; free physical = 399 ; free virtual = 2378
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_3.xdc]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_3.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_5.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_5.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_5.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_4.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_4.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_4.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_1.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_1.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_1.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_8.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_8.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_8.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_7.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_7.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_7.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_9.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_9.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_9.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_6.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_6.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_6.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_2.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_2.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_2.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.176 ; gain = 0.000 ; free physical = 396 ; free virtual = 2375
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2043.176 ; gain = 0.000 ; free physical = 396 ; free virtual = 2375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2043.176 ; gain = 554.598 ; free physical = 394 ; free virtual = 2373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2051.180 ; gain = 562.602 ; free physical = 393 ; free virtual = 2373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2051.180 ; gain = 562.602 ; free physical = 393 ; free virtual = 2373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2051.180 ; gain = 562.602 ; free physical = 392 ; free virtual = 2372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2051.180 ; gain = 562.602 ; free physical = 392 ; free virtual = 2372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
WARNING: [Synth 8-565] redefining clock 'ap_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2132.180 ; gain = 643.602 ; free physical = 304 ; free virtual = 2284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2133.180 ; gain = 644.602 ; free physical = 303 ; free virtual = 2284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2143.195 ; gain = 654.617 ; free physical = 294 ; free virtual = 2275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2304.008 ; gain = 815.430 ; free physical = 153 ; free virtual = 2134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2304.008 ; gain = 815.430 ; free physical = 153 ; free virtual = 2134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2304.008 ; gain = 815.430 ; free physical = 153 ; free virtual = 2134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2304.008 ; gain = 815.430 ; free physical = 153 ; free virtual = 2134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2304.008 ; gain = 815.430 ; free physical = 153 ; free virtual = 2134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2304.008 ; gain = 815.430 ; free physical = 153 ; free virtual = 2134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2304.008 ; gain = 815.430 ; free physical = 153 ; free virtual = 2134
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2304.008 ; gain = 769.473 ; free physical = 153 ; free virtual = 2134
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2304.016 ; gain = 815.430 ; free physical = 153 ; free virtual = 2134
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2304.016 ; gain = 0.000 ; free physical = 153 ; free virtual = 2134
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2304.016 ; gain = 0.000 ; free physical = 322 ; free virtual = 2303
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b0a9f7b1
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2304.016 ; gain = 909.984 ; free physical = 322 ; free virtual = 2303
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1523.505; main = 1523.505; forked = 270.234
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2975.016; main = 2304.008; forked = 915.836
INFO: [Common 17-1381] The checkpoint '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 17:55:59 2025...
[Fri Sep 26 17:56:02 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:51 ; elapsed = 00:02:22 . Memory (MB): peak = 1607.977 ; gain = 0.000 ; free physical = 1575 ; free virtual = 3554
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-09-26 17:56:02 KST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1609.453 ; gain = 0.000 ; free physical = 1521 ; free virtual = 3500
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_3.xdc]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_3.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_5.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_5.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_5.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_4.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_4.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_4.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_1.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_1.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_1.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_8.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_8.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_8.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_7.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_7.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_7.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_9.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_9.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_9.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_6.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_6.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_6.xdc]
Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_2.xdc]
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_2.xdc:1]
Finished Parsing XDC File [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/case_2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1733.863 ; gain = 0.000 ; free physical = 1404 ; free virtual = 3384
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1733.863 ; gain = 125.887 ; free physical = 1404 ; free virtual = 3383
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-09-26 17:56:08 KST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/case_1_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/case_1_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/case_1_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2308.691 ; gain = 574.828 ; free physical = 950 ; free virtual = 2944
INFO: HLS-REPORT: Running report: report_power -file ./report/case_1_power_synth.rpt -xpe ./case_1_power.xpe
Command: report_power -file ./report/case_1_power_synth.rpt -xpe ./case_1_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/case_1_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/case_1_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/case_1_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.12%  | OK     |
#  | FD                                                        | 50%       | 0.61%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.03%  | OK     |
#  | DSP                                                       | 80%       | 33.64% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 33.64% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 23     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 3.02   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/report/case_1_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 2 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-09-26 17:56:18 KST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-09-26 17:56:18 KST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-09-26 17:56:18 KST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-09-26 17:56:18 KST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-09-26 17:56:19 KST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-09-26 17:56:19 KST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-09-26 17:56:19 KST
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 1659 648 74 0 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 1659 AVAIL_FF 106400 FF 648 AVAIL_DSP 220 DSP 74 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/report/verilog/case_1_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Sep 26 17:56:19 KST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1659
FF:             648
DSP:             74
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.326
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-09-26 17:56:19 KST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2444.480 ; gain = 0.000 ; free physical = 882 ; free virtual = 2878
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Fri Sep 26 17:56:19 2025] Launched impl_1...
Run output will be captured here: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/runme.log
[Fri Sep 26 17:56:19 2025] Waiting for impl_1 to finish...
WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

WARNING: /tools/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Sep 26 17:56:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1453.605 ; gain = 0.000 ; free physical = 364 ; free virtual = 2362
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1545.230 ; gain = 0.000 ; free physical = 284 ; free virtual = 2281
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.996 ; gain = 0.000 ; free physical = 70 ; free virtual = 1760
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2128.996 ; gain = 699.195 ; free physical = 70 ; free virtual = 1760
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/xilinx/Vivado/2024.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2253.316 ; gain = 106.477 ; free physical = 70 ; free virtual = 1693

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 140379221

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2253.316 ; gain = 0.000 ; free physical = 70 ; free virtual = 1693

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 140379221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 63 ; free virtual = 1399

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 140379221

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 63 ; free virtual = 1399
Phase 1 Initialization | Checksum: 140379221

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 63 ; free virtual = 1399

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 140379221

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 68 ; free virtual = 1402

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 140379221

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 67 ; free virtual = 1401
Phase 2 Timer Update And Timing Data Collection | Checksum: 140379221

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 67 ; free virtual = 1401

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 140379221

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 67 ; free virtual = 1401
Retarget | Checksum: 140379221
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 143c7deea

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401
Constant propagation | Checksum: 143c7deea
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401
Phase 5 Sweep | Checksum: ce822c96

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2512.301 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401
Sweep | Checksum: ce822c96
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: ce822c96

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2544.316 ; gain = 32.016 ; free physical = 68 ; free virtual = 1401
BUFG optimization | Checksum: ce822c96
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ce822c96

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2544.316 ; gain = 32.016 ; free physical = 68 ; free virtual = 1401
Shift Register Optimization | Checksum: ce822c96
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ce822c96

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2544.316 ; gain = 32.016 ; free physical = 68 ; free virtual = 1401
Post Processing Netlist | Checksum: ce822c96
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: dbd0940d

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2552.320 ; gain = 40.020 ; free physical = 68 ; free virtual = 1401

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2552.320 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401
Phase 9.2 Verifying Netlist Connectivity | Checksum: dbd0940d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2552.320 ; gain = 40.020 ; free physical = 68 ; free virtual = 1401
Phase 9 Finalization | Checksum: dbd0940d

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2552.320 ; gain = 40.020 ; free physical = 68 ; free virtual = 1401
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: dbd0940d

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2552.320 ; gain = 40.020 ; free physical = 68 ; free virtual = 1401

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dbd0940d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2552.320 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dbd0940d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.320 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.320 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401
Ending Netlist Obfuscation Task | Checksum: dbd0940d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.320 ; gain = 0.000 ; free physical = 68 ; free virtual = 1401
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.336 ; gain = 0.000 ; free physical = 69 ; free virtual = 1384
INFO: [Common 17-1381] The checkpoint '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.203 ; gain = 0.000 ; free physical = 70 ; free virtual = 1364
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2156fbb4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2623.203 ; gain = 0.000 ; free physical = 70 ; free virtual = 1364
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2623.203 ; gain = 0.000 ; free physical = 70 ; free virtual = 1364

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b32a9989

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2623.203 ; gain = 0.000 ; free physical = 66 ; free virtual = 1361

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18b9f67bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.230 ; gain = 21.027 ; free physical = 60 ; free virtual = 1357

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18b9f67bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.230 ; gain = 21.027 ; free physical = 60 ; free virtual = 1357
Phase 1 Placer Initialization | Checksum: 18b9f67bb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.230 ; gain = 21.027 ; free physical = 59 ; free virtual = 1356

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18c207e97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.230 ; gain = 21.027 ; free physical = 58 ; free virtual = 1356

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14f9b3487

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.230 ; gain = 21.027 ; free physical = 58 ; free virtual = 1355

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14f9b3487

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.230 ; gain = 21.027 ; free physical = 58 ; free virtual = 1355

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 20f9db2f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 66 ; free virtual = 1345

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 20f9db2f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 66 ; free virtual = 1345

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 139 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 60 nets or LUTs. Breaked 0 LUT, combined 60 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 63 ; free virtual = 1345

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             60  |                    60  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             60  |                    60  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 235ff92ad

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 62 ; free virtual = 1345
Phase 2.5 Global Place Phase2 | Checksum: 19e5a23bf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 62 ; free virtual = 1345
Phase 2 Global Placement | Checksum: 19e5a23bf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 62 ; free virtual = 1345

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2287953e0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 62 ; free virtual = 1345

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1815bf05c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 62 ; free virtual = 1345

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20e7a3e19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 62 ; free virtual = 1345

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2158f4769

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 62 ; free virtual = 1345

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2089997f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 61 ; free virtual = 1345

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 200541f77

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 61 ; free virtual = 1345

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13b61ab8e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 61 ; free virtual = 1345
Phase 3 Detail Placement | Checksum: 13b61ab8e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 61 ; free virtual = 1345

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 147ce56d3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.506 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1834a2902

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 60 ; free virtual = 1344
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ecb7bb8a

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 60 ; free virtual = 1344
Phase 4.1.1.1 BUFG Insertion | Checksum: 147ce56d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16cc14daf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344
Phase 4.1 Post Commit Optimization | Checksum: 16cc14daf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16cc14daf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16cc14daf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344
Phase 4.3 Placer Reporting | Checksum: 16cc14daf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 60 ; free virtual = 1344

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f65aeb56

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344
Ending Placer Task | Checksum: bbd7c0d8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.234 ; gain = 29.031 ; free physical = 60 ; free virtual = 1344
69 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2652.234 ; gain = 67.898 ; free physical = 60 ; free virtual = 1344
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 57 ; free virtual = 1333
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 68 ; free virtual = 1335
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 68 ; free virtual = 1335
Wrote PlaceDB: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 68 ; free virtual = 1338
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 68 ; free virtual = 1338
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 67 ; free virtual = 1338
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 67 ; free virtual = 1339
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 66 ; free virtual = 1338
Write Physdb Complete: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 66 ; free virtual = 1338
INFO: [Common 17-1381] The checkpoint '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 69 ; free virtual = 1336
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.506 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 69 ; free virtual = 1336
Wrote PlaceDB: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 64 ; free virtual = 1336
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 64 ; free virtual = 1336
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 64 ; free virtual = 1336
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 64 ; free virtual = 1336
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 63 ; free virtual = 1336
Write Physdb Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2652.234 ; gain = 0.000 ; free physical = 63 ; free virtual = 1336
INFO: [Common 17-1381] The checkpoint '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6904533a ConstDB: 0 ShapeSum: 3cd9faae RouteDB: 15f972f0
WARNING: [Route 35-198] Port "in_data_17[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_17[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_17[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_17[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_17[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_17[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_17[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_17[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_17[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_17[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_17[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_17[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_17[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_17[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_data_26[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_26[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_26[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_26[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_26[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_26[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_26[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_26[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_26[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_26[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_16[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_16[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_20[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_20[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_24[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_24[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_25[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_25[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_15[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_15[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_15[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_15[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_15[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_15[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_21[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_21[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_19[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_19[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_21[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_21[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_19[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_19[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_7[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_7[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_7[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_7[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_7[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_7[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_8[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_8[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_18[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_18[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_21[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_21[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_21[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_21[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_21[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_21[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_18[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_18[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_18[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_18[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_19[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_19[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_data_19[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_data_19[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 2bb397d0 | NumContArr: dd81e079 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28e876d83

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2752.660 ; gain = 100.426 ; free physical = 70 ; free virtual = 1220

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28e876d83

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2752.660 ; gain = 100.426 ; free physical = 71 ; free virtual = 1221

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28e876d83

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2752.660 ; gain = 100.426 ; free physical = 71 ; free virtual = 1221
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 34133a3cb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2776.535 ; gain = 124.301 ; free physical = 89 ; free virtual = 1201
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.647  | TNS=0.000  | WHS=0.171  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2934
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2934
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ae6e990e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 78 ; free virtual = 1190

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ae6e990e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 78 ; free virtual = 1190

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 266fa3280

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188
Phase 4 Initial Routing | Checksum: 266fa3280

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 261
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.489  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 17ce04aee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188
Phase 5 Rip-up And Reroute | Checksum: 17ce04aee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 17ce04aee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 17ce04aee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188
Phase 6 Delay and Skew Optimization | Checksum: 17ce04aee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.489  | TNS=0.000  | WHS=0.159  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1cb3a3ae2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188
Phase 7 Post Hold Fix | Checksum: 1cb3a3ae2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.745625 %
  Global Horizontal Routing Utilization  = 1.38548 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1cb3a3ae2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 76 ; free virtual = 1188

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cb3a3ae2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 75 ; free virtual = 1187

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27cfb3497

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 74 ; free virtual = 1187

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27cfb3497

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 74 ; free virtual = 1187

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.489  | TNS=0.000  | WHS=0.159  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 27cfb3497

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 74 ; free virtual = 1187
Total Elapsed time in route_design: 23.52 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: be6e337e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 74 ; free virtual = 1187
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: be6e337e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 74 ; free virtual = 1187

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2781.246 ; gain = 129.012 ; free physical = 74 ; free virtual = 1187
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 6 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2911.770 ; gain = 130.523 ; free physical = 61 ; free virtual = 1096
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.770 ; gain = 0.000 ; free physical = 69 ; free virtual = 1104
Wrote PlaceDB: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2911.770 ; gain = 0.000 ; free physical = 65 ; free virtual = 1104
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.770 ; gain = 0.000 ; free physical = 65 ; free virtual = 1104
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2911.770 ; gain = 0.000 ; free physical = 64 ; free virtual = 1104
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.770 ; gain = 0.000 ; free physical = 64 ; free virtual = 1104
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2911.770 ; gain = 0.000 ; free physical = 63 ; free virtual = 1104
Write Physdb Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2911.770 ; gain = 0.000 ; free physical = 63 ; free virtual = 1104
INFO: [Common 17-1381] The checkpoint '/home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 17:57:25 2025...
[Fri Sep 26 17:57:36 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:21 . Memory (MB): peak = 2444.480 ; gain = 0.000 ; free physical = 1823 ; free virtual = 2877
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-09-26 17:57:36 KST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2444.480 ; gain = 0.000 ; free physical = 1823 ; free virtual = 2877
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2460.484 ; gain = 1.000 ; free physical = 1757 ; free virtual = 2822
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.258 ; gain = 0.000 ; free physical = 1662 ; free virtual = 2727
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2595.258 ; gain = 0.000 ; free physical = 1662 ; free virtual = 2727
Read PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2595.258 ; gain = 0.000 ; free physical = 1659 ; free virtual = 2724
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.258 ; gain = 0.000 ; free physical = 1659 ; free virtual = 2724
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2595.258 ; gain = 0.000 ; free physical = 1657 ; free virtual = 2723
Read Physdb Files: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2595.258 ; gain = 0.000 ; free physical = 1657 ; free virtual = 2723
Restored from archive | CPU: 0.390000 secs | Memory: 5.449631 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2595.258 ; gain = 0.000 ; free physical = 1657 ; free virtual = 2723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2595.258 ; gain = 0.000 ; free physical = 1657 ; free virtual = 2723
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-09-26 17:57:39 KST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/case_1_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 5 -file ./report/case_1_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/case_1_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_power -file ./report/case_1_power_routed.rpt -xpe ./case_1_power.xpe
Command: report_power -file ./report/case_1_power_routed.rpt -xpe ./case_1_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_route_status -file ./report/case_1_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/case_1_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/case_1_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/case_1_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg484-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.01%  | OK     |
#  | FD                                                        | 50%       | 0.61%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
#  | MUXF7                                                     | 15%       | 0.03%  | OK     |
#  | DSP                                                       | 80%       | 33.64% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 33.64% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 23     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 3.02   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/report/case_1_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-09-26 17:57:43 KST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-09-26 17:57:43 KST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-09-26 17:57:43 KST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-09-26 17:57:44 KST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-09-26 17:57:44 KST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-09-26 17:57:44 KST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-09-26 17:57:44 KST
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 596 1599 648 74 0 0 0 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 596 AVAIL_LUT 53200 LUT 1599 AVAIL_FF 106400 FF 648 AVAIL_DSP 220 DSP 74 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/hyeon/ironman/IronMan/test/synthetic_case_generation/project_tmp/solution_tmp/impl/report/verilog/case_1_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Fri Sep 26 17:57:44 KST 2025

#=== Post-Implementation Resource usage ===
SLICE:          596
LUT:           1599
FF:             648
DSP:             74
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      8.326
CP achieved post-implementation: 9.509
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-09-26 17:57:44 KST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.491365, worst hold slack (WHS)=0.159418, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-09-26 17:57:44 KST
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 17:57:44 2025...
INFO: [HLS 200-802] Generated output file project_tmp/solution_tmp/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:05:43; Allocated memory: 6.707 MB.
INFO: [HLS 200-112] Total CPU user time: 243.69 seconds. Total CPU system time: 31.64 seconds. Total elapsed time: 463.94 seconds; peak allocated memory: 435.375 MB.
