/* Generated by Yosys 0.28+1 (git sha1 a9c792dce, clang 14.0.0-1ubuntu1 -fPIC -Os) */

module CARRY4WHOLE(CI, CO, O, S, CYINIT, DI);
  input CI;
  wire CI;
  output [3:0] CO;
  wire [3:0] CO;
  wire \CO[0] ;
  wire \CO[1] ;
  wire \CO[2] ;
  wire \CO[3] ;
  input CYINIT;
  wire CYINIT;
  input [3:0] DI;
  wire [3:0] DI;
  wire \DI[0] ;
  wire \DI[1] ;
  wire \DI[2] ;
  wire \DI[3] ;
  output [3:0] O;
  wire [3:0] O;
  wire \O[0] ;
  wire \O[1] ;
  wire \O[2] ;
  wire \O[3] ;
  input [3:0] S;
  wire [3:0] S;
  wire \S[0] ;
  wire \S[1] ;
  wire \S[2] ;
  wire \S[3] ;
  wire new_n19_;
  wire new_n20_;
  wire new_n21_;
  wire new_n23_;
  wire new_n24_;
  wire new_n26_;
  wire new_n27_;
  wire new_n29_;
  wire new_n30_;
  wire new_n32_;
  wire new_n33_;
  wire new_n35_;
  wire new_n36_;
  wire new_n37_;
  wire new_n38_;
  wire new_n40_;
  wire new_n41_;
  wire new_n43_;
  wire new_n44_;
  assign new_n19_ = 4'h1 >> { CYINIT, CI };
  assign \CO[2]  = 4'he >> { new_n27_, new_n26_ };
  assign new_n29_ = 4'h8 >> { \CO[2] , \S[3]  };
  assign new_n30_ = 4'h2 >> { \S[3] , \DI[3]  };
  assign \CO[3]  = 4'he >> { new_n30_, new_n29_ };
  assign new_n32_ = 4'h8 >> { new_n19_, \S[0]  };
  assign new_n33_ = 4'h1 >> { new_n19_, \S[0]  };
  assign \O[0]  = 4'he >> { new_n33_, new_n32_ };
  assign new_n35_ = 4'h1 >> { \S[0] , \DI[0]  };
  assign new_n36_ = 4'h1 >> { new_n35_, new_n32_ };
  assign new_n37_ = 4'h2 >> { new_n36_, \S[1]  };
  assign new_n20_ = 4'h2 >> { new_n19_, \S[0]  };
  assign new_n38_ = 4'h4 >> { new_n36_, \S[1]  };
  assign \O[1]  = 4'he >> { new_n38_, new_n37_ };
  assign new_n40_ = 4'h4 >> { \CO[1] , \S[2]  };
  assign new_n41_ = 4'h2 >> { \CO[1] , \S[2]  };
  assign \O[2]  = 4'he >> { new_n41_, new_n40_ };
  assign new_n43_ = 4'h4 >> { \CO[2] , \S[3]  };
  assign new_n44_ = 4'h2 >> { \CO[2] , \S[3]  };
  assign \O[3]  = 4'he >> { new_n44_, new_n43_ };
  assign new_n21_ = 4'h2 >> { \S[0] , \DI[0]  };
  assign \CO[0]  = 4'he >> { new_n21_, new_n20_ };
  assign new_n23_ = 4'h8 >> { \CO[0] , \S[1]  };
  assign new_n24_ = 4'h2 >> { \S[1] , \DI[1]  };
  assign \CO[1]  = 4'he >> { new_n24_, new_n23_ };
  assign new_n26_ = 4'h8 >> { \CO[1] , \S[2]  };
  assign new_n27_ = 4'h2 >> { \S[2] , \DI[2]  };
  assign O[0] = \O[0] ;
  assign O[1] = \O[1] ;
  assign O[2] = \O[2] ;
  assign O[3] = \O[3] ;
  assign CO[0] = \CO[0] ;
  assign CO[1] = \CO[1] ;
  assign CO[2] = \CO[2] ;
  assign CO[3] = \CO[3] ;
  assign \S[0]  = S[0];
  assign \S[1]  = S[1];
  assign \S[2]  = S[2];
  assign \S[3]  = S[3];
  assign \DI[0]  = DI[0];
  assign \DI[1]  = DI[1];
  assign \DI[2]  = DI[2];
  assign \DI[3]  = DI[3];
endmodule
