## Hi there ğŸ‘‹

I am Ahmed

Iâ€™m an **Electronic & Electrical Engineering** student at **UCL** and Iâ€™m building towards **FPGA / low-latency engineering (HFT-style)**.  
I like projects where you can measure performance properly: **throughput, latency (cycles), Fmax**, and resource trade-offs.

---

## What Iâ€™m currently working on
- **FPGA / RTL portfolio** focused on low-latency design patterns:
  - streaming pipelines, backpressure, FIFOs, arbitration
  - timing constraints + closing timing
  - CDC + reset strategy (the â€œreal bugs live hereâ€ stuff)
- **sEMG Humanâ€“Machine Interface** (signal acquisition â†’ analogue front-end â†’ MCU â†’ real-time output)
- **Sub-GHz wireless sensor network** project (link-quality-aware transmission)

---

## Tools I use
**Hardware / RTL**
- SystemVerilog / Verilog, testbenches, waveform debug
- Quartus Prime (and Iâ€™m building more reps with timing closure + constraints)

**Software**
- C / embedded (MCU work), basic Python for analysis/automation
- Git + GitHub (docs + reproducible builds)

---

If youâ€™re working on **FPGA / low-latency / embedded**, Iâ€™m always down to connect.

<!--
**A7ma06/A7ma06** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
