#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Sep 27 10:18:47 2024
# Process ID: 4139
# Current directory: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila
# Command line: vivado multicore_aquila.xpr
# Log file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.log
# Journal file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.jou
# Running On        :henry7090-ROG-Zephyrus-G16
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :2002.783 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33223 MB
# Swap memory       :8589 MB
# Total Virtual     :41813 MB
# Available Virtual :39626 MB
#-----------------------------------------------------------
start_gui
open_project multicore_aquila.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_addr_o[4]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[5]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[6]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[7]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[8]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[9]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[10]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[11]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[12]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[13]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[14]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[15]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[16]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[17]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[18]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[19]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[20]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[21]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[22]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[23]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[24]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[25]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[26]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[27]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[28]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[29]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[30]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_done_i} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {genblk1[0].Aquila_SoC/n_0_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {genblk1[0].Aquila_SoC/n_0_1} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {genblk1[0].Aquila_SoC/n_0_2} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {genblk1[0].Aquila_SoC/n_0_3} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/I_Cache/m_data_i} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} {genblk1[0].Aquila_SoC/I_Cache/p_data_o} {genblk1[0].Aquila_SoC/M_IMEM_addr_o} {genblk1[0].Aquila_SoC/M_IMEM_done_i} {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} {genblk1[0].Aquila_SoC/n_0_0} {genblk1[0].Aquila_SoC/n_0_1} {genblk1[0].Aquila_SoC/n_0_2} {genblk1[0].Aquila_SoC/n_0_3} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
current_design synth_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 11
wait_on_run synth_1
launch_runs impl_1 -jobs 11
wait_on_run impl_1
refresh_design
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*m_i_dram*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_addr_o[4]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[5]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[6]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[7]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[8]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[9]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[10]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[11]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[12]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[13]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[14]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[15]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[16]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[17]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[18]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[19]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[20]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[21]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[22]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[23]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[24]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[25]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[26]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[27]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[28]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[29]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[30]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {genblk1[1].Aquila_SoC/m_i_dram[0]} {genblk1[1].Aquila_SoC/m_i_dram[1]} {genblk1[1].Aquila_SoC/m_i_dram[2]} {genblk1[1].Aquila_SoC/m_i_dram[3]} {genblk1[1].Aquila_SoC/m_i_dram[4]} {genblk1[1].Aquila_SoC/m_i_dram[5]} {genblk1[1].Aquila_SoC/m_i_dram[6]} {genblk1[1].Aquila_SoC/m_i_dram[7]} {genblk1[1].Aquila_SoC/m_i_dram[8]} {genblk1[1].Aquila_SoC/m_i_dram[9]} {genblk1[1].Aquila_SoC/m_i_dram[10]} {genblk1[1].Aquila_SoC/m_i_dram[11]} {genblk1[1].Aquila_SoC/m_i_dram[12]} {genblk1[1].Aquila_SoC/m_i_dram[13]} {genblk1[1].Aquila_SoC/m_i_dram[14]} {genblk1[1].Aquila_SoC/m_i_dram[15]} {genblk1[1].Aquila_SoC/m_i_dram[16]} {genblk1[1].Aquila_SoC/m_i_dram[17]} {genblk1[1].Aquila_SoC/m_i_dram[18]} {genblk1[1].Aquila_SoC/m_i_dram[19]} {genblk1[1].Aquila_SoC/m_i_dram[20]} {genblk1[1].Aquila_SoC/m_i_dram[21]} {genblk1[1].Aquila_SoC/m_i_dram[22]} {genblk1[1].Aquila_SoC/m_i_dram[23]} {genblk1[1].Aquila_SoC/m_i_dram[24]} {genblk1[1].Aquila_SoC/m_i_dram[25]} {genblk1[1].Aquila_SoC/m_i_dram[26]} {genblk1[1].Aquila_SoC/m_i_dram[27]} {genblk1[1].Aquila_SoC/m_i_dram[28]} {genblk1[1].Aquila_SoC/m_i_dram[29]} {genblk1[1].Aquila_SoC/m_i_dram[30]} {genblk1[1].Aquila_SoC/m_i_dram[31]} {genblk1[1].Aquila_SoC/m_i_dram[32]} {genblk1[1].Aquila_SoC/m_i_dram[33]} {genblk1[1].Aquila_SoC/m_i_dram[34]} {genblk1[1].Aquila_SoC/m_i_dram[35]} {genblk1[1].Aquila_SoC/m_i_dram[36]} {genblk1[1].Aquila_SoC/m_i_dram[37]} {genblk1[1].Aquila_SoC/m_i_dram[38]} {genblk1[1].Aquila_SoC/m_i_dram[39]} {genblk1[1].Aquila_SoC/m_i_dram[40]} {genblk1[1].Aquila_SoC/m_i_dram[41]} {genblk1[1].Aquila_SoC/m_i_dram[42]} {genblk1[1].Aquila_SoC/m_i_dram[43]} {genblk1[1].Aquila_SoC/m_i_dram[44]} {genblk1[1].Aquila_SoC/m_i_dram[45]} {genblk1[1].Aquila_SoC/m_i_dram[46]} {genblk1[1].Aquila_SoC/m_i_dram[47]} {genblk1[1].Aquila_SoC/m_i_dram[48]} {genblk1[1].Aquila_SoC/m_i_dram[49]} {genblk1[1].Aquila_SoC/m_i_dram[50]} {genblk1[1].Aquila_SoC/m_i_dram[51]} {genblk1[1].Aquila_SoC/m_i_dram[52]} {genblk1[1].Aquila_SoC/m_i_dram[53]} {genblk1[1].Aquila_SoC/m_i_dram[54]} {genblk1[1].Aquila_SoC/m_i_dram[55]} {genblk1[1].Aquila_SoC/m_i_dram[56]} {genblk1[1].Aquila_SoC/m_i_dram[57]} {genblk1[1].Aquila_SoC/m_i_dram[58]} {genblk1[1].Aquila_SoC/m_i_dram[59]} {genblk1[1].Aquila_SoC/m_i_dram[60]} {genblk1[1].Aquila_SoC/m_i_dram[61]} {genblk1[1].Aquila_SoC/m_i_dram[62]} {genblk1[1].Aquila_SoC/m_i_dram[63]} {genblk1[1].Aquila_SoC/m_i_dram[64]} {genblk1[1].Aquila_SoC/m_i_dram[65]} {genblk1[1].Aquila_SoC/m_i_dram[66]} {genblk1[1].Aquila_SoC/m_i_dram[67]} {genblk1[1].Aquila_SoC/m_i_dram[68]} {genblk1[1].Aquila_SoC/m_i_dram[69]} {genblk1[1].Aquila_SoC/m_i_dram[70]} {genblk1[1].Aquila_SoC/m_i_dram[71]} {genblk1[1].Aquila_SoC/m_i_dram[72]} {genblk1[1].Aquila_SoC/m_i_dram[73]} {genblk1[1].Aquila_SoC/m_i_dram[74]} {genblk1[1].Aquila_SoC/m_i_dram[75]} {genblk1[1].Aquila_SoC/m_i_dram[76]} {genblk1[1].Aquila_SoC/m_i_dram[77]} {genblk1[1].Aquila_SoC/m_i_dram[78]} {genblk1[1].Aquila_SoC/m_i_dram[79]} {genblk1[1].Aquila_SoC/m_i_dram[80]} {genblk1[1].Aquila_SoC/m_i_dram[81]} {genblk1[1].Aquila_SoC/m_i_dram[82]} {genblk1[1].Aquila_SoC/m_i_dram[83]} {genblk1[1].Aquila_SoC/m_i_dram[84]} {genblk1[1].Aquila_SoC/m_i_dram[85]} {genblk1[1].Aquila_SoC/m_i_dram[86]} {genblk1[1].Aquila_SoC/m_i_dram[87]} {genblk1[1].Aquila_SoC/m_i_dram[88]} {genblk1[1].Aquila_SoC/m_i_dram[89]} {genblk1[1].Aquila_SoC/m_i_dram[90]} {genblk1[1].Aquila_SoC/m_i_dram[91]} {genblk1[1].Aquila_SoC/m_i_dram[92]} {genblk1[1].Aquila_SoC/m_i_dram[93]} {genblk1[1].Aquila_SoC/m_i_dram[94]} {genblk1[1].Aquila_SoC/m_i_dram[95]} {genblk1[1].Aquila_SoC/m_i_dram[96]} {genblk1[1].Aquila_SoC/m_i_dram[97]} {genblk1[1].Aquila_SoC/m_i_dram[98]} {genblk1[1].Aquila_SoC/m_i_dram[99]} {genblk1[1].Aquila_SoC/m_i_dram[100]} {genblk1[1].Aquila_SoC/m_i_dram[101]} {genblk1[1].Aquila_SoC/m_i_dram[102]} {genblk1[1].Aquila_SoC/m_i_dram[103]} {genblk1[1].Aquila_SoC/m_i_dram[104]} {genblk1[1].Aquila_SoC/m_i_dram[105]} {genblk1[1].Aquila_SoC/m_i_dram[106]} {genblk1[1].Aquila_SoC/m_i_dram[107]} {genblk1[1].Aquila_SoC/m_i_dram[108]} {genblk1[1].Aquila_SoC/m_i_dram[109]} {genblk1[1].Aquila_SoC/m_i_dram[110]} {genblk1[1].Aquila_SoC/m_i_dram[111]} {genblk1[1].Aquila_SoC/m_i_dram[112]} {genblk1[1].Aquila_SoC/m_i_dram[113]} {genblk1[1].Aquila_SoC/m_i_dram[114]} {genblk1[1].Aquila_SoC/m_i_dram[115]} {genblk1[1].Aquila_SoC/m_i_dram[116]} {genblk1[1].Aquila_SoC/m_i_dram[117]} {genblk1[1].Aquila_SoC/m_i_dram[118]} {genblk1[1].Aquila_SoC/m_i_dram[119]} {genblk1[1].Aquila_SoC/m_i_dram[120]} {genblk1[1].Aquila_SoC/m_i_dram[121]} {genblk1[1].Aquila_SoC/m_i_dram[122]} {genblk1[1].Aquila_SoC/m_i_dram[123]} {genblk1[1].Aquila_SoC/m_i_dram[124]} {genblk1[1].Aquila_SoC/m_i_dram[125]} {genblk1[1].Aquila_SoC/m_i_dram[126]} {genblk1[1].Aquila_SoC/m_i_dram[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_done_i} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*M_dram*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*m_i_dram*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list Clock_Generator/inst/clk_out1 ]]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/m_data_i[0]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[1]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[2]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[3]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[4]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[5]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[6]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[7]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[8]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[9]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[10]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[11]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[12]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[13]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[14]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[15]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[16]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[17]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[18]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[19]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[20]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[21]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[22]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[23]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[24]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[25]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[26]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[27]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[28]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[29]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[30]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[31]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[32]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[33]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[34]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[35]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[36]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[37]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[38]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[39]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[40]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[41]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[42]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[43]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[44]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[45]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[46]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[47]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[48]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[49]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[50]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[51]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[52]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[53]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[54]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[55]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[56]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[57]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[58]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[59]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[60]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[61]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[62]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[63]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[64]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[65]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[66]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[67]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[68]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[69]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[70]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[71]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[72]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[73]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[74]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[75]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[76]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[77]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[78]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[79]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[80]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[81]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[82]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[83]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[84]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[85]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[86]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[87]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[88]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[89]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[90]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[91]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[92]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[93]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[94]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[95]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[96]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[97]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[98]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[99]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[100]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[101]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[102]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[103]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[104]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[105]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[106]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[107]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[108]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[109]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[110]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[111]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[112]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[113]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[114]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[115]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[116]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[117]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[118]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[119]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[120]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[121]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[122]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[123]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[124]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[125]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[126]} {genblk1[0].Aquila_SoC/I_Cache/m_data_i[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {genblk1[0].Aquila_SoC/m_i_dram[0]} {genblk1[0].Aquila_SoC/m_i_dram[1]} {genblk1[0].Aquila_SoC/m_i_dram[2]} {genblk1[0].Aquila_SoC/m_i_dram[3]} {genblk1[0].Aquila_SoC/m_i_dram[4]} {genblk1[0].Aquila_SoC/m_i_dram[5]} {genblk1[0].Aquila_SoC/m_i_dram[6]} {genblk1[0].Aquila_SoC/m_i_dram[7]} {genblk1[0].Aquila_SoC/m_i_dram[8]} {genblk1[0].Aquila_SoC/m_i_dram[9]} {genblk1[0].Aquila_SoC/m_i_dram[10]} {genblk1[0].Aquila_SoC/m_i_dram[11]} {genblk1[0].Aquila_SoC/m_i_dram[12]} {genblk1[0].Aquila_SoC/m_i_dram[13]} {genblk1[0].Aquila_SoC/m_i_dram[14]} {genblk1[0].Aquila_SoC/m_i_dram[15]} {genblk1[0].Aquila_SoC/m_i_dram[16]} {genblk1[0].Aquila_SoC/m_i_dram[17]} {genblk1[0].Aquila_SoC/m_i_dram[18]} {genblk1[0].Aquila_SoC/m_i_dram[19]} {genblk1[0].Aquila_SoC/m_i_dram[20]} {genblk1[0].Aquila_SoC/m_i_dram[21]} {genblk1[0].Aquila_SoC/m_i_dram[22]} {genblk1[0].Aquila_SoC/m_i_dram[23]} {genblk1[0].Aquila_SoC/m_i_dram[24]} {genblk1[0].Aquila_SoC/m_i_dram[25]} {genblk1[0].Aquila_SoC/m_i_dram[26]} {genblk1[0].Aquila_SoC/m_i_dram[27]} {genblk1[0].Aquila_SoC/m_i_dram[28]} {genblk1[0].Aquila_SoC/m_i_dram[29]} {genblk1[0].Aquila_SoC/m_i_dram[30]} {genblk1[0].Aquila_SoC/m_i_dram[31]} {genblk1[0].Aquila_SoC/m_i_dram[32]} {genblk1[0].Aquila_SoC/m_i_dram[33]} {genblk1[0].Aquila_SoC/m_i_dram[34]} {genblk1[0].Aquila_SoC/m_i_dram[35]} {genblk1[0].Aquila_SoC/m_i_dram[36]} {genblk1[0].Aquila_SoC/m_i_dram[37]} {genblk1[0].Aquila_SoC/m_i_dram[38]} {genblk1[0].Aquila_SoC/m_i_dram[39]} {genblk1[0].Aquila_SoC/m_i_dram[40]} {genblk1[0].Aquila_SoC/m_i_dram[41]} {genblk1[0].Aquila_SoC/m_i_dram[42]} {genblk1[0].Aquila_SoC/m_i_dram[43]} {genblk1[0].Aquila_SoC/m_i_dram[44]} {genblk1[0].Aquila_SoC/m_i_dram[45]} {genblk1[0].Aquila_SoC/m_i_dram[46]} {genblk1[0].Aquila_SoC/m_i_dram[47]} {genblk1[0].Aquila_SoC/m_i_dram[48]} {genblk1[0].Aquila_SoC/m_i_dram[49]} {genblk1[0].Aquila_SoC/m_i_dram[50]} {genblk1[0].Aquila_SoC/m_i_dram[51]} {genblk1[0].Aquila_SoC/m_i_dram[52]} {genblk1[0].Aquila_SoC/m_i_dram[53]} {genblk1[0].Aquila_SoC/m_i_dram[54]} {genblk1[0].Aquila_SoC/m_i_dram[55]} {genblk1[0].Aquila_SoC/m_i_dram[56]} {genblk1[0].Aquila_SoC/m_i_dram[57]} {genblk1[0].Aquila_SoC/m_i_dram[58]} {genblk1[0].Aquila_SoC/m_i_dram[59]} {genblk1[0].Aquila_SoC/m_i_dram[60]} {genblk1[0].Aquila_SoC/m_i_dram[61]} {genblk1[0].Aquila_SoC/m_i_dram[62]} {genblk1[0].Aquila_SoC/m_i_dram[63]} {genblk1[0].Aquila_SoC/m_i_dram[64]} {genblk1[0].Aquila_SoC/m_i_dram[65]} {genblk1[0].Aquila_SoC/m_i_dram[66]} {genblk1[0].Aquila_SoC/m_i_dram[67]} {genblk1[0].Aquila_SoC/m_i_dram[68]} {genblk1[0].Aquila_SoC/m_i_dram[69]} {genblk1[0].Aquila_SoC/m_i_dram[70]} {genblk1[0].Aquila_SoC/m_i_dram[71]} {genblk1[0].Aquila_SoC/m_i_dram[72]} {genblk1[0].Aquila_SoC/m_i_dram[73]} {genblk1[0].Aquila_SoC/m_i_dram[74]} {genblk1[0].Aquila_SoC/m_i_dram[75]} {genblk1[0].Aquila_SoC/m_i_dram[76]} {genblk1[0].Aquila_SoC/m_i_dram[77]} {genblk1[0].Aquila_SoC/m_i_dram[78]} {genblk1[0].Aquila_SoC/m_i_dram[79]} {genblk1[0].Aquila_SoC/m_i_dram[80]} {genblk1[0].Aquila_SoC/m_i_dram[81]} {genblk1[0].Aquila_SoC/m_i_dram[82]} {genblk1[0].Aquila_SoC/m_i_dram[83]} {genblk1[0].Aquila_SoC/m_i_dram[84]} {genblk1[0].Aquila_SoC/m_i_dram[85]} {genblk1[0].Aquila_SoC/m_i_dram[86]} {genblk1[0].Aquila_SoC/m_i_dram[87]} {genblk1[0].Aquila_SoC/m_i_dram[88]} {genblk1[0].Aquila_SoC/m_i_dram[89]} {genblk1[0].Aquila_SoC/m_i_dram[90]} {genblk1[0].Aquila_SoC/m_i_dram[91]} {genblk1[0].Aquila_SoC/m_i_dram[92]} {genblk1[0].Aquila_SoC/m_i_dram[93]} {genblk1[0].Aquila_SoC/m_i_dram[94]} {genblk1[0].Aquila_SoC/m_i_dram[95]} {genblk1[0].Aquila_SoC/m_i_dram[96]} {genblk1[0].Aquila_SoC/m_i_dram[97]} {genblk1[0].Aquila_SoC/m_i_dram[98]} {genblk1[0].Aquila_SoC/m_i_dram[99]} {genblk1[0].Aquila_SoC/m_i_dram[100]} {genblk1[0].Aquila_SoC/m_i_dram[101]} {genblk1[0].Aquila_SoC/m_i_dram[102]} {genblk1[0].Aquila_SoC/m_i_dram[103]} {genblk1[0].Aquila_SoC/m_i_dram[104]} {genblk1[0].Aquila_SoC/m_i_dram[105]} {genblk1[0].Aquila_SoC/m_i_dram[106]} {genblk1[0].Aquila_SoC/m_i_dram[107]} {genblk1[0].Aquila_SoC/m_i_dram[108]} {genblk1[0].Aquila_SoC/m_i_dram[109]} {genblk1[0].Aquila_SoC/m_i_dram[110]} {genblk1[0].Aquila_SoC/m_i_dram[111]} {genblk1[0].Aquila_SoC/m_i_dram[112]} {genblk1[0].Aquila_SoC/m_i_dram[113]} {genblk1[0].Aquila_SoC/m_i_dram[114]} {genblk1[0].Aquila_SoC/m_i_dram[115]} {genblk1[0].Aquila_SoC/m_i_dram[116]} {genblk1[0].Aquila_SoC/m_i_dram[117]} {genblk1[0].Aquila_SoC/m_i_dram[118]} {genblk1[0].Aquila_SoC/m_i_dram[119]} {genblk1[0].Aquila_SoC/m_i_dram[120]} {genblk1[0].Aquila_SoC/m_i_dram[121]} {genblk1[0].Aquila_SoC/m_i_dram[122]} {genblk1[0].Aquila_SoC/m_i_dram[123]} {genblk1[0].Aquila_SoC/m_i_dram[124]} {genblk1[0].Aquila_SoC/m_i_dram[125]} {genblk1[0].Aquila_SoC/m_i_dram[126]} {genblk1[0].Aquila_SoC/m_i_dram[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 28 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_addr_o[4]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[5]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[6]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[7]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[8]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[9]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[10]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[11]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[12]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[13]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[14]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[15]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[16]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[17]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[18]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[19]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[20]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[21]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[22]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[23]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[24]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[25]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[26]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[27]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[28]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[29]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[30]} {genblk1[0].Aquila_SoC/M_IMEM_addr_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_data_o[0]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[1]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[2]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[3]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[4]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[5]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[6]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[7]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[8]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[9]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[10]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[11]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[12]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[13]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[14]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[15]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[16]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[17]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[18]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[19]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[20]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[21]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[22]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[23]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[24]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[25]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[26]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[27]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[28]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[29]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[30]} {genblk1[0].Aquila_SoC/I_Cache/p_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[0]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[1]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[2]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[3]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[4]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[5]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[6]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[7]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[8]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[9]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[10]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[11]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[12]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[13]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[14]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[15]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[16]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[17]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[18]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[19]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[20]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[21]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[22]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[23]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[24]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[25]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[26]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[27]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[28]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[29]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[30]} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {genblk1[1].Aquila_SoC/m_i_dram[0]} {genblk1[1].Aquila_SoC/m_i_dram[1]} {genblk1[1].Aquila_SoC/m_i_dram[2]} {genblk1[1].Aquila_SoC/m_i_dram[3]} {genblk1[1].Aquila_SoC/m_i_dram[4]} {genblk1[1].Aquila_SoC/m_i_dram[5]} {genblk1[1].Aquila_SoC/m_i_dram[6]} {genblk1[1].Aquila_SoC/m_i_dram[7]} {genblk1[1].Aquila_SoC/m_i_dram[8]} {genblk1[1].Aquila_SoC/m_i_dram[9]} {genblk1[1].Aquila_SoC/m_i_dram[10]} {genblk1[1].Aquila_SoC/m_i_dram[11]} {genblk1[1].Aquila_SoC/m_i_dram[12]} {genblk1[1].Aquila_SoC/m_i_dram[13]} {genblk1[1].Aquila_SoC/m_i_dram[14]} {genblk1[1].Aquila_SoC/m_i_dram[15]} {genblk1[1].Aquila_SoC/m_i_dram[16]} {genblk1[1].Aquila_SoC/m_i_dram[17]} {genblk1[1].Aquila_SoC/m_i_dram[18]} {genblk1[1].Aquila_SoC/m_i_dram[19]} {genblk1[1].Aquila_SoC/m_i_dram[20]} {genblk1[1].Aquila_SoC/m_i_dram[21]} {genblk1[1].Aquila_SoC/m_i_dram[22]} {genblk1[1].Aquila_SoC/m_i_dram[23]} {genblk1[1].Aquila_SoC/m_i_dram[24]} {genblk1[1].Aquila_SoC/m_i_dram[25]} {genblk1[1].Aquila_SoC/m_i_dram[26]} {genblk1[1].Aquila_SoC/m_i_dram[27]} {genblk1[1].Aquila_SoC/m_i_dram[28]} {genblk1[1].Aquila_SoC/m_i_dram[29]} {genblk1[1].Aquila_SoC/m_i_dram[30]} {genblk1[1].Aquila_SoC/m_i_dram[31]} {genblk1[1].Aquila_SoC/m_i_dram[32]} {genblk1[1].Aquila_SoC/m_i_dram[33]} {genblk1[1].Aquila_SoC/m_i_dram[34]} {genblk1[1].Aquila_SoC/m_i_dram[35]} {genblk1[1].Aquila_SoC/m_i_dram[36]} {genblk1[1].Aquila_SoC/m_i_dram[37]} {genblk1[1].Aquila_SoC/m_i_dram[38]} {genblk1[1].Aquila_SoC/m_i_dram[39]} {genblk1[1].Aquila_SoC/m_i_dram[40]} {genblk1[1].Aquila_SoC/m_i_dram[41]} {genblk1[1].Aquila_SoC/m_i_dram[42]} {genblk1[1].Aquila_SoC/m_i_dram[43]} {genblk1[1].Aquila_SoC/m_i_dram[44]} {genblk1[1].Aquila_SoC/m_i_dram[45]} {genblk1[1].Aquila_SoC/m_i_dram[46]} {genblk1[1].Aquila_SoC/m_i_dram[47]} {genblk1[1].Aquila_SoC/m_i_dram[48]} {genblk1[1].Aquila_SoC/m_i_dram[49]} {genblk1[1].Aquila_SoC/m_i_dram[50]} {genblk1[1].Aquila_SoC/m_i_dram[51]} {genblk1[1].Aquila_SoC/m_i_dram[52]} {genblk1[1].Aquila_SoC/m_i_dram[53]} {genblk1[1].Aquila_SoC/m_i_dram[54]} {genblk1[1].Aquila_SoC/m_i_dram[55]} {genblk1[1].Aquila_SoC/m_i_dram[56]} {genblk1[1].Aquila_SoC/m_i_dram[57]} {genblk1[1].Aquila_SoC/m_i_dram[58]} {genblk1[1].Aquila_SoC/m_i_dram[59]} {genblk1[1].Aquila_SoC/m_i_dram[60]} {genblk1[1].Aquila_SoC/m_i_dram[61]} {genblk1[1].Aquila_SoC/m_i_dram[62]} {genblk1[1].Aquila_SoC/m_i_dram[63]} {genblk1[1].Aquila_SoC/m_i_dram[64]} {genblk1[1].Aquila_SoC/m_i_dram[65]} {genblk1[1].Aquila_SoC/m_i_dram[66]} {genblk1[1].Aquila_SoC/m_i_dram[67]} {genblk1[1].Aquila_SoC/m_i_dram[68]} {genblk1[1].Aquila_SoC/m_i_dram[69]} {genblk1[1].Aquila_SoC/m_i_dram[70]} {genblk1[1].Aquila_SoC/m_i_dram[71]} {genblk1[1].Aquila_SoC/m_i_dram[72]} {genblk1[1].Aquila_SoC/m_i_dram[73]} {genblk1[1].Aquila_SoC/m_i_dram[74]} {genblk1[1].Aquila_SoC/m_i_dram[75]} {genblk1[1].Aquila_SoC/m_i_dram[76]} {genblk1[1].Aquila_SoC/m_i_dram[77]} {genblk1[1].Aquila_SoC/m_i_dram[78]} {genblk1[1].Aquila_SoC/m_i_dram[79]} {genblk1[1].Aquila_SoC/m_i_dram[80]} {genblk1[1].Aquila_SoC/m_i_dram[81]} {genblk1[1].Aquila_SoC/m_i_dram[82]} {genblk1[1].Aquila_SoC/m_i_dram[83]} {genblk1[1].Aquila_SoC/m_i_dram[84]} {genblk1[1].Aquila_SoC/m_i_dram[85]} {genblk1[1].Aquila_SoC/m_i_dram[86]} {genblk1[1].Aquila_SoC/m_i_dram[87]} {genblk1[1].Aquila_SoC/m_i_dram[88]} {genblk1[1].Aquila_SoC/m_i_dram[89]} {genblk1[1].Aquila_SoC/m_i_dram[90]} {genblk1[1].Aquila_SoC/m_i_dram[91]} {genblk1[1].Aquila_SoC/m_i_dram[92]} {genblk1[1].Aquila_SoC/m_i_dram[93]} {genblk1[1].Aquila_SoC/m_i_dram[94]} {genblk1[1].Aquila_SoC/m_i_dram[95]} {genblk1[1].Aquila_SoC/m_i_dram[96]} {genblk1[1].Aquila_SoC/m_i_dram[97]} {genblk1[1].Aquila_SoC/m_i_dram[98]} {genblk1[1].Aquila_SoC/m_i_dram[99]} {genblk1[1].Aquila_SoC/m_i_dram[100]} {genblk1[1].Aquila_SoC/m_i_dram[101]} {genblk1[1].Aquila_SoC/m_i_dram[102]} {genblk1[1].Aquila_SoC/m_i_dram[103]} {genblk1[1].Aquila_SoC/m_i_dram[104]} {genblk1[1].Aquila_SoC/m_i_dram[105]} {genblk1[1].Aquila_SoC/m_i_dram[106]} {genblk1[1].Aquila_SoC/m_i_dram[107]} {genblk1[1].Aquila_SoC/m_i_dram[108]} {genblk1[1].Aquila_SoC/m_i_dram[109]} {genblk1[1].Aquila_SoC/m_i_dram[110]} {genblk1[1].Aquila_SoC/m_i_dram[111]} {genblk1[1].Aquila_SoC/m_i_dram[112]} {genblk1[1].Aquila_SoC/m_i_dram[113]} {genblk1[1].Aquila_SoC/m_i_dram[114]} {genblk1[1].Aquila_SoC/m_i_dram[115]} {genblk1[1].Aquila_SoC/m_i_dram[116]} {genblk1[1].Aquila_SoC/m_i_dram[117]} {genblk1[1].Aquila_SoC/m_i_dram[118]} {genblk1[1].Aquila_SoC/m_i_dram[119]} {genblk1[1].Aquila_SoC/m_i_dram[120]} {genblk1[1].Aquila_SoC/m_i_dram[121]} {genblk1[1].Aquila_SoC/m_i_dram[122]} {genblk1[1].Aquila_SoC/m_i_dram[123]} {genblk1[1].Aquila_SoC/m_i_dram[124]} {genblk1[1].Aquila_SoC/m_i_dram[125]} {genblk1[1].Aquila_SoC/m_i_dram[126]} {genblk1[1].Aquila_SoC/m_i_dram[127]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_done_i} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} ]]
save_constraints
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
set_property PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/m_i_dram} {genblk1[1].Aquila_SoC/m_i_dram} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {genblk1[0].Aquila_SoC/I_Cache/m_data_i} {genblk1[0].Aquila_SoC/I_Cache/p_addr_i} {genblk1[0].Aquila_SoC/I_Cache/p_data_o} {genblk1[0].Aquila_SoC/m_i_dram} {genblk1[0].Aquila_SoC/M_IMEM_addr_o} {genblk1[0].Aquila_SoC/M_IMEM_done_i} {genblk1[0].Aquila_SoC/M_IMEM_strobe_o} {genblk1[1].Aquila_SoC/m_i_dram} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
