Starting shell in Topographical mode...
setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/pratik2/.synopsys_dv_prefs.tcl
dc_shell> f
setting top_design to: 
fifo1
dc_shell-topo> source -echo -verbose ../scripts/dct.tcl
#set top_design adder
source -echo -verbose ../../$top_design.design_config.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
set top_design fifo1
fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1.sv
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_"
saed32?vt_ saed32sram_ saed32io_wb_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/pratik2/Floorplan-based-synthesis/
/u/pratik2/Floorplan-based-synthesis/
# List all current designs
set this_design [ list_designs ]
Warning: No designs to list. (UID-275)
0
# If there are existing designs reset/remove them
if { $this_design != 0 } {
  # To reset the earlier designs
  reset_design
  remove_design -designs
}
source ../scripts/dc-get-timlibs.tcl
source ../scripts/dct-getcreate-mwlib.tcl
Start to load technology file /pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf.
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf has been loaded successfully.
{fifo1.mw}
# Analyzing the files for the design
analyze $rtl_list -autoread -define SYNTHESIS
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/pratik2/Floorplan-based-synthesis/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1.sv }. (AUTOREAD-303)
Compiling source file /u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv
Presto compilation completed successfully.
Autoread command completed successfully.
1
# Elaborate the design
elaborate ${top_design}
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p75v125c'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p75v125c'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32lvt_ss0p75v125c'
  Loading link library 'saed32lvt_ss0p95v125c'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sram_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1 line 17 in file
                '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1)
Elaborated 1 design.
Current design is now 'fifo1'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 72 in file
                '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 83 in file
                '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1' with
        the parameters "8,6". (HDL-193)

Inferred memory devices in process
        in routine fifomem_DATASIZE8_ADDRSIZE6 line 61 in file
                '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
====================================================================
|        block name/line         | Inputs | Outputs | # sel inputs |
====================================================================
| fifomem_DATASIZE8_ADDRSIZE6/60 |   64   |    8    |      6       |
====================================================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE6)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1' with
        the parameters "6". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE6 line 102 in file
                '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE6 line 113 in file
                '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE6)
Information: Building the design 'wptr_full' instantiated from design 'fifo1' with
        the parameters "6". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE6 line 130 in file
                '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE6 line 145 in file
                '/u/pratik2/Floorplan-based-synthesis/syn/rtl/fifo1.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE6)
1
if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1'.
Warning: The newly created cell does not have location. Timing will be inaccurate. (DCT-004)
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
# Comment the line below if no DEF is available.  Generic floorplan will be created.
extract_physical_constraints ../../apr/outputs/${top_design}.floorplan.def.gz
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)

  Linking design 'fifo1'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  fifo1                       /u/pratik2/Floorplan-based-synthesis/syn/work/fifo1.db
  saed32hvt_ss0p75v125c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db
  saed32hvt_ss0p95v125c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p75v125c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db
  saed32rvt_ss0p95v125c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p75v125c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db
  saed32lvt_ss0p95v125c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  saed32sram_ss0p95v125c (library) /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  dw_foundation.sldb (library) /pkgs/synopsys/2019_06/syn/P-2019.03-SP1-1/libraries/syn/dw_foundation.sldb
  * (5 designs)               /u/pratik2/Floorplan-based-synthesis/syn/work/sync_r2w.db, etc

Information: No preferred routing direction is found for design layer M1. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M2. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M3. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M4. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M5. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M6. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M7. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer M8. Automatically deriving direction V. (DCT-035)
Information: No preferred routing direction is found for design layer M9. Automatically deriving direction H. (DCT-035)
Information: No preferred routing direction is found for design layer MRDL. Automatically deriving direction V. (DCT-035)
Information: Reading input def file '/u/pratik2/Floorplan-based-synthesis/apr/outputs/fifo1.floorplan.def.gz'. (DEFR-56)
Warning: NAMECASESENSITIVITY always assumed to be ON. (DDEFR-005)
Information: Parsing ROWS statement (DDEFR-038)
Information: Parsing TRACKS statement (DDEFR-038)
Information: Parsing VIAS section (DDEFR-038)
Information: Completed VIAS section (DDEFR-040)
Information: Parsing PINS section (DDEFR-038)
Information: Completed PINS section (DDEFR-040)
Information: Parsing SPECIALNETS section (DDEFR-038)
Information: Completed SPECIALNETS section (DDEFR-040)
Information: Parsing NETS section (DDEFR-038)
Information: Completed NETS section (DDEFR-040)
1
set_attribute [all_macro_cells] is_fixed true
source -echo -verbose ../../constraints/${top_design}.sdc
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
create_clock -name "wclk" -period 6.0 -waveform {0.0 3.0} wclk
1
create_clock -name "rclk" -period 3.0 -waveform {0.0 1.5} rclk
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
#set_operating_condition ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_operating_condition ss0p75v125c -library saed32lvt_ss0p75v125c
Using operating conditions 'ss0p75v125c' found in library 'saed32lvt_ss0p75v125c'.
1
1
# Constrain the overall data path of the design.
# 50% or so of the clock period is good.
set_max_transition 0.5 [current_design ]
Current design is 'fifo1'.
1
set_ignored_layers -min_routing_layer M2 -max_routing_layer M7
Information: setting M1 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M8 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M9 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting MRDL as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M2 as min routing layer.  (PSYN-179)
Information: setting M7 as max routing layer.  (PSYN-179)
1
set_dont_use [get_lib_cells */DELLN* ]
1
uniquify
1
source  -echo -verbose ../scripts/adder_physical_constraints.tcl
remove_die_area
1
create_die_area -coordinate {0 0 1200 1200}
1
create_placement_blockage -name def_obstuction_hard -bbox { 358 355 407 433 }
1
create_placement_blockage -name def_obstuction_soft -bbox { 538 349 670 425 } -type soft
1
create_placement_blockage -name def_obstuction_partial -bbox { 731 496 781 611 } -type partial -blocked_percentage 70
1
create_wiring_keepouts -name def_wiring_keepouts -layer M4 -coordinate { 368 768 514 835 }
1
create_bounds -coordinate {771 735 790 870} -name mb_soft -color cyan dff_a
Warning: Can't find object 'dff_a' in design 'fifo1'. (UID-95)
Error: Value for list 'cell name(s)' must have 1 elements. (CMD-036)
0
0
#create_placement_blockage -name def_obstuction_hard -bbox { 130 39 244 197 }
#create_placement_blockage -name def_obstuction_soft -bbox { 475 250 730 350 } -type soft
#create_placement_blockage -name def_obstuction_partial -bbox { 535 465 740 600 } -type partial -blocked_percentage 70
#create_wiring_keepouts -name def_wiring_keepouts -layer M4 -coordinate { 285 770 550 870 }
#create_bounds -coordinate {771 735 790 870} -name mb_soft -color cyan dff_a
compile_ultra  -scan -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

TLU+ File = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt//saed32nm_1p9m_Cmax.tluplus
TLU+ File = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt//saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Total of 882 technology library cells with the same names are found. Run '-check_only' with 'compile_ultra' to see more details. (OPT-1434)

Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'fifo1'

Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.098 0.084 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 5.8e-07 5.8e-07 (RCEX-011)
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Loaded alib file './alib-52/saed32hvt_ss0p75v125c.db.alib'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32lvt_ss0p75v125c.db.alib' (placeholder)
Loaded alib file './alib-52/saed32lvt_ss0p95v125c.db.alib' (placeholder)
Warning: Operating condition ss0p75v125c set on design fifo1 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32hvt_ss0p95v125c is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE6'
  Processing 'fifo1'
  Processing 'wptr_full_ADDRSIZE6'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE6'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE6', the register 'wptr_reg_6_' is removed because it is merged to 'wbin_reg_6_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE6'.
  Processing 'rptr_empty_ADDRSIZE6'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE6'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE6', the register 'rptr_reg_6_' is removed because it is merged to 'rbin_reg_6_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE6'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE6'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'fifomem_DATASIZE8_ADDRSIZE6'.
         The new name of the port is 'wfull_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE6'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_hvt 98.61%, saed32cell_lvt 0.00%, saed32cell_svt 1.39%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)

Threshold voltage group cell usage:
>> saed32cell_hvt 98.62%, saed32cell_lvt 0.00%, saed32cell_svt 1.38%

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)

Threshold voltage group cell usage:
>> saed32cell_hvt 98.62%, saed32cell_lvt 0.00%, saed32cell_svt 1.38%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:29  308638.6      6.89     196.0     167.1                           1081461248.0000
    0:00:29  308638.4      6.88     197.0     167.1                           1081460224.0000
    0:00:29  308638.4      6.88     197.0     167.1                           1081460224.0000
    0:00:37  308794.4      5.80     192.2     164.5                           1083249152.0000
    0:00:37  308794.4      5.80     192.2     164.5                           1083249152.0000
    0:00:37  308823.6      5.61     220.5     168.9                           1083430400.0000
    0:00:37  308823.6      5.61     220.5     168.9                           1083430400.0000
    0:00:38  308833.3      5.54     219.7     171.0                           1084013696.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 98.69%, saed32cell_lvt 0.00%, saed32cell_svt 1.31%
    0:00:39  308863.8      5.34     186.4     166.0                           1084321408.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'
Warning: Design 'fifo1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'fifomem/n157': 1020 load(s), 1 driver(s)
  Loading design 'fifo1'
Warning: Design 'fifo1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_ss0p75v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.098 0.084 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 5.8e-07 5.8e-07 (RCEX-011)
Information: 55823 net shapes were created from physical constraints. (DCT-021)

...33%...67%...100% done.


 Collecting Buffer Trees ... Found 1256

 Processing Buffer Trees ... 

    [126]  10% ...
    [252]  20% ...
    [378]  30% ...
    [504]  40% ...
    [630]  50% ...
    [756]  60% ...
    [882]  70% ...
    [1008]  80% ...
Information: Complementing port 'raddr[5]' in design 'fifomem_DATASIZE8_ADDRSIZE6'.
         The new name of the port is 'raddr[5]_BAR'. (OPT-319)
Information: Complementing port 'raddr[2]' in design 'rptr_empty_ADDRSIZE6'.
         The new name of the port is 'raddr[2]_BAR'. (OPT-319)
Information: Complementing port 'raddr[2]' in design 'fifomem_DATASIZE8_ADDRSIZE6'.
         The new name of the port is 'raddr[2]_BAR'. (OPT-319)
Information: Complementing port 'waddr[4]' in design 'fifomem_DATASIZE8_ADDRSIZE6'.
         The new name of the port is 'waddr[4]_BAR'. (OPT-319)
Information: Complementing port 'wfull_BAR' in design 'wptr_full_ADDRSIZE6'.
         The new name of the port is 'wfull'. (OPT-319)
Information: Complementing port 'wfull_BAR' in design 'fifomem_DATASIZE8_ADDRSIZE6'.
         The new name of the port is 'wfull'. (OPT-319)
Information: Complementing port 'waddr[5]' in design 'fifomem_DATASIZE8_ADDRSIZE6'.
         The new name of the port is 'waddr[5]_BAR'. (OPT-319)
Information: Complementing port 'waddr[2]' in design 'fifomem_DATASIZE8_ADDRSIZE6'.
         The new name of the port is 'waddr[2]_BAR'. (OPT-319)
    [1134]  90% ...
Information: Complementing port 'winc' in design 'wptr_full_ADDRSIZE6'.
         The new name of the port is 'winc_BAR'. (OPT-319)
Information: Complementing port 'wclken' in design 'fifomem_DATASIZE8_ADDRSIZE6'.
         The new name of the port is 'wclken_BAR'. (OPT-319)
    [1256] 100% Done ...


Information: Automatic high-fanout synthesis deletes 104 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 181 new cells. (PSYN-864)


Threshold voltage group cell usage:
>> saed32cell_hvt 98.74%, saed32cell_lvt 0.00%, saed32cell_svt 1.26%


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:52  309293.0      9.53    2268.4    3303.1                           1090136576.0000
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
    0:00:53  309293.0      9.53    2268.4    3303.1                           1090136576.0000
    0:00:53  309200.5      6.96    1486.8    3276.6                           1088115456.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------
    0:01:28  314855.0      7.85     773.7     109.3                           1214624000.0000
    0:01:28  314835.1      6.54     751.3     112.4                           1214813952.0000
    0:01:28  314835.1      6.54     751.3     112.4                           1214813952.0000
    0:01:29  314943.4      5.26    1060.5     111.8                           1217437696.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 99.25%, saed32cell_lvt 0.00%, saed32cell_svt 0.75%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:33  314943.4      5.26    1060.5     111.8                           1217437696.0000
    0:01:33  314945.7      5.19    1057.4     111.6                           1217585152.0000
    0:01:33  314945.7      5.19    1057.4     111.6                           1217585152.0000
    0:01:33  314945.7      5.19    1053.6     111.6                           1217561856.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 99.25%, saed32cell_lvt 0.00%, saed32cell_svt 0.75%

  Beginning Delay Optimization
  ----------------------------
    0:01:36  314945.7      5.19    1053.6     111.6                           1217561856.0000
    0:01:39  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:39  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:39  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:40  314725.1      0.00       0.0     162.4                           1309390336.0000
    0:01:42  311404.7      0.01       0.0     137.4                           1164299520.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 94.73%, saed32cell_lvt 4.40%, saed32cell_svt 0.87%


  Beginning High Effort Optimization Phase
  ----------------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 94.73%, saed32cell_lvt 4.40%, saed32cell_svt 0.87%


  Beginning Timing Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:42  311404.7      0.01       0.0     137.4                           1164299520.0000
    0:01:42  311404.7      0.01       0.0     137.4                           1164299520.0000
    0:01:42  311068.5      1.87      14.2      34.4                           1269547264.0000
    0:01:43  311068.5      1.87      14.2      34.4                           1269547264.0000
    0:01:43  311068.0      0.00       0.0      44.0                           1284429056.0000
    0:01:43  311068.0      0.00       0.0      44.0                           1284429056.0000
    0:01:43  311068.0      0.00       0.0      44.0                           1284429056.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 75.60%, saed32cell_lvt 23.53%, saed32cell_svt 0.87%


  High Effort Optimization Phase Complete
  ---------------------------------------

Skipping remaining steps due to timing met. Go to finish


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 75.60%, saed32cell_lvt 23.53%, saed32cell_svt 0.87%
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'
  Loading target library 'saed32hvt_ss0p95v125c'
  Loading target library 'saed32lvt_ss0p95v125c'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
change_names -rules verilog -hierarchy
1
set stage dct
dct
report_qor > ../reports/${top_design}.$stage.qor.rpt
report_constraint -all_viol > ../reports/${top_design}.$stage.constraint.rpt
report_timing -delay max -input -tran -cross -sig 4 -derate -net -cap  -max_path 10000 -slack_less 0 > ../reports/${top_design}.$stage.timing.max.rpt
check_timing  > ../reports/${top_design}.$stage.check_timing.rpt
check_design > ../reports/${top_design}.$stage.check_design.rpt
check_mv_design  > ../reports/${top_design}.$stage.mvrc.rpt
write -hier -format verilog -output ../outputs/${top_design}.$stage.vg
Writing verilog file '/u/pratik2/Floorplan-based-synthesis/syn/outputs/fifo1.dct.vg'.
1
write -hier -format ddc -output ../outputs/${top_design}.$stage.ddc
Writing ddc file '../outputs/fifo1.dct.ddc'.
1
write_def -blockages -macro -pins -output ../outputs/${top_design}.$stage.def
Information: 55823 net shapes were created from physical constraints. (DCT-021)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing BLOCKAGES section (DDEFW-014)
Information: Completed BLOCKAGES section  (DDEFW-016)
1
save_upf ../outputs/${top_design}.$stage.upf
1
write_def -scanchain -output ../outputs/${top_design}.$stage.scan.def
Warning: Design Compiler topographical mode does not support option '-scanchain' in the command 'write_def', and the option is ignored. (DCT-081)
Information: 55823 net shapes were created from physical constraints. (DCT-021)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing BLOCKAGES section (DDEFW-014)
Information: Completed BLOCKAGES section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS section  (DDEFW-016)
1
1
dc_shell-topo> report_qor
Information: Updating design information... (UID-85)
Warning: Design 'fifo1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : fifo1
Version: P-2019.03-SP1-1
Date   : Thu Mar  4 20:06:01 2021
****************************************


  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          2.78
  Critical Path Slack:           0.04
  Critical Path Clk Period:      3.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          5.52
  Critical Path Slack:           0.02
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        125
  Leaf Cell Count:               2865
  Buf/Inv Cell Count:            1100
  Buf Cell Count:                 442
  Inv Cell Count:                 658
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2289
  Sequential Cell Count:          576
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   185749.753916
  Noncombinational Area:
                        125318.217392
  Buf/Inv Area:           2283.483851
  Total Buffer Area:          1245.56
  Total Inverter Area:        1037.92
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       92763.72
  Net YLength        :       74935.98
  -----------------------------------
  Cell Area:            311067.971308
  Design Area:          311067.971308
  Net Length        :       167699.70


  Design Rules
  -----------------------------------
  Total Number of Nets:          2924
  Nets With Violations:            81
  Max Trans Violations:            69
  Max Cap Violations:              13
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.73
  Logic Optimization:                  6.97
  Mapping Optimization:               61.02
  -----------------------------------------
  Overall Compile Time:              106.51
  Overall Compile Wall Clock Time:   112.84

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
dc_shell-topo> report_qor > report_qor.txt
dc_shell-topo> current_design
Current design is 'fifo1'.
{fifo1}
dc_shell-topo> clean_buffer_tree -from */*
  Removing buffer tree(s) in Design 'fifo1'
  Skipping pin 'io_l_rdata_7_/PADIO' - it is a bidirectional pin
  Skipping pin 'io_l_rdata_6_/PADIO' - it is a bidirectional pin
  Skipping pin 'io_l_rdata_5_/PADIO' - it is a bidirectional pin
  Skipping pin 'io_l_rdata_4_/PADIO' - it is a bidirectional pin
  Skipping pin 'io_l_rdata_3_/PADIO' - it is a bidirectional pin
  Skipping pin 'io_l_rdata_2_/PADIO' - it is a bidirectional pin
  Skipping pin 'io_l_rdata_1_/PADIO' - it is a bidirectional pin
  Skipping pin 'io_l_rdata_0_/PADIO' - it is a bidirectional pin
  Skipping pin 'io_t_rempty/PADIO' - it is a bidirectional pin
  Skipping pin 'io_t_wfull/PADIO' - it is a bidirectional pin
  Skipping pin 'wdata_reg_2_/QN' - it is not connected to any net
  Skipping pin 'wdata_reg_1_/QN' - it is not connected to any net
  Skipping pin 'wdata_reg_4_/QN' - it is not connected to any net
  Skipping pin 'wdata_reg_7_/QN' - it is not connected to any net
  Skipping pin 'wdata_reg_0_/QN' - it is not connected to any net
  Skipping pin 'wdata_reg_5_/QN' - it is not connected to any net
  Skipping pin 'wdata_reg_6_/QN' - it is not connected to any net
  Skipping pin 'wdata_reg_3_/QN' - it is not connected to any net

1
dc_shell-topo> report_buffer_tree -from */*
 
****************************************
Report : buffer tree
Design : fifo1
Version: P-2019.03-SP1-1
Date   : Thu Mar  4 23:03:24 2021
****************************************

Driver (level 0): sync_r2w/wq2_rptr[6] (**net_link**)
   Load (level 0): wptr_full/wq2_rptr[6] (**net_link**)

----------------------------------------

Driver (level 0): sync_r2w/wq2_rptr[5] (**net_link**)
   Load (level 0): wptr_full/wq2_rptr[5] (**net_link**)

----------------------------------------

Driver (level 0): sync_r2w/wq2_rptr[4] (**net_link**)
   Load (level 0): wptr_full/wq2_rptr[4] (**net_link**)

----------------------------------------

Driver (level 0): sync_r2w/wq2_rptr[3] (**net_link**)
   Load (level 0): wptr_full/wq2_rptr[3] (**net_link**)

----------------------------------------

Driver (level 0): sync_r2w/wq2_rptr[2] (**net_link**)
   Load (level 0): wptr_full/wq2_rptr[2] (**net_link**)

----------------------------------------

Driver (level 0): sync_r2w/wq2_rptr[1] (**net_link**)
   Load (level 0): wptr_full/wq2_rptr[1] (**net_link**)

----------------------------------------

Driver (level 0): sync_r2w/wq2_rptr[0] (**net_link**)
   Load (level 0): wptr_full/wq2_rptr[0] (**net_link**)

----------------------------------------

Driver (level 0): sync_r2w/rptr[6] (**net_link**)
   Load (level 0): sync_r2w/wq1_rptr_reg_6_/D (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): sync_r2w/rptr[5] (**net_link**)
   Load (level 0): sync_r2w/wq1_rptr_reg_5_/D (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): sync_r2w/rptr[4] (**net_link**)
   Load (level 0): sync_r2w/wq1_rptr_reg_4_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_r2w/rptr[3] (**net_link**)
   Load (level 0): sync_r2w/wq1_rptr_reg_3_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_r2w/rptr[2] (**net_link**)
   Load (level 0): sync_r2w/wq1_rptr_reg_2_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_r2w/rptr[1] (**net_link**)
   Load (level 0): sync_r2w/wq1_rptr_reg_1_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_r2w/rptr[0] (**net_link**)
   Load (level 0): sync_r2w/wq1_rptr_reg_0_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_r2w/wclk (**net_link**)
   Load (level 0): sync_r2w/wq2_rptr_reg_6_/CLK (DFFARX2_LVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_4_/CLK (DFFASX1_LVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_0_/CLK (DFFASX1_LVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_1_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_6_/CLK (SDFFARX2_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_5_/CLK (SDFFARX2_HVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_5_/CLK (DFFARX1_HVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_1_/CLK (DFFARX1_HVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_3_/CLK (DFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_2_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_2_/CLK (DFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_4_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_r2w/wrst_n (**net_link**)
   Load (level 0): sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_r2w/IN0 (**net_link**)
   Load (level 0): sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX2_LVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_4_/SETB (DFFASX1_LVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_0_/SETB (DFFASX1_LVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)
   Load (level 0): sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_3_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): sync_r2w/wq1_rptr_reg_1_/RSTB (SDFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_6_/RSTB (SDFFARX2_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_5_/RSTB (SDFFARX2_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_4_/RSTB (SDFFARX1_HVT)
   Load (level 0): sync_r2w/wq1_rptr_reg_0_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/rq2_wptr[6] (**net_link**)
   Load (level 0): rptr_empty/rq2_wptr[6] (**net_link**)

----------------------------------------

Driver (level 0): sync_w2r/rq2_wptr[5] (**net_link**)
   Load (level 0): rptr_empty/rq2_wptr[5] (**net_link**)

----------------------------------------

Driver (level 0): sync_w2r/rq2_wptr[4] (**net_link**)
   Load (level 0): rptr_empty/rq2_wptr[4] (**net_link**)

----------------------------------------

Driver (level 0): sync_w2r/rq2_wptr[3] (**net_link**)
   Load (level 0): rptr_empty/rq2_wptr[3] (**net_link**)

----------------------------------------

Driver (level 0): sync_w2r/rq2_wptr[2] (**net_link**)
   Load (level 0): rptr_empty/rq2_wptr[2] (**net_link**)

----------------------------------------

Driver (level 0): sync_w2r/rq2_wptr[1] (**net_link**)
   Load (level 0): rptr_empty/rq2_wptr[1] (**net_link**)

----------------------------------------

Driver (level 0): sync_w2r/rq2_wptr[0] (**net_link**)
   Load (level 0): rptr_empty/rq2_wptr[0] (**net_link**)

----------------------------------------

Driver (level 0): sync_w2r/wptr[6] (**net_link**)
   Load (level 0): sync_w2r/rq1_wptr_reg_6_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/wptr[5] (**net_link**)
   Load (level 0): sync_w2r/rq1_wptr_reg_5_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/wptr[4] (**net_link**)
   Load (level 0): sync_w2r/rq1_wptr_reg_4_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/wptr[3] (**net_link**)
   Load (level 0): sync_w2r/rq1_wptr_reg_3_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/wptr[2] (**net_link**)
   Load (level 0): sync_w2r/rq1_wptr_reg_2_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/wptr[1] (**net_link**)
   Load (level 0): sync_w2r/rq1_wptr_reg_1_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/wptr[0] (**net_link**)
   Load (level 0): sync_w2r/rq1_wptr_reg_0_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/rclk (**net_link**)
   Load (level 0): sync_w2r/rq2_wptr_reg_6_/CLK (DFFARX1_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_5_/CLK (DFFARX1_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_2_/CLK (DFFARX2_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_0_/CLK (DFFARX2_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_4_/CLK (DFFASX1_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_1_/CLK (DFFASX1_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_3_/CLK (DFFASX1_LVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_1_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_2_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_4_/CLK (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_6_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): sync_w2r/rrst_n (**net_link**)
   Load (level 0): sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX2_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX2_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_4_/SETB (DFFASX1_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_1_/SETB (DFFASX1_LVT)
   Load (level 0): sync_w2r/rq2_wptr_reg_3_/SETB (DFFASX1_LVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): fifomem/rdata[7] (**net_link**)
   Load (level 0): io_l_rdata_7_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): fifomem/rdata[6] (**net_link**)
   Load (level 0): io_l_rdata_6_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): fifomem/rdata[5] (**net_link**)
   Load (level 0): io_l_rdata_5_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): fifomem/rdata[4] (**net_link**)
   Load (level 0): io_l_rdata_4_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): fifomem/rdata[3] (**net_link**)
   Load (level 0): io_l_rdata_3_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): fifomem/rdata[2] (**net_link**)
   Load (level 0): io_l_rdata_2_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): fifomem/rdata[1] (**net_link**)
   Load (level 0): io_l_rdata_1_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): fifomem/rdata[0] (**net_link**)
   Load (level 0): io_l_rdata_0_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): fifomem/wdata[7] (**net_link**)
   Driver (level 1): fifomem/U1126/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U463/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U459/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U537/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U511/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U551/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1134/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U503/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U507/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U560/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U558/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U494/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U533/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U515/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U501/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U513/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U1131/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U597/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U595/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U600/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U602/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U606/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U576/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U604/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U580/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U578/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U574/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U591/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U593/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1133/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U528/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U531/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U486/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U526/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U497/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U488/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U492/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U484/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U520/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1127/Y (NBUFFX8_HVT)
           Driver (level 3): fifomem/U1132/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U562/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U582/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U567/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U556/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U584/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U586/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U565/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U588/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U569/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U1130/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U545/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U482/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U522/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U524/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U541/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U451/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U490/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U518/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U455/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U543/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U549/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U1135/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U547/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U476/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U470/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U467/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U473/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U509/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U505/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U539/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U554/A1 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): fifomem/wdata[6] (**net_link**)
   Driver (level 1): fifomem/U1116/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U653/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U640/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U641/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U652/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U622/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U624/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1115/Y (NBUFFX8_HVT)
           Driver (level 3): fifomem/U1121/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U644/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U646/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U635/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U648/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U609/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U645/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U620/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U1119/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U636/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U654/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U663/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U657/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U627/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U647/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U665/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U651/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U664/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U656/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U608/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U666/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U658/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U1122/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U649/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U612/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U638/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U637/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U621/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U617/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U616/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U633/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U634/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U618/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U619/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U1124/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U642/A1 (MUX21X2_LVT)
               Load (level 3): fifomem/U613/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U614/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U615/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U629/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U650/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U662/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U610/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U643/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1123/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U626/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U628/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U611/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U625/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U631/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U660/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U668/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U630/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U632/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1118/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U670/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U669/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U673/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U675/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U672/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U661/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U659/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U667/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U674/A1 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): fifomem/wdata[5] (**net_link**)
   Load (level 0): fifomem/U681/A1 (MUX21X1_LVT)
   Load (level 0): fifomem/U690/A1 (MUX21X1_LVT)
   Load (level 0): fifomem/U702/A1 (MUX21X1_LVT)
   Load (level 0): fifomem/U718/A1 (MUX21X1_LVT)
   Load (level 0): fifomem/U712/A1 (MUX21X1_LVT)
   Load (level 0): fifomem/U711/A1 (MUX21X1_LVT)
   Driver (level 1): fifomem/U1106/Y (NBUFFX8_HVT)
       Driver (level 2): fifomem/U1112/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U677/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U689/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U685/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U704/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U713/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U705/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U715/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U717/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U714/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U678/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1109/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U725/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U733/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U726/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U720/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U734/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U723/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U716/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U735/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U727/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1110/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U696/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U698/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U684/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U719/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U679/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U732/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U682/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U680/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U683/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1114/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U738/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U739/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U731/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U730/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U699/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U728/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U729/A1 (MUX21X1_LVT)
   Driver (level 1): fifomem/U1107/Y (NBUFFX4_HVT)
       Driver (level 2): fifomem/U1111/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U695/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U737/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U701/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U742/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U743/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U694/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U744/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U697/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U736/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U741/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U700/A1 (MUX21X1_LVT)
   Driver (level 1): fifomem/U1108/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U686/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U687/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U722/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U707/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U706/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U710/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U721/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U709/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U693/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U688/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U703/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U691/A1 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): fifomem/wdata[4] (**net_link**)
   Driver (level 1): fifomem/U1092/Y (NBUFFX8_HVT)
       Driver (level 2): fifomem/U1103/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U791/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U778/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U762/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U790/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U763/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U766/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U769/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U764/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1100/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U756/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U772/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U776/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U779/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U771/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U759/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U775/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U755/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U760/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U757/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1093/Y (NBUFFX8_HVT)
           Driver (level 3): fifomem/U1098/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U807/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U799/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U808/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U800/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U797/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U798/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U768/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U1096/Y (NBUFFX4_HVT)
               Load (level 3): fifomem/U812/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U806/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U770/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U811/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U810/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U813/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U805/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U1094/Y (NBUFFX8_HVT)
               Driver (level 4): fifomem/U1104/Y (NBUFFX8_HVT)
                   Load (level 4): fifomem/U773/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U746/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U747/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U794/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U774/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U792/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U795/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U789/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U785/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U765/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U783/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U796/A1 (MUX21X1_LVT)
               Driver (level 4): fifomem/U1101/Y (NBUFFX8_HVT)
                   Load (level 4): fifomem/U752/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U751/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U748/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U788/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U749/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U787/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U780/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U781/A1 (MUX21X1_LVT)
               Driver (level 4): fifomem/U1099/Y (NBUFFX8_HVT)
                   Load (level 4): fifomem/U753/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U802/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U803/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U801/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U767/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U804/A1 (MUX21X1_LVT)
               Driver (level 4): fifomem/U1097/Y (NBUFFX4_HVT)
                   Load (level 4): fifomem/U750/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U754/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U782/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U784/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U786/A1 (MUX21X1_LVT)
                   Load (level 4): fifomem/U758/A1 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): fifomem/wdata[3] (**net_link**)
   Driver (level 1): fifomem/U968/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U825/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U845/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U844/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U841/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U828/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U824/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U826/A1 (MUX21X1_LVT)
   Driver (level 1): fifomem/U984/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U876/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U877/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U868/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U880/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U866/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U874/A1 (MUX21X1_LVT)
   Driver (level 1): fifomem/U952/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U820/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U840/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U856/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U819/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U850/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1069/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U836/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U821/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U822/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U870/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U818/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U869/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U867/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U837/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1016/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U823/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U842/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U851/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U843/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U853/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U827/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U855/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U852/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1021/Y (NBUFFX4_HVT)
           Load (level 2): fifomem/U816/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U854/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U864/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U857/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U858/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U815/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U1000/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U863/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U861/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U834/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U871/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U872/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U873/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U865/A1 (MUX21X1_LVT)
   Driver (level 1): fifomem/U1037/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U847/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U848/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U835/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U829/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U859/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U831/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U860/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U817/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U849/A1 (MUX21X1_LVT)
   Driver (level 1): fifomem/U1053/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U833/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U881/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U875/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U879/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U882/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U839/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U832/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U838/A1 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): fifomem/wdata[2] (**net_link**)
   Driver (level 1): fifomem/U915/Y (NBUFFX8_HVT)
       Load (level 1): fifomem/U893/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U894/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U895/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U914/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U917/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U913/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U897/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U910/A1 (MUX21X1_LVT)
       Load (level 1): fifomem/U909/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U814/Y (NBUFFX8_HVT)
           Driver (level 3): fifomem/U931/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U905/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U938/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U906/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U936/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U907/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U935/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U901/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U830/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U916/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U902/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U904/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U898/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U928/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U929/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U908/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U900/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U878/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U945/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U937/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U946/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U949/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U944/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U948/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U950/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U951/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U943/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U883/Y (NBUFFX4_HVT)
               Load (level 3): fifomem/U891/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U890/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U889/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U886/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U887/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U918/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U925/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U809/Y (NBUFFX8_HVT)
           Driver (level 3): fifomem/U899/Y (NBUFFX4_HVT)
               Load (level 3): fifomem/U911/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U912/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U927/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U921/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U846/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U923/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U932/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U939/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U941/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U940/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U903/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U930/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U942/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U933/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U934/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U862/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U892/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U920/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U884/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U885/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U922/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U924/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U926/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U896/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U888/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U919/A1 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): fifomem/wdata[1] (**net_link**)
   Driver (level 1): fifomem/U639/Y (NBUFFX8_HVT)
       Driver (level 2): fifomem/U740/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U999/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U992/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1001/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U995/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U996/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1002/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U953/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1003/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U676/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U980/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U989/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U981/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U954/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U991/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U961/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U965/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U990/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U777/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U994/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U959/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U958/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U957/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U987/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U988/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U993/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U724/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U960/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1010/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U972/A1 (MUX21X2_LVT)
           Load (level 2): fifomem/U974/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U975/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1009/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1007/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1008/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1011/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U793/Y (NBUFFX4_HVT)
           Load (level 2): fifomem/U963/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U966/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U964/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U978/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U708/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U983/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U967/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U962/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U979/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U982/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U985/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U671/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U1013/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1014/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1006/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1015/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1004/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1012/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1005/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U745/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U971/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U973/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U997/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U969/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U955/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U998/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U956/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U986/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U970/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U761/Y (NBUFFX4_HVT)
               Load (level 3): fifomem/U1018/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1019/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U977/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1017/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1020/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U976/A1 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): fifomem/wdata[0] (**net_link**)
   Driver (level 1): fifomem/U441/Y (NBUFFX8_HVT)
       Driver (level 2): fifomem/U495/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U1058/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1049/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1050/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1023/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1060/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1062/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1022/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1034/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1030/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1059/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U607/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U1026/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1027/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1047/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1024/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1056/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1063/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1057/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U477/Y (NBUFFX8_HVT)
           Load (level 2): fifomem/U1032/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1048/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1052/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1055/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1035/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1031/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1033/A1 (MUX21X1_LVT)
           Load (level 2): fifomem/U1051/A1 (MUX21X1_LVT)
       Driver (level 2): fifomem/U442/Y (NBUFFX8_HVT)
           Driver (level 3): fifomem/U623/Y (NBUFFX4_HVT)
               Load (level 3): fifomem/U1029/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1043/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1064/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1077/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1080/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U529/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U1068/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1070/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1041/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1061/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1065/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1078/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1079/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1071/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1072/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U598/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U1076/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1044/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1084/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1028/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1075/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1025/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1074/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1073/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U570/Y (NBUFFX8_HVT)
               Load (level 3): fifomem/U1040/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1054/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1042/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1036/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1038/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1066/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1067/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1046/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1039/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1045/A1 (MUX21X1_LVT)
           Driver (level 3): fifomem/U563/Y (NBUFFX4_HVT)
               Load (level 3): fifomem/U1082/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1083/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1087/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1088/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1081/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1086/A1 (MUX21X1_LVT)
               Load (level 3): fifomem/U1089/A1 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): fifomem/waddr_5__BAR (**net_link**)
   Load (level 0): fifomem/U571/A1 (NAND2X0_LVT)

----------------------------------------

Driver (level 0): fifomem/waddr_4__BAR (**net_link**)
   Load (level 0): fifomem/U446/A1 (NAND2X2_LVT)

----------------------------------------

Driver (level 0): fifomem/waddr_3_ (**net_link**)
   Load (level 0): fifomem/U478/A2 (NOR2X0_LVT)
   Load (level 0): fifomem/U447/A1 (AND2X1_HVT)

----------------------------------------

Driver (level 0): fifomem/waddr_2__BAR (**net_link**)
   Load (level 0): fifomem/U444/A3 (NAND3X0_LVT)
   Load (level 0): fifomem/U474/A1 (OR2X1_HVT)
   Load (level 0): fifomem/U453/A1 (NAND3X1_HVT)
   Load (level 0): fifomem/U471/A1 (OR2X2_HVT)

----------------------------------------

Driver (level 0): fifomem/waddr_1_ (**net_link**)
   Load (level 0): fifomem/U444/A2 (NAND3X0_LVT)
   Load (level 0): fifomem/U460/A2 (OR2X1_HVT)
   Load (level 0): fifomem/U464/A1 (NAND2X0_LVT)
   Load (level 0): fifomem/U456/A2 (OR2X1_LVT)
   Load (level 0): fifomem/U453/A3 (NAND3X1_HVT)

----------------------------------------

Driver (level 0): fifomem/waddr_0_ (**net_link**)
   Load (level 0): fifomem/U468/A1 (OR2X1_HVT)
   Driver (level 1): fifomem/U452/Y (INVX4_HVT)
       Load (level 1): fifomem/U456/A1 (OR2X1_LVT)
       Load (level 1): fifomem/U465/A1 (OR2X1_HVT)
       Load (level 1): fifomem/U453/A2 (NAND3X1_HVT)
   Load (level 0): fifomem/U444/A1 (NAND3X0_LVT)
   Load (level 0): fifomem/U460/A1 (OR2X1_HVT)

----------------------------------------

Driver (level 0): fifomem/raddr_5__BAR (**net_link**)
   Load (level 0): fifomem/U22/A3 (AND3X1_HVT)
   Load (level 0): fifomem/U30/A4 (AND4X4_HVT)
   Load (level 0): fifomem/U10/A4 (AND4X4_HVT)
   Load (level 0): fifomem/U54/A4 (AND4X4_HVT)
   Load (level 0): fifomem/U46/A2 (AND2X1_HVT)
   Load (level 0): fifomem/U37/A4 (AND4X4_HVT)

----------------------------------------

Driver (level 0): fifomem/raddr_4_ (**net_link**)
   Driver (level 1): fifomem/U9/Y (INVX2_HVT)
       Load (level 1): fifomem/U115/A3 (AND3X1_HVT)
       Load (level 1): fifomem/U123/A4 (AND4X4_HVT)
       Load (level 1): fifomem/U130/A4 (AND4X4_HVT)
       Load (level 1): fifomem/U54/A3 (AND4X4_HVT)
       Load (level 1): fifomem/U108/A3 (AND4X4_HVT)
       Load (level 1): fifomem/U46/A1 (AND2X1_HVT)
   Load (level 0): fifomem/U22/A1 (AND3X1_HVT)
   Load (level 0): fifomem/U30/A3 (AND4X4_HVT)
   Load (level 0): fifomem/U10/A2 (AND4X4_HVT)
   Load (level 0): fifomem/U93/A3 (AND4X4_HVT)
   Load (level 0): fifomem/U78/A2 (AND4X4_HVT)
   Load (level 0): fifomem/U100/A2 (AND4X4_HVT)
   Load (level 0): fifomem/U85/A1 (AND3X1_HVT)
   Load (level 0): fifomem/U37/A2 (AND4X4_HVT)

----------------------------------------

Driver (level 0): fifomem/raddr_3_ (**net_link**)
   Driver (level 1): fifomem/U8/Y (INVX2_HVT)
       Load (level 1): fifomem/U21/A2 (AND2X1_HVT)
       Load (level 1): fifomem/U47/A3 (AND3X1_HVT)
       Load (level 1): fifomem/U10/A3 (AND4X4_HVT)
       Load (level 1): fifomem/U54/A2 (AND4X4_HVT)
       Load (level 1): fifomem/U108/A4 (AND4X4_HVT)
       Load (level 1): fifomem/U78/A4 (AND4X4_HVT)
   Load (level 0): fifomem/U62/A2 (AND3X1_HVT)
   Load (level 0): fifomem/U69/A1 (AND3X1_HVT)
   Load (level 0): fifomem/U30/A1 (AND4X4_HVT)
   Load (level 0): fifomem/U123/A1 (AND4X4_HVT)
   Load (level 0): fifomem/U93/A2 (AND4X4_HVT)
   Load (level 0): fifomem/U130/A1 (AND4X4_HVT)
   Load (level 0): fifomem/U100/A1 (AND4X4_HVT)
   Load (level 0): fifomem/U37/A1 (AND4X4_HVT)

----------------------------------------

Driver (level 0): fifomem/raddr_2__BAR (**net_link**)
   Load (level 0): fifomem/U21/A1 (AND2X1_HVT)
   Driver (level 1): fifomem/U45/Y (INVX2_HVT)
       Load (level 1): fifomem/U47/A1 (AND3X1_HVT)
       Load (level 1): fifomem/U62/A1 (AND3X1_HVT)
       Load (level 1): fifomem/U30/A2 (AND4X4_HVT)
       Load (level 1): fifomem/U123/A2 (AND4X4_HVT)
       Load (level 1): fifomem/U10/A1 (AND4X4_HVT)
       Load (level 1): fifomem/U93/A1 (AND4X4_HVT)
       Load (level 1): fifomem/U108/A1 (AND4X4_HVT)
       Load (level 1): fifomem/U78/A1 (AND4X4_HVT)
   Load (level 0): fifomem/U69/A3 (AND3X1_HVT)
   Load (level 0): fifomem/U130/A3 (AND4X4_HVT)
   Load (level 0): fifomem/U54/A1 (AND4X4_HVT)
   Load (level 0): fifomem/U100/A4 (AND4X4_HVT)
   Load (level 0): fifomem/U37/A3 (AND4X4_HVT)

----------------------------------------

Driver (level 0): fifomem/raddr_1_ (**net_link**)
   Load (level 0): fifomem/U17/A1 (AND2X1_HVT)
   Load (level 0): fifomem/U15/A2 (AND2X1_HVT)
   Load (level 0): fifomem/U12/A2 (NOR2X0_HVT)
   Load (level 0): fifomem/U7/A2 (NOR2X2_HVT)

----------------------------------------

Driver (level 0): fifomem/raddr_0_ (**net_link**)
   Load (level 0): fifomem/U15/A1 (AND2X1_HVT)
   Load (level 0): fifomem/U12/A1 (NOR2X0_HVT)
   Driver (level 1): fifomem/U6/Y (INVX1_HVT)
       Load (level 1): fifomem/U17/A2 (AND2X1_HVT)
       Load (level 1): fifomem/U7/A1 (NOR2X2_HVT)

----------------------------------------

Driver (level 0): fifomem/wclken_BAR (**net_link**)
   Load (level 0): fifomem/U478/A1 (NOR2X0_LVT)

----------------------------------------

Driver (level 0): fifomem/wfull (**net_link**)
   Driver (level 1): fifomem/U20/Y (INVX2_HVT)
       Load (level 1): fifomem/U448/A1 (NAND2X2_LVT)
       Load (level 1): fifomem/U479/A1 (NAND2X2_LVT)

----------------------------------------

Driver (level 0): fifomem/wclk (**net_link**)
   Load (level 0): fifomem/mem_reg_47__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_11__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_53__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_14__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_47__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_25__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_47__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_32__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_33__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_55__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_8__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_23__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_23__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_8__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_55__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_5__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_53__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_55__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_36__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_49__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_55__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_52__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_53__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_49__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_27__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_50__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_50__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_27__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_49__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_49__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_50__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_51__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_25__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_63__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_13__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_8__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_40__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_20__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_60__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_16__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_30__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_30__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_40__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_25__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_14__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_11__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_15__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_12__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_11__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_12__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_14__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_63__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_16__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_58__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_2__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_12__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_28__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_12__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_25__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_2__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_60__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_12__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_20__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_16__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_14__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_27__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_60__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_23__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_58__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_25__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_11__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_60__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_50__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_16__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_51__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_58__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_12__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_49__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_60__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_36__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_49__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_50__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_49__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_51__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_2__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_11__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_51__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_50__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_12__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_27__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_11__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_11__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_51__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_51__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_2__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_2__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_51__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_30__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_30__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_11__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_30__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_30__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_2__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_39__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_30__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_2__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_57__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_39__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_2__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_39__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_39__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_39__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_35__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_39__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_57__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_35__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_57__6_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_35__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_39__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_35__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_35__5_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_35__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_39__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_35__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_57__3_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_57__7_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_57__0_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_57__4_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_35__1_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_57__2_/CLK (SDFFARX2_HVT)
   Load (level 0): fifomem/mem_reg_17__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_17__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_17__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_17__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_17__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_17__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_16__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_16__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_16__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_16__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_55__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_55__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_55__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_55__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_54__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_54__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_54__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_54__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_54__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_54__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_54__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_54__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_53__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_53__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_53__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_53__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_53__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_52__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_52__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_52__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_52__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_52__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_52__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_52__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_38__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_38__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_38__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_38__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_38__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_38__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_38__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_38__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_37__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_37__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_17__6_/CLK (SDFFASX1_HVT)
   Load (level 0): fifomem/mem_reg_19__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_19__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_19__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_19__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_19__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_19__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_19__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_18__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_18__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_18__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_18__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_18__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_18__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_18__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_18__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_51__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_50__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_50__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_34__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_34__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_34__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_34__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_34__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_34__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_34__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_34__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_3__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_3__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_3__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_3__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_3__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_3__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_3__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_3__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_17__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_19__7_/CLK (SDFFASX1_HVT)
   Load (level 0): fifomem/mem_reg_63__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_63__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_63__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_63__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_63__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_63__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_62__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_62__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_62__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_62__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_62__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_62__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_62__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_62__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_61__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_61__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_61__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_61__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_61__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_61__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_61__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_61__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_60__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_60__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_60__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_59__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_59__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_59__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_59__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_59__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_59__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_59__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_59__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_58__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_58__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_58__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_58__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_58__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_56__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_56__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_56__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_56__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_56__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_56__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_56__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_56__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_49__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_48__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_48__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_48__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_48__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_48__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_48__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_48__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_48__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_47__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_47__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_47__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_47__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_47__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_46__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_46__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_46__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_46__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_46__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_46__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_46__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_46__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_45__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_45__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_45__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_45__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_45__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_45__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_45__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_45__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_44__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_44__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_44__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_44__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_44__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_44__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_44__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_44__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_43__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_43__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_43__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_43__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_43__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_43__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_43__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_43__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_42__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_42__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_42__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_42__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_42__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_42__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_42__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_42__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_41__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_41__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_41__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_41__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_41__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_41__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_41__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_41__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_40__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_40__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_40__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_40__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_40__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_40__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_37__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_37__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_37__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_37__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_37__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_37__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_36__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_36__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_36__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_36__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_36__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_36__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_33__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_33__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_33__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_33__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_33__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_33__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_33__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_32__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_32__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_32__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_32__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_32__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_32__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_32__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_31__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_31__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_31__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_31__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_31__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_31__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_31__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_31__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_30__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_29__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_29__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_29__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_29__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_29__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_29__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_29__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_29__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_28__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_28__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_28__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_28__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_28__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_28__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_28__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_27__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_27__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_27__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_27__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_26__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_26__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_26__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_26__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_26__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_26__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_26__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_26__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_25__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_25__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_25__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_24__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_24__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_24__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_24__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_24__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_24__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_24__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_24__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_23__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_23__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_23__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_23__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_23__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_22__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_22__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_22__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_22__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_22__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_22__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_22__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_22__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_21__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_21__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_21__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_21__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_21__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_21__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_21__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_21__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_20__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_20__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_20__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_20__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_20__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_20__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_15__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_15__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_15__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_15__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_15__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_15__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_15__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_14__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_14__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_14__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_14__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_13__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_13__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_13__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_13__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_13__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_13__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_13__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_12__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_10__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_10__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_10__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_10__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_10__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_10__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_10__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_10__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_9__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_9__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_9__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_9__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_9__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_9__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_9__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_9__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_8__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_8__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_8__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_8__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_8__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_7__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_7__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_7__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_7__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_7__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_7__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_7__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_7__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_6__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_6__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_6__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_6__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_6__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_6__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_6__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_6__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_5__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_5__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_5__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_5__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_5__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_5__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_5__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_4__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_4__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_4__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_4__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_4__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_4__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_4__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_4__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_1__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_1__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_1__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_1__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_1__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_1__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_1__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_1__7_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_0__0_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_0__1_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_0__2_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_0__3_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_0__4_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_0__5_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_0__6_/CLK (SDFFARX1_HVT)
   Load (level 0): fifomem/mem_reg_0__7_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): fifomem/IN0 (**net_link**)
   Load (level 0): fifomem/U123/A3 (AND4X4_HVT)
   Load (level 0): fifomem/U108/A2 (AND4X4_HVT)
   Load (level 0): fifomem/U115/A1 (AND3X1_HVT)
   Load (level 0): fifomem/U130/A2 (AND4X4_HVT)
   Load (level 0): fifomem/U93/A4 (AND4X4_HVT)
   Load (level 0): fifomem/U78/A3 (AND4X4_HVT)
   Load (level 0): fifomem/U100/A3 (AND4X4_HVT)
   Load (level 0): fifomem/U85/A2 (AND3X1_HVT)

----------------------------------------

Driver (level 0): fifomem/IN1 (**net_link**)
   Load (level 0): fifomem/U498/A2 (NAND2X2_LVT)
   Load (level 0): fifomem/U534/A1 (OR2X2_LVT)
   Load (level 0): fifomem/U571/A2 (NAND2X0_LVT)

----------------------------------------

Driver (level 0): fifomem/IN2 (**net_link**)
   Load (level 0): fifomem/U498/A1 (NAND2X2_LVT)
   Load (level 0): fifomem/U446/A2 (NAND2X2_LVT)
   Load (level 0): fifomem/U534/A2 (OR2X2_LVT)

----------------------------------------

Driver (level 0): fifomem/IN3 (**net_link**)
   Load (level 0): fifomem/U464/A2 (NAND2X0_LVT)
   Load (level 0): fifomem/U461/A1 (OR2X2_HVT)
   Load (level 0): fifomem/U457/A1 (OR2X2_HVT)

----------------------------------------

Driver (level 0): fifomem/IN4 (**net_link**)
   Load (level 0): fifomem/U447/A2 (AND2X1_HVT)

----------------------------------------

Driver (level 0): rptr_empty/rempty_BAR (**net_link**)
   Driver (level 1): U15/Y (INVX0_LVT)
       Load (level 1): io_t_rempty/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): rptr_empty/raddr_5_ (**net_link**)
   Load (level 0): fifomem/IN0 (**net_link**)
   Driver (level 1): U26/Y (INVX8_HVT)
       Load (level 1): rptr_empty/IN0 (**net_link**)
       Load (level 1): fifomem/raddr_5__BAR (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/raddr_4_ (**net_link**)
   Load (level 0): fifomem/raddr_4_ (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/raddr_3_ (**net_link**)
   Load (level 0): fifomem/raddr_3_ (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/raddr_2__BAR (**net_link**)
   Load (level 0): fifomem/raddr_2__BAR (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/raddr_1_ (**net_link**)
   Load (level 0): fifomem/raddr_1_ (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/raddr_0_ (**net_link**)
   Load (level 0): fifomem/raddr_0_ (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rptr[6] (**net_link**)
   Load (level 0): sync_r2w/rptr[6] (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rptr[5] (**net_link**)
   Load (level 0): sync_r2w/rptr[5] (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rptr[4] (**net_link**)
   Load (level 0): sync_r2w/rptr[4] (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rptr[3] (**net_link**)
   Load (level 0): sync_r2w/rptr[3] (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rptr[2] (**net_link**)
   Load (level 0): sync_r2w/rptr[2] (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rptr[1] (**net_link**)
   Load (level 0): sync_r2w/rptr[1] (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rptr[0] (**net_link**)
   Load (level 0): sync_r2w/rptr[0] (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rq2_wptr[6] (**net_link**)
   Load (level 0): rptr_empty/U81/A1 (XNOR3X1_LVT)

----------------------------------------

Driver (level 0): rptr_empty/rq2_wptr[5] (**net_link**)
   Load (level 0): rptr_empty/U68/A1 (XOR2X1_LVT)

----------------------------------------

Driver (level 0): rptr_empty/rq2_wptr[4] (**net_link**)
   Load (level 0): rptr_empty/U93/A1 (XOR3X1_LVT)

----------------------------------------

Driver (level 0): rptr_empty/rq2_wptr[3] (**net_link**)
   Load (level 0): rptr_empty/U84/A1 (XOR2X2_LVT)
   Load (level 0): rptr_empty/U55/A2 (XNOR2X1_LVT)

----------------------------------------

Driver (level 0): rptr_empty/rq2_wptr[2] (**net_link**)
   Load (level 0): rptr_empty/U46/A1 (OAI22X1_HVT)
   Driver (level 1): rptr_empty/U24/Y (IBUFFX4_HVT)
       Load (level 1): rptr_empty/U58/A2 (OR2X1_HVT)
   Load (level 0): rptr_empty/U75/A3 (NOR4X0_LVT)

----------------------------------------

Driver (level 0): rptr_empty/rq2_wptr[1] (**net_link**)
   Load (level 0): rptr_empty/U83/A2 (XOR2X1_LVT)

----------------------------------------

Driver (level 0): rptr_empty/rq2_wptr[0] (**net_link**)
   Load (level 0): rptr_empty/U78/A1 (XOR2X2_LVT)
   Load (level 0): rptr_empty/U80/A2 (XNOR2X1_LVT)

----------------------------------------

Driver (level 0): rptr_empty/rinc (**net_link**)
   Driver (level 1): rptr_empty/U10/Y (INVX16_HVT)
       Load (level 1): rptr_empty/U23/A1 (OR2X2_LVT)
       Load (level 1): rptr_empty/U39/A1 (OR3X1_LVT)
       Load (level 1): rptr_empty/U11/A1 (OR2X1_HVT)
       Load (level 1): rptr_empty/U69/A1 (OR2X1_LVT)

----------------------------------------

Driver (level 0): rptr_empty/rclk (**net_link**)
   Load (level 0): rptr_empty/rbin_reg_0_/CLK (SDFFARX1_LVT)
   Load (level 0): rptr_empty/rbin_reg_1_/CLK (SDFFARX1_LVT)
   Load (level 0): rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)
   Load (level 0): rptr_empty/rbin_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rbin_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rbin_reg_2_/CLK (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rbin_reg_4_/CLK (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rptr_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): rptr_empty/rbin_reg_3_/CLK (SDFFARX2_HVT)
   Load (level 0): rptr_empty/rptr_reg_3_/CLK (SDFFARX2_HVT)
   Load (level 0): rptr_empty/rptr_reg_4_/CLK (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rptr_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rptr_reg_2_/CLK (SDFFASX1_HVT)
   Load (level 0): rptr_empty/rptr_reg_0_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): rptr_empty/rrst_n (**net_link**)
   Load (level 0): rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rptr_reg_2_/SETB (SDFFASX1_HVT)

----------------------------------------

Driver (level 0): rptr_empty/IN0 (**net_link**)
   Load (level 0): rptr_empty/U61/A1 (OR2X2_LVT)
   Load (level 0): rptr_empty/U38/A2 (XNOR2X1_LVT)
   Load (level 0): rptr_empty/U101/A2 (MUX21X1_LVT)

----------------------------------------

Driver (level 0): rptr_empty/IN1 (**net_link**)
   Load (level 0): rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_LVT)
   Load (level 0): rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_LVT)
   Load (level 0): rptr_empty/rempty_reg/SETB (SDFFASX1_LVT)
   Load (level 0): rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rptr_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): rptr_empty/rbin_reg_3_/RSTB (SDFFARX2_HVT)
   Load (level 0): rptr_empty/rptr_reg_3_/RSTB (SDFFARX2_HVT)
   Load (level 0): rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)
   Load (level 0): rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wptr_full/wfull (**net_link**)
   Load (level 0): fifomem/wfull (**net_link**)
   Load (level 0): wptr_full/IN1 (**net_link**)
   Load (level 0): io_t_wfull/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): wptr_full/waddr[5] (**net_link**)
   Load (level 0): fifomem/IN2 (**net_link**)
   Driver (level 1): U13/Y (INVX0_LVT)
       Load (level 1): wptr_full/IN2 (**net_link**)
       Load (level 1): fifomem/waddr_5__BAR (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/waddr[4] (**net_link**)
   Load (level 0): fifomem/IN1 (**net_link**)
   Driver (level 1): U25/Y (INVX4_HVT)
       Load (level 1): wptr_full/IN0 (**net_link**)
       Load (level 1): fifomem/waddr_4__BAR (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/waddr[3] (**net_link**)
   Load (level 0): fifomem/waddr_3_ (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/waddr[2] (**net_link**)
   Load (level 0): fifomem/IN3 (**net_link**)
   Driver (level 1): U18/Y (IBUFFX4_HVT)
       Load (level 1): wptr_full/IN3 (**net_link**)
       Load (level 1): fifomem/waddr_2__BAR (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/waddr[1] (**net_link**)
   Load (level 0): fifomem/waddr_1_ (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/waddr[0] (**net_link**)
   Load (level 0): fifomem/waddr_0_ (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/wptr[6] (**net_link**)
   Load (level 0): sync_w2r/wptr[6] (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/wptr[5] (**net_link**)
   Load (level 0): sync_w2r/wptr[5] (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/wptr[4] (**net_link**)
   Load (level 0): sync_w2r/wptr[4] (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/wptr[3] (**net_link**)
   Load (level 0): sync_w2r/wptr[3] (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/wptr[2] (**net_link**)
   Load (level 0): sync_w2r/wptr[2] (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/wptr[1] (**net_link**)
   Load (level 0): sync_w2r/wptr[1] (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/wptr[0] (**net_link**)
   Load (level 0): sync_w2r/wptr[0] (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/wq2_rptr[6] (**net_link**)
   Load (level 0): wptr_full/U99/A1 (XOR3X1_LVT)

----------------------------------------

Driver (level 0): wptr_full/wq2_rptr[5] (**net_link**)
   Load (level 0): wptr_full/U80/A1 (XOR2X1_LVT)

----------------------------------------

Driver (level 0): wptr_full/wq2_rptr[4] (**net_link**)
   Driver (level 1): wptr_full/U6/Y (INVX1_HVT)
       Load (level 1): wptr_full/U67/A2 (NAND2X1_HVT)
       Load (level 1): wptr_full/U109/A3 (AOI21X1_HVT)
   Load (level 0): wptr_full/U85/A1 (OR2X1_HVT)

----------------------------------------

Driver (level 0): wptr_full/wq2_rptr[3] (**net_link**)
   Load (level 0): wptr_full/U91/A2 (XNOR2X1_LVT)

----------------------------------------

Driver (level 0): wptr_full/wq2_rptr[2] (**net_link**)
   Load (level 0): wptr_full/U77/A2 (XOR2X1_LVT)

----------------------------------------

Driver (level 0): wptr_full/wq2_rptr[1] (**net_link**)
   Load (level 0): wptr_full/U74/A2 (XOR2X1_LVT)

----------------------------------------

Driver (level 0): wptr_full/wq2_rptr[0] (**net_link**)
   Load (level 0): wptr_full/U76/A2 (XOR2X1_LVT)

----------------------------------------

Driver (level 0): wptr_full/winc_BAR (**net_link**)
   Load (level 0): wptr_full/U4/A1 (OR2X4_LVT)
   Load (level 0): wptr_full/U25/A1 (OR2X1_HVT)
   Load (level 0): wptr_full/U82/A1 (OR3X1_LVT)
   Load (level 0): wptr_full/U13/A1 (OR2X1_HVT)

----------------------------------------

Driver (level 0): wptr_full/wclk (**net_link**)
   Load (level 0): wptr_full/wbin_reg_3_/CLK (SDFFARX1_LVT)
   Load (level 0): wptr_full/wbin_reg_1_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wbin_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wbin_reg_2_/CLK (SDFFARX2_HVT)
   Load (level 0): wptr_full/wbin_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wbin_reg_4_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wfull_reg/CLK (SDFFARX2_HVT)
   Load (level 0): wptr_full/wbin_reg_6_/CLK (SDFFASX1_HVT)
   Load (level 0): wptr_full/wptr_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_4_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_1_/CLK (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wptr_full/wrst_n (**net_link**)
   Load (level 0): wptr_full/wbin_reg_3_/RSTB (SDFFARX1_LVT)
   Load (level 0): wptr_full/wbin_reg_1_/RSTB (SDFFARX1_HVT)
   Load (level 0): wptr_full/wbin_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wptr_full/wbin_reg_2_/RSTB (SDFFARX2_HVT)
   Load (level 0): wptr_full/wbin_reg_4_/RSTB (SDFFARX1_HVT)
   Load (level 0): wptr_full/wfull_reg/RSTB (SDFFARX2_HVT)
   Load (level 0): wptr_full/wptr_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_1_/RSTB (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wptr_full/IN0 (**net_link**)
   Load (level 0): wptr_full/U90/A2 (AO22X1_LVT)
   Load (level 0): wptr_full/U68/A2 (AOI22X1_HVT)

----------------------------------------

Driver (level 0): wptr_full/IN1 (**net_link**)
   Load (level 0): wptr_full/U4/A2 (OR2X4_LVT)
   Load (level 0): wptr_full/U25/A2 (OR2X1_HVT)
   Load (level 0): wptr_full/U82/A3 (OR3X1_LVT)
   Load (level 0): wptr_full/U13/A2 (OR2X1_HVT)

----------------------------------------

Driver (level 0): wptr_full/IN2 (**net_link**)
   Load (level 0): wptr_full/U63/A3 (OA21X1_LVT)
   Load (level 0): wptr_full/U46/A1 (OR2X2_HVT)
   Load (level 0): wptr_full/U101/A2 (AND2X1_HVT)
   Load (level 0): wptr_full/U109/A1 (AOI21X1_HVT)

----------------------------------------

Driver (level 0): wptr_full/IN3 (**net_link**)
   Load (level 0): wptr_full/U57/A3 (OR3X1_LVT)
   Load (level 0): wptr_full/U16/A1 (OR3X1_LVT)
   Load (level 0): wptr_full/U89/A3 (OR3X1_HVT)
   Load (level 0): wptr_full/U10/A2 (OR2X1_HVT)

----------------------------------------

Driver (level 0): wptr_full/IN4 (**net_link**)
   Load (level 0): wptr_full/wbin_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wptr_full/wbin_reg_6_/SETB (SDFFASX1_HVT)
   Load (level 0): wptr_full/wptr_reg_4_/RSTB (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wptr_full/wptr_reg_3_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): fifomem/rdata[7] (**net_link**)
   Load (level 0): io_l_rdata_7_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_l_rdata_7_/PADIO (D8I1025_NS)
   Port (level 0): rdata[7] (**out_port**)

----------------------------------------

Driver (level 0): fifomem/rdata[6] (**net_link**)
   Load (level 0): io_l_rdata_6_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_l_rdata_6_/PADIO (D8I1025_NS)
   Port (level 0): rdata[6] (**out_port**)

----------------------------------------

Driver (level 0): fifomem/rdata[5] (**net_link**)
   Load (level 0): io_l_rdata_5_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_l_rdata_5_/PADIO (D8I1025_NS)
   Port (level 0): rdata[5] (**out_port**)

----------------------------------------

Driver (level 0): fifomem/rdata[4] (**net_link**)
   Load (level 0): io_l_rdata_4_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_l_rdata_4_/PADIO (D8I1025_NS)
   Port (level 0): rdata[4] (**out_port**)

----------------------------------------

Driver (level 0): fifomem/rdata[3] (**net_link**)
   Load (level 0): io_l_rdata_3_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_l_rdata_3_/PADIO (D8I1025_NS)
   Port (level 0): rdata[3] (**out_port**)

----------------------------------------

Driver (level 0): fifomem/rdata[2] (**net_link**)
   Load (level 0): io_l_rdata_2_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_l_rdata_2_/PADIO (D8I1025_NS)
   Port (level 0): rdata[2] (**out_port**)

----------------------------------------

Driver (level 0): fifomem/rdata[1] (**net_link**)
   Load (level 0): io_l_rdata_1_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_l_rdata_1_/PADIO (D8I1025_NS)
   Port (level 0): rdata[1] (**out_port**)

----------------------------------------

Driver (level 0): fifomem/rdata[0] (**net_link**)
   Load (level 0): io_l_rdata_0_/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_l_rdata_0_/PADIO (D8I1025_NS)
   Port (level 0): rdata[0] (**out_port**)

----------------------------------------

Driver (level 0): wdata_in[7] (**in_port**)
   Load (level 0): io_r_wdata_in_7_/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_r_wdata_in_7_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_7_/D (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): wdata_in[6] (**in_port**)
   Load (level 0): io_r_wdata_in_6_/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_r_wdata_in_6_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_6_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_in[5] (**in_port**)
   Load (level 0): io_r_wdata_in_5_/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_r_wdata_in_5_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_5_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_in[4] (**in_port**)
   Load (level 0): io_r_wdata_in_4_/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_r_wdata_in_4_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_4_/D (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): wdata_in[3] (**in_port**)
   Load (level 0): io_r_wdata_in_3_/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_r_wdata_in_3_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_in[2] (**in_port**)
   Load (level 0): io_r_wdata_in_2_/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_r_wdata_in_2_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_2_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_in[1] (**in_port**)
   Load (level 0): io_r_wdata_in_1_/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_r_wdata_in_1_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_1_/D (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): wdata_in[0] (**in_port**)
   Load (level 0): io_r_wdata_in_0_/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_r_wdata_in_0_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_0_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U15/Y (INVX0_LVT)
   Load (level 0): io_t_rempty/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_t_rempty/PADIO (D8I1025_NS)
   Port (level 0): rempty (**out_port**)

----------------------------------------

Driver (level 0): wptr_full/wfull (**net_link**)
   Load (level 0): fifomem/wfull (**net_link**)
   Load (level 0): wptr_full/IN1 (**net_link**)
   Load (level 0): io_t_wfull/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_t_wfull/PADIO (D8I1025_NS)
   Port (level 0): wfull (**out_port**)

----------------------------------------

Driver (level 0): rrst_n (**in_port**)
   Load (level 0): io_b_rrst_n/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_b_rrst_n/DOUT (I1025_NS)
   Load (level 0): sync_w2r/rrst_n (**net_link**)
   Load (level 0): rptr_empty/rrst_n (**net_link**)
   Load (level 0): rptr_empty/IN1 (**net_link**)

----------------------------------------

Driver (level 0): rclk (**in_port**)
   Load (level 0): io_b_rclk/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_b_rclk/DOUT (I1025_NS)
   Load (level 0): rptr_empty/rclk (**net_link**)
   Load (level 0): sync_w2r/rclk (**net_link**)

----------------------------------------

Driver (level 0): rinc (**in_port**)
   Load (level 0): io_b_rinc/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_b_rinc/DOUT (I1025_NS)
   Load (level 0): rptr_empty/rinc (**net_link**)

----------------------------------------

Driver (level 0): wrst_n (**in_port**)
   Load (level 0): io_b_wrst_n/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wclk2x (**in_port**)
   Load (level 0): io_b_wclk2x/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wclk (**in_port**)
   Load (level 0): io_b_wclk/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_b_wclk/DOUT (I1025_NS)
   Load (level 0): wptr_full/wclk (**net_link**)
   Load (level 0): fifomem/wclk (**net_link**)
   Load (level 0): sync_r2w/wclk (**net_link**)

----------------------------------------

Driver (level 0): winc (**in_port**)
   Load (level 0): io_b_winc/PADIO (I1025_NS)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_b_winc/DOUT (I1025_NS)
   Load (level 0): fifomem/IN4 (**net_link**)
   Driver (level 1): U12/Y (INVX4_HVT)
       Load (level 1): wptr_full/winc_BAR (**net_link**)
       Load (level 1): fifomem/wclken_BAR (**net_link**)

----------------------------------------

Driver (level 0): io_r_wdata_in_2_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_2_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U5/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_2_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_2_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U5/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_2_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_2_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_reg_2_/Q (SDFFARX1_HVT)
   Load (level 0): fifomem/wdata[2] (**net_link**)

----------------------------------------

Driver (level 0): wdata_reg_2_/QN (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U3/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_0_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U4/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_1_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U5/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_2_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_2_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U6/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_3_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_3_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U7/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_4_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U8/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_5_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U9/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_6_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U10/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_7_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_7_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U11/**logic_1** (**logic_1**)
   Load (level 0): io_b_winc/R_EN (I1025_NS)
   Load (level 0): io_b_wclk/R_EN (I1025_NS)
   Load (level 0): io_b_wclk2x/R_EN (I1025_NS)
   Load (level 0): io_b_wrst_n/R_EN (I1025_NS)
   Load (level 0): io_b_rinc/R_EN (I1025_NS)
   Load (level 0): io_b_rclk/R_EN (I1025_NS)
   Load (level 0): io_b_rrst_n/R_EN (I1025_NS)
   Load (level 0): io_t_wfull/EN (D8I1025_NS)
   Load (level 0): io_t_rempty/EN (D8I1025_NS)
   Load (level 0): io_r_wdata_in_0_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_1_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_2_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_3_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_4_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_5_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_6_/R_EN (I1025_NS)
   Load (level 0): io_r_wdata_in_7_/R_EN (I1025_NS)
   Load (level 0): io_l_rdata_0_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_1_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_2_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_3_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_4_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_5_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_6_/EN (D8I1025_NS)
   Load (level 0): io_l_rdata_7_/EN (D8I1025_NS)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U14/Y (NBUFFX4_HVT)
   Load (level 0): wptr_full/IN4 (**net_link**)
   Load (level 0): sync_r2w/IN0 (**net_link**)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U16/Y (NBUFFX8_HVT)
   Load (level 0): sync_r2w/wrst_n (**net_link**)
   Load (level 0): wptr_full/wrst_n (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/waddr[2] (**net_link**)
   Load (level 0): fifomem/IN3 (**net_link**)
   Driver (level 1): U18/Y (IBUFFX4_HVT)
       Load (level 1): wptr_full/IN3 (**net_link**)
       Load (level 1): fifomem/waddr_2__BAR (**net_link**)

----------------------------------------

Driver (level 0): U18/Y (IBUFFX4_HVT)
   Load (level 0): wptr_full/IN3 (**net_link**)
   Load (level 0): fifomem/waddr_2__BAR (**net_link**)

----------------------------------------

Driver (level 0): io_b_winc/DOUT (I1025_NS)
   Load (level 0): fifomem/IN4 (**net_link**)
   Driver (level 1): U12/Y (INVX4_HVT)
       Load (level 1): wptr_full/winc_BAR (**net_link**)
       Load (level 1): fifomem/wclken_BAR (**net_link**)

----------------------------------------

Driver (level 0): U12/Y (INVX4_HVT)
   Load (level 0): wptr_full/winc_BAR (**net_link**)
   Load (level 0): fifomem/wclken_BAR (**net_link**)

----------------------------------------

Driver (level 0): io_r_wdata_in_1_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_1_/D (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U4/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_1_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U4/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_1_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_reg_1_/Q (SDFFARX2_HVT)
   Load (level 0): fifomem/wdata[1] (**net_link**)

----------------------------------------

Driver (level 0): wdata_reg_1_/QN (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): io_r_wdata_in_4_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_4_/D (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U7/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_4_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U7/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_4_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_reg_4_/Q (SDFFARX2_HVT)
   Load (level 0): fifomem/wdata[4] (**net_link**)

----------------------------------------

Driver (level 0): wdata_reg_4_/QN (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): io_r_wdata_in_7_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_7_/D (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U10/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_7_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_7_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): U10/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_7_/SE (SDFFARX2_HVT)
   Load (level 0): wdata_reg_7_/SI (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_reg_7_/Q (SDFFARX2_HVT)
   Load (level 0): fifomem/wdata[7] (**net_link**)

----------------------------------------

Driver (level 0): wdata_reg_7_/QN (SDFFARX2_HVT)

----------------------------------------

Driver (level 0): rptr_empty/raddr_5_ (**net_link**)
   Load (level 0): fifomem/IN0 (**net_link**)
   Driver (level 1): U26/Y (INVX8_HVT)
       Load (level 1): rptr_empty/IN0 (**net_link**)
       Load (level 1): fifomem/raddr_5__BAR (**net_link**)

----------------------------------------

Driver (level 0): U26/Y (INVX8_HVT)
   Load (level 0): rptr_empty/IN0 (**net_link**)
   Load (level 0): fifomem/raddr_5__BAR (**net_link**)

----------------------------------------

Driver (level 0): io_r_wdata_in_0_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_0_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U3/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_0_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U3/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_0_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_reg_0_/Q (SDFFARX1_HVT)
   Load (level 0): fifomem/wdata[0] (**net_link**)

----------------------------------------

Driver (level 0): wdata_reg_0_/QN (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_r_wdata_in_5_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_5_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U8/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_5_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U8/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_5_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_reg_5_/Q (SDFFARX1_HVT)
   Load (level 0): fifomem/wdata[5] (**net_link**)

----------------------------------------

Driver (level 0): wdata_reg_5_/QN (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_r_wdata_in_6_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_6_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U9/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_6_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U9/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_6_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_reg_6_/Q (SDFFARX1_HVT)
   Load (level 0): fifomem/wdata[6] (**net_link**)

----------------------------------------

Driver (level 0): wdata_reg_6_/QN (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_r_wdata_in_3_/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/D (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U6/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_3_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_3_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): U6/**logic_0** (**logic_0**)
   Load (level 0): wdata_reg_3_/SE (SDFFARX1_HVT)
   Load (level 0): wdata_reg_3_/SI (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wclk2x/DOUT (I1025_NS)
   Load (level 0): wdata_reg_3_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/CLK (SDFFARX1_HVT)
   Load (level 0): wdata_reg_7_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/CLK (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/CLK (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): io_b_wrst_n/DOUT (I1025_NS)
   Load (level 0): sync_r2w/IN1 (**net_link**)
   Load (level 0): wdata_reg_3_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_0_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_5_/RSTB (SDFFARX1_HVT)
   Load (level 0): wdata_reg_6_/RSTB (SDFFARX1_HVT)
   Driver (level 1): U14/Y (NBUFFX4_HVT)
       Load (level 1): wptr_full/IN4 (**net_link**)
       Load (level 1): sync_r2w/IN0 (**net_link**)
   Driver (level 1): U16/Y (NBUFFX8_HVT)
       Load (level 1): sync_r2w/wrst_n (**net_link**)
       Load (level 1): wptr_full/wrst_n (**net_link**)
   Load (level 0): wdata_reg_7_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_4_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_1_/RSTB (SDFFARX2_HVT)
   Load (level 0): wdata_reg_2_/RSTB (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wdata_reg_3_/Q (SDFFARX1_HVT)
   Load (level 0): fifomem/wdata[3] (**net_link**)

----------------------------------------

Driver (level 0): wdata_reg_3_/QN (SDFFARX1_HVT)

----------------------------------------

Driver (level 0): wptr_full/waddr[4] (**net_link**)
   Load (level 0): fifomem/IN1 (**net_link**)
   Driver (level 1): U25/Y (INVX4_HVT)
       Load (level 1): wptr_full/IN0 (**net_link**)
       Load (level 1): fifomem/waddr_4__BAR (**net_link**)

----------------------------------------

Driver (level 0): U25/Y (INVX4_HVT)
   Load (level 0): wptr_full/IN0 (**net_link**)
   Load (level 0): fifomem/waddr_4__BAR (**net_link**)

----------------------------------------

Driver (level 0): wptr_full/waddr[5] (**net_link**)
   Load (level 0): fifomem/IN2 (**net_link**)
   Driver (level 1): U13/Y (INVX0_LVT)
       Load (level 1): wptr_full/IN2 (**net_link**)
       Load (level 1): fifomem/waddr_5__BAR (**net_link**)

----------------------------------------

Driver (level 0): U13/Y (INVX0_LVT)
   Load (level 0): wptr_full/IN2 (**net_link**)
   Load (level 0): fifomem/waddr_5__BAR (**net_link**)

----------------------------------------

Driver (level 0): rptr_empty/rempty_BAR (**net_link**)
   Driver (level 1): U15/Y (INVX0_LVT)
       Load (level 1): io_t_rempty/DIN (D8I1025_NS)

----------------------------------------

Driver (level 0): U15/Y (INVX0_LVT)
   Load (level 0): io_t_rempty/DIN (D8I1025_NS)

----------------------------------------

1
dc_shell-topo> 