#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000023fa72fd840 .scope module, "tb_verify_cim_bank" "tb_verify_cim_bank" 2 3;
 .timescale -9 -12;
v0000023fa7351a80_0 .var "D", 23 0;
v0000023fa7352ca0_0 .var "WA", 7 0;
v0000023fa73514e0_0 .var/i "errors", 31 0;
v0000023fa73520c0_0 .var/i "i", 31 0;
v0000023fa7351760_0 .net "wb_a", 95 0, L_0000023fa72ddae0;  1 drivers
v0000023fa7352340_0 .net "wb_b", 95 0, L_0000023fa72dd8b0;  1 drivers
S_0000023fa72fcd50 .scope task, "check_output" "check_output" 2 25, 2 25 0, S_0000023fa72fd840;
 .timescale -9 -12;
v0000023fa72dc990_0 .var "expected_wb_a", 95 0;
v0000023fa72dd2f0_0 .var "expected_wb_b", 95 0;
TD_tb_verify_cim_bank.check_output ;
    %delay 1000, 0;
    %load/vec4 v0000023fa7351760_0;
    %load/vec4 v0000023fa72dc990_0;
    %cmp/ne;
    %jmp/1 T_0.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0000023fa7352340_0;
    %load/vec4 v0000023fa72dd2f0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_0.2;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 31 "$display", "ERROR @ Time=%0t: WA=%h", $time, v0000023fa7352ca0_0 {0 0 0};
    %vpi_call 2 32 "$display", "  wb_a = %h (expected %h)", v0000023fa7351760_0, v0000023fa72dc990_0 {0 0 0};
    %vpi_call 2 33 "$display", "  wb_b = %h (expected %h)", v0000023fa7352340_0, v0000023fa72dd2f0_0 {0 0 0};
    %load/vec4 v0000023fa73514e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fa73514e0_0, 0, 32;
T_0.0 ;
    %end;
S_0000023fa72fd6b0 .scope module, "uut" "cim_bank" 2 14, 3 1 0, S_0000023fa72fd840;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "D";
    .port_info 1 /INPUT 8 "WA";
    .port_info 2 /OUTPUT 96 "wb_a";
    .port_info 3 /OUTPUT 96 "wb_b";
L_0000023fa72ddae0 .functor NOT 96, L_0000023fa7352b60, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000023fa72dd8b0 .functor NOT 96, L_0000023fa7351f80, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000023fa72dcd50_0 .net "D", 23 0, v0000023fa7351a80_0;  1 drivers
v0000023fa72dd570_0 .net "WA", 7 0, v0000023fa7352ca0_0;  1 drivers
v0000023fa72dd110_0 .net *"_ivl_11", 11 0, L_0000023fa7352700;  1 drivers
v0000023fa72dc710_0 .net *"_ivl_14", 11 0, L_0000023fa73513a0;  1 drivers
v0000023fa72dcad0_0 .net *"_ivl_17", 11 0, L_0000023fa7352840;  1 drivers
v0000023fa72dd070_0 .net *"_ivl_2", 11 0, L_0000023fa7352d40;  1 drivers
v0000023fa72dc670_0 .net *"_ivl_20", 11 0, L_0000023fa7352a20;  1 drivers
v0000023fa72dce90_0 .net *"_ivl_23", 11 0, L_0000023fa7351800;  1 drivers
v0000023fa72dc7b0_0 .net *"_ivl_24", 95 0, L_0000023fa7352b60;  1 drivers
v0000023fa72dc850_0 .net *"_ivl_30", 11 0, L_0000023fa7352de0;  1 drivers
v0000023fa72dcb70_0 .net *"_ivl_33", 11 0, L_0000023fa73523e0;  1 drivers
v0000023fa72dcc10_0 .net *"_ivl_36", 11 0, L_0000023fa7351e40;  1 drivers
v0000023fa72dd1b0_0 .net *"_ivl_39", 11 0, L_0000023fa7352e80;  1 drivers
v0000023fa72dd390_0 .net *"_ivl_42", 11 0, L_0000023fa7351940;  1 drivers
v0000023fa72dcdf0_0 .net *"_ivl_45", 11 0, L_0000023fa7352480;  1 drivers
v0000023fa72dd250_0 .net *"_ivl_48", 11 0, L_0000023fa7351d00;  1 drivers
v0000023fa72dd4d0_0 .net *"_ivl_5", 11 0, L_0000023fa7351300;  1 drivers
v0000023fa72dcf30_0 .net *"_ivl_51", 11 0, L_0000023fa7352ac0;  1 drivers
v0000023fa72dd430_0 .net *"_ivl_52", 95 0, L_0000023fa7351f80;  1 drivers
v0000023fa72dcfd0_0 .net *"_ivl_8", 11 0, L_0000023fa73527a0;  1 drivers
v0000023fa7351c60_0 .var/i "i", 31 0;
v0000023fa7352200 .array "mem", 0 7, 23 0;
v0000023fa7352c00_0 .net "wb_a", 95 0, L_0000023fa72ddae0;  alias, 1 drivers
v0000023fa7352660_0 .net "wb_b", 95 0, L_0000023fa72dd8b0;  alias, 1 drivers
E_0000023fa72f90e0 .event anyedge, v0000023fa72dd570_0, v0000023fa72dcd50_0;
v0000023fa7352200_7 .array/port v0000023fa7352200, 7;
L_0000023fa7352d40 .part v0000023fa7352200_7, 0, 12;
v0000023fa7352200_6 .array/port v0000023fa7352200, 6;
L_0000023fa7351300 .part v0000023fa7352200_6, 0, 12;
v0000023fa7352200_5 .array/port v0000023fa7352200, 5;
L_0000023fa73527a0 .part v0000023fa7352200_5, 0, 12;
v0000023fa7352200_4 .array/port v0000023fa7352200, 4;
L_0000023fa7352700 .part v0000023fa7352200_4, 0, 12;
v0000023fa7352200_3 .array/port v0000023fa7352200, 3;
L_0000023fa73513a0 .part v0000023fa7352200_3, 0, 12;
v0000023fa7352200_2 .array/port v0000023fa7352200, 2;
L_0000023fa7352840 .part v0000023fa7352200_2, 0, 12;
v0000023fa7352200_1 .array/port v0000023fa7352200, 1;
L_0000023fa7352a20 .part v0000023fa7352200_1, 0, 12;
v0000023fa7352200_0 .array/port v0000023fa7352200, 0;
L_0000023fa7351800 .part v0000023fa7352200_0, 0, 12;
LS_0000023fa7352b60_0_0 .concat [ 12 12 12 12], L_0000023fa7351800, L_0000023fa7352a20, L_0000023fa7352840, L_0000023fa73513a0;
LS_0000023fa7352b60_0_4 .concat [ 12 12 12 12], L_0000023fa7352700, L_0000023fa73527a0, L_0000023fa7351300, L_0000023fa7352d40;
L_0000023fa7352b60 .concat [ 48 48 0 0], LS_0000023fa7352b60_0_0, LS_0000023fa7352b60_0_4;
L_0000023fa7352de0 .part v0000023fa7352200_7, 12, 12;
L_0000023fa73523e0 .part v0000023fa7352200_6, 12, 12;
L_0000023fa7351e40 .part v0000023fa7352200_5, 12, 12;
L_0000023fa7352e80 .part v0000023fa7352200_4, 12, 12;
L_0000023fa7351940 .part v0000023fa7352200_3, 12, 12;
L_0000023fa7352480 .part v0000023fa7352200_2, 12, 12;
L_0000023fa7351d00 .part v0000023fa7352200_1, 12, 12;
L_0000023fa7352ac0 .part v0000023fa7352200_0, 12, 12;
LS_0000023fa7351f80_0_0 .concat [ 12 12 12 12], L_0000023fa7352ac0, L_0000023fa7351d00, L_0000023fa7352480, L_0000023fa7351940;
LS_0000023fa7351f80_0_4 .concat [ 12 12 12 12], L_0000023fa7352e80, L_0000023fa7351e40, L_0000023fa73523e0, L_0000023fa7352de0;
L_0000023fa7351f80 .concat [ 48 48 0 0], LS_0000023fa7351f80_0_0, LS_0000023fa7351f80_0_4;
    .scope S_0000023fa72fd6b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fa7351c60_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000023fa7351c60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0000023fa7351c60_0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %load/vec4 v0000023fa7351c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fa7351c60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0000023fa72fd6b0;
T_2 ;
    %wait E_0000023fa72f90e0;
    %load/vec4 v0000023fa72dd570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0000023fa72dcd50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0000023fa72dcd50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0000023fa72dcd50_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0000023fa72dcd50_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0000023fa72dcd50_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0000023fa72dcd50_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0000023fa72dcd50_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0000023fa72dcd50_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023fa7352200, 4, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023fa72fd840;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fa73514e0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000023fa72fd840;
T_4 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000023fa7351a80_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023fa7352ca0_0, 0, 8;
    %vpi_call 2 44 "$dumpfile", "tb_verify_cim_bank.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023fa72fd840 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 49 "$display", "--- Test Case 1: Write to all memory locations ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023fa73520c0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000023fa73520c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0000023fa73520c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000023fa7352ca0_0, 0, 8;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0000023fa73520c0_0;
    %add;
    %pushi/vec4 2560, 0, 32;
    %load/vec4 v0000023fa73520c0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %store/vec4 v0000023fa7351a80_0, 0, 24;
    %delay 10000, 0;
    %load/vec4 v0000023fa73520c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294964735, 0, 32;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4284474879, 0, 32;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967285, 0, 32;
    %concati/vec4 4250920447, 0, 32;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294926277, 0, 32;
    %concati/vec4 4250920447, 0, 32;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4126891973, 0, 32;
    %concati/vec4 4250920447, 0, 32;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 4294967135, 0, 32;
    %concati/vec4 2784714693, 0, 32;
    %concati/vec4 4250920447, 0, 32;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 4294310239, 0, 32;
    %concati/vec4 2784714693, 0, 32;
    %concati/vec4 4250920447, 0, 32;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 3205231295, 0, 33;
    %concati/vec4 2548924183, 0, 33;
    %concati/vec4 1029694975, 0, 30;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %load/vec4 v0000023fa73520c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023fa73520c0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023fa7352ca0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3205231295, 0, 33;
    %concati/vec4 2548924183, 0, 33;
    %concati/vec4 1029694975, 0, 30;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %vpi_call 2 70 "$display", "--- Test Case 2: Overwrite location 4 ---" {0 0 0};
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000023fa7352ca0_0, 0, 8;
    %pushi/vec4 14593470, 0, 24;
    %store/vec4 v0000023fa7351a80_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 3205231295, 0, 33;
    %concati/vec4 2298838807, 0, 33;
    %concati/vec4 1029694975, 0, 30;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4061528063, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023fa7352ca0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 3205231295, 0, 33;
    %concati/vec4 2298838807, 0, 33;
    %concati/vec4 1029694975, 0, 30;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4061528063, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %vpi_call 2 80 "$display", "--- Test Case 3: Write with WA=0 (should be no-op) ---" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023fa7352ca0_0, 0, 8;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v0000023fa7351a80_0, 0, 24;
    %delay 10000, 0;
    %pushi/vec4 3205231295, 0, 33;
    %concati/vec4 2298838807, 0, 33;
    %concati/vec4 1029694975, 0, 30;
    %store/vec4 v0000023fa72dc990_0, 0, 96;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4061528063, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0000023fa72dd2f0_0, 0, 96;
    %fork TD_tb_verify_cim_bank.check_output, S_0000023fa72fcd50;
    %join;
    %delay 20000, 0;
    %load/vec4 v0000023fa73514e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %vpi_call 2 89 "$display", "--- VERIFICATION PASSED ---" {0 0 0};
    %jmp T_4.12;
T_4.11 ;
    %vpi_call 2 91 "$display", "--- VERIFICATION FAILED: %0d errors ---", v0000023fa73514e0_0 {0 0 0};
T_4.12 ;
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_verify/tb_verify_cim_bank.v";
    "rtl/cim_bank.v";
