{
  "module_name": "gp104.c",
  "hash_id": "03d6a7c8ffa9549e966184a5166893d3d5578ec7c5e7a481348d5dd59b42a82f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gp104.c",
  "human_readable_source": " \n#include \"gf100.h\"\n#include \"ctxgf100.h\"\n\n#include <nvif/class.h>\n\nstatic const struct gf100_gr_func\ngp104_gr = {\n\t.oneinit_tiles = gm200_gr_oneinit_tiles,\n\t.oneinit_sm_id = gm200_gr_oneinit_sm_id,\n\t.init = gf100_gr_init,\n\t.init_gpc_mmu = gm200_gr_init_gpc_mmu,\n\t.init_vsc_stream_master = gk104_gr_init_vsc_stream_master,\n\t.init_zcull = gf117_gr_init_zcull,\n\t.init_num_active_ltcs = gm200_gr_init_num_active_ltcs,\n\t.init_rop_active_fbps = gp100_gr_init_rop_active_fbps,\n\t.init_swdx_pes_mask = gp102_gr_init_swdx_pes_mask,\n\t.init_fecs_exceptions = gp100_gr_init_fecs_exceptions,\n\t.init_ds_hww_esr_2 = gm200_gr_init_ds_hww_esr_2,\n\t.init_sked_hww_esr = gk104_gr_init_sked_hww_esr,\n\t.init_419cc0 = gf100_gr_init_419cc0,\n\t.init_ppc_exceptions = gk104_gr_init_ppc_exceptions,\n\t.init_tex_hww_esr = gf100_gr_init_tex_hww_esr,\n\t.init_504430 = gm107_gr_init_504430,\n\t.init_shader_exceptions = gp100_gr_init_shader_exceptions,\n\t.init_rop_exceptions = gf100_gr_init_rop_exceptions,\n\t.init_exception2 = gf100_gr_init_exception2,\n\t.trap_mp = gf100_gr_trap_mp,\n\t.fecs.reset = gf100_gr_fecs_reset,\n\t.rops = gm200_gr_rops,\n\t.gpc_nr = 6,\n\t.tpc_nr = 5,\n\t.ppc_nr = 3,\n\t.grctx = &gp104_grctx,\n\t.zbc = &gp102_gr_zbc,\n\t.sclass = {\n\t\t{ -1, -1, FERMI_TWOD_A },\n\t\t{ -1, -1, KEPLER_INLINE_TO_MEMORY_B },\n\t\t{ -1, -1, PASCAL_B, &gf100_fermi },\n\t\t{ -1, -1, PASCAL_COMPUTE_B },\n\t\t{}\n\t}\n};\n\nMODULE_FIRMWARE(\"nvidia/gp104/gr/fecs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/fecs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/fecs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/fecs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/gpccs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/gpccs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/gpccs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/gpccs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/sw_ctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/sw_nonctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/sw_bundle_init.bin\");\nMODULE_FIRMWARE(\"nvidia/gp104/gr/sw_method_init.bin\");\n\nMODULE_FIRMWARE(\"nvidia/gp106/gr/fecs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/fecs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/fecs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/fecs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/gpccs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/gpccs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/gpccs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/gpccs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/sw_ctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/sw_nonctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/sw_bundle_init.bin\");\nMODULE_FIRMWARE(\"nvidia/gp106/gr/sw_method_init.bin\");\n\nstatic const struct gf100_gr_fwif\ngp104_gr_fwif[] = {\n\t{  0, gm200_gr_load, &gp104_gr, &gm200_gr_fecs_acr, &gm200_gr_gpccs_acr },\n\t{ -1, gm200_gr_nofw },\n\t{}\n};\n\nint\ngp104_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gp104_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}