// Seed: 3755372383
program module_0 ();
  always id_1 <= id_1;
endmodule
program module_1 ();
  wor id_2 = id_1;
  logic [7:0][1] id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always $display;
  wire id_5;
  assign id_3 = (id_2);
  assign id_1 = 1'h0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  pulldown (pull0) (id_4, 1);
  initial id_14.id_16 <= id_16;
  module_0 modCall_1 ();
  assign id_5 = -1;
endmodule
