-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_weights_AWVALID : OUT STD_LOGIC;
    m_axi_weights_AWREADY : IN STD_LOGIC;
    m_axi_weights_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WVALID : OUT STD_LOGIC;
    m_axi_weights_WREADY : IN STD_LOGIC;
    m_axi_weights_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_WLAST : OUT STD_LOGIC;
    m_axi_weights_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARVALID : OUT STD_LOGIC;
    m_axi_weights_ARREADY : IN STD_LOGIC;
    m_axi_weights_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_weights_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weights_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weights_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weights_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RVALID : IN STD_LOGIC;
    m_axi_weights_RREADY : OUT STD_LOGIC;
    m_axi_weights_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_weights_RLAST : IN STD_LOGIC;
    m_axi_weights_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_weights_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BVALID : IN STD_LOGIC;
    m_axi_weights_BREADY : OUT STD_LOGIC;
    m_axi_weights_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weights_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weights_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln147_i : IN STD_LOGIC_VECTOR (58 downto 0);
    zext_ln144_i : IN STD_LOGIC_VECTOR (6 downto 0);
    zext_ln147_2_i : IN STD_LOGIC_VECTOR (7 downto 0);
    patches31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches31_ce0 : OUT STD_LOGIC;
    patches31_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    pos_embed : IN STD_LOGIC_VECTOR (63 downto 0);
    select_ln813_i : IN STD_LOGIC_VECTOR (1 downto 0);
    icmp_ln813_i : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_180 : STD_LOGIC_VECTOR (8 downto 0) := "110000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal icmp_ln147_reg_827 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3 : BOOLEAN;
    signal icmp_ln147_reg_827_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op111_read_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5 : BOOLEAN;
    signal icmp_ln147_reg_827_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state12_io : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal inout2_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal weights_blk_n_R : STD_LOGIC;
    signal weights_blk_n_AR : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln147_reg_827_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln813_i_cast_fu_235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln813_i_cast_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln147_2_i_cast_fu_239_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal zext_ln147_2_i_cast_reg_817 : STD_LOGIC_VECTOR (511 downto 0);
    signal icmp_ln147_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_reg_827_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_reg_827_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln147_fu_343_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln147_reg_831 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln147_2_fu_373_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln147_2_reg_836 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln813_1_i_reg_846 : STD_LOGIC_VECTOR (58 downto 0);
    signal empty_189_fu_549_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_189_reg_851 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal empty_189_reg_851_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_189_reg_851_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_189_reg_851_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_189_reg_851_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_0_partselect_i_reg_856 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_0_partselect_i_reg_861 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_0_partselect_i_reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_4_0_0_0_partselect_i_reg_871 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_5_0_0_0_partselect_i_reg_876 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_6_0_0_0_partselect_i_reg_881 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_7_0_0_0_partselect_i_reg_886 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal weights_addr_read_reg_897 : STD_LOGIC_VECTOR (255 downto 0);
    signal add_ln813_28_fu_664_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_28_reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_29_fu_679_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_29_reg_917 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_30_fu_694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_30_reg_922 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_31_fu_709_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_31_reg_927 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_32_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_32_reg_932 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_33_fu_739_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_33_reg_937 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_34_fu_754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_34_reg_942 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_35_fu_769_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_35_reg_947 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter5_stage0 : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_empty_reg_224 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_reg_224 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_reg_224 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_reg_224 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_reg_224 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter5_empty_reg_224 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_cast_fu_479_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln813_1_fu_623_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal dim_block_fu_144 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln149_fu_633_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_dim_block_load : STD_LOGIC_VECTOR (4 downto 0);
    signal patch_x_fu_148 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln147_1_fu_365_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_patch_x_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_i_fu_152 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln147_fu_322_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln147_fu_272_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln144_i_cast_fu_243_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln147_1_cast_i_fu_276_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal patch_fu_280_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln813_1_i_fu_286_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln813_2_i_fu_298_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln813_fu_294_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln813_11_fu_306_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln149_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln147_1_fu_331_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln147_1_fu_351_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln147_1_cast_mid1_i_fu_355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_i_fu_377_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_i_fu_387_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln147_2_fu_397_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_i_fu_413_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_i_fu_405_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_i_cast_fu_421_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal patch_mid1_i_fu_359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln813_1_mid1_i_fu_431_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln813_2_mid1_i_fu_443_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln813_12_fu_439_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln813_13_fu_451_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln813_46_fu_455_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln813_fu_310_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal empty_185_fu_425_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln147_i_cast_fu_469_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_186_fu_473_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln813_3_i_fu_484_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln147_3_fu_461_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln813_14_fu_492_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln813_fu_496_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln813_fu_502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln813_27_fu_506_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_mid2_v_i_fu_532_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_187_fu_539_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal empty_188_fu_543_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_i_fu_648_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln813_fu_655_p2 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln813_fu_660_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_9_i_fu_669_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_i_fu_684_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_2_i_fu_699_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_3_i_fu_714_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_4_i_fu_729_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_5_i_fu_744_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_6_i_fu_759_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to5 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_367 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ViT_act_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0)) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) or ((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0)))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_empty_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_367)) then
                if (((icmp_ln813_i = ap_const_lv1_1) and (icmp_ln147_reg_827_pp0_iter4_reg = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter5_empty_reg_224 <= m_axi_weights_RDATA;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_empty_reg_224 <= ap_phi_reg_pp0_iter4_empty_reg_224;
                end if;
            end if; 
        end if;
    end process;

    dim_block_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                dim_block_fu_144 <= ap_const_lv5_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln147_reg_827 = ap_const_lv1_0))) then 
                dim_block_fu_144 <= add_ln149_fu_633_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_i_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln147_fu_316_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_i_fu_152 <= add_ln147_fu_322_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_i_fu_152 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    patch_x_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln147_fu_316_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    patch_x_fu_148 <= select_ln147_1_fu_365_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    patch_x_fu_148 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln147_reg_827_pp0_iter4_reg = ap_const_lv1_0))) then
                add_ln813_28_reg_912 <= add_ln813_28_fu_664_p2;
                add_ln813_29_reg_917 <= add_ln813_29_fu_679_p2;
                add_ln813_30_reg_922 <= add_ln813_30_fu_694_p2;
                add_ln813_31_reg_927 <= add_ln813_31_fu_709_p2;
                add_ln813_32_reg_932 <= add_ln813_32_fu_724_p2;
                add_ln813_33_reg_937 <= add_ln813_33_fu_739_p2;
                add_ln813_34_reg_942 <= add_ln813_34_fu_754_p2;
                add_ln813_35_reg_947 <= add_ln813_35_fu_769_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter1_empty_reg_224 <= ap_phi_reg_pp0_iter0_empty_reg_224;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter2_empty_reg_224 <= ap_phi_reg_pp0_iter1_empty_reg_224;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter3_empty_reg_224 <= ap_phi_reg_pp0_iter2_empty_reg_224;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                ap_phi_reg_pp0_iter4_empty_reg_224 <= ap_phi_reg_pp0_iter3_empty_reg_224;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln147_reg_827 = ap_const_lv1_0))) then
                empty_189_reg_851 <= empty_189_fu_549_p1;
                p_0_0_1_0_0_0_partselect_i_reg_856 <= empty_188_fu_543_p2(63 downto 32);
                p_0_0_2_0_0_0_partselect_i_reg_861 <= empty_188_fu_543_p2(95 downto 64);
                p_0_0_3_0_0_0_partselect_i_reg_866 <= empty_188_fu_543_p2(127 downto 96);
                p_0_0_4_0_0_0_partselect_i_reg_871 <= empty_188_fu_543_p2(159 downto 128);
                p_0_0_5_0_0_0_partselect_i_reg_876 <= empty_188_fu_543_p2(191 downto 160);
                p_0_0_6_0_0_0_partselect_i_reg_881 <= empty_188_fu_543_p2(223 downto 192);
                p_0_0_7_0_0_0_partselect_i_reg_886 <= empty_188_fu_543_p2(255 downto 224);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                empty_189_reg_851_pp0_iter1_reg <= empty_189_reg_851;
                empty_189_reg_851_pp0_iter2_reg <= empty_189_reg_851_pp0_iter1_reg;
                empty_189_reg_851_pp0_iter3_reg <= empty_189_reg_851_pp0_iter2_reg;
                empty_189_reg_851_pp0_iter4_reg <= empty_189_reg_851_pp0_iter3_reg;
                p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter1_reg <= p_0_0_1_0_0_0_partselect_i_reg_856;
                p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter2_reg <= p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter1_reg;
                p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter3_reg <= p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter2_reg;
                p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter4_reg <= p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter3_reg;
                p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter1_reg <= p_0_0_2_0_0_0_partselect_i_reg_861;
                p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter2_reg <= p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter1_reg;
                p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter3_reg <= p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter2_reg;
                p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter4_reg <= p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter3_reg;
                p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter1_reg <= p_0_0_3_0_0_0_partselect_i_reg_866;
                p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter2_reg <= p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter1_reg;
                p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter3_reg <= p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter2_reg;
                p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter4_reg <= p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter3_reg;
                p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter1_reg <= p_0_0_4_0_0_0_partselect_i_reg_871;
                p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter2_reg <= p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter1_reg;
                p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter3_reg <= p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter2_reg;
                p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter4_reg <= p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter3_reg;
                p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter1_reg <= p_0_0_5_0_0_0_partselect_i_reg_876;
                p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter2_reg <= p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter1_reg;
                p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter3_reg <= p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter2_reg;
                p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter4_reg <= p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter3_reg;
                p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter1_reg <= p_0_0_6_0_0_0_partselect_i_reg_881;
                p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter2_reg <= p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter1_reg;
                p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter3_reg <= p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter2_reg;
                p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter4_reg <= p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter3_reg;
                p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter1_reg <= p_0_0_7_0_0_0_partselect_i_reg_886;
                p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter2_reg <= p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter1_reg;
                p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter3_reg <= p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter2_reg;
                p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter4_reg <= p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln147_reg_827 <= icmp_ln147_fu_316_p2;
                icmp_ln147_reg_827_pp0_iter1_reg <= icmp_ln147_reg_827;
                icmp_ln147_reg_827_pp0_iter2_reg <= icmp_ln147_reg_827_pp0_iter1_reg;
                icmp_ln147_reg_827_pp0_iter3_reg <= icmp_ln147_reg_827_pp0_iter2_reg;
                icmp_ln147_reg_827_pp0_iter4_reg <= icmp_ln147_reg_827_pp0_iter3_reg;
                icmp_ln147_reg_827_pp0_iter5_reg <= icmp_ln147_reg_827_pp0_iter4_reg;
                    select_ln813_i_cast_reg_812(1 downto 0) <= select_ln813_i_cast_fu_235_p1(1 downto 0);
                    zext_ln147_2_i_cast_reg_817(7 downto 0) <= zext_ln147_2_i_cast_fu_239_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln147_fu_316_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                select_ln147_reg_831 <= select_ln147_fu_343_p3;
                trunc_ln147_2_reg_836 <= trunc_ln147_2_fu_373_p1;
                trunc_ln813_1_i_reg_846 <= add_ln813_27_fu_506_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln147_reg_827_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                weights_addr_read_reg_897 <= m_axi_weights_RDATA;
            end if;
        end if;
    end process;
    select_ln813_i_cast_reg_812(31 downto 2) <= "000000000000000000000000000000";
    zext_ln147_2_i_cast_reg_817(511 downto 8) <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter5_stage0, ap_idle_pp0_0to4, ap_idle_pp0_1to5, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to4 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter5_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to5 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln147_1_fu_331_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_patch_x_1) + unsigned(ap_const_lv5_1));
    add_ln147_fu_322_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_i_load) + unsigned(ap_const_lv9_1));
    add_ln149_fu_633_p2 <= std_logic_vector(unsigned(select_ln147_reg_831) + unsigned(ap_const_lv5_1));
    add_ln813_27_fu_506_p2 <= std_logic_vector(signed(sext_ln813_fu_502_p1) + signed(pos_embed));
    add_ln813_28_fu_664_p2 <= std_logic_vector(unsigned(trunc_ln813_fu_660_p1) + unsigned(empty_189_reg_851_pp0_iter4_reg));
    add_ln813_29_fu_679_p2 <= std_logic_vector(unsigned(trunc_ln813_9_i_fu_669_p4) + unsigned(p_0_0_1_0_0_0_partselect_i_reg_856_pp0_iter4_reg));
    add_ln813_30_fu_694_p2 <= std_logic_vector(unsigned(trunc_ln813_i_fu_684_p4) + unsigned(p_0_0_2_0_0_0_partselect_i_reg_861_pp0_iter4_reg));
    add_ln813_31_fu_709_p2 <= std_logic_vector(unsigned(trunc_ln813_2_i_fu_699_p4) + unsigned(p_0_0_3_0_0_0_partselect_i_reg_866_pp0_iter4_reg));
    add_ln813_32_fu_724_p2 <= std_logic_vector(unsigned(trunc_ln813_3_i_fu_714_p4) + unsigned(p_0_0_4_0_0_0_partselect_i_reg_871_pp0_iter4_reg));
    add_ln813_33_fu_739_p2 <= std_logic_vector(unsigned(trunc_ln813_4_i_fu_729_p4) + unsigned(p_0_0_5_0_0_0_partselect_i_reg_876_pp0_iter4_reg));
    add_ln813_34_fu_754_p2 <= std_logic_vector(unsigned(trunc_ln813_5_i_fu_744_p4) + unsigned(p_0_0_6_0_0_0_partselect_i_reg_881_pp0_iter4_reg));
    add_ln813_35_fu_769_p2 <= std_logic_vector(unsigned(trunc_ln813_6_i_fu_759_p4) + unsigned(p_0_0_7_0_0_0_partselect_i_reg_886_pp0_iter4_reg));
    add_ln813_fu_496_p2 <= std_logic_vector(unsigned(select_ln147_3_fu_461_p3) + unsigned(zext_ln813_14_fu_492_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_weights_RVALID, icmp_ln147_reg_827_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln147_reg_827_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_weights_RVALID, icmp_ln147_reg_827_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln147_reg_827_pp0_iter3_reg = ap_const_lv1_0));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter4, m_axi_weights_RVALID, ap_predicate_op111_read_state10)
    begin
                ap_block_pp0_stage1_01001 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op111_read_state10 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, m_axi_weights_RVALID, ap_block_state2_io, ap_predicate_op111_read_state10, ap_block_state12_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op111_read_state10 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, m_axi_weights_RVALID, ap_block_state2_io, ap_predicate_op111_read_state10, ap_block_state12_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_io)) or ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op111_read_state10 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state10_pp0_stage1_iter4_assign_proc : process(m_axi_weights_RVALID, ap_predicate_op111_read_state10)
    begin
                ap_block_state10_pp0_stage1_iter4 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (ap_predicate_op111_read_state10 = ap_const_boolean_1));
    end process;

        ap_block_state11_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_io_assign_proc : process(m_axi_inout2_WREADY, icmp_ln147_reg_827_pp0_iter5_reg)
    begin
                ap_block_state12_io <= ((icmp_ln147_reg_827_pp0_iter5_reg = ap_const_lv1_0) and (m_axi_inout2_WREADY = ap_const_logic_0));
    end process;

        ap_block_state12_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_weights_ARREADY, icmp_ln147_reg_827)
    begin
                ap_block_state2_io <= ((m_axi_weights_ARREADY = ap_const_logic_0) and (icmp_ln147_reg_827 = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter4_assign_proc : process(m_axi_weights_RVALID, icmp_ln147_reg_827_pp0_iter3_reg)
    begin
                ap_block_state9_pp0_stage0_iter4 <= ((m_axi_weights_RVALID = ap_const_logic_0) and (icmp_ln147_reg_827_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_condition_367_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_367 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln147_reg_827, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln147_reg_827 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter5_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, icmp_ln147_reg_827_pp0_iter4_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln147_reg_827_pp0_iter4_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter5_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter5_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter5_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter5_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;
    ap_phi_reg_pp0_iter0_empty_reg_224 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op111_read_state10_assign_proc : process(icmp_ln147_reg_827_pp0_iter4_reg, icmp_ln813_i)
    begin
                ap_predicate_op111_read_state10 <= ((icmp_ln813_i = ap_const_lv1_1) and (icmp_ln147_reg_827_pp0_iter4_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_dim_block_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, dim_block_fu_144, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_dim_block_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_dim_block_load <= dim_block_fu_144;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_i_fu_152)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten_i_load <= indvar_flatten_i_fu_152;
        end if; 
    end process;


    ap_sig_allocacmp_patch_x_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, patch_x_fu_148)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_patch_x_1 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_patch_x_1 <= patch_x_fu_148;
        end if; 
    end process;

    empty_185_fu_425_p2 <= std_logic_vector(unsigned(tmp_60_i_fu_405_p3) - unsigned(tmp_61_i_cast_fu_421_p1));
    empty_186_fu_473_p2 <= std_logic_vector(unsigned(empty_185_fu_425_p2) + unsigned(select_ln147_i_cast_fu_469_p1));
    empty_187_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_cast_mid2_v_i_fu_532_p3),512));
    empty_188_fu_543_p2 <= std_logic_vector(shift_right(unsigned(patches31_q0),to_integer(unsigned('0' & empty_187_fu_539_p1(31-1 downto 0)))));
    empty_189_fu_549_p1 <= empty_188_fu_543_p2(32 - 1 downto 0);
    icmp_ln147_fu_316_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_i_load = ap_const_lv9_180) else "0";
    icmp_ln149_fu_337_p2 <= "1" when (ap_sig_allocacmp_dim_block_load = ap_const_lv5_18) else "0";

    inout2_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, m_axi_inout2_WREADY, icmp_ln147_reg_827_pp0_iter5_reg, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln147_reg_827_pp0_iter5_reg = ap_const_lv1_0))) then 
            inout2_blk_n_W <= m_axi_inout2_WREADY;
        else 
            inout2_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    lshr_ln813_fu_655_p2 <= std_logic_vector(shift_right(unsigned(tmp_i_fu_648_p3),to_integer(unsigned('0' & zext_ln147_2_i_cast_reg_817(31-1 downto 0)))));
    m_axi_inout2_ARADDR <= ap_const_lv64_0;
    m_axi_inout2_ARBURST <= ap_const_lv2_0;
    m_axi_inout2_ARCACHE <= ap_const_lv4_0;
    m_axi_inout2_ARID <= ap_const_lv1_0;
    m_axi_inout2_ARLEN <= ap_const_lv32_0;
    m_axi_inout2_ARLOCK <= ap_const_lv2_0;
    m_axi_inout2_ARPROT <= ap_const_lv3_0;
    m_axi_inout2_ARQOS <= ap_const_lv4_0;
    m_axi_inout2_ARREGION <= ap_const_lv4_0;
    m_axi_inout2_ARSIZE <= ap_const_lv3_0;
    m_axi_inout2_ARUSER <= ap_const_lv1_0;
    m_axi_inout2_ARVALID <= ap_const_logic_0;
    m_axi_inout2_AWADDR <= ap_const_lv64_0;
    m_axi_inout2_AWBURST <= ap_const_lv2_0;
    m_axi_inout2_AWCACHE <= ap_const_lv4_0;
    m_axi_inout2_AWID <= ap_const_lv1_0;
    m_axi_inout2_AWLEN <= ap_const_lv32_0;
    m_axi_inout2_AWLOCK <= ap_const_lv2_0;
    m_axi_inout2_AWPROT <= ap_const_lv3_0;
    m_axi_inout2_AWQOS <= ap_const_lv4_0;
    m_axi_inout2_AWREGION <= ap_const_lv4_0;
    m_axi_inout2_AWSIZE <= ap_const_lv3_0;
    m_axi_inout2_AWUSER <= ap_const_lv1_0;
    m_axi_inout2_AWVALID <= ap_const_logic_0;
    m_axi_inout2_BREADY <= ap_const_logic_0;
    m_axi_inout2_RREADY <= ap_const_logic_0;
    m_axi_inout2_WDATA <= (((((((add_ln813_35_reg_947 & add_ln813_34_reg_942) & add_ln813_33_reg_937) & add_ln813_32_reg_932) & add_ln813_31_reg_927) & add_ln813_30_reg_922) & add_ln813_29_reg_917) & add_ln813_28_reg_912);
    m_axi_inout2_WID <= ap_const_lv1_0;
    m_axi_inout2_WLAST <= ap_const_logic_0;
    m_axi_inout2_WSTRB <= ap_const_lv32_FFFFFFFF;
    m_axi_inout2_WUSER <= ap_const_lv1_0;

    m_axi_inout2_WVALID_assign_proc : process(ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage1, icmp_ln147_reg_827_pp0_iter5_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln147_reg_827_pp0_iter5_reg = ap_const_lv1_0))) then 
            m_axi_inout2_WVALID <= ap_const_logic_1;
        else 
            m_axi_inout2_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_ARADDR <= sext_ln813_1_fu_623_p1;
    m_axi_weights_ARBURST <= ap_const_lv2_0;
    m_axi_weights_ARCACHE <= ap_const_lv4_0;
    m_axi_weights_ARID <= ap_const_lv1_0;
    m_axi_weights_ARLEN <= select_ln813_i_cast_reg_812;
    m_axi_weights_ARLOCK <= ap_const_lv2_0;
    m_axi_weights_ARPROT <= ap_const_lv3_0;
    m_axi_weights_ARQOS <= ap_const_lv4_0;
    m_axi_weights_ARREGION <= ap_const_lv4_0;
    m_axi_weights_ARSIZE <= ap_const_lv3_0;
    m_axi_weights_ARUSER <= ap_const_lv1_0;

    m_axi_weights_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln147_reg_827, ap_block_pp0_stage1_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln147_reg_827 = ap_const_lv1_0))) then 
            m_axi_weights_ARVALID <= ap_const_logic_1;
        else 
            m_axi_weights_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_AWADDR <= ap_const_lv64_0;
    m_axi_weights_AWBURST <= ap_const_lv2_0;
    m_axi_weights_AWCACHE <= ap_const_lv4_0;
    m_axi_weights_AWID <= ap_const_lv1_0;
    m_axi_weights_AWLEN <= ap_const_lv32_0;
    m_axi_weights_AWLOCK <= ap_const_lv2_0;
    m_axi_weights_AWPROT <= ap_const_lv3_0;
    m_axi_weights_AWQOS <= ap_const_lv4_0;
    m_axi_weights_AWREGION <= ap_const_lv4_0;
    m_axi_weights_AWSIZE <= ap_const_lv3_0;
    m_axi_weights_AWUSER <= ap_const_lv1_0;
    m_axi_weights_AWVALID <= ap_const_logic_0;
    m_axi_weights_BREADY <= ap_const_logic_0;

    m_axi_weights_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, ap_predicate_op111_read_state10, icmp_ln147_reg_827_pp0_iter3_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op111_read_state10 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln147_reg_827_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            m_axi_weights_RREADY <= ap_const_logic_1;
        else 
            m_axi_weights_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weights_WDATA <= ap_const_lv256_lc_1;
    m_axi_weights_WID <= ap_const_lv1_0;
    m_axi_weights_WLAST <= ap_const_logic_0;
    m_axi_weights_WSTRB <= ap_const_lv32_0;
    m_axi_weights_WUSER <= ap_const_lv1_0;
    m_axi_weights_WVALID <= ap_const_logic_0;
    p_cast_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_186_fu_473_p2),64));
    p_cast_mid2_v_i_fu_532_p3 <= (trunc_ln147_2_reg_836 & ap_const_lv8_0);
    patch_fu_280_p2 <= std_logic_vector(unsigned(zext_ln144_i_cast_fu_243_p1) + unsigned(trunc_ln147_1_cast_i_fu_276_p1));
    patch_mid1_i_fu_359_p2 <= std_logic_vector(unsigned(zext_ln144_i_cast_fu_243_p1) + unsigned(trunc_ln147_1_cast_mid1_i_fu_355_p1));
    patches31_address0 <= p_cast_fu_479_p1(8 - 1 downto 0);

    patches31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            patches31_ce0 <= ap_const_logic_1;
        else 
            patches31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln147_1_fu_365_p3 <= 
        add_ln147_1_fu_331_p2 when (icmp_ln149_fu_337_p2(0) = '1') else 
        ap_sig_allocacmp_patch_x_1;
    select_ln147_2_fu_397_p3 <= 
        tmp_58_i_fu_377_p4 when (icmp_ln149_fu_337_p2(0) = '1') else 
        tmp_59_i_fu_387_p4;
    select_ln147_3_fu_461_p3 <= 
        sub_ln813_46_fu_455_p2 when (icmp_ln149_fu_337_p2(0) = '1') else 
        sub_ln813_fu_310_p2;
    select_ln147_fu_343_p3 <= 
        ap_const_lv5_0 when (icmp_ln149_fu_337_p2(0) = '1') else 
        ap_sig_allocacmp_dim_block_load;
    select_ln147_i_cast_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln147_fu_343_p3),8));
    select_ln813_i_cast_fu_235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln813_i),32));
        sext_ln813_1_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln813_1_i_reg_846),64));

        sext_ln813_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_fu_496_p2),64));

    shl_ln813_1_i_fu_286_p3 <= (patch_fu_280_p2 & ap_const_lv10_0);
    shl_ln813_1_mid1_i_fu_431_p3 <= (patch_mid1_i_fu_359_p2 & ap_const_lv10_0);
    shl_ln813_2_i_fu_298_p3 <= (patch_fu_280_p2 & ap_const_lv8_0);
    shl_ln813_2_mid1_i_fu_443_p3 <= (patch_mid1_i_fu_359_p2 & ap_const_lv8_0);
    shl_ln813_3_i_fu_484_p3 <= (select_ln147_fu_343_p3 & ap_const_lv5_0);
    sub_ln813_46_fu_455_p2 <= std_logic_vector(unsigned(zext_ln813_12_fu_439_p1) - unsigned(zext_ln813_13_fu_451_p1));
    sub_ln813_fu_310_p2 <= std_logic_vector(unsigned(zext_ln813_fu_294_p1) - unsigned(zext_ln813_11_fu_306_p1));
    tmp_58_i_fu_377_p4 <= add_ln147_1_fu_331_p2(3 downto 1);
    tmp_59_i_fu_387_p4 <= ap_sig_allocacmp_patch_x_1(3 downto 1);
    tmp_60_i_fu_405_p3 <= (select_ln147_2_fu_397_p3 & ap_const_lv5_0);
    tmp_61_i_cast_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_i_fu_413_p3),8));
    tmp_61_i_fu_413_p3 <= (select_ln147_2_fu_397_p3 & ap_const_lv3_0);
    tmp_i_fu_648_p3 <= (ap_phi_reg_pp0_iter5_empty_reg_224 & weights_addr_read_reg_897);
    trunc_ln147_1_cast_i_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln147_fu_272_p1),8));
    trunc_ln147_1_cast_mid1_i_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln147_1_fu_351_p1),8));
    trunc_ln147_1_fu_351_p1 <= add_ln147_1_fu_331_p2(4 - 1 downto 0);
    trunc_ln147_2_fu_373_p1 <= select_ln147_1_fu_365_p3(1 - 1 downto 0);
    trunc_ln147_fu_272_p1 <= ap_sig_allocacmp_patch_x_1(4 - 1 downto 0);
    trunc_ln813_2_i_fu_699_p4 <= lshr_ln813_fu_655_p2(127 downto 96);
    trunc_ln813_3_i_fu_714_p4 <= lshr_ln813_fu_655_p2(159 downto 128);
    trunc_ln813_4_i_fu_729_p4 <= lshr_ln813_fu_655_p2(191 downto 160);
    trunc_ln813_5_i_fu_744_p4 <= lshr_ln813_fu_655_p2(223 downto 192);
    trunc_ln813_6_i_fu_759_p4 <= lshr_ln813_fu_655_p2(255 downto 224);
    trunc_ln813_9_i_fu_669_p4 <= lshr_ln813_fu_655_p2(63 downto 32);
    trunc_ln813_fu_660_p1 <= lshr_ln813_fu_655_p2(32 - 1 downto 0);
    trunc_ln813_i_fu_684_p4 <= lshr_ln813_fu_655_p2(95 downto 64);

    weights_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, m_axi_weights_ARREADY, icmp_ln147_reg_827, ap_block_pp0_stage1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln147_reg_827 = ap_const_lv1_0))) then 
            weights_blk_n_AR <= m_axi_weights_ARREADY;
        else 
            weights_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    weights_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1, m_axi_weights_RVALID, ap_predicate_op111_read_state10, ap_block_pp0_stage1, ap_block_pp0_stage0, icmp_ln147_reg_827_pp0_iter3_reg)
    begin
        if ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_op111_read_state10 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln147_reg_827_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            weights_blk_n_R <= m_axi_weights_RVALID;
        else 
            weights_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    zext_ln144_i_cast_fu_243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln144_i),8));
    zext_ln147_2_i_cast_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln147_2_i),512));
    zext_ln813_11_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln813_2_i_fu_298_p3),19));
    zext_ln813_12_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln813_1_mid1_i_fu_431_p3),19));
    zext_ln813_13_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln813_2_mid1_i_fu_443_p3),19));
    zext_ln813_14_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln813_3_i_fu_484_p3),19));
    zext_ln813_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln813_1_i_fu_286_p3),19));
end behav;
