

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 27 11:08:18 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97|  0.970 us|  0.970 us|   98|   98|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 99 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [6/6] (6.28ns)   --->   "%v_15 = sitodp i64 %p_read" [dfg_199.c:14]   --->   Operation 100 'sitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 101 [5/6] (6.28ns)   --->   "%v_15 = sitodp i64 %p_read" [dfg_199.c:14]   --->   Operation 101 'sitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 102 [4/6] (6.28ns)   --->   "%v_15 = sitodp i64 %p_read" [dfg_199.c:14]   --->   Operation 102 'sitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 103 [3/6] (6.28ns)   --->   "%v_15 = sitodp i64 %p_read" [dfg_199.c:14]   --->   Operation 103 'sitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 104 [2/6] (6.28ns)   --->   "%v_15 = sitodp i64 %p_read" [dfg_199.c:14]   --->   Operation 104 'sitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 105 [1/6] (6.28ns)   --->   "%v_15 = sitodp i64 %p_read" [dfg_199.c:14]   --->   Operation 105 'sitodp' 'v_15' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.94>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %v_15" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 106 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 107 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 108 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i64 %data_V"   --->   Operation 109 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_15, i1 0"   --->   Operation 110 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 111 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_14" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 112 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 113 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 114 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_14"   --->   Operation 115 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 116 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 117 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 118 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 119 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i121 %zext_ln15, i121 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 120 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i121 %zext_ln15, i121 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 121 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i121.i32, i121 %r_V, i32 53"   --->   Operation 122 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 123 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i121.i32.i32, i121 %r_V_1, i32 53, i32 68"   --->   Operation 124 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_7"   --->   Operation 125 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 126 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 127 'zext' 'sh_prom_i_i_i_i_i22_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%r_V_2 = lshr i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 128 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%r_V_3 = shl i169 %zext_ln68, i169 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 129 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_2, i32 53"   --->   Operation 130 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%zext_ln662_1 = zext i1 %tmp_1"   --->   Operation 131 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%tmp_9 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_3, i32 53, i32 116"   --->   Operation 132 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln19)   --->   "%val_1 = select i1 %isNeg, i64 %zext_ln662_1, i64 %tmp_9"   --->   Operation 133 'select' 'val_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (4.61ns) (out node of the LUT)   --->   "%add_ln19 = add i64 %val_1, i64 776" [dfg_199.c:19]   --->   Operation 134 'add' 'add_ln19' <Predicate = true> <Delay = 4.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%p_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_13" [dfg_199.c:7]   --->   Operation 135 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%result = trunc i64 %p_13_read" [dfg_199.c:15]   --->   Operation 136 'trunc' 'result' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (2.77ns)   --->   "%icmp_ln16 = icmp_eq  i64 %p_read, i64 0" [dfg_199.c:16]   --->   Operation 137 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%select_ln16 = select i1 %icmp_ln16, i32 4294967295, i32 0" [dfg_199.c:16]   --->   Operation 138 'select' 'select_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%trunc_ln16 = trunc i64 %p_13_read" [dfg_199.c:16]   --->   Operation 139 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln16 = and i32 %trunc_ln16, i32 %select_ln16" [dfg_199.c:16]   --->   Operation 140 'and' 'and_ln16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 141 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 142 'select' 'result_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 143 [68/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 143 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 144 [67/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 144 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 145 [66/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 145 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 146 [65/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 146 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 147 [64/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 147 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 148 [63/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 148 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 149 [62/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 149 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 150 [61/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 150 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 151 [60/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 151 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 152 [59/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 152 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 153 [58/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 153 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 154 [57/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 154 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 155 [56/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 155 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 156 [55/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 156 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 157 [54/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 157 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 158 [53/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 158 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 159 [52/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 159 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 160 [51/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 160 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 161 [50/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 161 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 162 [49/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 162 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 163 [48/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 163 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 164 [47/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 164 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 165 [46/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 165 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 166 [45/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 166 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 167 [44/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 167 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 168 [43/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 168 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 169 [42/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 169 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 170 [41/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 170 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 171 [40/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 171 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 172 [39/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 172 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 173 [38/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 173 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 174 [37/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 174 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 175 [36/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 175 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.68>
ST_41 : Operation 176 [1/1] (0.00ns)   --->   "%p_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_11" [dfg_199.c:7]   --->   Operation 176 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node v_9)   --->   "%shl_ln16 = shl i32 %and_ln16, i32 5" [dfg_199.c:16]   --->   Operation 177 'shl' 'shl_ln16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 178 [1/1] (2.55ns) (out node of the LUT)   --->   "%v_9 = sub i32 %shl_ln16, i32 %and_ln16" [dfg_199.c:16]   --->   Operation 178 'sub' 'v_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %result_V" [dfg_199.c:18]   --->   Operation 179 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 180 [1/1] (2.07ns)   --->   "%add_ln18 = add i17 %sext_ln18, i17 349" [dfg_199.c:18]   --->   Operation 180 'add' 'add_ln18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i17 %add_ln18" [dfg_199.c:18]   --->   Operation 181 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 182 [36/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 182 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 183 [35/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 183 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i8 %p_11_read" [dfg_199.c:19]   --->   Operation 184 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 185 [1/1] (1.91ns)   --->   "%add_ln22 = add i9 %sext_ln19, i9 51" [dfg_199.c:22]   --->   Operation 185 'add' 'add_ln22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i9 %add_ln22" [dfg_199.c:22]   --->   Operation 186 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 187 [36/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 187 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 188 [35/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 188 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 189 [34/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 189 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 190 [35/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 190 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 191 [34/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 191 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 192 [33/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 192 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 193 [34/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 193 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 194 [33/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 194 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 195 [32/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 195 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 196 [33/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 196 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 197 [32/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 197 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 198 [31/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 198 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 199 [32/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 199 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 200 [31/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 200 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 201 [30/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 201 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 202 [31/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 202 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 203 [30/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 203 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 204 [29/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 204 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 205 [30/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 205 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 206 [29/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 206 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 207 [28/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 207 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 208 [29/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 208 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 209 [28/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 209 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 210 [27/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 210 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 211 [28/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 211 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 212 [27/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 212 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 213 [26/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 213 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 214 [27/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 214 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 215 [26/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 215 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 216 [25/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 216 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 217 [26/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 217 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 218 [25/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 218 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 219 [24/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 219 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 220 [25/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 220 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 221 [24/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 221 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 222 [23/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 222 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 223 [24/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 223 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 224 [23/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 224 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 225 [22/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 225 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 226 [23/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 226 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 227 [22/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 227 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 228 [21/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 228 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 229 [22/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 229 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 230 [21/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 230 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 231 [20/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 231 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 232 [21/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 232 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 233 [20/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 233 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 234 [19/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 234 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 235 [20/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 235 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 236 [19/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 236 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 237 [18/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 237 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 238 [19/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 238 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 239 [18/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 239 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 240 [17/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 240 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 241 [18/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 241 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 242 [17/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 242 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 243 [16/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 243 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 244 [17/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 244 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 245 [16/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 245 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 246 [15/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 246 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 247 [16/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 247 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 248 [15/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 248 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 249 [14/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 249 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 250 [15/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 250 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 251 [14/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 251 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 252 [13/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 252 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 253 [14/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 253 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 254 [13/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 254 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 255 [12/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 255 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 256 [13/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 256 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.41>
ST_65 : Operation 257 [12/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 257 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 258 [11/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 258 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %result_V" [dfg_199.c:21]   --->   Operation 259 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 260 [6/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 260 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 261 [12/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 261 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.41>
ST_66 : Operation 262 [11/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 262 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 263 [10/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 263 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 264 [5/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 264 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 265 [11/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 265 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.41>
ST_67 : Operation 266 [10/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 266 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 267 [9/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 267 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 268 [4/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 268 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 269 [10/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 269 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.41>
ST_68 : Operation 270 [9/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 270 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 271 [8/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 271 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 272 [3/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 272 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 273 [9/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 273 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.41>
ST_69 : Operation 274 [8/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 274 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 275 [7/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 275 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 276 [2/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 276 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 277 [8/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 277 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.41>
ST_70 : Operation 278 [7/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 278 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 279 [6/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 279 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 280 [1/6] (6.41ns)   --->   "%conv2 = sitofp i32 %sext_ln21" [dfg_199.c:21]   --->   Operation 280 'sitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 281 [7/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 281 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 282 [6/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 282 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 283 [5/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 283 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 284 [5/5] (7.25ns)   --->   "%add = fadd i32 %conv2, i32 4.36515e+09" [dfg_199.c:21]   --->   Operation 284 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 285 [6/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 285 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 286 [5/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 286 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 287 [4/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 287 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 288 [4/5] (7.25ns)   --->   "%add = fadd i32 %conv2, i32 4.36515e+09" [dfg_199.c:21]   --->   Operation 288 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 289 [5/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 289 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 290 [4/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 290 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 291 [3/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 291 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 292 [3/5] (7.25ns)   --->   "%add = fadd i32 %conv2, i32 4.36515e+09" [dfg_199.c:21]   --->   Operation 292 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 293 [4/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 293 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 294 [3/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 294 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 295 [2/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 295 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 296 [2/5] (7.25ns)   --->   "%add = fadd i32 %conv2, i32 4.36515e+09" [dfg_199.c:21]   --->   Operation 296 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 297 [3/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 297 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 298 [2/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 298 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 299 [1/68] (5.07ns)   --->   "%udiv_ln19 = udiv i64 %p_13_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 299 'udiv' 'udiv_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 64> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 300 [1/5] (7.25ns)   --->   "%add = fadd i32 %conv2, i32 4.36515e+09" [dfg_199.c:21]   --->   Operation 300 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %add" [dfg_199.c:21]   --->   Operation 301 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30"   --->   Operation 302 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i32 %bitcast_ln21"   --->   Operation 303 'trunc' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 304 [2/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 304 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.79>
ST_76 : Operation 305 [1/36] (4.13ns)   --->   "%urem_ln18 = urem i32 %v_9, i32 %sext_ln18_1" [dfg_199.c:18]   --->   Operation 305 'urem' 'urem_ln18' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %urem_ln18" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:70]   --->   Operation 306 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 307 [1/1] (2.77ns)   --->   "%icmp_ln18 = icmp_eq  i64 %udiv_ln19, i64 0" [dfg_199.c:18]   --->   Operation 307 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i1 %icmp_ln18" [dfg_199.c:19]   --->   Operation 308 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 309 [1/1] (1.91ns)   --->   "%add_ln19_2 = add i9 %sext_ln19, i9 %zext_ln19" [dfg_199.c:19]   --->   Operation 309 'add' 'add_ln19_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i9 %add_ln19_2" [dfg_199.c:19]   --->   Operation 310 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 311 [1/1] (2.10ns)   --->   "%add_ln19_1 = add i34 %sext_ln19_1, i34 %zext_ln70" [dfg_199.c:19]   --->   Operation 311 'add' 'add_ln19_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_18" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 312 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 313 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 313 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 314 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 314 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 315 [1/1] (1.91ns)   --->   "%sub_ln1311_2 = sub i8 127, i8 %tmp_18"   --->   Operation 315 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_2"   --->   Operation 316 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 317 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341"   --->   Operation 317 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 318 [1/36] (4.13ns)   --->   "%udiv_ln22 = udiv i32 %v_9, i32 %sext_ln22" [dfg_199.c:22]   --->   Operation 318 'udiv' 'udiv_ln22' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.28>
ST_77 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i34 %add_ln19_1" [dfg_199.c:18]   --->   Operation 319 'sext' 'sext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 320 [6/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 320 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i8 %result" [dfg_199.c:20]   --->   Operation 321 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 322 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 322 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 323 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_19, i1 0"   --->   Operation 323 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 324 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 325 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i89_cast_cast_cast = sext i9 %ush_2"   --->   Operation 325 'sext' 'sh_prom_i_i_i_i_i89_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 326 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i89_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i89_cast_cast_cast"   --->   Operation 326 'zext' 'sh_prom_i_i_i_i_i89_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_1)   --->   "%r_V_6 = lshr i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i89_cast_cast_cast_cast"   --->   Operation 327 'lshr' 'r_V_6' <Predicate = (isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_1)   --->   "%r_V_7 = shl i79 %zext_ln68_1, i79 %sh_prom_i_i_i_i_i89_cast_cast_cast_cast"   --->   Operation 328 'shl' 'r_V_7' <Predicate = (!isNeg_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_1)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_6, i32 24"   --->   Operation 329 'bitselect' 'tmp_13' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_77 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_1)   --->   "%zext_ln662_3 = zext i1 %tmp_13"   --->   Operation 330 'zext' 'zext_ln662_3' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_77 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_1)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i79.i32.i32, i79 %r_V_7, i32 24, i32 31" [dfg_199.c:21]   --->   Operation 331 'partselect' 'tmp_3' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_77 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_1)   --->   "%select_ln1312_1 = select i1 %isNeg_2, i8 %zext_ln662_3, i8 %tmp_3"   --->   Operation 332 'select' 'select_ln1312_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_1)   --->   "%trunc_ln21 = trunc i8 %udiv_ln22" [dfg_199.c:21]   --->   Operation 333 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln20_1)   --->   "%xor_ln20_2 = xor i8 %trunc_ln21, i8 255" [dfg_199.c:20]   --->   Operation 334 'xor' 'xor_ln20_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 335 [1/1] (4.42ns) (out node of the LUT)   --->   "%xor_ln20_1 = xor i8 %select_ln1312_1, i8 %xor_ln20_2" [dfg_199.c:20]   --->   Operation 335 'xor' 'xor_ln20_1' <Predicate = true> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.28>
ST_78 : Operation 336 [5/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 336 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 337 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 337 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.28>
ST_79 : Operation 338 [4/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 338 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 339 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 339 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.28>
ST_80 : Operation 340 [3/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 340 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 341 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 341 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.28>
ST_81 : Operation 342 [2/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 342 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 343 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 343 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.28>
ST_82 : Operation 344 [1/6] (6.28ns)   --->   "%v = uitodp i64 %sext_ln18_2" [dfg_199.c:18]   --->   Operation 344 'uitodp' 'v' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 345 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %sext_ln20" [dfg_199.c:20]   --->   Operation 345 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.71>
ST_83 : Operation 346 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %v" [dfg_199.c:20]   --->   Operation 346 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.27>
ST_84 : Operation 347 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %v" [dfg_199.c:20]   --->   Operation 347 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 348 [1/1] (0.99ns)   --->   "%xor_ln20 = xor i64 %p_read, i64 18446744073709551615" [dfg_199.c:20]   --->   Operation 348 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 349 [6/6] (6.28ns)   --->   "%conv1 = sitodp i64 %xor_ln20" [dfg_199.c:20]   --->   Operation 349 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.71>
ST_85 : Operation 350 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %v" [dfg_199.c:20]   --->   Operation 350 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 351 [5/6] (6.28ns)   --->   "%conv1 = sitodp i64 %xor_ln20" [dfg_199.c:20]   --->   Operation 351 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.71>
ST_86 : Operation 352 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %v" [dfg_199.c:20]   --->   Operation 352 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 353 [4/6] (6.28ns)   --->   "%conv1 = sitodp i64 %xor_ln20" [dfg_199.c:20]   --->   Operation 353 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.71>
ST_87 : Operation 354 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %v" [dfg_199.c:20]   --->   Operation 354 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 355 [3/6] (6.28ns)   --->   "%conv1 = sitodp i64 %xor_ln20" [dfg_199.c:20]   --->   Operation 355 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.71>
ST_88 : Operation 356 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %v" [dfg_199.c:20]   --->   Operation 356 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 357 [2/6] (6.28ns)   --->   "%conv1 = sitodp i64 %xor_ln20" [dfg_199.c:20]   --->   Operation 357 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.71>
ST_89 : Operation 358 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %v" [dfg_199.c:20]   --->   Operation 358 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 359 [1/6] (6.28ns)   --->   "%conv1 = sitodp i64 %xor_ln20" [dfg_199.c:20]   --->   Operation 359 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.29>
ST_90 : Operation 360 [7/7] (7.29ns)   --->   "%dc_1 = dsub i64 %mul, i64 %conv1" [dfg_199.c:20]   --->   Operation 360 'dsub' 'dc_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.29>
ST_91 : Operation 361 [6/7] (7.29ns)   --->   "%dc_1 = dsub i64 %mul, i64 %conv1" [dfg_199.c:20]   --->   Operation 361 'dsub' 'dc_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.29>
ST_92 : Operation 362 [5/7] (7.29ns)   --->   "%dc_1 = dsub i64 %mul, i64 %conv1" [dfg_199.c:20]   --->   Operation 362 'dsub' 'dc_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.29>
ST_93 : Operation 363 [4/7] (7.29ns)   --->   "%dc_1 = dsub i64 %mul, i64 %conv1" [dfg_199.c:20]   --->   Operation 363 'dsub' 'dc_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.29>
ST_94 : Operation 364 [3/7] (7.29ns)   --->   "%dc_1 = dsub i64 %mul, i64 %conv1" [dfg_199.c:20]   --->   Operation 364 'dsub' 'dc_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.29>
ST_95 : Operation 365 [2/7] (7.29ns)   --->   "%dc_1 = dsub i64 %mul, i64 %conv1" [dfg_199.c:20]   --->   Operation 365 'dsub' 'dc_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.29>
ST_96 : Operation 366 [1/7] (7.29ns)   --->   "%dc_1 = dsub i64 %mul, i64 %conv1" [dfg_199.c:20]   --->   Operation 366 'dsub' 'dc_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.94>
ST_97 : Operation 367 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 367 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 368 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %data_V_1"   --->   Operation 369 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 370 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_17, i1 0"   --->   Operation 370 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 371 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_16" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 372 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 373 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 373 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 374 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 374 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 375 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_16"   --->   Operation 375 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 376 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 377 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 377 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 378 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i52_cast_cast_cast = sext i12 %ush_1"   --->   Operation 378 'sext' 'sh_prom_i_i_i_i_i52_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 379 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i52_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i52_cast_cast_cast"   --->   Operation 379 'zext' 'sh_prom_i_i_i_i_i52_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_4 = lshr i121 %zext_ln15_1, i121 %sh_prom_i_i_i_i_i52_cast_cast_cast_cast"   --->   Operation 380 'lshr' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%r_V_5 = shl i121 %zext_ln15_1, i121 %sh_prom_i_i_i_i_i52_cast_cast_cast_cast"   --->   Operation 381 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i121.i32, i121 %r_V_4, i32 53"   --->   Operation 382 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%zext_ln662_2 = zext i1 %tmp_8"   --->   Operation 383 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln1312)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i121.i32.i32, i121 %r_V_5, i32 53, i32 60" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 384 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 385 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln1312 = select i1 %isNeg_1, i8 %zext_ln662_2, i8 %tmp_s"   --->   Operation 385 'select' 'select_ln1312' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.82>
ST_98 : Operation 386 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 386 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 387 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 387 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 388 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 388 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 389 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 389 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 390 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_5"   --->   Operation 390 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 391 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 391 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 392 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_11"   --->   Operation 392 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 394 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_13"   --->   Operation 394 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 396 [1/1] (0.00ns)   --->   "%p_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_5" [dfg_199.c:7]   --->   Operation 396 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 397 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 398 [1/1] (1.91ns)   --->   "%sub_ln59 = sub i8 0, i8 %select_ln1312" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 398 'sub' 'sub_ln59' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%select_ln59 = select i1 %p_Result_1, i8 %sub_ln59, i8 %select_ln1312" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 399 'select' 'select_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node sub_ln20)   --->   "%trunc_ln20 = trunc i16 %p_5_read" [dfg_199.c:20]   --->   Operation 400 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 401 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln20 = sub i8 %select_ln59, i8 %trunc_ln20" [dfg_199.c:20]   --->   Operation 401 'sub' 'sub_ln20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 402 [1/1] (0.99ns) (out node of the LUT)   --->   "%result_2 = or i8 %xor_ln20_1, i8 %sub_ln20" [dfg_199.c:20]   --->   Operation 402 'or' 'result_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 403 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i8 %result_2" [dfg_199.c:23]   --->   Operation 403 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.28ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [18]  (0 ns)
	'sitodp' operation ('v_15', dfg_199.c:14) [19]  (6.28 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_15', dfg_199.c:14) [19]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_15', dfg_199.c:14) [19]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_15', dfg_199.c:14) [19]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_15', dfg_199.c:14) [19]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('v_15', dfg_199.c:14) [19]  (6.28 ns)

 <State 7>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [34]  (1.64 ns)
	'select' operation ('ush') [38]  (0.697 ns)
	'lshr' operation ('r.V') [41]  (0 ns)
	'select' operation ('val') [46]  (4.61 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	wire read on port 'p_13' (dfg_199.c:7) [15]  (0 ns)
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 41>: 6.69ns
The critical path consists of the following:
	'shl' operation ('shl_ln16', dfg_199.c:16) [25]  (0 ns)
	'sub' operation ('v_9', dfg_199.c:16) [26]  (2.55 ns)
	'urem' operation ('urem_ln18', dfg_199.c:18) [52]  (4.13 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln19', dfg_199.c:19) [63]  (5.07 ns)

 <State 65>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv2', dfg_199.c:21) [103]  (6.41 ns)

 <State 66>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv2', dfg_199.c:21) [103]  (6.41 ns)

 <State 67>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv2', dfg_199.c:21) [103]  (6.41 ns)

 <State 68>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv2', dfg_199.c:21) [103]  (6.41 ns)

 <State 69>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv2', dfg_199.c:21) [103]  (6.41 ns)

 <State 70>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv2', dfg_199.c:21) [103]  (6.41 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [104]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [104]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [104]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [104]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', dfg_199.c:21) [104]  (7.26 ns)

 <State 76>: 6.8ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln18', dfg_199.c:18) [64]  (2.78 ns)
	'add' operation ('add_ln19_2', dfg_199.c:19) [67]  (1.92 ns)
	'add' operation ('add_ln19_1', dfg_199.c:19) [69]  (2.11 ns)

 <State 77>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:18) [71]  (6.28 ns)

 <State 78>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:18) [71]  (6.28 ns)

 <State 79>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:18) [71]  (6.28 ns)

 <State 80>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:18) [71]  (6.28 ns)

 <State 81>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:18) [71]  (6.28 ns)

 <State 82>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('v', dfg_199.c:18) [71]  (6.28 ns)

 <State 83>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [74]  (6.72 ns)

 <State 84>: 7.27ns
The critical path consists of the following:
	'xor' operation ('xor_ln20', dfg_199.c:20) [75]  (0.99 ns)
	'sitodp' operation ('conv1', dfg_199.c:20) [76]  (6.28 ns)

 <State 85>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [74]  (6.72 ns)

 <State 86>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [74]  (6.72 ns)

 <State 87>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [74]  (6.72 ns)

 <State 88>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [74]  (6.72 ns)

 <State 89>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:20) [74]  (6.72 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [77]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [77]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [77]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [77]  (7.3 ns)

 <State 94>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [77]  (7.3 ns)

 <State 95>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [77]  (7.3 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:20) [77]  (7.3 ns)

 <State 97>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [85]  (1.64 ns)
	'select' operation ('ush') [89]  (0.697 ns)
	'lshr' operation ('r.V') [92]  (0 ns)
	'select' operation ('select_ln1312') [97]  (4.61 ns)

 <State 98>: 4.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln59', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [98]  (1.92 ns)
	'select' operation ('select_ln59', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [99]  (0 ns)
	'sub' operation ('sub_ln20', dfg_199.c:20) [101]  (1.92 ns)
	'or' operation ('result', dfg_199.c:20) [130]  (0.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
