Record=SheetSymbol|SourceDocument=FPGA_165C_SimpleNetworkProtocol.SchDoc|Designator=S1|SchDesignator=S1|FileName=Processor.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_165C_SimpleNetworkProtocol.SchDoc|Designator=U_Keypad|SchDesignator=U_Keypad|FileName=Keypad.SchDoc
Record=SubProject|ProjectPath=.\Simple Network Protocol Embedded\SimpleNetworkProtocol.PrjEmb
Record=TopLevelDocument|FileName=FPGA_165C_SimpleNetworkProtocol.SchDoc
Record=NEXUS_CORE|ComponentDesignator=UInput|BaseComponentDesignator=UInput|DocumentName=FPGA_165C_SimpleNetworkProtocol.SchDoc|LibraryReference=IOB_1X8|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=YHKPKQRV|Description=1 Ch x 8 Bit Digital IO|Comment=IOB_1X8|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=30/09/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=Processor.SchDoc|LibraryReference=TSK165C_D|SubProjectPath=.\Simple Network Protocol Embedded\SimpleNetworkProtocol.PrjEmb|NEXUS_JTAG_INDEX=1|ComponentUniqueID=RYGNKBRH|Description=TSK165C OCD Microprocessor|ChildCore1=M1|ChildModel1=TSK165C_D_RAM128x8|Comment=TSK165C_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK165C_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=18/12/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=Processor.SchDoc|LibraryReference=RAM12x2K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=QLRVMKYX|Description=Single Port Random Access Memory 2048 x 12|Comment=RAM12x2K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAM12x2K|Memory_ClockEdge=Rising|Memory_Depth=2048|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|Published=26/09/2003|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=Processor.SchDoc|LibraryReference=RAM12x2K|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory 2048 x 12|SubPartUniqueId1=QLRVMKYX|SubPartDocPath1=Processor.SchDoc|Comment=RAM12x2K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAM12x2K|Memory_ClockEdge=Rising|Memory_Depth=2048|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|Published=26/09/2003|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=Processor.SchDoc|LibraryReference=TSK165C_D|SubProjectPath=.\Simple Network Protocol Embedded\SimpleNetworkProtocol.PrjEmb|Configuration= |Description=TSK165C OCD Microprocessor|SubPartUniqueId1=RYGNKBRH|SubPartDocPath1=Processor.SchDoc|ChildCore1=M1|ChildModel1=TSK165C_D_RAM128x8|Comment=TSK165C_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK165C_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=18/12/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=UInput|DocumentName=FPGA_165C_SimpleNetworkProtocol.SchDoc|LibraryReference=IOB_1X8|SubProjectPath= |Configuration= |Description=1 Ch x 8 Bit Digital IO|SubPartUniqueId1=YHKPKQRV|SubPartDocPath1=FPGA_165C_SimpleNetworkProtocol.SchDoc|Comment=IOB_1X8|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=30/09/2003|Publisher=Altium Hobart Technology Centre
Record=Configuration|Name=Cyclone12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Spartan300_NB1|DeviceName=XC2S300E-6PQ208C
